// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "08/18/2020 10:57:05"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bus_if (
	clk,
	reset,
	stall,
	flush,
	busy,
	addr,
	as_,
	rw,
	wr_data,
	rd_data,
	spm_rd_data,
	spm_addr,
	spm_as_,
	spm_rw,
	spm_wr_data,
	bus_rd_data,
	bus_rdy_,
	bus_grnt_,
	bus_req_,
	bus_addr,
	bus_as_,
	bus_rw,
	bus_wr_data);
input 	clk;
input 	reset;
input 	stall;
input 	flush;
output 	busy;
input 	[29:0] addr;
input 	as_;
input 	rw;
input 	[31:0] wr_data;
output 	[31:0] rd_data;
input 	[31:0] spm_rd_data;
output 	[29:0] spm_addr;
output 	spm_as_;
output 	spm_rw;
output 	[31:0] spm_wr_data;
input 	[31:0] bus_rd_data;
input 	bus_rdy_;
input 	bus_grnt_;
output 	bus_req_;
output 	[29:0] bus_addr;
output 	bus_as_;
output 	bus_rw;
output 	[31:0] bus_wr_data;

// Design Ports Information
// busy	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[0]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[1]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[5]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[7]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[8]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[9]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[10]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[11]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[12]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[14]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[15]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[16]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[17]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[18]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[19]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[20]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[21]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[22]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[23]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[24]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[25]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[26]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[27]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[28]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[29]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[30]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[3]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[5]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[6]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[7]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[8]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[9]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[10]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[11]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[12]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[13]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[14]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[15]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[16]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[17]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[18]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[19]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[20]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[21]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[22]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[23]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[24]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[25]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[26]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[27]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[28]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_addr[29]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_as_	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rw	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[0]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[3]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[6]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[8]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[9]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[10]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[12]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[13]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[14]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[15]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[16]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[17]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[18]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[19]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[21]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[22]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[23]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[24]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[25]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[26]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[27]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[28]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[29]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[30]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_wr_data[31]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_req_	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[3]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[4]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[6]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[7]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[8]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[10]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[11]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[13]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[14]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[15]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[16]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[17]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[18]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[19]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[20]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[21]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[22]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[23]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[24]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[25]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[26]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[27]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[28]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addr[29]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_as_	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rw	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[4]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[8]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[9]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[10]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[14]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[15]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[17]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[18]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[19]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[20]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[21]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[22]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[23]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[24]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[25]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[26]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[27]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[28]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[30]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_wr_data[31]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[28]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[29]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[27]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// as_	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rdy_	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[0]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[1]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[1]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[4]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[4]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[5]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[6]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[6]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[7]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[8]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[9]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[9]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[10]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[11]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[12]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[14]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[15]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[15]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[16]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[17]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[17]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[18]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[18]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[19]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[19]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[20]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[20]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[21]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[21]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[22]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[22]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[23]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[23]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[24]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[24]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[25]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[25]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[26]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[26]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[27]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[27]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[28]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[28]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[29]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[29]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[30]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[30]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_rd_data[31]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spm_rd_data[31]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[16]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[17]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[18]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[19]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[20]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[21]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[22]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[23]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[24]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[25]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[26]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[2]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[4]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[8]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[10]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[11]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[12]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[15]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[18]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[19]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[20]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[21]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[22]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[23]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[24]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[25]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[26]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[27]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[28]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[29]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[30]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[31]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_grnt_	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("bus_if_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \busy~output_o ;
wire \rd_data[0]~output_o ;
wire \rd_data[1]~output_o ;
wire \rd_data[2]~output_o ;
wire \rd_data[3]~output_o ;
wire \rd_data[4]~output_o ;
wire \rd_data[5]~output_o ;
wire \rd_data[6]~output_o ;
wire \rd_data[7]~output_o ;
wire \rd_data[8]~output_o ;
wire \rd_data[9]~output_o ;
wire \rd_data[10]~output_o ;
wire \rd_data[11]~output_o ;
wire \rd_data[12]~output_o ;
wire \rd_data[13]~output_o ;
wire \rd_data[14]~output_o ;
wire \rd_data[15]~output_o ;
wire \rd_data[16]~output_o ;
wire \rd_data[17]~output_o ;
wire \rd_data[18]~output_o ;
wire \rd_data[19]~output_o ;
wire \rd_data[20]~output_o ;
wire \rd_data[21]~output_o ;
wire \rd_data[22]~output_o ;
wire \rd_data[23]~output_o ;
wire \rd_data[24]~output_o ;
wire \rd_data[25]~output_o ;
wire \rd_data[26]~output_o ;
wire \rd_data[27]~output_o ;
wire \rd_data[28]~output_o ;
wire \rd_data[29]~output_o ;
wire \rd_data[30]~output_o ;
wire \rd_data[31]~output_o ;
wire \spm_addr[0]~output_o ;
wire \spm_addr[1]~output_o ;
wire \spm_addr[2]~output_o ;
wire \spm_addr[3]~output_o ;
wire \spm_addr[4]~output_o ;
wire \spm_addr[5]~output_o ;
wire \spm_addr[6]~output_o ;
wire \spm_addr[7]~output_o ;
wire \spm_addr[8]~output_o ;
wire \spm_addr[9]~output_o ;
wire \spm_addr[10]~output_o ;
wire \spm_addr[11]~output_o ;
wire \spm_addr[12]~output_o ;
wire \spm_addr[13]~output_o ;
wire \spm_addr[14]~output_o ;
wire \spm_addr[15]~output_o ;
wire \spm_addr[16]~output_o ;
wire \spm_addr[17]~output_o ;
wire \spm_addr[18]~output_o ;
wire \spm_addr[19]~output_o ;
wire \spm_addr[20]~output_o ;
wire \spm_addr[21]~output_o ;
wire \spm_addr[22]~output_o ;
wire \spm_addr[23]~output_o ;
wire \spm_addr[24]~output_o ;
wire \spm_addr[25]~output_o ;
wire \spm_addr[26]~output_o ;
wire \spm_addr[27]~output_o ;
wire \spm_addr[28]~output_o ;
wire \spm_addr[29]~output_o ;
wire \spm_as_~output_o ;
wire \spm_rw~output_o ;
wire \spm_wr_data[0]~output_o ;
wire \spm_wr_data[1]~output_o ;
wire \spm_wr_data[2]~output_o ;
wire \spm_wr_data[3]~output_o ;
wire \spm_wr_data[4]~output_o ;
wire \spm_wr_data[5]~output_o ;
wire \spm_wr_data[6]~output_o ;
wire \spm_wr_data[7]~output_o ;
wire \spm_wr_data[8]~output_o ;
wire \spm_wr_data[9]~output_o ;
wire \spm_wr_data[10]~output_o ;
wire \spm_wr_data[11]~output_o ;
wire \spm_wr_data[12]~output_o ;
wire \spm_wr_data[13]~output_o ;
wire \spm_wr_data[14]~output_o ;
wire \spm_wr_data[15]~output_o ;
wire \spm_wr_data[16]~output_o ;
wire \spm_wr_data[17]~output_o ;
wire \spm_wr_data[18]~output_o ;
wire \spm_wr_data[19]~output_o ;
wire \spm_wr_data[20]~output_o ;
wire \spm_wr_data[21]~output_o ;
wire \spm_wr_data[22]~output_o ;
wire \spm_wr_data[23]~output_o ;
wire \spm_wr_data[24]~output_o ;
wire \spm_wr_data[25]~output_o ;
wire \spm_wr_data[26]~output_o ;
wire \spm_wr_data[27]~output_o ;
wire \spm_wr_data[28]~output_o ;
wire \spm_wr_data[29]~output_o ;
wire \spm_wr_data[30]~output_o ;
wire \spm_wr_data[31]~output_o ;
wire \bus_req_~output_o ;
wire \bus_addr[0]~output_o ;
wire \bus_addr[1]~output_o ;
wire \bus_addr[2]~output_o ;
wire \bus_addr[3]~output_o ;
wire \bus_addr[4]~output_o ;
wire \bus_addr[5]~output_o ;
wire \bus_addr[6]~output_o ;
wire \bus_addr[7]~output_o ;
wire \bus_addr[8]~output_o ;
wire \bus_addr[9]~output_o ;
wire \bus_addr[10]~output_o ;
wire \bus_addr[11]~output_o ;
wire \bus_addr[12]~output_o ;
wire \bus_addr[13]~output_o ;
wire \bus_addr[14]~output_o ;
wire \bus_addr[15]~output_o ;
wire \bus_addr[16]~output_o ;
wire \bus_addr[17]~output_o ;
wire \bus_addr[18]~output_o ;
wire \bus_addr[19]~output_o ;
wire \bus_addr[20]~output_o ;
wire \bus_addr[21]~output_o ;
wire \bus_addr[22]~output_o ;
wire \bus_addr[23]~output_o ;
wire \bus_addr[24]~output_o ;
wire \bus_addr[25]~output_o ;
wire \bus_addr[26]~output_o ;
wire \bus_addr[27]~output_o ;
wire \bus_addr[28]~output_o ;
wire \bus_addr[29]~output_o ;
wire \bus_as_~output_o ;
wire \bus_rw~output_o ;
wire \bus_wr_data[0]~output_o ;
wire \bus_wr_data[1]~output_o ;
wire \bus_wr_data[2]~output_o ;
wire \bus_wr_data[3]~output_o ;
wire \bus_wr_data[4]~output_o ;
wire \bus_wr_data[5]~output_o ;
wire \bus_wr_data[6]~output_o ;
wire \bus_wr_data[7]~output_o ;
wire \bus_wr_data[8]~output_o ;
wire \bus_wr_data[9]~output_o ;
wire \bus_wr_data[10]~output_o ;
wire \bus_wr_data[11]~output_o ;
wire \bus_wr_data[12]~output_o ;
wire \bus_wr_data[13]~output_o ;
wire \bus_wr_data[14]~output_o ;
wire \bus_wr_data[15]~output_o ;
wire \bus_wr_data[16]~output_o ;
wire \bus_wr_data[17]~output_o ;
wire \bus_wr_data[18]~output_o ;
wire \bus_wr_data[19]~output_o ;
wire \bus_wr_data[20]~output_o ;
wire \bus_wr_data[21]~output_o ;
wire \bus_wr_data[22]~output_o ;
wire \bus_wr_data[23]~output_o ;
wire \bus_wr_data[24]~output_o ;
wire \bus_wr_data[25]~output_o ;
wire \bus_wr_data[26]~output_o ;
wire \bus_wr_data[27]~output_o ;
wire \bus_wr_data[28]~output_o ;
wire \bus_wr_data[29]~output_o ;
wire \bus_wr_data[30]~output_o ;
wire \bus_wr_data[31]~output_o ;
wire \as_~input_o ;
wire \flush~input_o ;
wire \addr[29]~input_o ;
wire \addr[28]~input_o ;
wire \addr[27]~input_o ;
wire \Equal0~0_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \stall~input_o ;
wire \bus_grnt_~input_o ;
wire \bus_rdy_~input_o ;
wire \Selector34~2_combout ;
wire \Selector34~4_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \state.01~q ;
wire \Selector34~3_combout ;
wire \state.10~0_combout ;
wire \state.10~q ;
wire \Selector36~0_combout ;
wire \state.11~q ;
wire \Selector33~1_combout ;
wire \rd_buf[0]~0_combout ;
wire \Selector33~0_combout ;
wire \Selector33~2_combout ;
wire \state.00~q ;
wire \Selector32~0_combout ;
wire \Selector32~1_combout ;
wire \spm_rd_data[0]~input_o ;
wire \bus_rd_data[0]~input_o ;
wire \Selector31~0_combout ;
wire \rw~input_o ;
wire \Selector68~0_combout ;
wire \bus_addr[24]~5_combout ;
wire \bus_addr[24]~4_combout ;
wire \bus_rw~reg0_q ;
wire \rd_buf[0]~1_combout ;
wire \spm_as_~0_combout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \spm_rd_data[1]~input_o ;
wire \bus_rd_data[1]~input_o ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \bus_rd_data[2]~input_o ;
wire \spm_rd_data[2]~input_o ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \spm_rd_data[3]~input_o ;
wire \bus_rd_data[3]~input_o ;
wire \Selector28~0_combout ;
wire \Selector28~1_combout ;
wire \spm_rd_data[4]~input_o ;
wire \bus_rd_data[4]~input_o ;
wire \Selector27~0_combout ;
wire \Selector27~1_combout ;
wire \bus_rd_data[5]~input_o ;
wire \rd_buf[5]~feeder_combout ;
wire \spm_rd_data[5]~input_o ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \spm_rd_data[6]~input_o ;
wire \bus_rd_data[6]~input_o ;
wire \Selector25~0_combout ;
wire \Selector25~1_combout ;
wire \spm_rd_data[7]~input_o ;
wire \bus_rd_data[7]~input_o ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \bus_rd_data[8]~input_o ;
wire \spm_rd_data[8]~input_o ;
wire \Selector23~0_combout ;
wire \Selector23~1_combout ;
wire \spm_rd_data[9]~input_o ;
wire \bus_rd_data[9]~input_o ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \spm_rd_data[10]~input_o ;
wire \bus_rd_data[10]~input_o ;
wire \Selector21~0_combout ;
wire \Selector21~1_combout ;
wire \spm_rd_data[11]~input_o ;
wire \bus_rd_data[11]~input_o ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \bus_rd_data[12]~input_o ;
wire \spm_rd_data[12]~input_o ;
wire \Selector19~0_combout ;
wire \Selector19~1_combout ;
wire \spm_rd_data[13]~input_o ;
wire \bus_rd_data[13]~input_o ;
wire \Selector18~0_combout ;
wire \Selector18~1_combout ;
wire \spm_rd_data[14]~input_o ;
wire \bus_rd_data[14]~input_o ;
wire \Selector17~0_combout ;
wire \Selector17~1_combout ;
wire \bus_rd_data[15]~input_o ;
wire \spm_rd_data[15]~input_o ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \spm_rd_data[16]~input_o ;
wire \bus_rd_data[16]~input_o ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \spm_rd_data[17]~input_o ;
wire \bus_rd_data[17]~input_o ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \spm_rd_data[18]~input_o ;
wire \bus_rd_data[18]~input_o ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \spm_rd_data[19]~input_o ;
wire \bus_rd_data[19]~input_o ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \spm_rd_data[20]~input_o ;
wire \bus_rd_data[20]~input_o ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \spm_rd_data[21]~input_o ;
wire \bus_rd_data[21]~input_o ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \spm_rd_data[22]~input_o ;
wire \bus_rd_data[22]~input_o ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \bus_rd_data[23]~input_o ;
wire \spm_rd_data[23]~input_o ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \bus_rd_data[24]~input_o ;
wire \spm_rd_data[24]~input_o ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \spm_rd_data[25]~input_o ;
wire \bus_rd_data[25]~input_o ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \spm_rd_data[26]~input_o ;
wire \bus_rd_data[26]~input_o ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \spm_rd_data[27]~input_o ;
wire \bus_rd_data[27]~input_o ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \bus_rd_data[28]~input_o ;
wire \spm_rd_data[28]~input_o ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \bus_rd_data[29]~input_o ;
wire \spm_rd_data[29]~input_o ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \spm_rd_data[30]~input_o ;
wire \bus_rd_data[30]~input_o ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \bus_rd_data[31]~input_o ;
wire \spm_rd_data[31]~input_o ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \addr[0]~input_o ;
wire \addr[1]~input_o ;
wire \addr[2]~input_o ;
wire \addr[3]~input_o ;
wire \addr[4]~input_o ;
wire \addr[5]~input_o ;
wire \addr[6]~input_o ;
wire \addr[7]~input_o ;
wire \addr[8]~input_o ;
wire \addr[9]~input_o ;
wire \addr[10]~input_o ;
wire \addr[11]~input_o ;
wire \addr[12]~input_o ;
wire \addr[13]~input_o ;
wire \addr[14]~input_o ;
wire \addr[15]~input_o ;
wire \addr[16]~input_o ;
wire \addr[17]~input_o ;
wire \addr[18]~input_o ;
wire \addr[19]~input_o ;
wire \addr[20]~input_o ;
wire \addr[21]~input_o ;
wire \addr[22]~input_o ;
wire \addr[23]~input_o ;
wire \addr[24]~input_o ;
wire \addr[25]~input_o ;
wire \addr[26]~input_o ;
wire \spm_as_~1_combout ;
wire \spm_as_~2_combout ;
wire \wr_data[0]~input_o ;
wire \wr_data[1]~input_o ;
wire \wr_data[2]~input_o ;
wire \wr_data[3]~input_o ;
wire \wr_data[4]~input_o ;
wire \wr_data[5]~input_o ;
wire \wr_data[6]~input_o ;
wire \wr_data[7]~input_o ;
wire \wr_data[8]~input_o ;
wire \wr_data[9]~input_o ;
wire \wr_data[10]~input_o ;
wire \wr_data[11]~input_o ;
wire \wr_data[12]~input_o ;
wire \wr_data[13]~input_o ;
wire \wr_data[14]~input_o ;
wire \wr_data[15]~input_o ;
wire \wr_data[16]~input_o ;
wire \wr_data[17]~input_o ;
wire \wr_data[18]~input_o ;
wire \wr_data[19]~input_o ;
wire \wr_data[20]~input_o ;
wire \wr_data[21]~input_o ;
wire \wr_data[22]~input_o ;
wire \wr_data[23]~input_o ;
wire \wr_data[24]~input_o ;
wire \wr_data[25]~input_o ;
wire \wr_data[26]~input_o ;
wire \wr_data[27]~input_o ;
wire \wr_data[28]~input_o ;
wire \wr_data[29]~input_o ;
wire \wr_data[30]~input_o ;
wire \wr_data[31]~input_o ;
wire \bus_req_~0_combout ;
wire \bus_req_~reg0_q ;
wire \Selector67~0_combout ;
wire \bus_addr[0]~reg0_q ;
wire \Selector66~0_combout ;
wire \bus_addr[1]~reg0_q ;
wire \Selector65~0_combout ;
wire \bus_addr[2]~reg0_q ;
wire \Selector64~0_combout ;
wire \bus_addr[3]~reg0_q ;
wire \Selector63~0_combout ;
wire \bus_addr[4]~reg0_q ;
wire \Selector62~0_combout ;
wire \bus_addr[5]~reg0_q ;
wire \Selector61~0_combout ;
wire \bus_addr[6]~reg0_q ;
wire \Selector60~0_combout ;
wire \bus_addr[7]~reg0_q ;
wire \Selector59~0_combout ;
wire \bus_addr[8]~reg0_q ;
wire \Selector58~0_combout ;
wire \bus_addr[9]~reg0_q ;
wire \Selector57~0_combout ;
wire \bus_addr[10]~reg0_q ;
wire \Selector56~0_combout ;
wire \bus_addr[11]~reg0_q ;
wire \Selector55~0_combout ;
wire \bus_addr[12]~reg0_q ;
wire \Selector54~0_combout ;
wire \bus_addr[13]~reg0_q ;
wire \Selector53~0_combout ;
wire \bus_addr[14]~reg0_q ;
wire \Selector52~0_combout ;
wire \bus_addr[15]~reg0_q ;
wire \Selector51~0_combout ;
wire \bus_addr[16]~reg0_q ;
wire \Selector50~0_combout ;
wire \bus_addr[17]~reg0_q ;
wire \Selector49~0_combout ;
wire \bus_addr[18]~reg0_q ;
wire \Selector48~0_combout ;
wire \bus_addr[19]~reg0_q ;
wire \Selector47~0_combout ;
wire \bus_addr[20]~reg0_q ;
wire \Selector46~0_combout ;
wire \bus_addr[21]~reg0_q ;
wire \Selector45~0_combout ;
wire \bus_addr[22]~reg0_q ;
wire \Selector44~0_combout ;
wire \bus_addr[23]~reg0_q ;
wire \Selector43~0_combout ;
wire \bus_addr[24]~reg0_q ;
wire \Selector42~0_combout ;
wire \bus_addr[25]~reg0_q ;
wire \Selector41~0_combout ;
wire \bus_addr[26]~reg0_q ;
wire \Selector40~0_combout ;
wire \bus_addr[27]~reg0_q ;
wire \Selector39~0_combout ;
wire \bus_addr[28]~reg0_q ;
wire \Selector38~0_combout ;
wire \bus_addr[29]~reg0_q ;
wire \Selector101~0_combout ;
wire \Selector101~1_combout ;
wire \bus_as_~reg0_q ;
wire \Selector100~0_combout ;
wire \bus_wr_data[0]~reg0_q ;
wire \Selector99~0_combout ;
wire \bus_wr_data[1]~reg0_q ;
wire \Selector98~0_combout ;
wire \bus_wr_data[2]~reg0_q ;
wire \Selector97~0_combout ;
wire \bus_wr_data[3]~reg0_q ;
wire \Selector96~0_combout ;
wire \bus_wr_data[4]~reg0_q ;
wire \Selector95~0_combout ;
wire \bus_wr_data[5]~reg0_q ;
wire \Selector94~0_combout ;
wire \bus_wr_data[6]~reg0_q ;
wire \Selector93~0_combout ;
wire \bus_wr_data[7]~reg0_q ;
wire \Selector92~0_combout ;
wire \bus_wr_data[8]~reg0_q ;
wire \Selector91~0_combout ;
wire \bus_wr_data[9]~reg0_q ;
wire \Selector90~0_combout ;
wire \bus_wr_data[10]~reg0_q ;
wire \Selector89~0_combout ;
wire \bus_wr_data[11]~reg0_q ;
wire \Selector88~0_combout ;
wire \bus_wr_data[12]~reg0_q ;
wire \Selector87~0_combout ;
wire \bus_wr_data[13]~reg0_q ;
wire \Selector86~0_combout ;
wire \bus_wr_data[14]~reg0_q ;
wire \Selector85~0_combout ;
wire \bus_wr_data[15]~reg0_q ;
wire \Selector84~0_combout ;
wire \bus_wr_data[16]~reg0_q ;
wire \Selector83~0_combout ;
wire \bus_wr_data[17]~reg0_q ;
wire \Selector82~0_combout ;
wire \bus_wr_data[18]~reg0_q ;
wire \Selector81~0_combout ;
wire \bus_wr_data[19]~reg0_q ;
wire \Selector80~0_combout ;
wire \bus_wr_data[20]~reg0_q ;
wire \Selector79~0_combout ;
wire \bus_wr_data[21]~reg0_q ;
wire \Selector78~0_combout ;
wire \bus_wr_data[22]~reg0_q ;
wire \Selector77~0_combout ;
wire \bus_wr_data[23]~reg0_q ;
wire \Selector76~0_combout ;
wire \bus_wr_data[24]~reg0_q ;
wire \Selector75~0_combout ;
wire \bus_wr_data[25]~reg0_q ;
wire \Selector74~0_combout ;
wire \bus_wr_data[26]~reg0_q ;
wire \Selector73~0_combout ;
wire \bus_wr_data[27]~reg0_q ;
wire \Selector72~0_combout ;
wire \bus_wr_data[28]~reg0_q ;
wire \Selector71~0_combout ;
wire \bus_wr_data[29]~reg0_q ;
wire \Selector70~0_combout ;
wire \bus_wr_data[30]~reg0_q ;
wire \Selector69~0_combout ;
wire \bus_wr_data[31]~reg0_q ;
wire [31:0] rd_buf;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \busy~output (
	.i(\Selector32~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busy~output_o ),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \rd_data[0]~output (
	.i(\Selector31~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[0]~output .bus_hold = "false";
defparam \rd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \rd_data[1]~output (
	.i(\Selector30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[1]~output .bus_hold = "false";
defparam \rd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \rd_data[2]~output (
	.i(\Selector29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[2]~output .bus_hold = "false";
defparam \rd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \rd_data[3]~output (
	.i(\Selector28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[3]~output .bus_hold = "false";
defparam \rd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \rd_data[4]~output (
	.i(\Selector27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[4]~output .bus_hold = "false";
defparam \rd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \rd_data[5]~output (
	.i(\Selector26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[5]~output .bus_hold = "false";
defparam \rd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \rd_data[6]~output (
	.i(\Selector25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[6]~output .bus_hold = "false";
defparam \rd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneive_io_obuf \rd_data[7]~output (
	.i(\Selector24~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[7]~output .bus_hold = "false";
defparam \rd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \rd_data[8]~output (
	.i(\Selector23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[8]~output .bus_hold = "false";
defparam \rd_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \rd_data[9]~output (
	.i(\Selector22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[9]~output .bus_hold = "false";
defparam \rd_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \rd_data[10]~output (
	.i(\Selector21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[10]~output .bus_hold = "false";
defparam \rd_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \rd_data[11]~output (
	.i(\Selector20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[11]~output .bus_hold = "false";
defparam \rd_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \rd_data[12]~output (
	.i(\Selector19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[12]~output .bus_hold = "false";
defparam \rd_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \rd_data[13]~output (
	.i(\Selector18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[13]~output .bus_hold = "false";
defparam \rd_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \rd_data[14]~output (
	.i(\Selector17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[14]~output .bus_hold = "false";
defparam \rd_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \rd_data[15]~output (
	.i(\Selector16~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[15]~output .bus_hold = "false";
defparam \rd_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \rd_data[16]~output (
	.i(\Selector15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[16]~output .bus_hold = "false";
defparam \rd_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \rd_data[17]~output (
	.i(\Selector14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[17]~output .bus_hold = "false";
defparam \rd_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \rd_data[18]~output (
	.i(\Selector13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[18]~output .bus_hold = "false";
defparam \rd_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N16
cycloneive_io_obuf \rd_data[19]~output (
	.i(\Selector12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[19]~output .bus_hold = "false";
defparam \rd_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \rd_data[20]~output (
	.i(\Selector11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[20]~output .bus_hold = "false";
defparam \rd_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \rd_data[21]~output (
	.i(\Selector10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[21]~output .bus_hold = "false";
defparam \rd_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \rd_data[22]~output (
	.i(\Selector9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[22]~output .bus_hold = "false";
defparam \rd_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \rd_data[23]~output (
	.i(\Selector8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[23]~output .bus_hold = "false";
defparam \rd_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \rd_data[24]~output (
	.i(\Selector7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[24]~output .bus_hold = "false";
defparam \rd_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \rd_data[25]~output (
	.i(\Selector6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[25]~output .bus_hold = "false";
defparam \rd_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \rd_data[26]~output (
	.i(\Selector5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[26]~output .bus_hold = "false";
defparam \rd_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N16
cycloneive_io_obuf \rd_data[27]~output (
	.i(\Selector4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[27]~output .bus_hold = "false";
defparam \rd_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \rd_data[28]~output (
	.i(\Selector3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[28]~output .bus_hold = "false";
defparam \rd_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \rd_data[29]~output (
	.i(\Selector2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[29]~output .bus_hold = "false";
defparam \rd_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \rd_data[30]~output (
	.i(\Selector1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[30]~output .bus_hold = "false";
defparam \rd_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \rd_data[31]~output (
	.i(\Selector0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[31]~output .bus_hold = "false";
defparam \rd_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \spm_addr[0]~output (
	.i(\addr[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[0]~output .bus_hold = "false";
defparam \spm_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \spm_addr[1]~output (
	.i(\addr[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[1]~output .bus_hold = "false";
defparam \spm_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \spm_addr[2]~output (
	.i(\addr[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[2]~output .bus_hold = "false";
defparam \spm_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \spm_addr[3]~output (
	.i(\addr[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[3]~output .bus_hold = "false";
defparam \spm_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneive_io_obuf \spm_addr[4]~output (
	.i(\addr[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[4]~output .bus_hold = "false";
defparam \spm_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N16
cycloneive_io_obuf \spm_addr[5]~output (
	.i(\addr[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[5]~output .bus_hold = "false";
defparam \spm_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N2
cycloneive_io_obuf \spm_addr[6]~output (
	.i(\addr[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[6]~output .bus_hold = "false";
defparam \spm_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \spm_addr[7]~output (
	.i(\addr[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[7]~output .bus_hold = "false";
defparam \spm_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \spm_addr[8]~output (
	.i(\addr[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[8]~output .bus_hold = "false";
defparam \spm_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \spm_addr[9]~output (
	.i(\addr[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[9]~output .bus_hold = "false";
defparam \spm_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \spm_addr[10]~output (
	.i(\addr[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[10]~output .bus_hold = "false";
defparam \spm_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \spm_addr[11]~output (
	.i(\addr[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[11]~output .bus_hold = "false";
defparam \spm_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \spm_addr[12]~output (
	.i(\addr[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[12]~output .bus_hold = "false";
defparam \spm_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \spm_addr[13]~output (
	.i(\addr[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[13]~output .bus_hold = "false";
defparam \spm_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \spm_addr[14]~output (
	.i(\addr[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[14]~output .bus_hold = "false";
defparam \spm_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \spm_addr[15]~output (
	.i(\addr[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[15]~output .bus_hold = "false";
defparam \spm_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \spm_addr[16]~output (
	.i(\addr[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[16]~output .bus_hold = "false";
defparam \spm_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \spm_addr[17]~output (
	.i(\addr[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[17]~output .bus_hold = "false";
defparam \spm_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \spm_addr[18]~output (
	.i(\addr[18]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[18]~output .bus_hold = "false";
defparam \spm_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \spm_addr[19]~output (
	.i(\addr[19]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[19]~output .bus_hold = "false";
defparam \spm_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \spm_addr[20]~output (
	.i(\addr[20]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[20]~output .bus_hold = "false";
defparam \spm_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneive_io_obuf \spm_addr[21]~output (
	.i(\addr[21]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[21]~output .bus_hold = "false";
defparam \spm_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \spm_addr[22]~output (
	.i(\addr[22]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[22]~output .bus_hold = "false";
defparam \spm_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \spm_addr[23]~output (
	.i(\addr[23]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[23]~output .bus_hold = "false";
defparam \spm_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \spm_addr[24]~output (
	.i(\addr[24]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[24]~output .bus_hold = "false";
defparam \spm_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \spm_addr[25]~output (
	.i(\addr[25]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[25]~output .bus_hold = "false";
defparam \spm_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \spm_addr[26]~output (
	.i(\addr[26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[26]~output .bus_hold = "false";
defparam \spm_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \spm_addr[27]~output (
	.i(\addr[27]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[27]~output .bus_hold = "false";
defparam \spm_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \spm_addr[28]~output (
	.i(\addr[28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[28]~output .bus_hold = "false";
defparam \spm_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \spm_addr[29]~output (
	.i(\addr[29]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_addr[29]~output .bus_hold = "false";
defparam \spm_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \spm_as_~output (
	.i(\spm_as_~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_as_~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_as_~output .bus_hold = "false";
defparam \spm_as_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \spm_rw~output (
	.i(\rw~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_rw~output .bus_hold = "false";
defparam \spm_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \spm_wr_data[0]~output (
	.i(\wr_data[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[0]~output .bus_hold = "false";
defparam \spm_wr_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \spm_wr_data[1]~output (
	.i(\wr_data[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[1]~output .bus_hold = "false";
defparam \spm_wr_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \spm_wr_data[2]~output (
	.i(\wr_data[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[2]~output .bus_hold = "false";
defparam \spm_wr_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \spm_wr_data[3]~output (
	.i(\wr_data[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[3]~output .bus_hold = "false";
defparam \spm_wr_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \spm_wr_data[4]~output (
	.i(\wr_data[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[4]~output .bus_hold = "false";
defparam \spm_wr_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \spm_wr_data[5]~output (
	.i(\wr_data[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[5]~output .bus_hold = "false";
defparam \spm_wr_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \spm_wr_data[6]~output (
	.i(\wr_data[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[6]~output .bus_hold = "false";
defparam \spm_wr_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \spm_wr_data[7]~output (
	.i(\wr_data[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[7]~output .bus_hold = "false";
defparam \spm_wr_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \spm_wr_data[8]~output (
	.i(\wr_data[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[8]~output .bus_hold = "false";
defparam \spm_wr_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \spm_wr_data[9]~output (
	.i(\wr_data[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[9]~output .bus_hold = "false";
defparam \spm_wr_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \spm_wr_data[10]~output (
	.i(\wr_data[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[10]~output .bus_hold = "false";
defparam \spm_wr_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \spm_wr_data[11]~output (
	.i(\wr_data[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[11]~output .bus_hold = "false";
defparam \spm_wr_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \spm_wr_data[12]~output (
	.i(\wr_data[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[12]~output .bus_hold = "false";
defparam \spm_wr_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \spm_wr_data[13]~output (
	.i(\wr_data[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[13]~output .bus_hold = "false";
defparam \spm_wr_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \spm_wr_data[14]~output (
	.i(\wr_data[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[14]~output .bus_hold = "false";
defparam \spm_wr_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \spm_wr_data[15]~output (
	.i(\wr_data[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[15]~output .bus_hold = "false";
defparam \spm_wr_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \spm_wr_data[16]~output (
	.i(\wr_data[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[16]~output .bus_hold = "false";
defparam \spm_wr_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneive_io_obuf \spm_wr_data[17]~output (
	.i(\wr_data[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[17]~output .bus_hold = "false";
defparam \spm_wr_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneive_io_obuf \spm_wr_data[18]~output (
	.i(\wr_data[18]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[18]~output .bus_hold = "false";
defparam \spm_wr_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \spm_wr_data[19]~output (
	.i(\wr_data[19]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[19]~output .bus_hold = "false";
defparam \spm_wr_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneive_io_obuf \spm_wr_data[20]~output (
	.i(\wr_data[20]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[20]~output .bus_hold = "false";
defparam \spm_wr_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \spm_wr_data[21]~output (
	.i(\wr_data[21]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[21]~output .bus_hold = "false";
defparam \spm_wr_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \spm_wr_data[22]~output (
	.i(\wr_data[22]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[22]~output .bus_hold = "false";
defparam \spm_wr_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \spm_wr_data[23]~output (
	.i(\wr_data[23]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[23]~output .bus_hold = "false";
defparam \spm_wr_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \spm_wr_data[24]~output (
	.i(\wr_data[24]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[24]~output .bus_hold = "false";
defparam \spm_wr_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \spm_wr_data[25]~output (
	.i(\wr_data[25]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[25]~output .bus_hold = "false";
defparam \spm_wr_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \spm_wr_data[26]~output (
	.i(\wr_data[26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[26]~output .bus_hold = "false";
defparam \spm_wr_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \spm_wr_data[27]~output (
	.i(\wr_data[27]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[27]~output .bus_hold = "false";
defparam \spm_wr_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \spm_wr_data[28]~output (
	.i(\wr_data[28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[28]~output .bus_hold = "false";
defparam \spm_wr_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneive_io_obuf \spm_wr_data[29]~output (
	.i(\wr_data[29]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[29]~output .bus_hold = "false";
defparam \spm_wr_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneive_io_obuf \spm_wr_data[30]~output (
	.i(\wr_data[30]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[30]~output .bus_hold = "false";
defparam \spm_wr_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \spm_wr_data[31]~output (
	.i(\wr_data[31]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spm_wr_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \spm_wr_data[31]~output .bus_hold = "false";
defparam \spm_wr_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \bus_req_~output (
	.i(!\bus_req_~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_req_~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_req_~output .bus_hold = "false";
defparam \bus_req_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \bus_addr[0]~output (
	.i(\bus_addr[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[0]~output .bus_hold = "false";
defparam \bus_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \bus_addr[1]~output (
	.i(\bus_addr[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[1]~output .bus_hold = "false";
defparam \bus_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \bus_addr[2]~output (
	.i(\bus_addr[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[2]~output .bus_hold = "false";
defparam \bus_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \bus_addr[3]~output (
	.i(\bus_addr[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[3]~output .bus_hold = "false";
defparam \bus_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \bus_addr[4]~output (
	.i(\bus_addr[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[4]~output .bus_hold = "false";
defparam \bus_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \bus_addr[5]~output (
	.i(\bus_addr[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[5]~output .bus_hold = "false";
defparam \bus_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N16
cycloneive_io_obuf \bus_addr[6]~output (
	.i(\bus_addr[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[6]~output .bus_hold = "false";
defparam \bus_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \bus_addr[7]~output (
	.i(\bus_addr[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[7]~output .bus_hold = "false";
defparam \bus_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \bus_addr[8]~output (
	.i(\bus_addr[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[8]~output .bus_hold = "false";
defparam \bus_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \bus_addr[9]~output (
	.i(\bus_addr[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[9]~output .bus_hold = "false";
defparam \bus_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \bus_addr[10]~output (
	.i(\bus_addr[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[10]~output .bus_hold = "false";
defparam \bus_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \bus_addr[11]~output (
	.i(\bus_addr[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[11]~output .bus_hold = "false";
defparam \bus_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \bus_addr[12]~output (
	.i(\bus_addr[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[12]~output .bus_hold = "false";
defparam \bus_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \bus_addr[13]~output (
	.i(\bus_addr[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[13]~output .bus_hold = "false";
defparam \bus_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \bus_addr[14]~output (
	.i(\bus_addr[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[14]~output .bus_hold = "false";
defparam \bus_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \bus_addr[15]~output (
	.i(\bus_addr[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[15]~output .bus_hold = "false";
defparam \bus_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneive_io_obuf \bus_addr[16]~output (
	.i(\bus_addr[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[16]~output .bus_hold = "false";
defparam \bus_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \bus_addr[17]~output (
	.i(\bus_addr[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[17]~output .bus_hold = "false";
defparam \bus_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \bus_addr[18]~output (
	.i(\bus_addr[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[18]~output .bus_hold = "false";
defparam \bus_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneive_io_obuf \bus_addr[19]~output (
	.i(\bus_addr[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[19]~output .bus_hold = "false";
defparam \bus_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \bus_addr[20]~output (
	.i(\bus_addr[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[20]~output .bus_hold = "false";
defparam \bus_addr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \bus_addr[21]~output (
	.i(\bus_addr[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[21]~output .bus_hold = "false";
defparam \bus_addr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \bus_addr[22]~output (
	.i(\bus_addr[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[22]~output .bus_hold = "false";
defparam \bus_addr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \bus_addr[23]~output (
	.i(\bus_addr[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[23]~output .bus_hold = "false";
defparam \bus_addr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \bus_addr[24]~output (
	.i(\bus_addr[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[24]~output .bus_hold = "false";
defparam \bus_addr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \bus_addr[25]~output (
	.i(\bus_addr[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[25]~output .bus_hold = "false";
defparam \bus_addr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneive_io_obuf \bus_addr[26]~output (
	.i(\bus_addr[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[26]~output .bus_hold = "false";
defparam \bus_addr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \bus_addr[27]~output (
	.i(\bus_addr[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[27]~output .bus_hold = "false";
defparam \bus_addr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \bus_addr[28]~output (
	.i(\bus_addr[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[28]~output .bus_hold = "false";
defparam \bus_addr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \bus_addr[29]~output (
	.i(\bus_addr[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addr[29]~output .bus_hold = "false";
defparam \bus_addr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \bus_as_~output (
	.i(!\bus_as_~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_as_~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_as_~output .bus_hold = "false";
defparam \bus_as_~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \bus_rw~output (
	.i(\bus_rw~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_rw~output .bus_hold = "false";
defparam \bus_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \bus_wr_data[0]~output (
	.i(\bus_wr_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[0]~output .bus_hold = "false";
defparam \bus_wr_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \bus_wr_data[1]~output (
	.i(\bus_wr_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[1]~output .bus_hold = "false";
defparam \bus_wr_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \bus_wr_data[2]~output (
	.i(\bus_wr_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[2]~output .bus_hold = "false";
defparam \bus_wr_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \bus_wr_data[3]~output (
	.i(\bus_wr_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[3]~output .bus_hold = "false";
defparam \bus_wr_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \bus_wr_data[4]~output (
	.i(\bus_wr_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[4]~output .bus_hold = "false";
defparam \bus_wr_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \bus_wr_data[5]~output (
	.i(\bus_wr_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[5]~output .bus_hold = "false";
defparam \bus_wr_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneive_io_obuf \bus_wr_data[6]~output (
	.i(\bus_wr_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[6]~output .bus_hold = "false";
defparam \bus_wr_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \bus_wr_data[7]~output (
	.i(\bus_wr_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[7]~output .bus_hold = "false";
defparam \bus_wr_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \bus_wr_data[8]~output (
	.i(\bus_wr_data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[8]~output .bus_hold = "false";
defparam \bus_wr_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \bus_wr_data[9]~output (
	.i(\bus_wr_data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[9]~output .bus_hold = "false";
defparam \bus_wr_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \bus_wr_data[10]~output (
	.i(\bus_wr_data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[10]~output .bus_hold = "false";
defparam \bus_wr_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \bus_wr_data[11]~output (
	.i(\bus_wr_data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[11]~output .bus_hold = "false";
defparam \bus_wr_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \bus_wr_data[12]~output (
	.i(\bus_wr_data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[12]~output .bus_hold = "false";
defparam \bus_wr_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \bus_wr_data[13]~output (
	.i(\bus_wr_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[13]~output .bus_hold = "false";
defparam \bus_wr_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \bus_wr_data[14]~output (
	.i(\bus_wr_data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[14]~output .bus_hold = "false";
defparam \bus_wr_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \bus_wr_data[15]~output (
	.i(\bus_wr_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[15]~output .bus_hold = "false";
defparam \bus_wr_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \bus_wr_data[16]~output (
	.i(\bus_wr_data[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[16]~output .bus_hold = "false";
defparam \bus_wr_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \bus_wr_data[17]~output (
	.i(\bus_wr_data[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[17]~output .bus_hold = "false";
defparam \bus_wr_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \bus_wr_data[18]~output (
	.i(\bus_wr_data[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[18]~output .bus_hold = "false";
defparam \bus_wr_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \bus_wr_data[19]~output (
	.i(\bus_wr_data[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[19]~output .bus_hold = "false";
defparam \bus_wr_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \bus_wr_data[20]~output (
	.i(\bus_wr_data[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[20]~output .bus_hold = "false";
defparam \bus_wr_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N2
cycloneive_io_obuf \bus_wr_data[21]~output (
	.i(\bus_wr_data[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[21]~output .bus_hold = "false";
defparam \bus_wr_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \bus_wr_data[22]~output (
	.i(\bus_wr_data[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[22]~output .bus_hold = "false";
defparam \bus_wr_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \bus_wr_data[23]~output (
	.i(\bus_wr_data[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[23]~output .bus_hold = "false";
defparam \bus_wr_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \bus_wr_data[24]~output (
	.i(\bus_wr_data[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[24]~output .bus_hold = "false";
defparam \bus_wr_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \bus_wr_data[25]~output (
	.i(\bus_wr_data[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[25]~output .bus_hold = "false";
defparam \bus_wr_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y11_N2
cycloneive_io_obuf \bus_wr_data[26]~output (
	.i(\bus_wr_data[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[26]~output .bus_hold = "false";
defparam \bus_wr_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \bus_wr_data[27]~output (
	.i(\bus_wr_data[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[27]~output .bus_hold = "false";
defparam \bus_wr_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \bus_wr_data[28]~output (
	.i(\bus_wr_data[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[28]~output .bus_hold = "false";
defparam \bus_wr_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \bus_wr_data[29]~output (
	.i(\bus_wr_data[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[29]~output .bus_hold = "false";
defparam \bus_wr_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \bus_wr_data[30]~output (
	.i(\bus_wr_data[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[30]~output .bus_hold = "false";
defparam \bus_wr_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \bus_wr_data[31]~output (
	.i(\bus_wr_data[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_wr_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_wr_data[31]~output .bus_hold = "false";
defparam \bus_wr_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cycloneive_io_ibuf \as_~input (
	.i(as_),
	.ibar(gnd),
	.o(\as_~input_o ));
// synopsys translate_off
defparam \as_~input .bus_hold = "false";
defparam \as_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N22
cycloneive_io_ibuf \flush~input (
	.i(flush),
	.ibar(gnd),
	.o(\flush~input_o ));
// synopsys translate_off
defparam \flush~input .bus_hold = "false";
defparam \flush~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \addr[29]~input (
	.i(addr[29]),
	.ibar(gnd),
	.o(\addr[29]~input_o ));
// synopsys translate_off
defparam \addr[29]~input .bus_hold = "false";
defparam \addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \addr[28]~input (
	.i(addr[28]),
	.ibar(gnd),
	.o(\addr[28]~input_o ));
// synopsys translate_off
defparam \addr[28]~input .bus_hold = "false";
defparam \addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N1
cycloneive_io_ibuf \addr[27]~input (
	.i(addr[27]),
	.ibar(gnd),
	.o(\addr[27]~input_o ));
// synopsys translate_off
defparam \addr[27]~input .bus_hold = "false";
defparam \addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\addr[29]~input_o ) # ((\addr[28]~input_o ) # (!\addr[27]~input_o ))

	.dataa(\addr[29]~input_o ),
	.datab(\addr[28]~input_o ),
	.datac(\addr[27]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hEFEF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N22
cycloneive_io_ibuf \stall~input (
	.i(stall),
	.ibar(gnd),
	.o(\stall~input_o ));
// synopsys translate_off
defparam \stall~input .bus_hold = "false";
defparam \stall~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \bus_grnt_~input (
	.i(bus_grnt_),
	.ibar(gnd),
	.o(\bus_grnt_~input_o ));
// synopsys translate_off
defparam \bus_grnt_~input .bus_hold = "false";
defparam \bus_grnt_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N22
cycloneive_io_ibuf \bus_rdy_~input (
	.i(bus_rdy_),
	.ibar(gnd),
	.o(\bus_rdy_~input_o ));
// synopsys translate_off
defparam \bus_rdy_~input .bus_hold = "false";
defparam \bus_rdy_~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = (\state.11~q  & (((\stall~input_o )))) # (!\state.11~q  & (((\bus_rdy_~input_o )) # (!\state.10~q )))

	.dataa(\state.10~q ),
	.datab(\bus_rdy_~input_o ),
	.datac(\stall~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~2 .lut_mask = 16'hF0DD;
defparam \Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = (\Selector34~2_combout  & ((\Selector32~0_combout ) # ((\bus_grnt_~input_o  & \state.01~q )))) # (!\Selector34~2_combout  & (\state.01~q  & (\bus_grnt_~input_o  $ (!\Selector32~0_combout ))))

	.dataa(\bus_grnt_~input_o ),
	.datab(\Selector34~2_combout ),
	.datac(\state.01~q ),
	.datad(\Selector32~0_combout ),
	.cin(gnd),
	.combout(\Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~4 .lut_mask = 16'hEC90;
defparam \Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \state.01 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector34~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01 .is_wysiwyg = "true";
defparam \state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = (\bus_grnt_~input_o ) # (!\state.01~q )

	.dataa(\bus_grnt_~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.01~q ),
	.cin(gnd),
	.combout(\Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~3 .lut_mask = 16'hAAFF;
defparam \Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \state.10~0 (
// Equation(s):
// \state.10~0_combout  = (\Selector34~3_combout  & (\state.10~q  & (\Selector34~2_combout  $ (\Selector32~0_combout )))) # (!\Selector34~3_combout  & ((\state.10~q ) # (\Selector34~2_combout  $ (\Selector32~0_combout ))))

	.dataa(\Selector34~3_combout ),
	.datab(\Selector34~2_combout ),
	.datac(\state.10~q ),
	.datad(\Selector32~0_combout ),
	.cin(gnd),
	.combout(\state.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.10~0 .lut_mask = 16'h71D4;
defparam \state.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \state.10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state.10~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10 .is_wysiwyg = "true";
defparam \state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\stall~input_o  & ((\state.11~q ) # ((\state.10~q  & !\bus_rdy_~input_o ))))

	.dataa(\stall~input_o ),
	.datab(\state.10~q ),
	.datac(\state.11~q ),
	.datad(\bus_rdy_~input_o ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hA0A8;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \state.11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.11 .is_wysiwyg = "true";
defparam \state.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (\bus_rdy_~input_o  & (((\state.00~q )))) # (!\bus_rdy_~input_o  & ((\state.10~q  & (\stall~input_o )) # (!\state.10~q  & ((\state.00~q )))))

	.dataa(\bus_rdy_~input_o ),
	.datab(\stall~input_o ),
	.datac(\state.10~q ),
	.datad(\state.00~q ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'hEF40;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \rd_buf[0]~0 (
// Equation(s):
// \rd_buf[0]~0_combout  = (!\bus_rdy_~input_o  & \state.10~q )

	.dataa(\bus_rdy_~input_o ),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd_buf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd_buf[0]~0 .lut_mask = 16'h5050;
defparam \rd_buf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (!\as_~input_o  & (!\flush~input_o  & (\Equal0~0_combout  & !\rd_buf[0]~0_combout )))

	.dataa(\as_~input_o ),
	.datab(\flush~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\rd_buf[0]~0_combout ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'h0010;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = (\state.11~q  & (\stall~input_o  $ (((!\Selector33~1_combout  & !\Selector33~0_combout ))))) # (!\state.11~q  & ((\Selector33~1_combout ) # ((\Selector33~0_combout ))))

	.dataa(\state.11~q ),
	.datab(\Selector33~1_combout ),
	.datac(\stall~input_o ),
	.datad(\Selector33~0_combout ),
	.cin(gnd),
	.combout(\Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~2 .lut_mask = 16'hF5C6;
defparam \Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \state.00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector33~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00 .is_wysiwyg = "true";
defparam \state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (!\as_~input_o  & (!\flush~input_o  & (\Equal0~0_combout  & !\state.00~q )))

	.dataa(\as_~input_o ),
	.datab(\flush~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\state.00~q ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'h0010;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = (\Selector32~0_combout ) # ((\state.10~q  & \bus_rdy_~input_o ))

	.dataa(gnd),
	.datab(\Selector32~0_combout ),
	.datac(\state.10~q ),
	.datad(\bus_rdy_~input_o ),
	.cin(gnd),
	.combout(\Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~1 .lut_mask = 16'hFCCC;
defparam \Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneive_io_ibuf \spm_rd_data[0]~input (
	.i(spm_rd_data[0]),
	.ibar(gnd),
	.o(\spm_rd_data[0]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[0]~input .bus_hold = "false";
defparam \spm_rd_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N15
cycloneive_io_ibuf \bus_rd_data[0]~input (
	.i(bus_rd_data[0]),
	.ibar(gnd),
	.o(\bus_rd_data[0]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[0]~input .bus_hold = "false";
defparam \bus_rd_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[0]~input_o ))) # (!\state.10~q  & (\spm_rd_data[0]~input_o ))))

	.dataa(\spm_rd_data[0]~input_o ),
	.datab(\state.11~q ),
	.datac(\state.10~q ),
	.datad(\bus_rd_data[0]~input_o ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'h3202;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cycloneive_io_ibuf \rw~input (
	.i(rw),
	.ibar(gnd),
	.o(\rw~input_o ));
// synopsys translate_off
defparam \rw~input .bus_hold = "false";
defparam \rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (!\state.10~q  & \rw~input_o )

	.dataa(gnd),
	.datab(\state.10~q ),
	.datac(gnd),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'h3300;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \bus_addr[24]~5 (
// Equation(s):
// \bus_addr[24]~5_combout  = (\as_~input_o ) # ((\flush~input_o ) # (!\Equal0~0_combout ))

	.dataa(\as_~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\bus_addr[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bus_addr[24]~5 .lut_mask = 16'hFFBB;
defparam \bus_addr[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \bus_addr[24]~4 (
// Equation(s):
// \bus_addr[24]~4_combout  = (\bus_addr[24]~5_combout  & (!\bus_rdy_~input_o  & ((\state.10~q )))) # (!\bus_addr[24]~5_combout  & (((!\bus_rdy_~input_o  & \state.10~q )) # (!\state.00~q )))

	.dataa(\bus_addr[24]~5_combout ),
	.datab(\bus_rdy_~input_o ),
	.datac(\state.00~q ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\bus_addr[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_addr[24]~4 .lut_mask = 16'h3705;
defparam \bus_addr[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \bus_rw~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_rw~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_rw~reg0 .is_wysiwyg = "true";
defparam \bus_rw~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \rd_buf[0]~1 (
// Equation(s):
// \rd_buf[0]~1_combout  = (\state.10~q  & (!\bus_rdy_~input_o  & !\bus_rw~reg0_q ))

	.dataa(\state.10~q ),
	.datab(\bus_rdy_~input_o ),
	.datac(gnd),
	.datad(\bus_rw~reg0_q ),
	.cin(gnd),
	.combout(\rd_buf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd_buf[0]~1 .lut_mask = 16'h0022;
defparam \rd_buf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \rd_buf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[0] .is_wysiwyg = "true";
defparam \rd_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \spm_as_~0 (
// Equation(s):
// \spm_as_~0_combout  = (!\as_~input_o  & (!\flush~input_o  & (!\Equal0~0_combout  & !\stall~input_o )))

	.dataa(\as_~input_o ),
	.datab(\flush~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\stall~input_o ),
	.cin(gnd),
	.combout(\spm_as_~0_combout ),
	.cout());
// synopsys translate_off
defparam \spm_as_~0 .lut_mask = 16'h0001;
defparam \spm_as_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\state.10~q  & ((!\bus_rdy_~input_o ))) # (!\state.10~q  & (\spm_as_~0_combout ))

	.dataa(\state.10~q ),
	.datab(gnd),
	.datac(\spm_as_~0_combout ),
	.datad(\bus_rdy_~input_o ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'h50FA;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = (\state.01~q ) # ((\rw~input_o ) # ((!\Selector31~1_combout  & !\state.11~q )))

	.dataa(\Selector31~1_combout ),
	.datab(\state.01~q ),
	.datac(\rw~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~2 .lut_mask = 16'hFCFD;
defparam \Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = (!\Selector31~2_combout  & ((\Selector31~0_combout ) # ((\state.11~q  & rd_buf[0]))))

	.dataa(\state.11~q ),
	.datab(\Selector31~0_combout ),
	.datac(rd_buf[0]),
	.datad(\Selector31~2_combout ),
	.cin(gnd),
	.combout(\Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~3 .lut_mask = 16'h00EC;
defparam \Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N8
cycloneive_io_ibuf \spm_rd_data[1]~input (
	.i(spm_rd_data[1]),
	.ibar(gnd),
	.o(\spm_rd_data[1]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[1]~input .bus_hold = "false";
defparam \spm_rd_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \bus_rd_data[1]~input (
	.i(bus_rd_data[1]),
	.ibar(gnd),
	.o(\bus_rd_data[1]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[1]~input .bus_hold = "false";
defparam \bus_rd_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[1]~input_o ))) # (!\state.10~q  & (\spm_rd_data[1]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\spm_rd_data[1]~input_o ),
	.datac(\bus_rd_data[1]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'h00E4;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \rd_buf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[1] .is_wysiwyg = "true";
defparam \rd_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (!\Selector31~2_combout  & ((\Selector30~0_combout ) # ((rd_buf[1] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector30~0_combout ),
	.datac(rd_buf[1]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~1 .lut_mask = 16'h5444;
defparam \Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \bus_rd_data[2]~input (
	.i(bus_rd_data[2]),
	.ibar(gnd),
	.o(\bus_rd_data[2]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[2]~input .bus_hold = "false";
defparam \bus_rd_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \rd_buf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[2] .is_wysiwyg = "true";
defparam \rd_buf[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
cycloneive_io_ibuf \spm_rd_data[2]~input (
	.i(spm_rd_data[2]),
	.ibar(gnd),
	.o(\spm_rd_data[2]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[2]~input .bus_hold = "false";
defparam \spm_rd_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[2]~input_o )) # (!\state.10~q  & ((\spm_rd_data[2]~input_o )))))

	.dataa(\bus_rd_data[2]~input_o ),
	.datab(\spm_rd_data[2]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h00AC;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (!\Selector31~2_combout  & ((\Selector29~0_combout ) # ((rd_buf[2] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(rd_buf[2]),
	.datac(\Selector29~0_combout ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'h5450;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \spm_rd_data[3]~input (
	.i(spm_rd_data[3]),
	.ibar(gnd),
	.o(\spm_rd_data[3]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[3]~input .bus_hold = "false";
defparam \spm_rd_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N1
cycloneive_io_ibuf \bus_rd_data[3]~input (
	.i(bus_rd_data[3]),
	.ibar(gnd),
	.o(\bus_rd_data[3]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[3]~input .bus_hold = "false";
defparam \bus_rd_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[3]~input_o ))) # (!\state.10~q  & (\spm_rd_data[3]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\state.11~q ),
	.datac(\spm_rd_data[3]~input_o ),
	.datad(\bus_rd_data[3]~input_o ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h3210;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \rd_buf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[3] .is_wysiwyg = "true";
defparam \rd_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = (!\Selector31~2_combout  & ((\Selector28~0_combout ) # ((rd_buf[3] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector28~0_combout ),
	.datac(rd_buf[3]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~1 .lut_mask = 16'h5444;
defparam \Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N22
cycloneive_io_ibuf \spm_rd_data[4]~input (
	.i(spm_rd_data[4]),
	.ibar(gnd),
	.o(\spm_rd_data[4]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[4]~input .bus_hold = "false";
defparam \spm_rd_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N8
cycloneive_io_ibuf \bus_rd_data[4]~input (
	.i(bus_rd_data[4]),
	.ibar(gnd),
	.o(\bus_rd_data[4]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[4]~input .bus_hold = "false";
defparam \bus_rd_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[4]~input_o ))) # (!\state.10~q  & (\spm_rd_data[4]~input_o ))))

	.dataa(\spm_rd_data[4]~input_o ),
	.datab(\bus_rd_data[4]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h00CA;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \rd_buf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[4] .is_wysiwyg = "true";
defparam \rd_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (!\Selector31~2_combout  & ((\Selector27~0_combout ) # ((rd_buf[4] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector27~0_combout ),
	.datac(rd_buf[4]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = 16'h5444;
defparam \Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
cycloneive_io_ibuf \bus_rd_data[5]~input (
	.i(bus_rd_data[5]),
	.ibar(gnd),
	.o(\bus_rd_data[5]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[5]~input .bus_hold = "false";
defparam \bus_rd_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneive_lcell_comb \rd_buf[5]~feeder (
// Equation(s):
// \rd_buf[5]~feeder_combout  = \bus_rd_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bus_rd_data[5]~input_o ),
	.cin(gnd),
	.combout(\rd_buf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_buf[5]~feeder .lut_mask = 16'hFF00;
defparam \rd_buf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \rd_buf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rd_buf[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[5] .is_wysiwyg = "true";
defparam \rd_buf[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N8
cycloneive_io_ibuf \spm_rd_data[5]~input (
	.i(spm_rd_data[5]),
	.ibar(gnd),
	.o(\spm_rd_data[5]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[5]~input .bus_hold = "false";
defparam \spm_rd_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[5]~input_o )) # (!\state.10~q  & ((\spm_rd_data[5]~input_o )))))

	.dataa(\bus_rd_data[5]~input_o ),
	.datab(\spm_rd_data[5]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h00AC;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = (!\Selector31~2_combout  & ((\Selector26~0_combout ) # ((rd_buf[5] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(rd_buf[5]),
	.datac(\Selector26~0_combout ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~1 .lut_mask = 16'h5450;
defparam \Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N22
cycloneive_io_ibuf \spm_rd_data[6]~input (
	.i(spm_rd_data[6]),
	.ibar(gnd),
	.o(\spm_rd_data[6]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[6]~input .bus_hold = "false";
defparam \spm_rd_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \bus_rd_data[6]~input (
	.i(bus_rd_data[6]),
	.ibar(gnd),
	.o(\bus_rd_data[6]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[6]~input .bus_hold = "false";
defparam \bus_rd_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[6]~input_o ))) # (!\state.10~q  & (\spm_rd_data[6]~input_o ))))

	.dataa(\spm_rd_data[6]~input_o ),
	.datab(\bus_rd_data[6]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h00CA;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \rd_buf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[6] .is_wysiwyg = "true";
defparam \rd_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = (!\Selector31~2_combout  & ((\Selector25~0_combout ) # ((rd_buf[6] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector25~0_combout ),
	.datac(rd_buf[6]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~1 .lut_mask = 16'h5444;
defparam \Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf \spm_rd_data[7]~input (
	.i(spm_rd_data[7]),
	.ibar(gnd),
	.o(\spm_rd_data[7]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[7]~input .bus_hold = "false";
defparam \spm_rd_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \bus_rd_data[7]~input (
	.i(bus_rd_data[7]),
	.ibar(gnd),
	.o(\bus_rd_data[7]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[7]~input .bus_hold = "false";
defparam \bus_rd_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[7]~input_o ))) # (!\state.10~q  & (\spm_rd_data[7]~input_o ))))

	.dataa(\spm_rd_data[7]~input_o ),
	.datab(\state.10~q ),
	.datac(\bus_rd_data[7]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h00E2;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \rd_buf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[7] .is_wysiwyg = "true";
defparam \rd_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = (!\Selector31~2_combout  & ((\Selector24~0_combout ) # ((rd_buf[7] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector24~0_combout ),
	.datac(rd_buf[7]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~1 .lut_mask = 16'h5444;
defparam \Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \bus_rd_data[8]~input (
	.i(bus_rd_data[8]),
	.ibar(gnd),
	.o(\bus_rd_data[8]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[8]~input .bus_hold = "false";
defparam \bus_rd_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \rd_buf[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[8] .is_wysiwyg = "true";
defparam \rd_buf[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \spm_rd_data[8]~input (
	.i(spm_rd_data[8]),
	.ibar(gnd),
	.o(\spm_rd_data[8]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[8]~input .bus_hold = "false";
defparam \spm_rd_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[8]~input_o )) # (!\state.10~q  & ((\spm_rd_data[8]~input_o )))))

	.dataa(\bus_rd_data[8]~input_o ),
	.datab(\spm_rd_data[8]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h00AC;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = (!\Selector31~2_combout  & ((\Selector23~0_combout ) # ((rd_buf[8] & \state.11~q ))))

	.dataa(rd_buf[8]),
	.datab(\state.11~q ),
	.datac(\Selector23~0_combout ),
	.datad(\Selector31~2_combout ),
	.cin(gnd),
	.combout(\Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~1 .lut_mask = 16'h00F8;
defparam \Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneive_io_ibuf \spm_rd_data[9]~input (
	.i(spm_rd_data[9]),
	.ibar(gnd),
	.o(\spm_rd_data[9]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[9]~input .bus_hold = "false";
defparam \spm_rd_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N8
cycloneive_io_ibuf \bus_rd_data[9]~input (
	.i(bus_rd_data[9]),
	.ibar(gnd),
	.o(\bus_rd_data[9]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[9]~input .bus_hold = "false";
defparam \bus_rd_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[9]~input_o ))) # (!\state.10~q  & (\spm_rd_data[9]~input_o ))))

	.dataa(\state.11~q ),
	.datab(\spm_rd_data[9]~input_o ),
	.datac(\state.10~q ),
	.datad(\bus_rd_data[9]~input_o ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h5404;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \rd_buf[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[9] .is_wysiwyg = "true";
defparam \rd_buf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = (!\Selector31~2_combout  & ((\Selector22~0_combout ) # ((rd_buf[9] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector22~0_combout ),
	.datac(rd_buf[9]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~1 .lut_mask = 16'h5444;
defparam \Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N29
cycloneive_io_ibuf \spm_rd_data[10]~input (
	.i(spm_rd_data[10]),
	.ibar(gnd),
	.o(\spm_rd_data[10]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[10]~input .bus_hold = "false";
defparam \spm_rd_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneive_io_ibuf \bus_rd_data[10]~input (
	.i(bus_rd_data[10]),
	.ibar(gnd),
	.o(\bus_rd_data[10]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[10]~input .bus_hold = "false";
defparam \bus_rd_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[10]~input_o ))) # (!\state.10~q  & (\spm_rd_data[10]~input_o ))))

	.dataa(\spm_rd_data[10]~input_o ),
	.datab(\bus_rd_data[10]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h00CA;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \rd_buf[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[10] .is_wysiwyg = "true";
defparam \rd_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = (!\Selector31~2_combout  & ((\Selector21~0_combout ) # ((rd_buf[10] & \state.11~q ))))

	.dataa(\Selector21~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[10]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~1 .lut_mask = 16'h3222;
defparam \Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneive_io_ibuf \spm_rd_data[11]~input (
	.i(spm_rd_data[11]),
	.ibar(gnd),
	.o(\spm_rd_data[11]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[11]~input .bus_hold = "false";
defparam \spm_rd_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \bus_rd_data[11]~input (
	.i(bus_rd_data[11]),
	.ibar(gnd),
	.o(\bus_rd_data[11]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[11]~input .bus_hold = "false";
defparam \bus_rd_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[11]~input_o ))) # (!\state.10~q  & (\spm_rd_data[11]~input_o ))))

	.dataa(\spm_rd_data[11]~input_o ),
	.datab(\state.10~q ),
	.datac(\bus_rd_data[11]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h00E2;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \rd_buf[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[11] .is_wysiwyg = "true";
defparam \rd_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = (!\Selector31~2_combout  & ((\Selector20~0_combout ) # ((rd_buf[11] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector20~0_combout ),
	.datac(rd_buf[11]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~1 .lut_mask = 16'h5444;
defparam \Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \bus_rd_data[12]~input (
	.i(bus_rd_data[12]),
	.ibar(gnd),
	.o(\bus_rd_data[12]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[12]~input .bus_hold = "false";
defparam \bus_rd_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \rd_buf[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[12] .is_wysiwyg = "true";
defparam \rd_buf[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \spm_rd_data[12]~input (
	.i(spm_rd_data[12]),
	.ibar(gnd),
	.o(\spm_rd_data[12]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[12]~input .bus_hold = "false";
defparam \spm_rd_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[12]~input_o )) # (!\state.10~q  & ((\spm_rd_data[12]~input_o )))))

	.dataa(\bus_rd_data[12]~input_o ),
	.datab(\spm_rd_data[12]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h00AC;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = (!\Selector31~2_combout  & ((\Selector19~0_combout ) # ((rd_buf[12] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(rd_buf[12]),
	.datac(\Selector19~0_combout ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~1 .lut_mask = 16'h5450;
defparam \Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
cycloneive_io_ibuf \spm_rd_data[13]~input (
	.i(spm_rd_data[13]),
	.ibar(gnd),
	.o(\spm_rd_data[13]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[13]~input .bus_hold = "false";
defparam \spm_rd_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cycloneive_io_ibuf \bus_rd_data[13]~input (
	.i(bus_rd_data[13]),
	.ibar(gnd),
	.o(\bus_rd_data[13]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[13]~input .bus_hold = "false";
defparam \bus_rd_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[13]~input_o ))) # (!\state.10~q  & (\spm_rd_data[13]~input_o ))))

	.dataa(\spm_rd_data[13]~input_o ),
	.datab(\bus_rd_data[13]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h00CA;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \rd_buf[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[13] .is_wysiwyg = "true";
defparam \rd_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = (!\Selector31~2_combout  & ((\Selector18~0_combout ) # ((rd_buf[13] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector18~0_combout ),
	.datac(rd_buf[13]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~1 .lut_mask = 16'h5444;
defparam \Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \spm_rd_data[14]~input (
	.i(spm_rd_data[14]),
	.ibar(gnd),
	.o(\spm_rd_data[14]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[14]~input .bus_hold = "false";
defparam \spm_rd_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N8
cycloneive_io_ibuf \bus_rd_data[14]~input (
	.i(bus_rd_data[14]),
	.ibar(gnd),
	.o(\bus_rd_data[14]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[14]~input .bus_hold = "false";
defparam \bus_rd_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[14]~input_o ))) # (!\state.10~q  & (\spm_rd_data[14]~input_o ))))

	.dataa(\spm_rd_data[14]~input_o ),
	.datab(\state.10~q ),
	.datac(\bus_rd_data[14]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h00E2;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \rd_buf[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[14] .is_wysiwyg = "true";
defparam \rd_buf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = (!\Selector31~2_combout  & ((\Selector17~0_combout ) # ((rd_buf[14] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector17~0_combout ),
	.datac(rd_buf[14]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~1 .lut_mask = 16'h5444;
defparam \Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N29
cycloneive_io_ibuf \bus_rd_data[15]~input (
	.i(bus_rd_data[15]),
	.ibar(gnd),
	.o(\bus_rd_data[15]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[15]~input .bus_hold = "false";
defparam \bus_rd_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N1
cycloneive_io_ibuf \spm_rd_data[15]~input (
	.i(spm_rd_data[15]),
	.ibar(gnd),
	.o(\spm_rd_data[15]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[15]~input .bus_hold = "false";
defparam \spm_rd_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[15]~input_o )) # (!\state.10~q  & ((\spm_rd_data[15]~input_o )))))

	.dataa(\state.10~q ),
	.datab(\bus_rd_data[15]~input_o ),
	.datac(\state.11~q ),
	.datad(\spm_rd_data[15]~input_o ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h0D08;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \rd_buf[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[15] .is_wysiwyg = "true";
defparam \rd_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (!\Selector31~2_combout  & ((\Selector16~0_combout ) # ((rd_buf[15] & \state.11~q ))))

	.dataa(\Selector16~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[15]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~1 .lut_mask = 16'h3222;
defparam \Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \spm_rd_data[16]~input (
	.i(spm_rd_data[16]),
	.ibar(gnd),
	.o(\spm_rd_data[16]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[16]~input .bus_hold = "false";
defparam \spm_rd_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N29
cycloneive_io_ibuf \bus_rd_data[16]~input (
	.i(bus_rd_data[16]),
	.ibar(gnd),
	.o(\bus_rd_data[16]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[16]~input .bus_hold = "false";
defparam \bus_rd_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[16]~input_o ))) # (!\state.10~q  & (\spm_rd_data[16]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\state.11~q ),
	.datac(\spm_rd_data[16]~input_o ),
	.datad(\bus_rd_data[16]~input_o ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h3210;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \rd_buf[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[16] .is_wysiwyg = "true";
defparam \rd_buf[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (!\Selector31~2_combout  & ((\Selector15~0_combout ) # ((\state.11~q  & rd_buf[16]))))

	.dataa(\state.11~q ),
	.datab(\Selector31~2_combout ),
	.datac(\Selector15~0_combout ),
	.datad(rd_buf[16]),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'h3230;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \spm_rd_data[17]~input (
	.i(spm_rd_data[17]),
	.ibar(gnd),
	.o(\spm_rd_data[17]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[17]~input .bus_hold = "false";
defparam \spm_rd_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N15
cycloneive_io_ibuf \bus_rd_data[17]~input (
	.i(bus_rd_data[17]),
	.ibar(gnd),
	.o(\bus_rd_data[17]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[17]~input .bus_hold = "false";
defparam \bus_rd_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[17]~input_o ))) # (!\state.10~q  & (\spm_rd_data[17]~input_o ))))

	.dataa(\spm_rd_data[17]~input_o ),
	.datab(\bus_rd_data[17]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h00CA;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \rd_buf[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[17]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[17] .is_wysiwyg = "true";
defparam \rd_buf[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (!\Selector31~2_combout  & ((\Selector14~0_combout ) # ((rd_buf[17] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector14~0_combout ),
	.datac(rd_buf[17]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'h5444;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneive_io_ibuf \spm_rd_data[18]~input (
	.i(spm_rd_data[18]),
	.ibar(gnd),
	.o(\spm_rd_data[18]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[18]~input .bus_hold = "false";
defparam \spm_rd_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \bus_rd_data[18]~input (
	.i(bus_rd_data[18]),
	.ibar(gnd),
	.o(\bus_rd_data[18]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[18]~input .bus_hold = "false";
defparam \bus_rd_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[18]~input_o ))) # (!\state.10~q  & (\spm_rd_data[18]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\spm_rd_data[18]~input_o ),
	.datac(\bus_rd_data[18]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h00E4;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \rd_buf[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[18] .is_wysiwyg = "true";
defparam \rd_buf[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (!\Selector31~2_combout  & ((\Selector13~0_combout ) # ((rd_buf[18] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector13~0_combout ),
	.datac(rd_buf[18]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h5444;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N29
cycloneive_io_ibuf \spm_rd_data[19]~input (
	.i(spm_rd_data[19]),
	.ibar(gnd),
	.o(\spm_rd_data[19]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[19]~input .bus_hold = "false";
defparam \spm_rd_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N15
cycloneive_io_ibuf \bus_rd_data[19]~input (
	.i(bus_rd_data[19]),
	.ibar(gnd),
	.o(\bus_rd_data[19]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[19]~input .bus_hold = "false";
defparam \bus_rd_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[19]~input_o ))) # (!\state.10~q  & (\spm_rd_data[19]~input_o ))))

	.dataa(\state.11~q ),
	.datab(\spm_rd_data[19]~input_o ),
	.datac(\state.10~q ),
	.datad(\bus_rd_data[19]~input_o ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h5404;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \rd_buf[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[19]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[19] .is_wysiwyg = "true";
defparam \rd_buf[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (!\Selector31~2_combout  & ((\Selector12~0_combout ) # ((rd_buf[19] & \state.11~q ))))

	.dataa(\Selector12~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[19]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'h3222;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N1
cycloneive_io_ibuf \spm_rd_data[20]~input (
	.i(spm_rd_data[20]),
	.ibar(gnd),
	.o(\spm_rd_data[20]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[20]~input .bus_hold = "false";
defparam \spm_rd_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \bus_rd_data[20]~input (
	.i(bus_rd_data[20]),
	.ibar(gnd),
	.o(\bus_rd_data[20]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[20]~input .bus_hold = "false";
defparam \bus_rd_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[20]~input_o ))) # (!\state.10~q  & (\spm_rd_data[20]~input_o ))))

	.dataa(\spm_rd_data[20]~input_o ),
	.datab(\state.10~q ),
	.datac(\bus_rd_data[20]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h00E2;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \rd_buf[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[20]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[20]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[20] .is_wysiwyg = "true";
defparam \rd_buf[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (!\Selector31~2_combout  & ((\Selector11~0_combout ) # ((rd_buf[20] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector11~0_combout ),
	.datac(rd_buf[20]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'h5444;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N1
cycloneive_io_ibuf \spm_rd_data[21]~input (
	.i(spm_rd_data[21]),
	.ibar(gnd),
	.o(\spm_rd_data[21]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[21]~input .bus_hold = "false";
defparam \spm_rd_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cycloneive_io_ibuf \bus_rd_data[21]~input (
	.i(bus_rd_data[21]),
	.ibar(gnd),
	.o(\bus_rd_data[21]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[21]~input .bus_hold = "false";
defparam \bus_rd_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[21]~input_o ))) # (!\state.10~q  & (\spm_rd_data[21]~input_o ))))

	.dataa(\spm_rd_data[21]~input_o ),
	.datab(\bus_rd_data[21]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h00CA;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \rd_buf[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[21]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[21]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[21] .is_wysiwyg = "true";
defparam \rd_buf[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (!\Selector31~2_combout  & ((\Selector10~0_combout ) # ((\state.11~q  & rd_buf[21]))))

	.dataa(\state.11~q ),
	.datab(\Selector10~0_combout ),
	.datac(rd_buf[21]),
	.datad(\Selector31~2_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h00EC;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \spm_rd_data[22]~input (
	.i(spm_rd_data[22]),
	.ibar(gnd),
	.o(\spm_rd_data[22]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[22]~input .bus_hold = "false";
defparam \spm_rd_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneive_io_ibuf \bus_rd_data[22]~input (
	.i(bus_rd_data[22]),
	.ibar(gnd),
	.o(\bus_rd_data[22]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[22]~input .bus_hold = "false";
defparam \bus_rd_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[22]~input_o ))) # (!\state.10~q  & (\spm_rd_data[22]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\state.11~q ),
	.datac(\spm_rd_data[22]~input_o ),
	.datad(\bus_rd_data[22]~input_o ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h3210;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \rd_buf[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[22]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[22] .is_wysiwyg = "true";
defparam \rd_buf[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (!\Selector31~2_combout  & ((\Selector9~0_combout ) # ((rd_buf[22] & \state.11~q ))))

	.dataa(\Selector9~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[22]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'h3222;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf \bus_rd_data[23]~input (
	.i(bus_rd_data[23]),
	.ibar(gnd),
	.o(\bus_rd_data[23]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[23]~input .bus_hold = "false";
defparam \bus_rd_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \spm_rd_data[23]~input (
	.i(spm_rd_data[23]),
	.ibar(gnd),
	.o(\spm_rd_data[23]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[23]~input .bus_hold = "false";
defparam \spm_rd_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[23]~input_o )) # (!\state.10~q  & ((\spm_rd_data[23]~input_o )))))

	.dataa(\bus_rd_data[23]~input_o ),
	.datab(\state.11~q ),
	.datac(\state.10~q ),
	.datad(\spm_rd_data[23]~input_o ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h2320;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \rd_buf[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[23]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[23] .is_wysiwyg = "true";
defparam \rd_buf[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (!\Selector31~2_combout  & ((\Selector8~0_combout ) # ((rd_buf[23] & \state.11~q ))))

	.dataa(\Selector8~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[23]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'h3222;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \bus_rd_data[24]~input (
	.i(bus_rd_data[24]),
	.ibar(gnd),
	.o(\bus_rd_data[24]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[24]~input .bus_hold = "false";
defparam \bus_rd_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N15
cycloneive_io_ibuf \spm_rd_data[24]~input (
	.i(spm_rd_data[24]),
	.ibar(gnd),
	.o(\spm_rd_data[24]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[24]~input .bus_hold = "false";
defparam \spm_rd_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[24]~input_o )) # (!\state.10~q  & ((\spm_rd_data[24]~input_o )))))

	.dataa(\bus_rd_data[24]~input_o ),
	.datab(\spm_rd_data[24]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h00AC;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \rd_buf[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[24]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[24] .is_wysiwyg = "true";
defparam \rd_buf[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (!\Selector31~2_combout  & ((\Selector7~0_combout ) # ((rd_buf[24] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector7~0_combout ),
	.datac(rd_buf[24]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h5444;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \spm_rd_data[25]~input (
	.i(spm_rd_data[25]),
	.ibar(gnd),
	.o(\spm_rd_data[25]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[25]~input .bus_hold = "false";
defparam \spm_rd_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \bus_rd_data[25]~input (
	.i(bus_rd_data[25]),
	.ibar(gnd),
	.o(\bus_rd_data[25]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[25]~input .bus_hold = "false";
defparam \bus_rd_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[25]~input_o ))) # (!\state.10~q  & (\spm_rd_data[25]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\state.11~q ),
	.datac(\spm_rd_data[25]~input_o ),
	.datad(\bus_rd_data[25]~input_o ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h3210;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \rd_buf[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[25]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[25] .is_wysiwyg = "true";
defparam \rd_buf[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (!\Selector31~2_combout  & ((\Selector6~0_combout ) # ((rd_buf[25] & \state.11~q ))))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[25]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h3222;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N22
cycloneive_io_ibuf \spm_rd_data[26]~input (
	.i(spm_rd_data[26]),
	.ibar(gnd),
	.o(\spm_rd_data[26]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[26]~input .bus_hold = "false";
defparam \spm_rd_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \bus_rd_data[26]~input (
	.i(bus_rd_data[26]),
	.ibar(gnd),
	.o(\bus_rd_data[26]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[26]~input .bus_hold = "false";
defparam \bus_rd_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[26]~input_o ))) # (!\state.10~q  & (\spm_rd_data[26]~input_o ))))

	.dataa(\spm_rd_data[26]~input_o ),
	.datab(\bus_rd_data[26]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h00CA;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \rd_buf[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[26]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[26] .is_wysiwyg = "true";
defparam \rd_buf[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (!\Selector31~2_combout  & ((\Selector5~0_combout ) # ((rd_buf[26] & \state.11~q ))))

	.dataa(\Selector5~0_combout ),
	.datab(\Selector31~2_combout ),
	.datac(rd_buf[26]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'h3222;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
cycloneive_io_ibuf \spm_rd_data[27]~input (
	.i(spm_rd_data[27]),
	.ibar(gnd),
	.o(\spm_rd_data[27]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[27]~input .bus_hold = "false";
defparam \spm_rd_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N29
cycloneive_io_ibuf \bus_rd_data[27]~input (
	.i(bus_rd_data[27]),
	.ibar(gnd),
	.o(\bus_rd_data[27]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[27]~input .bus_hold = "false";
defparam \bus_rd_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[27]~input_o ))) # (!\state.10~q  & (\spm_rd_data[27]~input_o ))))

	.dataa(\spm_rd_data[27]~input_o ),
	.datab(\bus_rd_data[27]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h00CA;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \rd_buf[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[27]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[27]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[27] .is_wysiwyg = "true";
defparam \rd_buf[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (!\Selector31~2_combout  & ((\Selector4~0_combout ) # ((rd_buf[27] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector4~0_combout ),
	.datac(rd_buf[27]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h5444;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \bus_rd_data[28]~input (
	.i(bus_rd_data[28]),
	.ibar(gnd),
	.o(\bus_rd_data[28]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[28]~input .bus_hold = "false";
defparam \bus_rd_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneive_io_ibuf \spm_rd_data[28]~input (
	.i(spm_rd_data[28]),
	.ibar(gnd),
	.o(\spm_rd_data[28]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[28]~input .bus_hold = "false";
defparam \spm_rd_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[28]~input_o )) # (!\state.10~q  & ((\spm_rd_data[28]~input_o )))))

	.dataa(\bus_rd_data[28]~input_o ),
	.datab(\spm_rd_data[28]~input_o ),
	.datac(\state.10~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h00AC;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N23
dffeas \rd_buf[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[28]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[28] .is_wysiwyg = "true";
defparam \rd_buf[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (!\Selector31~2_combout  & ((\Selector3~0_combout ) # ((rd_buf[28] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector3~0_combout ),
	.datac(rd_buf[28]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h5444;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N22
cycloneive_io_ibuf \bus_rd_data[29]~input (
	.i(bus_rd_data[29]),
	.ibar(gnd),
	.o(\bus_rd_data[29]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[29]~input .bus_hold = "false";
defparam \bus_rd_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \spm_rd_data[29]~input (
	.i(spm_rd_data[29]),
	.ibar(gnd),
	.o(\spm_rd_data[29]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[29]~input .bus_hold = "false";
defparam \spm_rd_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\state.11~q  & ((\state.10~q  & (\bus_rd_data[29]~input_o )) # (!\state.10~q  & ((\spm_rd_data[29]~input_o )))))

	.dataa(\state.10~q ),
	.datab(\state.11~q ),
	.datac(\bus_rd_data[29]~input_o ),
	.datad(\spm_rd_data[29]~input_o ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h3120;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \rd_buf[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[29]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[29] .is_wysiwyg = "true";
defparam \rd_buf[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (!\Selector31~2_combout  & ((\Selector2~0_combout ) # ((rd_buf[29] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector2~0_combout ),
	.datac(rd_buf[29]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h5444;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \spm_rd_data[30]~input (
	.i(spm_rd_data[30]),
	.ibar(gnd),
	.o(\spm_rd_data[30]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[30]~input .bus_hold = "false";
defparam \spm_rd_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \bus_rd_data[30]~input (
	.i(bus_rd_data[30]),
	.ibar(gnd),
	.o(\bus_rd_data[30]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[30]~input .bus_hold = "false";
defparam \bus_rd_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[30]~input_o ))) # (!\state.10~q  & (\spm_rd_data[30]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\spm_rd_data[30]~input_o ),
	.datac(\bus_rd_data[30]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h00E4;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \rd_buf[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[30]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[30]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[30] .is_wysiwyg = "true";
defparam \rd_buf[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\Selector31~2_combout  & ((\Selector1~0_combout ) # ((rd_buf[30] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(\Selector1~0_combout ),
	.datac(rd_buf[30]),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h5444;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \bus_rd_data[31]~input (
	.i(bus_rd_data[31]),
	.ibar(gnd),
	.o(\bus_rd_data[31]~input_o ));
// synopsys translate_off
defparam \bus_rd_data[31]~input .bus_hold = "false";
defparam \bus_rd_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \rd_buf[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bus_rd_data[31]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rd_buf[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_buf[31]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_buf[31] .is_wysiwyg = "true";
defparam \rd_buf[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneive_io_ibuf \spm_rd_data[31]~input (
	.i(spm_rd_data[31]),
	.ibar(gnd),
	.o(\spm_rd_data[31]~input_o ));
// synopsys translate_off
defparam \spm_rd_data[31]~input .bus_hold = "false";
defparam \spm_rd_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\state.11~q  & ((\state.10~q  & ((\bus_rd_data[31]~input_o ))) # (!\state.10~q  & (\spm_rd_data[31]~input_o ))))

	.dataa(\state.10~q ),
	.datab(\spm_rd_data[31]~input_o ),
	.datac(\bus_rd_data[31]~input_o ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h00E4;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\Selector31~2_combout  & ((\Selector0~0_combout ) # ((rd_buf[31] & \state.11~q ))))

	.dataa(\Selector31~2_combout ),
	.datab(rd_buf[31]),
	.datac(\Selector0~0_combout ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h5450;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneive_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N8
cycloneive_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N8
cycloneive_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cycloneive_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneive_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N15
cycloneive_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N1
cycloneive_io_ibuf \addr[8]~input (
	.i(addr[8]),
	.ibar(gnd),
	.o(\addr[8]~input_o ));
// synopsys translate_off
defparam \addr[8]~input .bus_hold = "false";
defparam \addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N1
cycloneive_io_ibuf \addr[9]~input (
	.i(addr[9]),
	.ibar(gnd),
	.o(\addr[9]~input_o ));
// synopsys translate_off
defparam \addr[9]~input .bus_hold = "false";
defparam \addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \addr[10]~input (
	.i(addr[10]),
	.ibar(gnd),
	.o(\addr[10]~input_o ));
// synopsys translate_off
defparam \addr[10]~input .bus_hold = "false";
defparam \addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \addr[11]~input (
	.i(addr[11]),
	.ibar(gnd),
	.o(\addr[11]~input_o ));
// synopsys translate_off
defparam \addr[11]~input .bus_hold = "false";
defparam \addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N22
cycloneive_io_ibuf \addr[12]~input (
	.i(addr[12]),
	.ibar(gnd),
	.o(\addr[12]~input_o ));
// synopsys translate_off
defparam \addr[12]~input .bus_hold = "false";
defparam \addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cycloneive_io_ibuf \addr[13]~input (
	.i(addr[13]),
	.ibar(gnd),
	.o(\addr[13]~input_o ));
// synopsys translate_off
defparam \addr[13]~input .bus_hold = "false";
defparam \addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cycloneive_io_ibuf \addr[14]~input (
	.i(addr[14]),
	.ibar(gnd),
	.o(\addr[14]~input_o ));
// synopsys translate_off
defparam \addr[14]~input .bus_hold = "false";
defparam \addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N8
cycloneive_io_ibuf \addr[15]~input (
	.i(addr[15]),
	.ibar(gnd),
	.o(\addr[15]~input_o ));
// synopsys translate_off
defparam \addr[15]~input .bus_hold = "false";
defparam \addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cycloneive_io_ibuf \addr[16]~input (
	.i(addr[16]),
	.ibar(gnd),
	.o(\addr[16]~input_o ));
// synopsys translate_off
defparam \addr[16]~input .bus_hold = "false";
defparam \addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \addr[17]~input (
	.i(addr[17]),
	.ibar(gnd),
	.o(\addr[17]~input_o ));
// synopsys translate_off
defparam \addr[17]~input .bus_hold = "false";
defparam \addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N22
cycloneive_io_ibuf \addr[18]~input (
	.i(addr[18]),
	.ibar(gnd),
	.o(\addr[18]~input_o ));
// synopsys translate_off
defparam \addr[18]~input .bus_hold = "false";
defparam \addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N29
cycloneive_io_ibuf \addr[19]~input (
	.i(addr[19]),
	.ibar(gnd),
	.o(\addr[19]~input_o ));
// synopsys translate_off
defparam \addr[19]~input .bus_hold = "false";
defparam \addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N15
cycloneive_io_ibuf \addr[20]~input (
	.i(addr[20]),
	.ibar(gnd),
	.o(\addr[20]~input_o ));
// synopsys translate_off
defparam \addr[20]~input .bus_hold = "false";
defparam \addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N8
cycloneive_io_ibuf \addr[21]~input (
	.i(addr[21]),
	.ibar(gnd),
	.o(\addr[21]~input_o ));
// synopsys translate_off
defparam \addr[21]~input .bus_hold = "false";
defparam \addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N1
cycloneive_io_ibuf \addr[22]~input (
	.i(addr[22]),
	.ibar(gnd),
	.o(\addr[22]~input_o ));
// synopsys translate_off
defparam \addr[22]~input .bus_hold = "false";
defparam \addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \addr[23]~input (
	.i(addr[23]),
	.ibar(gnd),
	.o(\addr[23]~input_o ));
// synopsys translate_off
defparam \addr[23]~input .bus_hold = "false";
defparam \addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N22
cycloneive_io_ibuf \addr[24]~input (
	.i(addr[24]),
	.ibar(gnd),
	.o(\addr[24]~input_o ));
// synopsys translate_off
defparam \addr[24]~input .bus_hold = "false";
defparam \addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \addr[25]~input (
	.i(addr[25]),
	.ibar(gnd),
	.o(\addr[25]~input_o ));
// synopsys translate_off
defparam \addr[25]~input .bus_hold = "false";
defparam \addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N8
cycloneive_io_ibuf \addr[26]~input (
	.i(addr[26]),
	.ibar(gnd),
	.o(\addr[26]~input_o ));
// synopsys translate_off
defparam \addr[26]~input .bus_hold = "false";
defparam \addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \spm_as_~1 (
// Equation(s):
// \spm_as_~1_combout  = (!\as_~input_o  & !\flush~input_o )

	.dataa(\as_~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\flush~input_o ),
	.cin(gnd),
	.combout(\spm_as_~1_combout ),
	.cout());
// synopsys translate_off
defparam \spm_as_~1 .lut_mask = 16'h0055;
defparam \spm_as_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \spm_as_~2 (
// Equation(s):
// \spm_as_~2_combout  = ((\stall~input_o ) # ((\Equal0~0_combout ) # (\state.00~q ))) # (!\spm_as_~1_combout )

	.dataa(\spm_as_~1_combout ),
	.datab(\stall~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\state.00~q ),
	.cin(gnd),
	.combout(\spm_as_~2_combout ),
	.cout());
// synopsys translate_off
defparam \spm_as_~2 .lut_mask = 16'hFFFD;
defparam \spm_as_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N15
cycloneive_io_ibuf \wr_data[0]~input (
	.i(wr_data[0]),
	.ibar(gnd),
	.o(\wr_data[0]~input_o ));
// synopsys translate_off
defparam \wr_data[0]~input .bus_hold = "false";
defparam \wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N22
cycloneive_io_ibuf \wr_data[1]~input (
	.i(wr_data[1]),
	.ibar(gnd),
	.o(\wr_data[1]~input_o ));
// synopsys translate_off
defparam \wr_data[1]~input .bus_hold = "false";
defparam \wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneive_io_ibuf \wr_data[2]~input (
	.i(wr_data[2]),
	.ibar(gnd),
	.o(\wr_data[2]~input_o ));
// synopsys translate_off
defparam \wr_data[2]~input .bus_hold = "false";
defparam \wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneive_io_ibuf \wr_data[3]~input (
	.i(wr_data[3]),
	.ibar(gnd),
	.o(\wr_data[3]~input_o ));
// synopsys translate_off
defparam \wr_data[3]~input .bus_hold = "false";
defparam \wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N1
cycloneive_io_ibuf \wr_data[4]~input (
	.i(wr_data[4]),
	.ibar(gnd),
	.o(\wr_data[4]~input_o ));
// synopsys translate_off
defparam \wr_data[4]~input .bus_hold = "false";
defparam \wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneive_io_ibuf \wr_data[5]~input (
	.i(wr_data[5]),
	.ibar(gnd),
	.o(\wr_data[5]~input_o ));
// synopsys translate_off
defparam \wr_data[5]~input .bus_hold = "false";
defparam \wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N22
cycloneive_io_ibuf \wr_data[6]~input (
	.i(wr_data[6]),
	.ibar(gnd),
	.o(\wr_data[6]~input_o ));
// synopsys translate_off
defparam \wr_data[6]~input .bus_hold = "false";
defparam \wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N15
cycloneive_io_ibuf \wr_data[7]~input (
	.i(wr_data[7]),
	.ibar(gnd),
	.o(\wr_data[7]~input_o ));
// synopsys translate_off
defparam \wr_data[7]~input .bus_hold = "false";
defparam \wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneive_io_ibuf \wr_data[8]~input (
	.i(wr_data[8]),
	.ibar(gnd),
	.o(\wr_data[8]~input_o ));
// synopsys translate_off
defparam \wr_data[8]~input .bus_hold = "false";
defparam \wr_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N22
cycloneive_io_ibuf \wr_data[9]~input (
	.i(wr_data[9]),
	.ibar(gnd),
	.o(\wr_data[9]~input_o ));
// synopsys translate_off
defparam \wr_data[9]~input .bus_hold = "false";
defparam \wr_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N29
cycloneive_io_ibuf \wr_data[10]~input (
	.i(wr_data[10]),
	.ibar(gnd),
	.o(\wr_data[10]~input_o ));
// synopsys translate_off
defparam \wr_data[10]~input .bus_hold = "false";
defparam \wr_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cycloneive_io_ibuf \wr_data[11]~input (
	.i(wr_data[11]),
	.ibar(gnd),
	.o(\wr_data[11]~input_o ));
// synopsys translate_off
defparam \wr_data[11]~input .bus_hold = "false";
defparam \wr_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N15
cycloneive_io_ibuf \wr_data[12]~input (
	.i(wr_data[12]),
	.ibar(gnd),
	.o(\wr_data[12]~input_o ));
// synopsys translate_off
defparam \wr_data[12]~input .bus_hold = "false";
defparam \wr_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N8
cycloneive_io_ibuf \wr_data[13]~input (
	.i(wr_data[13]),
	.ibar(gnd),
	.o(\wr_data[13]~input_o ));
// synopsys translate_off
defparam \wr_data[13]~input .bus_hold = "false";
defparam \wr_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cycloneive_io_ibuf \wr_data[14]~input (
	.i(wr_data[14]),
	.ibar(gnd),
	.o(\wr_data[14]~input_o ));
// synopsys translate_off
defparam \wr_data[14]~input .bus_hold = "false";
defparam \wr_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneive_io_ibuf \wr_data[15]~input (
	.i(wr_data[15]),
	.ibar(gnd),
	.o(\wr_data[15]~input_o ));
// synopsys translate_off
defparam \wr_data[15]~input .bus_hold = "false";
defparam \wr_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneive_io_ibuf \wr_data[16]~input (
	.i(wr_data[16]),
	.ibar(gnd),
	.o(\wr_data[16]~input_o ));
// synopsys translate_off
defparam \wr_data[16]~input .bus_hold = "false";
defparam \wr_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N8
cycloneive_io_ibuf \wr_data[17]~input (
	.i(wr_data[17]),
	.ibar(gnd),
	.o(\wr_data[17]~input_o ));
// synopsys translate_off
defparam \wr_data[17]~input .bus_hold = "false";
defparam \wr_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y29_N1
cycloneive_io_ibuf \wr_data[18]~input (
	.i(wr_data[18]),
	.ibar(gnd),
	.o(\wr_data[18]~input_o ));
// synopsys translate_off
defparam \wr_data[18]~input .bus_hold = "false";
defparam \wr_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N15
cycloneive_io_ibuf \wr_data[19]~input (
	.i(wr_data[19]),
	.ibar(gnd),
	.o(\wr_data[19]~input_o ));
// synopsys translate_off
defparam \wr_data[19]~input .bus_hold = "false";
defparam \wr_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N1
cycloneive_io_ibuf \wr_data[20]~input (
	.i(wr_data[20]),
	.ibar(gnd),
	.o(\wr_data[20]~input_o ));
// synopsys translate_off
defparam \wr_data[20]~input .bus_hold = "false";
defparam \wr_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N8
cycloneive_io_ibuf \wr_data[21]~input (
	.i(wr_data[21]),
	.ibar(gnd),
	.o(\wr_data[21]~input_o ));
// synopsys translate_off
defparam \wr_data[21]~input .bus_hold = "false";
defparam \wr_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N15
cycloneive_io_ibuf \wr_data[22]~input (
	.i(wr_data[22]),
	.ibar(gnd),
	.o(\wr_data[22]~input_o ));
// synopsys translate_off
defparam \wr_data[22]~input .bus_hold = "false";
defparam \wr_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cycloneive_io_ibuf \wr_data[23]~input (
	.i(wr_data[23]),
	.ibar(gnd),
	.o(\wr_data[23]~input_o ));
// synopsys translate_off
defparam \wr_data[23]~input .bus_hold = "false";
defparam \wr_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \wr_data[24]~input (
	.i(wr_data[24]),
	.ibar(gnd),
	.o(\wr_data[24]~input_o ));
// synopsys translate_off
defparam \wr_data[24]~input .bus_hold = "false";
defparam \wr_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cycloneive_io_ibuf \wr_data[25]~input (
	.i(wr_data[25]),
	.ibar(gnd),
	.o(\wr_data[25]~input_o ));
// synopsys translate_off
defparam \wr_data[25]~input .bus_hold = "false";
defparam \wr_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N15
cycloneive_io_ibuf \wr_data[26]~input (
	.i(wr_data[26]),
	.ibar(gnd),
	.o(\wr_data[26]~input_o ));
// synopsys translate_off
defparam \wr_data[26]~input .bus_hold = "false";
defparam \wr_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \wr_data[27]~input (
	.i(wr_data[27]),
	.ibar(gnd),
	.o(\wr_data[27]~input_o ));
// synopsys translate_off
defparam \wr_data[27]~input .bus_hold = "false";
defparam \wr_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \wr_data[28]~input (
	.i(wr_data[28]),
	.ibar(gnd),
	.o(\wr_data[28]~input_o ));
// synopsys translate_off
defparam \wr_data[28]~input .bus_hold = "false";
defparam \wr_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N15
cycloneive_io_ibuf \wr_data[29]~input (
	.i(wr_data[29]),
	.ibar(gnd),
	.o(\wr_data[29]~input_o ));
// synopsys translate_off
defparam \wr_data[29]~input .bus_hold = "false";
defparam \wr_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N15
cycloneive_io_ibuf \wr_data[30]~input (
	.i(wr_data[30]),
	.ibar(gnd),
	.o(\wr_data[30]~input_o ));
// synopsys translate_off
defparam \wr_data[30]~input .bus_hold = "false";
defparam \wr_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \wr_data[31]~input (
	.i(wr_data[31]),
	.ibar(gnd),
	.o(\wr_data[31]~input_o ));
// synopsys translate_off
defparam \wr_data[31]~input .bus_hold = "false";
defparam \wr_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \bus_req_~0 (
// Equation(s):
// \bus_req_~0_combout  = (\state.00~q  & (!\rd_buf[0]~0_combout  & ((\Selector32~0_combout ) # (\bus_req_~reg0_q )))) # (!\state.00~q  & ((\Selector32~0_combout ) # ((\bus_req_~reg0_q ))))

	.dataa(\state.00~q ),
	.datab(\Selector32~0_combout ),
	.datac(\bus_req_~reg0_q ),
	.datad(\rd_buf[0]~0_combout ),
	.cin(gnd),
	.combout(\bus_req_~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_req_~0 .lut_mask = 16'h54FC;
defparam \bus_req_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \bus_req_~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_req_~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_req_~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_req_~reg0 .is_wysiwyg = "true";
defparam \bus_req_~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (!\state.10~q  & \addr[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'h0F00;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \bus_addr[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[0]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (!\state.10~q  & \addr[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'h0F00;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \bus_addr[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[1]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\addr[2]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\addr[2]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'h00CC;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \bus_addr[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[2]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (!\state.10~q  & \addr[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'h0F00;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \bus_addr[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[3]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\addr[4]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[4]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'h00F0;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \bus_addr[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector63~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[4]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneive_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\addr[5]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[5]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'h00F0;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N29
dffeas \bus_addr[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector62~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[5]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneive_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\addr[6]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[6]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'h00F0;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N15
dffeas \bus_addr[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[6]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneive_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (!\state.10~q  & \addr[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[7]~input_o ),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'h0F00;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \bus_addr[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector60~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[7]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (!\state.10~q  & \addr[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[8]~input_o ),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'h0F00;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N7
dffeas \bus_addr[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[8]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneive_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\addr[9]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[9]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'h00F0;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N21
dffeas \bus_addr[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector58~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[9]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\addr[10]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\addr[10]~input_o ),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'h0C0C;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \bus_addr[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[10]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (!\state.10~q  & \addr[11]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[11]~input_o ),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'h0F00;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N9
dffeas \bus_addr[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector56~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[11]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\addr[12]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\addr[12]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'h00CC;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \bus_addr[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[12]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (!\state.10~q  & \addr[13]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'h0F00;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \bus_addr[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[13]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\addr[14]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\addr[14]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'h00CC;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N7
dffeas \bus_addr[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[14]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\addr[15]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[15]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'h00F0;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \bus_addr[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector52~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[15]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneive_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\addr[16]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[16]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'h00F0;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N23
dffeas \bus_addr[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[16]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneive_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\addr[17]~input_o  & !\state.10~q )

	.dataa(\addr[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'h00AA;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \bus_addr[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[17]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\addr[18]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[18]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'h00F0;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N3
dffeas \bus_addr[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[18]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (!\state.10~q  & \addr[19]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[19]~input_o ),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'h0F00;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N3
dffeas \bus_addr[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[19]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (!\state.10~q  & \addr[20]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[20]~input_o ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'h0F00;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \bus_addr[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[20]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\addr[21]~input_o  & !\state.10~q )

	.dataa(\addr[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'h00AA;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \bus_addr[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[21]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\addr[22]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[22]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'h00F0;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N9
dffeas \bus_addr[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[22]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (!\state.10~q  & \addr[23]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[23]~input_o ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'h0F00;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \bus_addr[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[23]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\addr[24]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\addr[24]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'h00F0;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N27
dffeas \bus_addr[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[24]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (!\state.10~q  & \addr[25]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[25]~input_o ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'h0F00;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N3
dffeas \bus_addr[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[25]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (!\state.10~q  & \addr[26]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\addr[26]~input_o ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h0F00;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \bus_addr[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[26]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\addr[27]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\addr[27]~input_o ),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'h0C0C;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N17
dffeas \bus_addr[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[27]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\addr[28]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\addr[28]~input_o ),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'h0C0C;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \bus_addr[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[28]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\addr[29]~input_o  & !\state.10~q )

	.dataa(\addr[29]~input_o ),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'h0A0A;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \bus_addr[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addr[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_addr[29]~reg0 .is_wysiwyg = "true";
defparam \bus_addr[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (!\bus_as_~reg0_q  & ((\bus_grnt_~input_o ) # (!\state.01~q )))

	.dataa(\bus_grnt_~input_o ),
	.datab(\bus_as_~reg0_q ),
	.datac(gnd),
	.datad(\state.01~q ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'h2233;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \Selector101~1 (
// Equation(s):
// \Selector101~1_combout  = (!\Selector101~0_combout  & ((\state.01~q ) # ((\state.11~q ) # (!\state.00~q ))))

	.dataa(\Selector101~0_combout ),
	.datab(\state.01~q ),
	.datac(\state.00~q ),
	.datad(\state.11~q ),
	.cin(gnd),
	.combout(\Selector101~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~1 .lut_mask = 16'h5545;
defparam \Selector101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \bus_as_~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector101~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_as_~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_as_~reg0 .is_wysiwyg = "true";
defparam \bus_as_~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (\wr_data[0]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[0]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'h00F0;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \bus_wr_data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[0]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (!\state.10~q  & \wr_data[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[1]~input_o ),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'h0F00;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \bus_wr_data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[1]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (\wr_data[2]~input_o  & !\state.10~q )

	.dataa(\wr_data[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'h00AA;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \bus_wr_data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[2]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = (\wr_data[3]~input_o  & !\state.10~q )

	.dataa(\wr_data[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~0 .lut_mask = 16'h00AA;
defparam \Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \bus_wr_data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector97~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[3]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneive_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (\wr_data[4]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[4]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'h00CC;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \bus_wr_data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[4]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (\wr_data[5]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[5]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'h00CC;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \bus_wr_data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector95~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[5]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
cycloneive_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = (\wr_data[6]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[6]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~0 .lut_mask = 16'h00F0;
defparam \Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \bus_wr_data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector94~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[6]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneive_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\wr_data[7]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[7]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'h00F0;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N25
dffeas \bus_wr_data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector93~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[7]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (!\state.10~q  & \wr_data[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[8]~input_o ),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'h0F00;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \bus_wr_data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector92~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[8]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = (!\state.10~q  & \wr_data[9]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[9]~input_o ),
	.cin(gnd),
	.combout(\Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~0 .lut_mask = 16'h0F00;
defparam \Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N11
dffeas \bus_wr_data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector91~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[9]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (!\state.10~q  & \wr_data[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[10]~input_o ),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'h0F00;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \bus_wr_data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector90~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[10]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneive_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = (\wr_data[11]~input_o  & !\state.10~q )

	.dataa(\wr_data[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~0 .lut_mask = 16'h00AA;
defparam \Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N19
dffeas \bus_wr_data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector89~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[11]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (\wr_data[12]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[12]~input_o ),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = 16'h0C0C;
defparam \Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \bus_wr_data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[12]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (\wr_data[13]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[13]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = 16'h00F0;
defparam \Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \bus_wr_data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector87~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[13]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = (!\state.10~q  & \wr_data[14]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[14]~input_o ),
	.cin(gnd),
	.combout(\Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~0 .lut_mask = 16'h0F00;
defparam \Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \bus_wr_data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector86~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[14]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (!\state.10~q  & \wr_data[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[15]~input_o ),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'h0F00;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \bus_wr_data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector85~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[15]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = (\wr_data[16]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[16]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~0 .lut_mask = 16'h00CC;
defparam \Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \bus_wr_data[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[16]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (!\state.10~q  & \wr_data[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[17]~input_o ),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'h0F00;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \bus_wr_data[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[17]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = (\wr_data[18]~input_o  & !\state.10~q )

	.dataa(\wr_data[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector82~0 .lut_mask = 16'h00AA;
defparam \Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \bus_wr_data[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector82~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[18]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = (\wr_data[19]~input_o  & !\state.10~q )

	.dataa(\wr_data[19]~input_o ),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector81~0 .lut_mask = 16'h0A0A;
defparam \Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \bus_wr_data[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector81~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[19]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneive_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = (\wr_data[20]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[20]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector80~0 .lut_mask = 16'h00F0;
defparam \Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \bus_wr_data[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector80~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[20]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneive_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = (\wr_data[21]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[21]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector79~0 .lut_mask = 16'h00F0;
defparam \Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N31
dffeas \bus_wr_data[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector79~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[21]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = (\wr_data[22]~input_o  & !\state.10~q )

	.dataa(\wr_data[22]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector78~0 .lut_mask = 16'h00AA;
defparam \Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \bus_wr_data[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector78~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[22]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = (\wr_data[23]~input_o  & !\state.10~q )

	.dataa(\wr_data[23]~input_o ),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector77~0 .lut_mask = 16'h0A0A;
defparam \Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \bus_wr_data[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector77~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[23]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = (\wr_data[24]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[24]~input_o ),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector76~0 .lut_mask = 16'h0C0C;
defparam \Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \bus_wr_data[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector76~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[24]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = (\wr_data[25]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[25]~input_o ),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector75~0 .lut_mask = 16'h00CC;
defparam \Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \bus_wr_data[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector75~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[25]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = (\wr_data[26]~input_o  & !\state.10~q )

	.dataa(\wr_data[26]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector74~0 .lut_mask = 16'h00AA;
defparam \Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \bus_wr_data[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector74~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[26]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\wr_data[27]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(\wr_data[27]~input_o ),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'h0C0C;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \bus_wr_data[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector73~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[27]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (!\state.10~q  & \wr_data[28]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[28]~input_o ),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'h0F00;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \bus_wr_data[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector72~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[28]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\wr_data[29]~input_o  & !\state.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data[29]~input_o ),
	.datad(\state.10~q ),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'h00F0;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \bus_wr_data[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector71~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[29]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (!\state.10~q  & \wr_data[30]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(\wr_data[30]~input_o ),
	.cin(gnd),
	.combout(\Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = 16'h0F00;
defparam \Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N15
dffeas \bus_wr_data[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector70~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[30]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\wr_data[31]~input_o  & !\state.10~q )

	.dataa(\wr_data[31]~input_o ),
	.datab(gnd),
	.datac(\state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'h0A0A;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \bus_wr_data[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bus_addr[24]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_wr_data[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_wr_data[31]~reg0 .is_wysiwyg = "true";
defparam \bus_wr_data[31]~reg0 .power_up = "low";
// synopsys translate_on

assign busy = \busy~output_o ;

assign rd_data[0] = \rd_data[0]~output_o ;

assign rd_data[1] = \rd_data[1]~output_o ;

assign rd_data[2] = \rd_data[2]~output_o ;

assign rd_data[3] = \rd_data[3]~output_o ;

assign rd_data[4] = \rd_data[4]~output_o ;

assign rd_data[5] = \rd_data[5]~output_o ;

assign rd_data[6] = \rd_data[6]~output_o ;

assign rd_data[7] = \rd_data[7]~output_o ;

assign rd_data[8] = \rd_data[8]~output_o ;

assign rd_data[9] = \rd_data[9]~output_o ;

assign rd_data[10] = \rd_data[10]~output_o ;

assign rd_data[11] = \rd_data[11]~output_o ;

assign rd_data[12] = \rd_data[12]~output_o ;

assign rd_data[13] = \rd_data[13]~output_o ;

assign rd_data[14] = \rd_data[14]~output_o ;

assign rd_data[15] = \rd_data[15]~output_o ;

assign rd_data[16] = \rd_data[16]~output_o ;

assign rd_data[17] = \rd_data[17]~output_o ;

assign rd_data[18] = \rd_data[18]~output_o ;

assign rd_data[19] = \rd_data[19]~output_o ;

assign rd_data[20] = \rd_data[20]~output_o ;

assign rd_data[21] = \rd_data[21]~output_o ;

assign rd_data[22] = \rd_data[22]~output_o ;

assign rd_data[23] = \rd_data[23]~output_o ;

assign rd_data[24] = \rd_data[24]~output_o ;

assign rd_data[25] = \rd_data[25]~output_o ;

assign rd_data[26] = \rd_data[26]~output_o ;

assign rd_data[27] = \rd_data[27]~output_o ;

assign rd_data[28] = \rd_data[28]~output_o ;

assign rd_data[29] = \rd_data[29]~output_o ;

assign rd_data[30] = \rd_data[30]~output_o ;

assign rd_data[31] = \rd_data[31]~output_o ;

assign spm_addr[0] = \spm_addr[0]~output_o ;

assign spm_addr[1] = \spm_addr[1]~output_o ;

assign spm_addr[2] = \spm_addr[2]~output_o ;

assign spm_addr[3] = \spm_addr[3]~output_o ;

assign spm_addr[4] = \spm_addr[4]~output_o ;

assign spm_addr[5] = \spm_addr[5]~output_o ;

assign spm_addr[6] = \spm_addr[6]~output_o ;

assign spm_addr[7] = \spm_addr[7]~output_o ;

assign spm_addr[8] = \spm_addr[8]~output_o ;

assign spm_addr[9] = \spm_addr[9]~output_o ;

assign spm_addr[10] = \spm_addr[10]~output_o ;

assign spm_addr[11] = \spm_addr[11]~output_o ;

assign spm_addr[12] = \spm_addr[12]~output_o ;

assign spm_addr[13] = \spm_addr[13]~output_o ;

assign spm_addr[14] = \spm_addr[14]~output_o ;

assign spm_addr[15] = \spm_addr[15]~output_o ;

assign spm_addr[16] = \spm_addr[16]~output_o ;

assign spm_addr[17] = \spm_addr[17]~output_o ;

assign spm_addr[18] = \spm_addr[18]~output_o ;

assign spm_addr[19] = \spm_addr[19]~output_o ;

assign spm_addr[20] = \spm_addr[20]~output_o ;

assign spm_addr[21] = \spm_addr[21]~output_o ;

assign spm_addr[22] = \spm_addr[22]~output_o ;

assign spm_addr[23] = \spm_addr[23]~output_o ;

assign spm_addr[24] = \spm_addr[24]~output_o ;

assign spm_addr[25] = \spm_addr[25]~output_o ;

assign spm_addr[26] = \spm_addr[26]~output_o ;

assign spm_addr[27] = \spm_addr[27]~output_o ;

assign spm_addr[28] = \spm_addr[28]~output_o ;

assign spm_addr[29] = \spm_addr[29]~output_o ;

assign spm_as_ = \spm_as_~output_o ;

assign spm_rw = \spm_rw~output_o ;

assign spm_wr_data[0] = \spm_wr_data[0]~output_o ;

assign spm_wr_data[1] = \spm_wr_data[1]~output_o ;

assign spm_wr_data[2] = \spm_wr_data[2]~output_o ;

assign spm_wr_data[3] = \spm_wr_data[3]~output_o ;

assign spm_wr_data[4] = \spm_wr_data[4]~output_o ;

assign spm_wr_data[5] = \spm_wr_data[5]~output_o ;

assign spm_wr_data[6] = \spm_wr_data[6]~output_o ;

assign spm_wr_data[7] = \spm_wr_data[7]~output_o ;

assign spm_wr_data[8] = \spm_wr_data[8]~output_o ;

assign spm_wr_data[9] = \spm_wr_data[9]~output_o ;

assign spm_wr_data[10] = \spm_wr_data[10]~output_o ;

assign spm_wr_data[11] = \spm_wr_data[11]~output_o ;

assign spm_wr_data[12] = \spm_wr_data[12]~output_o ;

assign spm_wr_data[13] = \spm_wr_data[13]~output_o ;

assign spm_wr_data[14] = \spm_wr_data[14]~output_o ;

assign spm_wr_data[15] = \spm_wr_data[15]~output_o ;

assign spm_wr_data[16] = \spm_wr_data[16]~output_o ;

assign spm_wr_data[17] = \spm_wr_data[17]~output_o ;

assign spm_wr_data[18] = \spm_wr_data[18]~output_o ;

assign spm_wr_data[19] = \spm_wr_data[19]~output_o ;

assign spm_wr_data[20] = \spm_wr_data[20]~output_o ;

assign spm_wr_data[21] = \spm_wr_data[21]~output_o ;

assign spm_wr_data[22] = \spm_wr_data[22]~output_o ;

assign spm_wr_data[23] = \spm_wr_data[23]~output_o ;

assign spm_wr_data[24] = \spm_wr_data[24]~output_o ;

assign spm_wr_data[25] = \spm_wr_data[25]~output_o ;

assign spm_wr_data[26] = \spm_wr_data[26]~output_o ;

assign spm_wr_data[27] = \spm_wr_data[27]~output_o ;

assign spm_wr_data[28] = \spm_wr_data[28]~output_o ;

assign spm_wr_data[29] = \spm_wr_data[29]~output_o ;

assign spm_wr_data[30] = \spm_wr_data[30]~output_o ;

assign spm_wr_data[31] = \spm_wr_data[31]~output_o ;

assign bus_req_ = \bus_req_~output_o ;

assign bus_addr[0] = \bus_addr[0]~output_o ;

assign bus_addr[1] = \bus_addr[1]~output_o ;

assign bus_addr[2] = \bus_addr[2]~output_o ;

assign bus_addr[3] = \bus_addr[3]~output_o ;

assign bus_addr[4] = \bus_addr[4]~output_o ;

assign bus_addr[5] = \bus_addr[5]~output_o ;

assign bus_addr[6] = \bus_addr[6]~output_o ;

assign bus_addr[7] = \bus_addr[7]~output_o ;

assign bus_addr[8] = \bus_addr[8]~output_o ;

assign bus_addr[9] = \bus_addr[9]~output_o ;

assign bus_addr[10] = \bus_addr[10]~output_o ;

assign bus_addr[11] = \bus_addr[11]~output_o ;

assign bus_addr[12] = \bus_addr[12]~output_o ;

assign bus_addr[13] = \bus_addr[13]~output_o ;

assign bus_addr[14] = \bus_addr[14]~output_o ;

assign bus_addr[15] = \bus_addr[15]~output_o ;

assign bus_addr[16] = \bus_addr[16]~output_o ;

assign bus_addr[17] = \bus_addr[17]~output_o ;

assign bus_addr[18] = \bus_addr[18]~output_o ;

assign bus_addr[19] = \bus_addr[19]~output_o ;

assign bus_addr[20] = \bus_addr[20]~output_o ;

assign bus_addr[21] = \bus_addr[21]~output_o ;

assign bus_addr[22] = \bus_addr[22]~output_o ;

assign bus_addr[23] = \bus_addr[23]~output_o ;

assign bus_addr[24] = \bus_addr[24]~output_o ;

assign bus_addr[25] = \bus_addr[25]~output_o ;

assign bus_addr[26] = \bus_addr[26]~output_o ;

assign bus_addr[27] = \bus_addr[27]~output_o ;

assign bus_addr[28] = \bus_addr[28]~output_o ;

assign bus_addr[29] = \bus_addr[29]~output_o ;

assign bus_as_ = \bus_as_~output_o ;

assign bus_rw = \bus_rw~output_o ;

assign bus_wr_data[0] = \bus_wr_data[0]~output_o ;

assign bus_wr_data[1] = \bus_wr_data[1]~output_o ;

assign bus_wr_data[2] = \bus_wr_data[2]~output_o ;

assign bus_wr_data[3] = \bus_wr_data[3]~output_o ;

assign bus_wr_data[4] = \bus_wr_data[4]~output_o ;

assign bus_wr_data[5] = \bus_wr_data[5]~output_o ;

assign bus_wr_data[6] = \bus_wr_data[6]~output_o ;

assign bus_wr_data[7] = \bus_wr_data[7]~output_o ;

assign bus_wr_data[8] = \bus_wr_data[8]~output_o ;

assign bus_wr_data[9] = \bus_wr_data[9]~output_o ;

assign bus_wr_data[10] = \bus_wr_data[10]~output_o ;

assign bus_wr_data[11] = \bus_wr_data[11]~output_o ;

assign bus_wr_data[12] = \bus_wr_data[12]~output_o ;

assign bus_wr_data[13] = \bus_wr_data[13]~output_o ;

assign bus_wr_data[14] = \bus_wr_data[14]~output_o ;

assign bus_wr_data[15] = \bus_wr_data[15]~output_o ;

assign bus_wr_data[16] = \bus_wr_data[16]~output_o ;

assign bus_wr_data[17] = \bus_wr_data[17]~output_o ;

assign bus_wr_data[18] = \bus_wr_data[18]~output_o ;

assign bus_wr_data[19] = \bus_wr_data[19]~output_o ;

assign bus_wr_data[20] = \bus_wr_data[20]~output_o ;

assign bus_wr_data[21] = \bus_wr_data[21]~output_o ;

assign bus_wr_data[22] = \bus_wr_data[22]~output_o ;

assign bus_wr_data[23] = \bus_wr_data[23]~output_o ;

assign bus_wr_data[24] = \bus_wr_data[24]~output_o ;

assign bus_wr_data[25] = \bus_wr_data[25]~output_o ;

assign bus_wr_data[26] = \bus_wr_data[26]~output_o ;

assign bus_wr_data[27] = \bus_wr_data[27]~output_o ;

assign bus_wr_data[28] = \bus_wr_data[28]~output_o ;

assign bus_wr_data[29] = \bus_wr_data[29]~output_o ;

assign bus_wr_data[30] = \bus_wr_data[30]~output_o ;

assign bus_wr_data[31] = \bus_wr_data[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
