

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 14:44:15 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      117|      117|  1.170 us|  1.170 us|  118|  118|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 118
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.97>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_17" [dfg_199.c:7]   --->   Operation 119 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_9" [dfg_199.c:7]   --->   Operation 120 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln15 = or i64 %p_17_read, i64 18446744072646093116" [dfg_199.c:15]   --->   Operation 121 'or' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [5/5] (6.97ns)   --->   "%mul_ln15 = mul i64 %or_ln15, i64 %p_9_read" [dfg_199.c:15]   --->   Operation 122 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (3.52ns)   --->   "%sub_ln17 = sub i64 3, i64 %p_17_read" [dfg_199.c:17]   --->   Operation 123 'sub' 'sub_ln17' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (2.77ns)   --->   "%icmp_ln18 = icmp_eq  i64 %p_9_read, i64 0" [dfg_199.c:18]   --->   Operation 124 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 125 [4/5] (6.97ns)   --->   "%mul_ln15 = mul i64 %or_ln15, i64 %p_9_read" [dfg_199.c:15]   --->   Operation 125 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [6/6] (6.28ns)   --->   "%conv1 = sitodp i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 126 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 127 [3/5] (6.97ns)   --->   "%mul_ln15 = mul i64 %or_ln15, i64 %p_9_read" [dfg_199.c:15]   --->   Operation 127 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [5/6] (6.28ns)   --->   "%conv1 = sitodp i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 128 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 129 [2/5] (6.97ns)   --->   "%mul_ln15 = mul i64 %or_ln15, i64 %p_9_read" [dfg_199.c:15]   --->   Operation 129 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i32 %p, i64 0, i64 0" [dfg_199.c:16]   --->   Operation 130 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (2.32ns)   --->   "%p_load = load i1 %p_addr" [dfg_199.c:16]   --->   Operation 131 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 132 [4/6] (6.28ns)   --->   "%conv1 = sitodp i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 132 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 133 [1/5] (6.97ns)   --->   "%mul_ln15 = mul i64 %or_ln15, i64 %p_9_read" [dfg_199.c:15]   --->   Operation 133 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%p_load = load i1 %p_addr" [dfg_199.c:16]   --->   Operation 134 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 135 [1/1] (2.55ns)   --->   "%sub_ln16 = sub i32 707, i32 %p_load" [dfg_199.c:16]   --->   Operation 135 'sub' 'sub_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [3/6] (6.28ns)   --->   "%conv1 = sitodp i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 136 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load, i32 29" [dfg_199.c:19]   --->   Operation 137 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load, i32 27" [dfg_199.c:19]   --->   Operation 138 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_load, i32 24, i32 25" [dfg_199.c:19]   --->   Operation 139 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load, i32 21" [dfg_199.c:19]   --->   Operation 140 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %p_load, i32 17, i32 19" [dfg_199.c:19]   --->   Operation 141 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_load, i32 14, i32 15" [dfg_199.c:19]   --->   Operation 142 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load, i32 10" [dfg_199.c:19]   --->   Operation 143 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %p_load, i32 5, i32 7" [dfg_199.c:19]   --->   Operation 144 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_load, i32 3" [dfg_199.c:19]   --->   Operation 145 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %sub_ln16" [dfg_199.c:15]   --->   Operation 146 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [68/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 147 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [2/6] (6.28ns)   --->   "%conv1 = sitodp i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 148 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 149 [67/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 149 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/6] (6.28ns)   --->   "%conv1 = sitodp i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 150 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 151 [66/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 151 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [7/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 152 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 153 [65/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 153 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [6/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 154 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 155 [64/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 155 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [5/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 156 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 157 [63/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 157 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [4/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 158 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 159 [62/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 159 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [3/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 160 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 161 [61/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 161 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [2/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 162 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 163 [60/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 163 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/7] (7.29ns)   --->   "%add2 = dadd i64 %conv1, i64 1.23281e+07" [dfg_199.c:16]   --->   Operation 164 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %add2" [dfg_199.c:16]   --->   Operation 165 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln16, i32 52, i32 62"   --->   Operation 166 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i64 %bitcast_ln16"   --->   Operation 167 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 168 [59/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 168 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 169 [58/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 169 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 170 [57/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 170 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 171 [56/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 171 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 172 [55/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 172 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 173 [54/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 173 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 174 [53/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 174 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 175 [52/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 175 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 176 [51/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 176 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 177 [50/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 177 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 178 [49/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 178 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 179 [48/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 179 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 180 [47/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 180 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 181 [46/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 181 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 182 [45/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 182 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 183 [44/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 183 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 184 [43/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 184 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 185 [42/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 185 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 186 [41/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 186 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 187 [40/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 187 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 188 [39/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 188 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 189 [38/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 189 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 190 [37/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 190 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 191 [36/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 191 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 192 [35/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 192 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 193 [34/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 193 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 194 [33/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 194 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 195 [32/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 195 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 196 [31/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 196 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 197 [30/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 197 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 198 [29/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 198 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 199 [28/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 199 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 200 [27/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 200 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 201 [26/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 201 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 202 [25/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 202 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 203 [24/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 203 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 204 [23/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 204 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 205 [22/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 205 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 206 [21/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 206 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 207 [20/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 207 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 208 [19/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 208 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.41>
ST_56 : Operation 209 [1/1] (0.00ns)   --->   "%p_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_13" [dfg_199.c:7]   --->   Operation 209 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 210 [18/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 210 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 211 [6/6] (6.41ns)   --->   "%conv9 = sitofp i64 %p_13_read" [dfg_199.c:18]   --->   Operation 211 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.41>
ST_57 : Operation 212 [17/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 212 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 213 [5/6] (6.41ns)   --->   "%conv9 = sitofp i64 %p_13_read" [dfg_199.c:18]   --->   Operation 213 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.41>
ST_58 : Operation 214 [16/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 214 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 215 [4/6] (6.41ns)   --->   "%conv9 = sitofp i64 %p_13_read" [dfg_199.c:18]   --->   Operation 215 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.41>
ST_59 : Operation 216 [15/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 216 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 217 [3/6] (6.41ns)   --->   "%conv9 = sitofp i64 %p_13_read" [dfg_199.c:18]   --->   Operation 217 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.41>
ST_60 : Operation 218 [14/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 218 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 219 [1/1] (0.00ns)   --->   "%p_11_addr = getelementptr i32 %p_11, i64 0, i64 0" [dfg_199.c:18]   --->   Operation 219 'getelementptr' 'p_11_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 220 [2/2] (2.32ns)   --->   "%p_11_load = load i2 %p_11_addr" [dfg_199.c:18]   --->   Operation 220 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_60 : Operation 221 [2/6] (6.41ns)   --->   "%conv9 = sitofp i64 %p_13_read" [dfg_199.c:18]   --->   Operation 221 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.41>
ST_61 : Operation 222 [13/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 222 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i1 %icmp_ln18" [dfg_199.c:18]   --->   Operation 223 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 224 [6/6] (6.41ns)   --->   "%conv7 = uitofp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 224 'uitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 225 [1/2] (2.32ns)   --->   "%p_11_load = load i2 %p_11_addr" [dfg_199.c:18]   --->   Operation 225 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_61 : Operation 226 [1/6] (6.41ns)   --->   "%conv9 = sitofp i64 %p_13_read" [dfg_199.c:18]   --->   Operation 226 'sitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 227 [12/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 227 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 228 [5/6] (6.41ns)   --->   "%conv7 = uitofp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 228 'uitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %p_11_load" [dfg_199.c:18]   --->   Operation 229 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 230 [5/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln18, i32 %conv9" [dfg_199.c:18]   --->   Operation 230 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 231 [11/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 231 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 232 [4/6] (6.41ns)   --->   "%conv7 = uitofp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 232 'uitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 233 [4/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln18, i32 %conv9" [dfg_199.c:18]   --->   Operation 233 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 234 [10/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 234 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 235 [3/6] (6.41ns)   --->   "%conv7 = uitofp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 235 'uitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 236 [3/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln18, i32 %conv9" [dfg_199.c:18]   --->   Operation 236 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 237 [9/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 237 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 238 [2/6] (6.41ns)   --->   "%conv7 = uitofp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 238 'uitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 239 [2/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln18, i32 %conv9" [dfg_199.c:18]   --->   Operation 239 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 240 [8/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 240 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 241 [1/6] (6.41ns)   --->   "%conv7 = uitofp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 241 'uitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 242 [1/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln18, i32 %conv9" [dfg_199.c:18]   --->   Operation 242 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 243 [7/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 243 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 244 [5/5] (7.25ns)   --->   "%dc = fsub i32 %conv7, i32 %sub" [dfg_199.c:18]   --->   Operation 244 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 245 [6/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 245 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 246 [4/5] (7.25ns)   --->   "%dc = fsub i32 %conv7, i32 %sub" [dfg_199.c:18]   --->   Operation 246 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 247 [5/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 247 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 248 [3/5] (7.25ns)   --->   "%dc = fsub i32 %conv7, i32 %sub" [dfg_199.c:18]   --->   Operation 248 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 249 [4/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 249 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 250 [2/5] (7.25ns)   --->   "%dc = fsub i32 %conv7, i32 %sub" [dfg_199.c:18]   --->   Operation 250 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 251 [3/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 251 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 252 [1/5] (7.25ns)   --->   "%dc = fsub i32 %conv7, i32 %sub" [dfg_199.c:18]   --->   Operation 252 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 253 [2/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 253 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 254 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 254 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 255 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %data_V"   --->   Operation 256 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_26" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 257 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 258 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 258 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 259 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 259 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 260 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_26"   --->   Operation 260 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 261 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 262 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341"   --->   Operation 262 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 263 [1/68] (5.07ns)   --->   "%urem_ln15 = urem i64 %mul_ln15, i64 %sext_ln15" [dfg_199.c:15]   --->   Operation 263 'urem' 'urem_ln15' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_24" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 264 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 265 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 265 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 266 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 266 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 267 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_24"   --->   Operation 267 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 268 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 269 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 269 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 270 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_27, i1 0"   --->   Operation 270 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 271 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 272 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast = sext i9 %ush_1"   --->   Operation 272 'sext' 'sh_prom_i_i_i_i_i22_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 273 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i22_cast_cast_cast"   --->   Operation 273 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = lshr i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 274 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_3 = shl i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 275 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_2, i32 24"   --->   Operation 276 'bitselect' 'tmp_7' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_73 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662_1 = zext i1 %tmp_7"   --->   Operation 277 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_73 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_3, i32 24, i32 31"   --->   Operation 278 'partselect' 'tmp_8' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_73 : Operation 279 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_8"   --->   Operation 279 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.52>
ST_74 : Operation 280 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_25, i1 0"   --->   Operation 280 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 281 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 282 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 282 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 283 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 283 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%r_V = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 284 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%r_V_1 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 285 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 286 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_74 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 287 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_74 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%trunc_ln16 = trunc i8 %urem_ln15" [dfg_199.c:16]   --->   Operation 288 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %r_V_1, i32 53, i32 60" [dfg_199.c:16]   --->   Operation 289 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node v_15)   --->   "%select_ln1312 = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 290 'select' 'select_ln1312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 291 [1/1] (4.61ns) (out node of the LUT)   --->   "%v_15 = or i8 %select_ln1312, i8 %trunc_ln16" [dfg_199.c:15]   --->   Operation 291 'or' 'v_15' <Predicate = true> <Delay = 4.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 292 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 293 'sub' 'result_V_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 294 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18)   --->   "%sext_ln18 = sext i8 %result_V" [dfg_199.c:18]   --->   Operation 295 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node sub_ln18)   --->   "%sext_ln18_1 = sext i8 %v_15" [dfg_199.c:18]   --->   Operation 296 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln18 = sub i9 %sext_ln18, i9 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 297 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.28>
ST_75 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i9 %sub_ln18" [dfg_199.c:18]   --->   Operation 298 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 299 [6/6] (6.28ns)   --->   "%v_4 = sitodp i32 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 299 'sitodp' 'v_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.28>
ST_76 : Operation 300 [5/6] (6.28ns)   --->   "%v_4 = sitodp i32 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 300 'sitodp' 'v_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.28>
ST_77 : Operation 301 [4/6] (6.28ns)   --->   "%v_4 = sitodp i32 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 301 'sitodp' 'v_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.28>
ST_78 : Operation 302 [3/6] (6.28ns)   --->   "%v_4 = sitodp i32 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 302 'sitodp' 'v_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.28>
ST_79 : Operation 303 [2/6] (6.28ns)   --->   "%v_4 = sitodp i32 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 303 'sitodp' 'v_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.28>
ST_80 : Operation 304 [1/6] (6.28ns)   --->   "%v_4 = sitodp i32 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 304 'sitodp' 'v_4' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 305 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %v_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 305 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 306 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %data_V_1"   --->   Operation 307 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 6.94>
ST_81 : Operation 308 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0"   --->   Operation 308 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i54 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 309 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_28" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 310 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 311 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 311 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 312 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 312 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 313 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, i11 %tmp_28"   --->   Operation 313 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_2"   --->   Operation 314 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 315 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_1"   --->   Operation 315 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 316 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i50_cast_cast_cast = sext i12 %ush_2"   --->   Operation 316 'sext' 'sh_prom_i_i_i_i_i50_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 317 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i50_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i50_cast_cast_cast"   --->   Operation 317 'zext' 'sh_prom_i_i_i_i_i50_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_4 = lshr i137 %zext_ln68_1, i137 %sh_prom_i_i_i_i_i50_cast_cast_cast_cast"   --->   Operation 318 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_5 = shl i137 %zext_ln68_1, i137 %sh_prom_i_i_i_i_i50_cast_cast_cast_cast"   --->   Operation 319 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_4, i32 53"   --->   Operation 320 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_2 = zext i1 %tmp_15"   --->   Operation 321 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_5, i32 53, i32 84"   --->   Operation 322 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 323 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_s"   --->   Operation 323 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.62>
ST_82 : Operation 324 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i1.i1.i1.i2.i2.i1.i1.i3.i1.i2.i3.i1.i2.i3.i1.i1.i3, i1 %tmp_18, i1 0, i1 %tmp_20, i1 0, i2 %tmp_2, i2 0, i1 %tmp_21, i1 0, i3 %tmp_3, i1 0, i2 %tmp_4, i3 0, i1 %tmp_22, i2 0, i3 %tmp_5, i1 0, i1 %tmp_23, i3 0" [dfg_199.c:19]   --->   Operation 324 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i30 %and_ln" [dfg_199.c:19]   --->   Operation 325 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 326 [1/1] (2.49ns)   --->   "%add_ln19 = add i31 %zext_ln19, i31 458" [dfg_199.c:19]   --->   Operation 326 'add' 'add_ln19' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i31 %add_ln19" [dfg_199.c:19]   --->   Operation 327 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 328 [36/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 328 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.13>
ST_83 : Operation 329 [35/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 329 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.13>
ST_84 : Operation 330 [34/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 330 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.13>
ST_85 : Operation 331 [33/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 331 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.13>
ST_86 : Operation 332 [32/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 332 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.13>
ST_87 : Operation 333 [31/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 333 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.13>
ST_88 : Operation 334 [30/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 334 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.13>
ST_89 : Operation 335 [29/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 335 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.13>
ST_90 : Operation 336 [28/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 336 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.13>
ST_91 : Operation 337 [27/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 337 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.13>
ST_92 : Operation 338 [26/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 338 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.13>
ST_93 : Operation 339 [25/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 339 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.13>
ST_94 : Operation 340 [24/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 340 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.13>
ST_95 : Operation 341 [23/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 341 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.13>
ST_96 : Operation 342 [22/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 342 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.13>
ST_97 : Operation 343 [21/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 343 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.13>
ST_98 : Operation 344 [20/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 344 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.13>
ST_99 : Operation 345 [19/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 345 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.13>
ST_100 : Operation 346 [18/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 346 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.13>
ST_101 : Operation 347 [17/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 347 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.13>
ST_102 : Operation 348 [16/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 348 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.13>
ST_103 : Operation 349 [15/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 349 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.13>
ST_104 : Operation 350 [14/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 350 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.13>
ST_105 : Operation 351 [13/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 351 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.13>
ST_106 : Operation 352 [12/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 352 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.13>
ST_107 : Operation 353 [11/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 353 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.13>
ST_108 : Operation 354 [10/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 354 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.13>
ST_109 : Operation 355 [9/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 355 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.13>
ST_110 : Operation 356 [8/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 356 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.13>
ST_111 : Operation 357 [7/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 357 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.13>
ST_112 : Operation 358 [6/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 358 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.13>
ST_113 : Operation 359 [5/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 359 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.13>
ST_114 : Operation 360 [4/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 360 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.13>
ST_115 : Operation 361 [3/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 361 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.13>
ST_116 : Operation 362 [2/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 362 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.60>
ST_117 : Operation 363 [1/36] (4.13ns)   --->   "%urem_ln19 = urem i32 %val_1, i32 %zext_ln19_1" [dfg_199.c:19]   --->   Operation 363 'urem' 'urem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 31> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i31 %urem_ln19" [dfg_199.c:19]   --->   Operation 364 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 365 [1/1] (2.47ns)   --->   "%v = icmp_eq  i31 %trunc_ln19, i31 0" [dfg_199.c:19]   --->   Operation 365 'icmp' 'v' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.10>
ST_118 : Operation 366 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 366 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 367 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 367 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 369 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 369 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 370 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 370 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 372 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 372 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 373 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 373 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 374 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 374 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 376 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17"   --->   Operation 376 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i1 %v" [dfg_199.c:12]   --->   Operation 378 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 47330, i1 %v" [dfg_199.c:20]   --->   Operation 379 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i17 %or_ln" [dfg_199.c:20]   --->   Operation 380 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 381 [1/1] (2.10ns)   --->   "%result = sub i18 %sext_ln20, i18 %zext_ln12" [dfg_199.c:20]   --->   Operation 381 'sub' 'result' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i18 %result" [dfg_199.c:13]   --->   Operation 382 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 383 [1/1] (0.00ns)   --->   "%ret_ln21 = ret i64 %sext_ln13" [dfg_199.c:21]   --->   Operation 383 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.98ns
The critical path consists of the following:
	wire read on port 'p_17' (dfg_199.c:7) [18]  (0 ns)
	'or' operation ('or_ln15', dfg_199.c:15) [21]  (0 ns)
	'mul' operation ('mul_ln15', dfg_199.c:15) [22]  (6.98 ns)

 <State 2>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [22]  (6.98 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [22]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [22]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [22]  (6.98 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:16) [29]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv1', dfg_199.c:16) [29]  (6.28 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add2', dfg_199.c:16) [30]  (7.3 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 56>: 6.41ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:7) [19]  (0 ns)
	'sitofp' operation ('conv9', dfg_199.c:18) [58]  (6.41 ns)

 <State 57>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv9', dfg_199.c:18) [58]  (6.41 ns)

 <State 58>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv9', dfg_199.c:18) [58]  (6.41 ns)

 <State 59>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv9', dfg_199.c:18) [58]  (6.41 ns)

 <State 60>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv9', dfg_199.c:18) [58]  (6.41 ns)

 <State 61>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv7', dfg_199.c:18) [54]  (6.41 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dfg_199.c:18) [59]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dfg_199.c:18) [59]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dfg_199.c:18) [59]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dfg_199.c:18) [59]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', dfg_199.c:18) [59]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:18) [60]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:18) [60]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:18) [60]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:18) [60]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:18) [60]  (7.26 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'urem' operation ('urem_ln15', dfg_199.c:15) [27]  (5.07 ns)

 <State 74>: 6.53ns
The critical path consists of the following:
	'lshr' operation ('r.V') [44]  (0 ns)
	'select' operation ('select_ln1312') [50]  (0 ns)
	'or' operation ('v_15', dfg_199.c:15) [51]  (4.61 ns)
	'sub' operation ('sub_ln18', dfg_199.c:18) [85]  (1.92 ns)

 <State 75>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_4', dfg_199.c:18) [87]  (6.28 ns)

 <State 76>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_4', dfg_199.c:18) [87]  (6.28 ns)

 <State 77>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_4', dfg_199.c:18) [87]  (6.28 ns)

 <State 78>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_4', dfg_199.c:18) [87]  (6.28 ns)

 <State 79>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_4', dfg_199.c:18) [87]  (6.28 ns)

 <State 80>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_4', dfg_199.c:18) [87]  (6.28 ns)

 <State 81>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [94]  (1.64 ns)
	'select' operation ('ush') [98]  (0.697 ns)
	'lshr' operation ('r.V') [101]  (0 ns)
	'select' operation ('val') [106]  (4.61 ns)

 <State 82>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln19', dfg_199.c:19) [118]  (2.49 ns)
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 83>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 84>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 85>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 86>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 87>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 88>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 89>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 90>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 91>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 92>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 93>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 94>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 95>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 96>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 97>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 98>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 99>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 100>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 101>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 102>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 103>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 104>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 105>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 106>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 107>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)

 <State 117>: 6.61ns
The critical path consists of the following:
	'urem' operation ('urem_ln19', dfg_199.c:19) [120]  (4.13 ns)
	'icmp' operation ('v', dfg_199.c:19) [122]  (2.47 ns)

 <State 118>: 2.11ns
The critical path consists of the following:
	'sub' operation ('result', dfg_199.c:20) [126]  (2.11 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
