# Hive-Reflex 2.0 å¿«é€Ÿå¼€å§‹æŒ‡å—

Hive-Reflex 2.0 æ˜¯ä¸‹ä¸€ä»£è¾¹ç¼˜ AI å…³èŠ‚æ§åˆ¶å™¨ï¼Œé›†æˆäº† MLIR ç¼–è¯‘å™¨ã€RBB ä½åŠŸè€—æŠ€æœ¯ã€Digital CIM å’Œ FLASH å­˜å‚¨ã€‚

## ğŸš€ å¿«é€Ÿå¼€å§‹

### 1. è®­ç»ƒå¹¶å¯¼å‡ºç¥ç»ç½‘ç»œ

```bash
# å¯¼å‡º ONNX æ¨¡å‹ï¼ˆINT8 é‡åŒ–ï¼‰
python reflex_net_v2.py --quantize

# ä½¿ç”¨ MLIR ç¼–è¯‘å™¨ç¼–è¯‘ä¸º CIM ä»£ç 
python reflex_net_v2.py --quantize --compile-cim
```

### 2. ç¼–è¯‘å›ºä»¶

```bash
# ä½¿ç”¨ MLIR ç¼–è¯‘å·¥å…·é“¾
cd mlir_compiler
./build.sh ../reflex_net_v2.onnx

# ç¼–è¯‘å®Œæ•´å›ºä»¶
cd ..
make APP_SRCS='examples/example_reflex_node.c build/reflex_inference.c'
```

### 3. çƒ§å½•åˆ°ç¡¬ä»¶

```bash
make flash
```

## ğŸ“ é¡¹ç›®ç»“æ„

```
hive-reflex/
â”œâ”€â”€ imc22_sdk/              # SDK é©±åŠ¨
â”‚   â”œâ”€â”€ imc22_power.h/c     # RBB ç”µæºç®¡ç†
â”‚   â”œâ”€â”€ imc22_cim.h         # Digital CIM æ¥å£
â”‚   â”œâ”€â”€ imc22_nvs.h         # éæ˜“å¤±æ€§å­˜å‚¨
â”‚   â””â”€â”€ ...
â”œâ”€â”€ mlir_compiler/          # MLIR ç¼–è¯‘å·¥å…·é“¾
â”‚   â”œâ”€â”€ compile.py          # Python ç¼–è¯‘å™¨
â”‚   â””â”€â”€ build.sh            # æ„å»ºè„šæœ¬
â”œâ”€â”€ examples/               # ç¤ºä¾‹ç¨‹åº
â”‚   â”œâ”€â”€ example_hive2_power.c    # ç”µæºç®¡ç†ç¤ºä¾‹
â”‚   â”œâ”€â”€ example_hive2_nvs.c      # NVS å­˜å‚¨ç¤ºä¾‹
â”‚   â””â”€â”€ example_reflex_node.c    # å®Œæ•´èŠ‚ç‚¹æ§åˆ¶
â””â”€â”€ reflex_net_v2.py        # ç¥ç»ç½‘ç»œ V2
```

## ğŸ”‹ æ–°åŠŸèƒ½

### RBB ç”µæºç®¡ç†

```c
#include "imc22_power.h"

// å¯ç”¨è‡ªåŠ¨ç”µæºç®¡ç†
Power_Init();
Power_EnableAutoMode(100);  // 100ms ç©ºé—²åè¿›å…¥ Standby

// åŠŸè€—: Active 50mW â†’ Standby 5mW â†’ DeepSleep 100Î¼W
```

### Digital CIM åŠ é€Ÿ

```c
#include "imc22_cim.h"

// çŸ©é˜µä¹˜æ³•ï¼ˆå­˜å†…è®¡ç®—ï¼‰
CIM_MatMul(&A, &B, &C, &quant_params);

// LSTM æ¨ç†ï¼ˆç¡¬ä»¶åŠ é€Ÿï¼‰
CIM_LSTM(input, h_prev, c_prev, h_next, c_next, weights);
```

### FLASH éæ˜“å¤±æ€§å­˜å‚¨

```c
#include "imc22_nvs.h"

// ä¿å­˜é…ç½®å‚æ•°
NVS_WriteFloat("pid.kp", 1.5f);
NVS_Commit();

// æ–­ç”µåè‡ªåŠ¨æ¢å¤
float kp = NVS_ReadFloat("pid.kp", 1.0f);
```

## ğŸ“Š æ€§èƒ½å¯¹æ¯”

| æŒ‡æ ‡ | V1.0 | V2.0 | æå‡ |
|------|------|------|------|
| æ¨ç†å»¶è¿Ÿ | 50 Î¼s | 20 Î¼s | 2.5x |
| å¾…æœºåŠŸè€— | 5 mW | 100 Î¼W | 50x |
| å­˜å‚¨ | æ—  | 2MB | âˆ |
| æ¨¡å‹éƒ¨ç½² | æ‰‹åŠ¨ | MLIR è‡ªåŠ¨ | - |

## ğŸ“– è¯¦ç»†æ–‡æ¡£

- **æŠ€æœ¯æ–¹æ¡ˆ**: [implementation_plan.md](file:///C:/Users/%E8%8D%A3%E8%80%80/.gemini/antigravity/brain/fcf659df-124f-41ad-9fe7-b48e2742b793/implementation_plan.md)
- **ç¡¬ä»¶æ¶æ„**: [hive2_architecture.md](file:///C:/Users/%E8%8D%A3%E8%80%80/.gemini/antigravity/brain/fcf659df-124f-41ad-9fe7-b48e2742b793/hive2_architecture.md)
- **SDK æŒ‡å—**: [SDK_GUIDE.md](SDK_GUIDE.md)

## ğŸ”§ ç¤ºä¾‹ç¨‹åº

```bash
# ç”µæºç®¡ç†ç¤ºä¾‹
make APP_SRCS=examples/example_hive2_power.c

# NVS å­˜å‚¨ç¤ºä¾‹
make APP_SRCS=examples/example_hive2_nvs.c

# å®Œæ•´æ§åˆ¶èŠ‚ç‚¹
make APP_SRCS=examples/example_reflex_node.c
```

## ğŸ¯ ä¸‹ä¸€æ­¥

1. **çŸ­æœŸ**: FPGA åŸå‹éªŒè¯
2. **ä¸­æœŸ**: 22nm æµç‰‡å‡†å¤‡
3. **é•¿æœŸ**: é‡äº§å’Œç”Ÿæ€å»ºè®¾

---

**ç‰ˆæœ¬**: 2.0  
**æ›´æ–°**: 2026-01-19  
**çŠ¶æ€**: å¼€å‘ä¸­ (SDK + ç¤ºä¾‹ä»£ç å®Œæˆ)
