
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Work/Stend_B600/stend_b600/pa.fromHdl.tcl
# create_project -name stend_b600 -dir "C:/Work/Stend_B600/stend_b600/planAhead_run_1" -part xc3s500epq208-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top_list.ucf" [current_fileset -constrset]
Adding file 'C:/Work/Stend_B600/stend_b600/top_list.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {OBUF8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {IBUF8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tick_tack.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rst.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {reset_init.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {OBUF4.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {OBUF16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dcm_clk.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {IBUF16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {eth_bf_spi_upr.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top_list.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top_list $srcset
# add_files [list {top_list.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500epq208-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/OBUF8.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/IBUF8.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/tick_tack.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/rst.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/reset_init.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/OBUF4.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/OBUF16.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/IBUF16.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/eth_bf_spi_upr.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/dcm_clk.v" into library work
Analyzing Verilog file "C:/Work/Stend_B600/stend_b600/top_list.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Work/Stend_B600/stend_b600/top_list.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'UART_TX' at site P127, Site P127 already occupied [C:/Work/Stend_B600/stend_b600/top_list.ucf:13]
Finished Parsing UCF File [C:/Work/Stend_B600/stend_b600/top_list.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b93557fd
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 643.039 ; gain = 122.734
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  BUS_ALE1]]
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 29 13:27:25 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
