#Release 14.2 - par P.28xd (lin)
#Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

#Sat Aug 25 13:32:41 2012

#
## NOTE: This file is designed to be imported into a spreadsheet program
# such as Microsoft Excel for viewing, printing and sorting. The |
# character is used as the data field separator. This file is also designed
# to support parsing.
#
#INPUT FILE:       oho_godil.ncd
#OUTPUT FILE:      oho_godil_routed_pad.csv
#PART TYPE:        xc3s500e
#SPEED GRADE:      -4
#PACKAGE:          vq100
#
# Pinout by Pin Number:
# 
# -----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,
Pin Number,Signal Name,Pin Usage,Pin Name,Direction,IO Standard,IO Bank Number,Drive (mA),Slew Rate,Termination,IOB Delay,Voltage,Constraint,IO Register,Signal Integrity,
P1,,,PROG_B,,,,,,,,,,,,
P2,PIN<40>,IOB,IO_L01P_3,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P3,PIN<39>,IOB,IO_L01N_3,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P4,PIN<41>,IOB,IO_L02P_3,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P5,PIN<42>,IOB,IO_L02N_3/VREF_3,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P6,,,VCCINT,,,,,,,,1.2,,,,
P7,,,GND,,,,,,,,,,,,
P8,,,VCCO_3,,,3,,,,,3.30,,,,
P9,PIN<44>,IOB,IO_L03P_3/LHCLK0,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P10,PIN<45>,IOB,IO_L03N_3/LHCLK1,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P11,PIN<46>,IOB,IO_L04P_3/LHCLK2,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P12,PIN<47>,IOB,IO_L04N_3/LHCLK3/IRDY2,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P13,,IBUF,IP,UNUSED,,3,,,,,,,,,
P14,,,GND,,,,,,,,,,,,
P15,PIN<2>,IOB,IO_L05P_3/LHCLK4/TRDY2,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P16,PIN<3>,IOB,IO_L05N_3/LHCLK5,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P17,PIN<6>,IOB,IO_L06P_3/LHCLK6,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P18,PIN<5>,IOB,IO_L06N_3/LHCLK7,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P19,,,GND,,,,,,,,,,,,
P20,,,VCCO_3,,,3,,,,,3.30,,,,
P21,,,VCCAUX,,,,,,,,2.5,,,,
P22,PIN<8>,IOB,IO_L07P_3,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P23,PIN<9>,IOB,IO_L07N_3,BIDIR,LVCMOS33,3,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P24,SPI_CS,IOB,IO_L01P_2/CSO_B,OUTPUT,LVCMOS33,2,12,SLOW,NONE**,,,LOCATED,NO,NONE,
P25,,DIFFS,IO_L01N_2/INIT_B,UNUSED,,2,,,,,,,,,
P26,PIN<1>,IOB,IO_L02P_2/DOUT/BUSY,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P27,SPI_MOSI,IOB,IO_L02N_2/MOSI/CSI_B,OUTPUT,LVCMOS33,2,16,SLOW,NONE**,,,LOCATED,YES,NONE,
P28,,,VCCINT,,,,,,,,1.2,,,,
P29,,,GND,,,,,,,,,,,,
P30,,DIFFSI,IP/VREF_2,UNUSED,,2,,,,,,,,,
P31,,,VCCO_2,,,2,,,,,3.30,,,,
P32,PIN<11>,IOB,IO_L03P_2/D7/GCLK12,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P33,PIN<10>,IOB,IO_L03N_2/D6/GCLK13,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P34,PIN<12>,IOB,IO/D5,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P35,PIN<16>,IOB,IO_L04P_2/D4/GCLK14,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P36,PIN<15>,IOB,IO_L04N_2/D3/GCLK15,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P37,,,GND,,,,,,,,,,,,
P38,,DIFFMI,IP_L05P_2/RDWR_B/GCLK0,UNUSED,,2,,,,,,,,,
P39,,DIFFSI,IP_L05N_2/M2/GCLK1,UNUSED,,2,,,,,,,,,
P40,PIN<13>,IOB,IO_L06P_2/D2/GCLK2,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P41,PIN<14>,IOB,IO_L06N_2/D1/GCLK3,BIDIR,LVCMOS33,2,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P42,,IOB,IO/M1,UNUSED,,2,,,,,,,,,
P43,,DIFFM,IO_L07P_2/M0,UNUSED,,2,,,,,,,,,
P44,SPI_MISO,IBUF,IO_L07N_2/DIN/D0,INPUT,LVCMOS33,2,,,,NONE,,LOCATED,NO,NONE,
P45,,,VCCO_2,,,2,,,,,3.30,,,,
P46,,,VCCAUX,,,,,,,,2.5,,,,
P47,,DIFFM,IO_L08P_2/VS2,UNUSED,,2,,,,,,,,,
P48,TXD,IOB,IO_L08N_2/VS1,OUTPUT,LVCMOS33,2,16,SLOW,NONE**,,,LOCATED,YES,NONE,
P49,RXD,IBUF,IO_L09P_2/VS0,INPUT,LVCMOS33,2,,,,NONE,,LOCATED,NO,NONE,
P50,SPI_SCK,IOB,IO_L09N_2/CCLK,OUTPUT,LVCMOS33,2,16,SLOW,NONE**,,,LOCATED,YES,NONE,
P51,,,DONE,,,,,,,,,,,,
P52,,,GND,,,,,,,,,,,,
P53,PIN<17>,IOB,IO_L01P_1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P54,PIN<18>,IOB,IO_L01N_1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P55,,,VCCO_1,,,1,,,,,3.30,,,,
P56,,,VCCINT,,,,,,,,1.2,,,,
P57,PIN<19>,IOB,IO_L02P_1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P58,PIN<20>,IOB,IO_L02N_1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P59,,,GND,,,,,,,,,,,,
P60,PIN<21>,IOB,IO_L03P_1/RHCLK0,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P61,PIN<22>,IOB,IO_L03N_1/RHCLK1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P62,PIN<23>,IOB,IO_L04P_1/RHCLK2,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P63,PIN<24>,IOB,IO_L04N_1/RHCLK3/TRDY1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P64,,,GND,,,,,,,,,,,,
P65,PIN<25>,IOB,IO_L05P_1/RHCLK4/IRDY1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P66,PIN<26>,IOB,IO_L05N_1/RHCLK5,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P67,PIN<27>,IOB,IO_L06P_1/RHCLK6,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P68,PIN<28>,IOB,IO_L06N_1/RHCLK7,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P69,,IBUF,IP/VREF_1,UNUSED,,1,,,,,,,,,
P70,PIN<29>,IOB,IO_L07P_1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P71,PIN<30>,IOB,IO_L07N_1,BIDIR,LVCMOS33,1,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P72,,,GND,,,,,,,,,,,,
P73,,,VCCO_1,,,1,,,,,3.30,,,,
P74,,,VCCAUX,,,,,,,,2.5,,,,
P75,,,TMS,,,,,,,,,,,,
P76,,,TDO,,,,,,,,,,,,
P77,,,TCK,,,,,,,,,,,,
P78,PIN<34>,IOB,IO_L01P_0,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P79,PIN<35>,IOB,IO_L01N_0,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P80,,,VCCINT,,,,,,,,1.2,,,,
P81,,,GND,,,,,,,,,,,,
P82,,,VCCO_0,,,0,,,,,3.30,,,,
P83,PIN<33>,IOB,IO_L02P_0/GCLK4,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P84,PIN<32>,IOB,IO_L02N_0/GCLK5,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P85,PIN<36>,IOB,IO_L03P_0/GCLK6,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P86,PIN<31>,IOB,IO_L03N_0/GCLK7,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P87,,,GND,,,,,,,,,,,,
P88,,DIFFMI,IP_L04P_0/GCLK8,UNUSED,,0,,,,,,,,,
P89,CLK,IBUF,IP_L04N_0/GCLK9,INPUT,LVCMOS33,0,,,,NONE,,LOCATED,NO,NONE,
P90,PIN<43>,IOB,IO_L05P_0/GCLK10,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P91,PIN<48>,IOB,IO_L05N_0/GCLK11,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P92,PIN<37>,IOB,IO,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P93,,,GND,,,,,,,,,,,,
P94,PIN<7>,IOB,IO_L06P_0,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P95,PIN<4>,IOB,IO_L06N_0/VREF_0,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P96,,,VCCAUX,,,,,,,,2.5,,,,
P97,,,VCCO_0,,,0,,,,,3.30,,,,
P98,PIN<38>,IOB,IO_L07P_0,BIDIR,LVCMOS33,0,12,SLOW,PULLUP,NONE,,LOCATED,YES,NONE,
P99,,DIFFS,IO_L07N_0/HSWAP,UNUSED,,0,,,,,,,,,
P100,,,TDI,,,,,,,,,,,,

# -----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,-----,
# 
#* Default value.
#** This default Pullup/Pulldown value can be overridden in Bitgen. 
#****** Special VCCO requirements may apply. Please consult the device 
#       family datasheet for specific guideline on VCCO requirements. 
#
#
#