#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fefc2c061c0 .scope module, "tb_lab2" "tb_lab2" 2 5;
 .timescale -9 -12;
v0x7fefc2c26d80_0 .var "CLK", 0 0;
v0x7fefc2c26e10_0 .var/s "correct_ans", 15 0;
v0x7fefc2c26ea0_0 .var "count", 5 0;
v0x7fefc2c26f30_0 .var "error", 0 0;
v0x7fefc2c26fd0_0 .var/s "in_a", 7 0;
v0x7fefc2c270b0_0 .var/s "in_b", 7 0;
v0x7fefc2c27160_0 .net/s "out", 15 0, v0x7fefc2c26860_0;  1 drivers
v0x7fefc2c27210_0 .net "out_valid", 0 0, v0x7fefc2c26910_0;  1 drivers
v0x7fefc2c272c0_0 .var "reset", 0 0;
v0x7fefc2c273f0_0 .var/s "temp_a", 7 0;
v0x7fefc2c27480_0 .var/s "temp_b", 7 0;
S_0x7fefc2c00b10 .scope module, "m1" "lab" 2 23, 3 2 0, S_0x7fefc2c061c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RST"
    .port_info 2 /INPUT 8 "in_a"
    .port_info 3 /INPUT 8 "in_b"
    .port_info 4 /OUTPUT 16 "Product"
    .port_info 5 /OUTPUT 1 "Product_Valid"
v0x7fefc2c16c10_0 .net "CLK", 0 0, v0x7fefc2c26d80_0;  1 drivers
v0x7fefc2c26710_0 .var "Counter", 5 0;
v0x7fefc2c267b0_0 .var "Mplicand", 15 0;
v0x7fefc2c26860_0 .var "Product", 15 0;
v0x7fefc2c26910_0 .var "Product_Valid", 0 0;
v0x7fefc2c269f0_0 .net "RST", 0 0, v0x7fefc2c272c0_0;  1 drivers
v0x7fefc2c26a90_0 .net "in_a", 7 0, v0x7fefc2c26fd0_0;  1 drivers
v0x7fefc2c26b40_0 .net "in_b", 7 0, v0x7fefc2c270b0_0;  1 drivers
v0x7fefc2c26bf0_0 .var "sign", 0 0;
E_0x7fefc2c12130 .event posedge, v0x7fefc2c269f0_0, v0x7fefc2c16c10_0;
    .scope S_0x7fefc2c00b10;
T_0 ;
    %wait E_0x7fefc2c12130;
    %load/vec4 v0x7fefc2c269f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fefc2c26710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fefc2c26710_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fefc2c26710_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fefc2c00b10;
T_1 ;
    %wait E_0x7fefc2c12130;
    %load/vec4 v0x7fefc2c269f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fefc2c26860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fefc2c267b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fefc2c26710_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fefc2c26a90_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fefc2c26a90_0;
    %inv;
    %addi 1, 0, 8;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x7fefc2c267b0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fefc2c26a90_0;
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x7fefc2c267b0_0, 0;
T_1.5 ;
    %load/vec4 v0x7fefc2c26b40_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fefc2c26b40_0;
    %inv;
    %addi 1, 0, 8;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fefc2c26860_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fefc2c26b40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fefc2c26860_0, 0;
T_1.7 ;
    %load/vec4 v0x7fefc2c26a90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fefc2c26b40_0;
    %parti/s 1, 7, 4;
    %xor;
    %assign/vec4 v0x7fefc2c26bf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fefc2c26710_0;
    %cmpi/u 8, 0, 6;
    %flag_or 5, 4;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0x7fefc2c26860_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fefc2c26860_0;
    %load/vec4 v0x7fefc2c267b0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fefc2c26860_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fefc2c26860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fefc2c26860_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fefc2c26bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x7fefc2c26860_0;
    %inv;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fefc2c26860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefc2c26bf0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7fefc2c26860_0;
    %assign/vec4 v0x7fefc2c26860_0, 0;
T_1.13 ;
T_1.9 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fefc2c00b10;
T_2 ;
    %wait E_0x7fefc2c12130;
    %load/vec4 v0x7fefc2c269f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefc2c26910_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fefc2c26710_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fefc2c26910_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefc2c26910_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fefc2c061c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c26d80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7fefc2c273f0_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7fefc2c27480_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %delay 700000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x7fefc2c273f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fefc2c27480_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %delay 700000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %pushi/vec4 155, 0, 8;
    %store/vec4 v0x7fefc2c273f0_0, 0, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x7fefc2c27480_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %delay 700000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %pushi/vec4 123, 0, 8;
    %store/vec4 v0x7fefc2c273f0_0, 0, 8;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x7fefc2c27480_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %delay 700000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fefc2c273f0_0, 0, 8;
    %pushi/vec4 196, 0, 8;
    %store/vec4 v0x7fefc2c27480_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fefc2c272c0_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fefc2c061c0;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x7fefc2c26d80_0;
    %inv;
    %store/vec4 v0x7fefc2c26d80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fefc2c061c0;
T_5 ;
    %wait E_0x7fefc2c12130;
    %load/vec4 v0x7fefc2c272c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fefc2c26ea0_0, 0;
    %load/vec4 v0x7fefc2c273f0_0;
    %assign/vec4 v0x7fefc2c26fd0_0, 0;
    %load/vec4 v0x7fefc2c27480_0;
    %assign/vec4 v0x7fefc2c270b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fefc2c26e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefc2c26f30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fefc2c26fd0_0;
    %pad/s 16;
    %load/vec4 v0x7fefc2c270b0_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v0x7fefc2c26e10_0, 0;
    %load/vec4 v0x7fefc2c26ea0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fefc2c26ea0_0, 0;
    %load/vec4 v0x7fefc2c27210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fefc2c27160_0;
    %load/vec4 v0x7fefc2c26e10_0;
    %cmp/ne;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fefc2c26f30_0, 0;
    %vpi_call 2 85 "$display" {0 0 0};
    %vpi_call 2 86 "$display", "//////////" {0 0 0};
    %vpi_call 2 87 "$display", "// Fail //" {0 0 0};
    %vpi_call 2 88 "$display", "//////////" {0 0 0};
    %vpi_call 2 89 "$display", "doing %d * %d ...", v0x7fefc2c273f0_0, v0x7fefc2c27480_0 {0 0 0};
    %vpi_call 2 90 "$display", "your answer is %d, but correct answer is %d\012", v0x7fefc2c27160_0, v0x7fefc2c26e10_0 {0 0 0};
    %vpi_call 2 92 "$display" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fefc2c26f30_0, 0;
    %vpi_call 2 97 "$display" {0 0 0};
    %vpi_call 2 98 "$display", "////////////////" {0 0 0};
    %vpi_call 2 99 "$display", "// Successful //" {0 0 0};
    %vpi_call 2 100 "$display", "////////////////" {0 0 0};
    %vpi_call 2 101 "$display", "doing %d * %d ...", v0x7fefc2c273f0_0, v0x7fefc2c27480_0 {0 0 0};
    %vpi_call 2 102 "$display", "your answer is %d,  correct answer is %d\012", v0x7fefc2c27160_0, v0x7fefc2c26e10_0 {0 0 0};
    %vpi_call 2 104 "$display" {0 0 0};
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mulv3_signed.v";
    "./lab9.v";
