SIM = verilator
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = /home/james/https---github.com-JamesRyanV1-RV32I-Single-Cycle-capstone/cpu/decoder.sv
TOPLEVEL = decoder
MODULE = decoder
include $(shell cocotb-config --makefiles)/Makefile.sim

VERILATOR_FLAGS += -sv

#works
#registerFile

#not working
# dataMemory

#rewrite testbench
# signExtender
