Tinku Acharya , Ajoy K. Ray, Image Processing - Principles and Applications, Wiley-Interscience, 2005
Minwook Ahn , Jonghee W. Yoon , Yunheung Paek , Yoonjin Kim , Mary Kiemb , Kiyoung Choi, A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Bevan Baas , Zhiyi Yu , Michael Meeuwsen , Omar Sattari , Ryan Apperson , Eric Work , Jeremy Webb , Michael Lai , Tinoosh Mohsenin , Dean Truong , Jason Cheung, AsAP: A Fine-Grained Many-Core Platform for DSP Applications, IEEE Micro, v.27 n.2, p.34-45, March 2007[doi>10.1109/MM.2007.29]
V. Baumgarte , G. Ehlers , F. May , A. Nückel , M. Vorbach , M. Weinhardt, PACT XPP—A Self-Reconfigurable Data Processing Architecture, The Journal of Supercomputing, v.26 n.2, p.167-184, September 2003[doi>10.1023/A:1024499601571]
Timothy John Callahan , John Wawrzynek, Automatic compilation of c for hybrid reconfigurable architectures, University of California, Berkeley, 2002
Eto, E. 2007. Difference-based partial reconfiguration. Xilinx Appli. Note. www.xilinx.com.
Stephen Friedman , Allan Carroll , Brian Van Essen , Benjamin Ylvisaker , Carl Ebeling , Scott Hauck, SPR: an architecture-adaptive CGRA mapping tool, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508158]
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
Heysters, P. M. 2002. Coarse-grained reconfigurable processors - flexibility meets efficiency. PhD Thesis University of Twente, The Netherlands.
James Hwang , Brent Milne , Nabeel Shirazi , Jeffrey D. Stroomer, System Level Tools for DSP in FPGAs, Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, p.534-543, August 27-29, 2001
Sebastian Lange , Martin Middendorf, Design Aspects of Multi-level Reconfigurable Architectures, Journal of Signal Processing Systems, v.51 n.1, p.23-37, April     2008[doi>10.1007/s11265-007-0134-x]
Ming-Hau Lee , Hartej Singh , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. C. Filho , Vladimir Castro Alves, Design and Implementation of the MorphoSys Reconfigurable ComputingProcessor, Journal of VLSI Signal Processing Systems, v.24 n.2/3, p.147-164, Mar. 2000[doi>10.1023/A:1008189221436]
Lysaght, P., Blodget, B., Mason, J., Young, J., and Bridgford, B. 2006. Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. Spain, A. Koch, P. Leong, and E. Boemo, Eds., IEEE, 1--6.
Paul Master, The Age of Adaptive Computing Is Here, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.1-3, September 02-04, 2002
Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An Architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the International Conference on Field Programmable Logic and Applications. P. Y. K. Cheung, G. A. Constantinides, and J. T. De Sousa, Eds., Springer, Berlin, Germany, 61--70.
N. Moreano , E. Borin , Cid de Souza , G. Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.7, p.969-980, November 2006[doi>10.1109/TCAD.2005.850844]
Oppold, T., Schweizer, T., Filho, J. O., Eisenhardt, S., and Rosenthal, W. 2007. CRC -- Concepts and evaluation of processor-like reconfigurable architectures. Inf. Technol. 49, 3, 157--164.
Recore Systems. 2007. Montium reconfigurable digital signal processing tile processor datasheet, www.recoresystems.com.
Rosinge, H.-P. 2004. Connecting customized IP to the MicroBlaze soft processor using the fast simplex link (FSL) Channel. Xilinx Appli. Note XAPP529. http://www.origin.xilinx.com/support/documentation/application_notes/xapp529.pdf.
Shukla, S. K. 2008. QUKU: A mixed grain dynamically reconfigurable architecture for high performance computing. PhD Thesis, University of Queensland, Brisbane, Australia.
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Smit, G. J. M., Guo, Y., and Heysters, P. M. 2004. Overview of the tool-flow for the Montium processor tile, In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms T. Plaaks, Ed., CSREA Press, Irvine, CA, 45--51.
Russell Tessier , Wayne Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, Journal of VLSI Signal Processing Systems, v.28 n.1/2, p.7-27, May-June 2001[doi>10.1023/A:1008155020711]
Todman, T. J., Constantinides, G. A., Wilton, S. J. E., Mencer, O., Luk, W., and Cheung, P. Y. K. 2005. Reconfigurable computing: architectures and design methods, IEE Proc. Computers and Digital Techniques 152, 2, 193--207
Takao Toi , Noritsugu Nakamura , Yoshinosuke Kato , Toru Awashima , Kazutoshi Wakabayashi , Li Jing, High-level synthesis challenges and solutions for a dynamically reconfigurable processor, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233647]
Brian C. Van Essen , Robin Panda , Aaron Wood , Carl Ebeling , Scott Hauck, Energy-efficient specialization of functional units in a coarse-grained reconfigurable array, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950436]
Westcott, T. and Docef, A. 2007. Optimi-Ware: Software profiling and optimization {Best of theWeb}. IEEE Signal Proces. Maga. 24, 131--133.
Roger Woods , John Mcallister , Richard Turner , Ying Yi , Gaye Lightbody, FPGA-based Implementation of Signal Processing Systems, Wiley Publishing, 2008
Xilinx. 2007. Microblaze Processor Reference Guide v7.1, www.xilinx.com.
Jonghee W. Yoon , Aviral Shrivastava , Sanghyun Park , Minwook Ahn , Reiley Jeyapaul , Yunheung Paek, SPKM: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
