
foc_system_test1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b70  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c9c  08009d58  08009d58  00019d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9f4  0800a9f4  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800a9f4  0800a9f4  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a9f4  0800a9f4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9f4  0800a9f4  0001a9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a9f8  0800a9f8  0001a9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800a9fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002fc  200001ec  0800abe8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  0800abe8  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f3db  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002717  00000000  00000000  0002f633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f60  00000000  00000000  00031d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c1e  00000000  00000000  00032cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b962  00000000  00000000  000338ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000125f5  00000000  00000000  0004f230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a122b  00000000  00000000  00061825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005440  00000000  00000000  00102a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  00107e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001ec 	.word	0x200001ec
 8000204:	00000000 	.word	0x00000000
 8000208:	08009d40 	.word	0x08009d40

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001f0 	.word	0x200001f0
 8000224:	08009d40 	.word	0x08009d40

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	; 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dce:	2afd      	cmp	r2, #253	; 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	; 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	; 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	; 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_fcmpun>:
 8001108:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800110c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001110:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001114:	d102      	bne.n	800111c <__aeabi_fcmpun+0x14>
 8001116:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800111a:	d108      	bne.n	800112e <__aeabi_fcmpun+0x26>
 800111c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001120:	d102      	bne.n	8001128 <__aeabi_fcmpun+0x20>
 8001122:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001126:	d102      	bne.n	800112e <__aeabi_fcmpun+0x26>
 8001128:	f04f 0000 	mov.w	r0, #0
 800112c:	4770      	bx	lr
 800112e:	f04f 0001 	mov.w	r0, #1
 8001132:	4770      	bx	lr

08001134 <__aeabi_f2iz>:
 8001134:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001138:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800113c:	d30f      	bcc.n	800115e <__aeabi_f2iz+0x2a>
 800113e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001142:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001146:	d90d      	bls.n	8001164 <__aeabi_f2iz+0x30>
 8001148:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800114c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001150:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001154:	fa23 f002 	lsr.w	r0, r3, r2
 8001158:	bf18      	it	ne
 800115a:	4240      	negne	r0, r0
 800115c:	4770      	bx	lr
 800115e:	f04f 0000 	mov.w	r0, #0
 8001162:	4770      	bx	lr
 8001164:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001168:	d101      	bne.n	800116e <__aeabi_f2iz+0x3a>
 800116a:	0242      	lsls	r2, r0, #9
 800116c:	d105      	bne.n	800117a <__aeabi_f2iz+0x46>
 800116e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001172:	bf08      	it	eq
 8001174:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001178:	4770      	bx	lr
 800117a:	f04f 0000 	mov.w	r0, #0
 800117e:	4770      	bx	lr

08001180 <__aeabi_f2uiz>:
 8001180:	0042      	lsls	r2, r0, #1
 8001182:	d20e      	bcs.n	80011a2 <__aeabi_f2uiz+0x22>
 8001184:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001188:	d30b      	bcc.n	80011a2 <__aeabi_f2uiz+0x22>
 800118a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800118e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001192:	d409      	bmi.n	80011a8 <__aeabi_f2uiz+0x28>
 8001194:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001198:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800119c:	fa23 f002 	lsr.w	r0, r3, r2
 80011a0:	4770      	bx	lr
 80011a2:	f04f 0000 	mov.w	r0, #0
 80011a6:	4770      	bx	lr
 80011a8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011ac:	d101      	bne.n	80011b2 <__aeabi_f2uiz+0x32>
 80011ae:	0242      	lsls	r2, r0, #9
 80011b0:	d102      	bne.n	80011b8 <__aeabi_f2uiz+0x38>
 80011b2:	f04f 30ff 	mov.w	r0, #4294967295
 80011b6:	4770      	bx	lr
 80011b8:	f04f 0000 	mov.w	r0, #0
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop

080011c0 <i2c_Delay>:
#define AS5600_STATUS       0x0B
#define AS5600_MAGNITUDE_H  0x1B
#define AS5600_MAGNITUDE_L  0x1C

void i2c_Delay(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < 30; i++);
 80011c6:	2300      	movs	r3, #0
 80011c8:	71fb      	strb	r3, [r7, #7]
 80011ca:	e002      	b.n	80011d2 <i2c_Delay+0x12>
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	3301      	adds	r3, #1
 80011d0:	71fb      	strb	r3, [r7, #7]
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b1d      	cmp	r3, #29
 80011d6:	d9f9      	bls.n	80011cc <i2c_Delay+0xc>
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <i2c_Start>:

void i2c_Start(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	I2C_SDA_1();
 80011e8:	2201      	movs	r2, #1
 80011ea:	2108      	movs	r1, #8
 80011ec:	480c      	ldr	r0, [pc, #48]	; (8001220 <i2c_Start+0x3c>)
 80011ee:	f003 fbc6 	bl	800497e <HAL_GPIO_WritePin>
	I2C_SCL_1();
 80011f2:	2201      	movs	r2, #1
 80011f4:	2102      	movs	r1, #2
 80011f6:	480a      	ldr	r0, [pc, #40]	; (8001220 <i2c_Start+0x3c>)
 80011f8:	f003 fbc1 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 80011fc:	f7ff ffe0 	bl	80011c0 <i2c_Delay>
	I2C_SDA_0();
 8001200:	2200      	movs	r2, #0
 8001202:	2108      	movs	r1, #8
 8001204:	4806      	ldr	r0, [pc, #24]	; (8001220 <i2c_Start+0x3c>)
 8001206:	f003 fbba 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 800120a:	f7ff ffd9 	bl	80011c0 <i2c_Delay>
	I2C_SCL_0();
 800120e:	2200      	movs	r2, #0
 8001210:	2102      	movs	r1, #2
 8001212:	4803      	ldr	r0, [pc, #12]	; (8001220 <i2c_Start+0x3c>)
 8001214:	f003 fbb3 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 8001218:	f7ff ffd2 	bl	80011c0 <i2c_Delay>
}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40011c00 	.word	0x40011c00

08001224 <i2c_SendByte>:

void i2c_SendByte(uint8_t _ucByte)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	for (i = 0; i < 8; i++)
 800122e:	2300      	movs	r3, #0
 8001230:	73fb      	strb	r3, [r7, #15]
 8001232:	e02c      	b.n	800128e <i2c_SendByte+0x6a>
	{
		if (_ucByte & 0x80)
 8001234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	da05      	bge.n	8001248 <i2c_SendByte+0x24>
		{
			I2C_SDA_1();
 800123c:	2201      	movs	r2, #1
 800123e:	2108      	movs	r1, #8
 8001240:	4817      	ldr	r0, [pc, #92]	; (80012a0 <i2c_SendByte+0x7c>)
 8001242:	f003 fb9c 	bl	800497e <HAL_GPIO_WritePin>
 8001246:	e004      	b.n	8001252 <i2c_SendByte+0x2e>
		}
		else
		{
			I2C_SDA_0();
 8001248:	2200      	movs	r2, #0
 800124a:	2108      	movs	r1, #8
 800124c:	4814      	ldr	r0, [pc, #80]	; (80012a0 <i2c_SendByte+0x7c>)
 800124e:	f003 fb96 	bl	800497e <HAL_GPIO_WritePin>
		}
		i2c_Delay();
 8001252:	f7ff ffb5 	bl	80011c0 <i2c_Delay>
		I2C_SCL_1();
 8001256:	2201      	movs	r2, #1
 8001258:	2102      	movs	r1, #2
 800125a:	4811      	ldr	r0, [pc, #68]	; (80012a0 <i2c_SendByte+0x7c>)
 800125c:	f003 fb8f 	bl	800497e <HAL_GPIO_WritePin>
		i2c_Delay();
 8001260:	f7ff ffae 	bl	80011c0 <i2c_Delay>
		I2C_SCL_0();
 8001264:	2200      	movs	r2, #0
 8001266:	2102      	movs	r1, #2
 8001268:	480d      	ldr	r0, [pc, #52]	; (80012a0 <i2c_SendByte+0x7c>)
 800126a:	f003 fb88 	bl	800497e <HAL_GPIO_WritePin>
		if (i == 7)
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	2b07      	cmp	r3, #7
 8001272:	d104      	bne.n	800127e <i2c_SendByte+0x5a>
		{
			 I2C_SDA_1();
 8001274:	2201      	movs	r2, #1
 8001276:	2108      	movs	r1, #8
 8001278:	4809      	ldr	r0, [pc, #36]	; (80012a0 <i2c_SendByte+0x7c>)
 800127a:	f003 fb80 	bl	800497e <HAL_GPIO_WritePin>
		}
		_ucByte <<= 1;
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	71fb      	strb	r3, [r7, #7]
		i2c_Delay();
 8001284:	f7ff ff9c 	bl	80011c0 <i2c_Delay>
	for (i = 0; i < 8; i++)
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	3301      	adds	r3, #1
 800128c:	73fb      	strb	r3, [r7, #15]
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	2b07      	cmp	r3, #7
 8001292:	d9cf      	bls.n	8001234 <i2c_SendByte+0x10>
	}
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40011c00 	.word	0x40011c00

080012a4 <i2c_ReadByte>:

uint8_t i2c_ReadByte(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
	uint8_t i;
	uint8_t value;

	value = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	71bb      	strb	r3, [r7, #6]

	for (i = 0; i < 8; i++)
 80012ae:	2300      	movs	r3, #0
 80012b0:	71fb      	strb	r3, [r7, #7]
 80012b2:	e01d      	b.n	80012f0 <i2c_ReadByte+0x4c>
	{
		value <<= 1;
 80012b4:	79bb      	ldrb	r3, [r7, #6]
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	71bb      	strb	r3, [r7, #6]
		I2C_SCL_1();
 80012ba:	2201      	movs	r2, #1
 80012bc:	2102      	movs	r1, #2
 80012be:	4810      	ldr	r0, [pc, #64]	; (8001300 <i2c_ReadByte+0x5c>)
 80012c0:	f003 fb5d 	bl	800497e <HAL_GPIO_WritePin>
		i2c_Delay();
 80012c4:	f7ff ff7c 	bl	80011c0 <i2c_Delay>
		if (I2C_SDA_READ())
 80012c8:	2108      	movs	r1, #8
 80012ca:	480d      	ldr	r0, [pc, #52]	; (8001300 <i2c_ReadByte+0x5c>)
 80012cc:	f003 fb40 	bl	8004950 <HAL_GPIO_ReadPin>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d102      	bne.n	80012dc <i2c_ReadByte+0x38>
		{
			value++;
 80012d6:	79bb      	ldrb	r3, [r7, #6]
 80012d8:	3301      	adds	r3, #1
 80012da:	71bb      	strb	r3, [r7, #6]
		}
		I2C_SCL_0();
 80012dc:	2200      	movs	r2, #0
 80012de:	2102      	movs	r1, #2
 80012e0:	4807      	ldr	r0, [pc, #28]	; (8001300 <i2c_ReadByte+0x5c>)
 80012e2:	f003 fb4c 	bl	800497e <HAL_GPIO_WritePin>
		i2c_Delay();
 80012e6:	f7ff ff6b 	bl	80011c0 <i2c_Delay>
	for (i = 0; i < 8; i++)
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	3301      	adds	r3, #1
 80012ee:	71fb      	strb	r3, [r7, #7]
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	2b07      	cmp	r3, #7
 80012f4:	d9de      	bls.n	80012b4 <i2c_ReadByte+0x10>
	}
	return value;
 80012f6:	79bb      	ldrb	r3, [r7, #6]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40011c00 	.word	0x40011c00

08001304 <i2c_WaitAck>:

uint8_t i2c_WaitAck(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
	uint8_t re;

	I2C_SDA_1();
 800130a:	2201      	movs	r2, #1
 800130c:	2108      	movs	r1, #8
 800130e:	4812      	ldr	r0, [pc, #72]	; (8001358 <i2c_WaitAck+0x54>)
 8001310:	f003 fb35 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 8001314:	f7ff ff54 	bl	80011c0 <i2c_Delay>
	I2C_SCL_1();
 8001318:	2201      	movs	r2, #1
 800131a:	2102      	movs	r1, #2
 800131c:	480e      	ldr	r0, [pc, #56]	; (8001358 <i2c_WaitAck+0x54>)
 800131e:	f003 fb2e 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 8001322:	f7ff ff4d 	bl	80011c0 <i2c_Delay>
	if (I2C_SDA_READ())
 8001326:	2108      	movs	r1, #8
 8001328:	480b      	ldr	r0, [pc, #44]	; (8001358 <i2c_WaitAck+0x54>)
 800132a:	f003 fb11 	bl	8004950 <HAL_GPIO_ReadPin>
 800132e:	4603      	mov	r3, r0
 8001330:	2b01      	cmp	r3, #1
 8001332:	d102      	bne.n	800133a <i2c_WaitAck+0x36>
	{
		re = 1;
 8001334:	2301      	movs	r3, #1
 8001336:	71fb      	strb	r3, [r7, #7]
 8001338:	e001      	b.n	800133e <i2c_WaitAck+0x3a>
	}
	else
	{
		re = 0;
 800133a:	2300      	movs	r3, #0
 800133c:	71fb      	strb	r3, [r7, #7]
	}
	I2C_SCL_0();
 800133e:	2200      	movs	r2, #0
 8001340:	2102      	movs	r1, #2
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <i2c_WaitAck+0x54>)
 8001344:	f003 fb1b 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 8001348:	f7ff ff3a 	bl	80011c0 <i2c_Delay>
	return re;
 800134c:	79fb      	ldrb	r3, [r7, #7]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40011c00 	.word	0x40011c00

0800135c <i2c_NAck>:
	i2c_Delay();
	I2C_SDA_1();
}

void i2c_NAck(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
	I2C_SDA_1();
 8001360:	2201      	movs	r2, #1
 8001362:	2108      	movs	r1, #8
 8001364:	480a      	ldr	r0, [pc, #40]	; (8001390 <i2c_NAck+0x34>)
 8001366:	f003 fb0a 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 800136a:	f7ff ff29 	bl	80011c0 <i2c_Delay>
	I2C_SCL_1();
 800136e:	2201      	movs	r2, #1
 8001370:	2102      	movs	r1, #2
 8001372:	4807      	ldr	r0, [pc, #28]	; (8001390 <i2c_NAck+0x34>)
 8001374:	f003 fb03 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 8001378:	f7ff ff22 	bl	80011c0 <i2c_Delay>
	I2C_SCL_0();
 800137c:	2200      	movs	r2, #0
 800137e:	2102      	movs	r1, #2
 8001380:	4803      	ldr	r0, [pc, #12]	; (8001390 <i2c_NAck+0x34>)
 8001382:	f003 fafc 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 8001386:	f7ff ff1b 	bl	80011c0 <i2c_Delay>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40011c00 	.word	0x40011c00

08001394 <i2c_Stop>:

void i2c_Stop(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
	I2C_SDA_0();
 8001398:	2200      	movs	r2, #0
 800139a:	2108      	movs	r1, #8
 800139c:	4808      	ldr	r0, [pc, #32]	; (80013c0 <i2c_Stop+0x2c>)
 800139e:	f003 faee 	bl	800497e <HAL_GPIO_WritePin>
	I2C_SCL_1();
 80013a2:	2201      	movs	r2, #1
 80013a4:	2102      	movs	r1, #2
 80013a6:	4806      	ldr	r0, [pc, #24]	; (80013c0 <i2c_Stop+0x2c>)
 80013a8:	f003 fae9 	bl	800497e <HAL_GPIO_WritePin>
	i2c_Delay();
 80013ac:	f7ff ff08 	bl	80011c0 <i2c_Delay>
	I2C_SDA_1();
 80013b0:	2201      	movs	r2, #1
 80013b2:	2108      	movs	r1, #8
 80013b4:	4802      	ldr	r0, [pc, #8]	; (80013c0 <i2c_Stop+0x2c>)
 80013b6:	f003 fae2 	bl	800497e <HAL_GPIO_WritePin>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40011c00 	.word	0x40011c00

080013c4 <bsp_InitI2C>:

void bsp_InitI2C(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	__HAL_RCC_GPIOF_CLK_ENABLE();
 80013ca:	4b10      	ldr	r3, [pc, #64]	; (800140c <bsp_InitI2C+0x48>)
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	4a0f      	ldr	r2, [pc, #60]	; (800140c <bsp_InitI2C+0x48>)
 80013d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013d4:	6193      	str	r3, [r2, #24]
 80013d6:	4b0d      	ldr	r3, [pc, #52]	; (800140c <bsp_InitI2C+0x48>)
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]

	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 80013e2:	2311      	movs	r3, #17
 80013e4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ea:	2303      	movs	r3, #3
 80013ec:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pin = I2C_SCL_PIN | I2C_SDA_PIN;
 80013ee:	230a      	movs	r3, #10
 80013f0:	60bb      	str	r3, [r7, #8]

	HAL_GPIO_Init(GPIO_PORT_I2C, &GPIO_InitStructure);
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4619      	mov	r1, r3
 80013f8:	4805      	ldr	r0, [pc, #20]	; (8001410 <bsp_InitI2C+0x4c>)
 80013fa:	f003 f915 	bl	8004628 <HAL_GPIO_Init>

	i2c_Stop();
 80013fe:	f7ff ffc9 	bl	8001394 <i2c_Stop>
}
 8001402:	bf00      	nop
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40021000 	.word	0x40021000
 8001410:	40011c00 	.word	0x40011c00

08001414 <i2c_CheckDevice>:

uint8_t i2c_CheckDevice(uint8_t _Address)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
    uint8_t ucAck;

    //printf("AS5600   ...\n");
    //printf("7 : 0x%02X\n", _Address);

    if (I2C_SDA_READ() && I2C_SCL_READ())
 800141e:	2108      	movs	r1, #8
 8001420:	4816      	ldr	r0, [pc, #88]	; (800147c <i2c_CheckDevice+0x68>)
 8001422:	f003 fa95 	bl	8004950 <HAL_GPIO_ReadPin>
 8001426:	4603      	mov	r3, r0
 8001428:	2b01      	cmp	r3, #1
 800142a:	d121      	bne.n	8001470 <i2c_CheckDevice+0x5c>
 800142c:	2102      	movs	r1, #2
 800142e:	4813      	ldr	r0, [pc, #76]	; (800147c <i2c_CheckDevice+0x68>)
 8001430:	f003 fa8e 	bl	8004950 <HAL_GPIO_ReadPin>
 8001434:	4603      	mov	r3, r0
 8001436:	2b01      	cmp	r3, #1
 8001438:	d11a      	bne.n	8001470 <i2c_CheckDevice+0x5c>
    {
        //printf("I2C   \n");

        i2c_Start();
 800143a:	f7ff fed3 	bl	80011e4 <i2c_Start>
        //printf("START  \n");

        uint8_t write_addr = (_Address << 1) | I2C_WR;  // I2C   7 , 8   
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	73fb      	strb	r3, [r7, #15]
        i2c_SendByte(write_addr);
 8001444:	7bfb      	ldrb	r3, [r7, #15]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff feec 	bl	8001224 <i2c_SendByte>
        //printf("8  0x%02X \n", write_addr);

        ucAck = i2c_WaitAck();
 800144c:	f7ff ff5a 	bl	8001304 <i2c_WaitAck>
 8001450:	4603      	mov	r3, r0
 8001452:	73bb      	strb	r3, [r7, #14]
        //printf("ACK : %d\n", ucAck);

        if(ucAck == 0){
 8001454:	7bbb      	ldrb	r3, [r7, #14]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d103      	bne.n	8001462 <i2c_CheckDevice+0x4e>
            printf("AS5600 !\n");
 800145a:	4809      	ldr	r0, [pc, #36]	; (8001480 <i2c_CheckDevice+0x6c>)
 800145c:	f005 fe3e 	bl	80070dc <puts>
 8001460:	e002      	b.n	8001468 <i2c_CheckDevice+0x54>
        }
        else
        {
            printf("AS5600  !\n");
 8001462:	4808      	ldr	r0, [pc, #32]	; (8001484 <i2c_CheckDevice+0x70>)
 8001464:	f005 fe3a 	bl	80070dc <puts>
        }

        i2c_Stop();
 8001468:	f7ff ff94 	bl	8001394 <i2c_Stop>

        return ucAck;
 800146c:	7bbb      	ldrb	r3, [r7, #14]
 800146e:	e000      	b.n	8001472 <i2c_CheckDevice+0x5e>
    }
    return 1;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	3710      	adds	r7, #16
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40011c00 	.word	0x40011c00
 8001480:	08009d58 	.word	0x08009d58
 8001484:	08009d68 	.word	0x08009d68

08001488 <AS5600_ReadRegister>:

uint8_t AS5600_ReadRegister(uint8_t reg_addr)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0xFF;
 8001492:	23ff      	movs	r3, #255	; 0xff
 8001494:	73fb      	strb	r3, [r7, #15]
	uint8_t ack;

	i2c_Start();
 8001496:	f7ff fea5 	bl	80011e4 <i2c_Start>

	i2c_SendByte(AS5600_WRITE);
 800149a:	206c      	movs	r0, #108	; 0x6c
 800149c:	f7ff fec2 	bl	8001224 <i2c_SendByte>
	ack = i2c_WaitAck();
 80014a0:	f7ff ff30 	bl	8001304 <i2c_WaitAck>
 80014a4:	4603      	mov	r3, r0
 80014a6:	73bb      	strb	r3, [r7, #14]
	if(ack != 0){
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <AS5600_ReadRegister+0x2e>
		i2c_Stop();
 80014ae:	f7ff ff71 	bl	8001394 <i2c_Stop>
		return 0xFF;  // 
 80014b2:	23ff      	movs	r3, #255	; 0xff
 80014b4:	e027      	b.n	8001506 <AS5600_ReadRegister+0x7e>
	}

	i2c_SendByte(reg_addr);
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff feb3 	bl	8001224 <i2c_SendByte>
	ack = i2c_WaitAck();
 80014be:	f7ff ff21 	bl	8001304 <i2c_WaitAck>
 80014c2:	4603      	mov	r3, r0
 80014c4:	73bb      	strb	r3, [r7, #14]
	if (ack != 0) {
 80014c6:	7bbb      	ldrb	r3, [r7, #14]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <AS5600_ReadRegister+0x4c>
		i2c_Stop();
 80014cc:	f7ff ff62 	bl	8001394 <i2c_Stop>
	    return 0xFF;  // 
 80014d0:	23ff      	movs	r3, #255	; 0xff
 80014d2:	e018      	b.n	8001506 <AS5600_ReadRegister+0x7e>
	}

	i2c_Start();
 80014d4:	f7ff fe86 	bl	80011e4 <i2c_Start>
	i2c_SendByte(AS5600_READ);
 80014d8:	206d      	movs	r0, #109	; 0x6d
 80014da:	f7ff fea3 	bl	8001224 <i2c_SendByte>
	ack = i2c_WaitAck();
 80014de:	f7ff ff11 	bl	8001304 <i2c_WaitAck>
 80014e2:	4603      	mov	r3, r0
 80014e4:	73bb      	strb	r3, [r7, #14]
	if (ack != 0) {
 80014e6:	7bbb      	ldrb	r3, [r7, #14]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <AS5600_ReadRegister+0x6c>
		i2c_Stop();
 80014ec:	f7ff ff52 	bl	8001394 <i2c_Stop>
	    return 0xFF;  // 
 80014f0:	23ff      	movs	r3, #255	; 0xff
 80014f2:	e008      	b.n	8001506 <AS5600_ReadRegister+0x7e>
	}

	data = i2c_ReadByte();
 80014f4:	f7ff fed6 	bl	80012a4 <i2c_ReadByte>
 80014f8:	4603      	mov	r3, r0
 80014fa:	73fb      	strb	r3, [r7, #15]
	i2c_NAck();  //   NACK
 80014fc:	f7ff ff2e 	bl	800135c <i2c_NAck>
	i2c_Stop();
 8001500:	f7ff ff48 	bl	8001394 <i2c_Stop>

	return data;
 8001504:	7bfb      	ldrb	r3, [r7, #15]
}
 8001506:	4618      	mov	r0, r3
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <AS5600_ReadRawAngle>:

uint16_t AS5600_ReadRawAngle(void)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
    uint8_t high_byte, low_byte;
    uint16_t raw_angle;

    //   
    high_byte = AS5600_ReadRegister(AS5600_RAW_ANGLE_H);
 8001514:	200c      	movs	r0, #12
 8001516:	f7ff ffb7 	bl	8001488 <AS5600_ReadRegister>
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
    if (high_byte == 0xFF) {
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2bff      	cmp	r3, #255	; 0xff
 8001522:	d102      	bne.n	800152a <AS5600_ReadRawAngle+0x1c>
        return 0xFFFF;  // 
 8001524:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001528:	e016      	b.n	8001558 <AS5600_ReadRawAngle+0x4a>
    }

    //   
    low_byte = AS5600_ReadRegister(AS5600_RAW_ANGLE_L);
 800152a:	200d      	movs	r0, #13
 800152c:	f7ff ffac 	bl	8001488 <AS5600_ReadRegister>
 8001530:	4603      	mov	r3, r0
 8001532:	71bb      	strb	r3, [r7, #6]
    if (low_byte == 0xFF) {
 8001534:	79bb      	ldrb	r3, [r7, #6]
 8001536:	2bff      	cmp	r3, #255	; 0xff
 8001538:	d102      	bne.n	8001540 <AS5600_ReadRawAngle+0x32>
        return 0xFFFF;  // 
 800153a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800153e:	e00b      	b.n	8001558 <AS5600_ReadRawAngle+0x4a>
    }

    // 12   ( 4 +  8)
    raw_angle = ((uint16_t)(high_byte & 0x0F) << 8) | low_byte;
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b21b      	sxth	r3, r3
 8001546:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800154a:	b21a      	sxth	r2, r3
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	b21b      	sxth	r3, r3
 8001550:	4313      	orrs	r3, r2
 8001552:	b21b      	sxth	r3, r3
 8001554:	80bb      	strh	r3, [r7, #4]

    return raw_angle;
 8001556:	88bb      	ldrh	r3, [r7, #4]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <AS5600_CheckStatus>:

/**
 * AS5600  
 */
void AS5600_CheckStatus(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
    uint8_t status = AS5600_ReadRegister(AS5600_STATUS);
 8001566:	200b      	movs	r0, #11
 8001568:	f7ff ff8e 	bl	8001488 <AS5600_ReadRegister>
 800156c:	4603      	mov	r3, r0
 800156e:	71fb      	strb	r3, [r7, #7]

    printf("AS5600  : 0x%02X\n", status);
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	4619      	mov	r1, r3
 8001574:	4818      	ldr	r0, [pc, #96]	; (80015d8 <AS5600_CheckStatus+0x78>)
 8001576:	f005 fd4b 	bl	8007010 <iprintf>

    if (status != 0xFF) {
 800157a:	79fb      	ldrb	r3, [r7, #7]
 800157c:	2bff      	cmp	r3, #255	; 0xff
 800157e:	d024      	beq.n	80015ca <AS5600_CheckStatus+0x6a>
        if (status & 0x20) {
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	f003 0320 	and.w	r3, r3, #32
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <AS5600_CheckStatus+0x32>
            printf("  \n");
 800158a:	4814      	ldr	r0, [pc, #80]	; (80015dc <AS5600_CheckStatus+0x7c>)
 800158c:	f005 fda6 	bl	80070dc <puts>
 8001590:	e002      	b.n	8001598 <AS5600_CheckStatus+0x38>
        } else {
            printf("    \n");
 8001592:	4813      	ldr	r0, [pc, #76]	; (80015e0 <AS5600_CheckStatus+0x80>)
 8001594:	f005 fda2 	bl	80070dc <puts>
        }

        if (status & 0x10) {
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	f003 0310 	and.w	r3, r3, #16
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <AS5600_CheckStatus+0x48>
            printf("    \n");
 80015a2:	4810      	ldr	r0, [pc, #64]	; (80015e4 <AS5600_CheckStatus+0x84>)
 80015a4:	f005 fd9a 	bl	80070dc <puts>
        }

        if (status & 0x08) {
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d002      	beq.n	80015b8 <AS5600_CheckStatus+0x58>
            printf("    \n");
 80015b2:	480d      	ldr	r0, [pc, #52]	; (80015e8 <AS5600_CheckStatus+0x88>)
 80015b4:	f005 fd92 	bl	80070dc <puts>
        }

        if ((status & 0x18) == 0) {
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	f003 0318 	and.w	r3, r3, #24
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d106      	bne.n	80015d0 <AS5600_CheckStatus+0x70>
            printf("   \n");
 80015c2:	480a      	ldr	r0, [pc, #40]	; (80015ec <AS5600_CheckStatus+0x8c>)
 80015c4:	f005 fd8a 	bl	80070dc <puts>
        }
    } else {
        printf("    \n");
    }
}
 80015c8:	e002      	b.n	80015d0 <AS5600_CheckStatus+0x70>
        printf("    \n");
 80015ca:	4809      	ldr	r0, [pc, #36]	; (80015f0 <AS5600_CheckStatus+0x90>)
 80015cc:	f005 fd86 	bl	80070dc <puts>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	08009d80 	.word	0x08009d80
 80015dc:	08009da4 	.word	0x08009da4
 80015e0:	08009dbc 	.word	0x08009dbc
 80015e4:	08009ddc 	.word	0x08009ddc
 80015e8:	08009dfc 	.word	0x08009dfc
 80015ec:	08009e1c 	.word	0x08009e1c
 80015f0:	08009e38 	.word	0x08009e38

080015f4 <AS5600_CheckMagnitude>:

/**
 * AS5600   
 */
void AS5600_CheckMagnitude(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
    uint8_t mag_h = AS5600_ReadRegister(AS5600_MAGNITUDE_H);
 80015fa:	201b      	movs	r0, #27
 80015fc:	f7ff ff44 	bl	8001488 <AS5600_ReadRegister>
 8001600:	4603      	mov	r3, r0
 8001602:	71fb      	strb	r3, [r7, #7]
    uint8_t mag_l = AS5600_ReadRegister(AS5600_MAGNITUDE_L);
 8001604:	201c      	movs	r0, #28
 8001606:	f7ff ff3f 	bl	8001488 <AS5600_ReadRegister>
 800160a:	4603      	mov	r3, r0
 800160c:	71bb      	strb	r3, [r7, #6]

    if (mag_h != 0xFF && mag_l != 0xFF) {
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	2bff      	cmp	r3, #255	; 0xff
 8001612:	d01e      	beq.n	8001652 <AS5600_CheckMagnitude+0x5e>
 8001614:	79bb      	ldrb	r3, [r7, #6]
 8001616:	2bff      	cmp	r3, #255	; 0xff
 8001618:	d01b      	beq.n	8001652 <AS5600_CheckMagnitude+0x5e>
        uint16_t magnitude = ((uint16_t)(mag_h & 0x0F) << 8) | mag_l;
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	021b      	lsls	r3, r3, #8
 800161e:	b21b      	sxth	r3, r3
 8001620:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001624:	b21a      	sxth	r2, r3
 8001626:	79bb      	ldrb	r3, [r7, #6]
 8001628:	b21b      	sxth	r3, r3
 800162a:	4313      	orrs	r3, r2
 800162c:	b21b      	sxth	r3, r3
 800162e:	80bb      	strh	r3, [r7, #4]
        printf(" : %d\n", magnitude);
 8001630:	88bb      	ldrh	r3, [r7, #4]
 8001632:	4619      	mov	r1, r3
 8001634:	480b      	ldr	r0, [pc, #44]	; (8001664 <AS5600_CheckMagnitude+0x70>)
 8001636:	f005 fceb 	bl	8007010 <iprintf>

        if (magnitude > 2000) {
 800163a:	88bb      	ldrh	r3, [r7, #4]
 800163c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001640:	d903      	bls.n	800164a <AS5600_CheckMagnitude+0x56>
            printf("   \n");
 8001642:	4809      	ldr	r0, [pc, #36]	; (8001668 <AS5600_CheckMagnitude+0x74>)
 8001644:	f005 fd4a 	bl	80070dc <puts>
    if (mag_h != 0xFF && mag_l != 0xFF) {
 8001648:	e007      	b.n	800165a <AS5600_CheckMagnitude+0x66>
        } else {
            printf("     -    \n");
 800164a:	4808      	ldr	r0, [pc, #32]	; (800166c <AS5600_CheckMagnitude+0x78>)
 800164c:	f005 fd46 	bl	80070dc <puts>
    if (mag_h != 0xFF && mag_l != 0xFF) {
 8001650:	e003      	b.n	800165a <AS5600_CheckMagnitude+0x66>
        }
    } else {
        printf("    \n");
 8001652:	4807      	ldr	r0, [pc, #28]	; (8001670 <AS5600_CheckMagnitude+0x7c>)
 8001654:	f005 fd42 	bl	80070dc <puts>
    }
}
 8001658:	bf00      	nop
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	08009e60 	.word	0x08009e60
 8001668:	08009e78 	.word	0x08009e78
 800166c:	08009e94 	.word	0x08009e94
 8001670:	08009ee0 	.word	0x08009ee0

08001674 <AS5600_FullTest>:

/**
 * AS5600  
 */
void AS5600_FullTest(void)
{
 8001674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001678:	b088      	sub	sp, #32
 800167a:	af04      	add	r7, sp, #16
    printf("\n=== AS5600   ===\n");
 800167c:	4836      	ldr	r0, [pc, #216]	; (8001758 <AS5600_FullTest+0xe4>)
 800167e:	f005 fd2d 	bl	80070dc <puts>
        //printf("AS5600   -  \n");
        //return;
    //}

    // 2.  
    AS5600_CheckStatus();
 8001682:	f7ff ff6d 	bl	8001560 <AS5600_CheckStatus>

    // 3.   
    AS5600_CheckMagnitude();
 8001686:	f7ff ffb5 	bl	80015f4 <AS5600_CheckMagnitude>

    // 4.    (10)
    printf("\n---    ---\n");
 800168a:	4834      	ldr	r0, [pc, #208]	; (800175c <AS5600_FullTest+0xe8>)
 800168c:	f005 fd26 	bl	80070dc <puts>
    for (int i = 0; i < 10; i++) {
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	e054      	b.n	8001740 <AS5600_FullTest+0xcc>
        uint16_t raw_angle = AS5600_ReadRawAngle();
 8001696:	f7ff ff3a 	bl	800150e <AS5600_ReadRawAngle>
 800169a:	4603      	mov	r3, r0
 800169c:	817b      	strh	r3, [r7, #10]

        if (raw_angle != 0xFFFF) {
 800169e:	897b      	ldrh	r3, [r7, #10]
 80016a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d03e      	beq.n	8001726 <AS5600_FullTest+0xb2>
            float angle_deg = (raw_angle * 360.0f) / 4096.0f;
 80016a8:	897b      	ldrh	r3, [r7, #10]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fb12 	bl	8000cd4 <__aeabi_i2f>
 80016b0:	4603      	mov	r3, r0
 80016b2:	492b      	ldr	r1, [pc, #172]	; (8001760 <AS5600_FullTest+0xec>)
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fb61 	bl	8000d7c <__aeabi_fmul>
 80016ba:	4603      	mov	r3, r0
 80016bc:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff fc0f 	bl	8000ee4 <__aeabi_fdiv>
 80016c6:	4603      	mov	r3, r0
 80016c8:	607b      	str	r3, [r7, #4]
            float angle_rad = (raw_angle * 2.0f * 3.14159f) / 4096.0f;
 80016ca:	897b      	ldrh	r3, [r7, #10]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fb01 	bl	8000cd4 <__aeabi_i2f>
 80016d2:	4603      	mov	r3, r0
 80016d4:	4619      	mov	r1, r3
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fa48 	bl	8000b6c <__addsf3>
 80016dc:	4603      	mov	r3, r0
 80016de:	4921      	ldr	r1, [pc, #132]	; (8001764 <AS5600_FullTest+0xf0>)
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fb4b 	bl	8000d7c <__aeabi_fmul>
 80016e6:	4603      	mov	r3, r0
 80016e8:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fbf9 	bl	8000ee4 <__aeabi_fdiv>
 80016f2:	4603      	mov	r3, r0
 80016f4:	603b      	str	r3, [r7, #0]

            printf(" %d: Raw=%d, =%.1f, %.3f rad\n", i+1, raw_angle, angle_deg, angle_rad);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	1c5e      	adds	r6, r3, #1
 80016fa:	f8b7 800a 	ldrh.w	r8, [r7, #10]
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7fe fefe 	bl	8000500 <__aeabi_f2d>
 8001704:	4604      	mov	r4, r0
 8001706:	460d      	mov	r5, r1
 8001708:	6838      	ldr	r0, [r7, #0]
 800170a:	f7fe fef9 	bl	8000500 <__aeabi_f2d>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001716:	e9cd 4500 	strd	r4, r5, [sp]
 800171a:	4642      	mov	r2, r8
 800171c:	4631      	mov	r1, r6
 800171e:	4812      	ldr	r0, [pc, #72]	; (8001768 <AS5600_FullTest+0xf4>)
 8001720:	f005 fc76 	bl	8007010 <iprintf>
 8001724:	e005      	b.n	8001732 <AS5600_FullTest+0xbe>
        } else {
            printf(" %d: \n", i+1);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	3301      	adds	r3, #1
 800172a:	4619      	mov	r1, r3
 800172c:	480f      	ldr	r0, [pc, #60]	; (800176c <AS5600_FullTest+0xf8>)
 800172e:	f005 fc6f 	bl	8007010 <iprintf>
        }

        HAL_Delay(500);  // 0.5 
 8001732:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001736:	f001 fdb1 	bl	800329c <HAL_Delay>
    for (int i = 0; i < 10; i++) {
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	3301      	adds	r3, #1
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2b09      	cmp	r3, #9
 8001744:	dda7      	ble.n	8001696 <AS5600_FullTest+0x22>
    }

    printf("\n  ...\n");
 8001746:	480a      	ldr	r0, [pc, #40]	; (8001770 <AS5600_FullTest+0xfc>)
 8001748:	f005 fcc8 	bl	80070dc <puts>
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001756:	bf00      	nop
 8001758:	08009f04 	.word	0x08009f04
 800175c:	08009f28 	.word	0x08009f28
 8001760:	43b40000 	.word	0x43b40000
 8001764:	40490fd0 	.word	0x40490fd0
 8001768:	08009f4c 	.word	0x08009f4c
 800176c:	08009f78 	.word	0x08009f78
 8001770:	08009f8c 	.word	0x08009f8c

08001774 <_write>:
float electrical_angle = 0.0f;			//   
float mechanical_angle = 0.0f;			//   
float current_velocity = 0.0f;
float target_velocity = 0.0f;			//  0 

int _write(int fd, char *ptr, int len) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d002      	beq.n	800178c <_write+0x18>
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b02      	cmp	r3, #2
 800178a:	d111      	bne.n	80017b0 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	b29a      	uxth	r2, r3
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
 8001794:	68b9      	ldr	r1, [r7, #8]
 8001796:	4809      	ldr	r0, [pc, #36]	; (80017bc <_write+0x48>)
 8001798:	f004 fd45 	bl	8006226 <HAL_UART_Transmit>
 800179c:	4603      	mov	r3, r0
 800179e:	75fb      	strb	r3, [r7, #23]
        if (hstatus == HAL_OK)
 80017a0:	7dfb      	ldrb	r3, [r7, #23]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d101      	bne.n	80017aa <_write+0x36>
            return len;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	e004      	b.n	80017b4 <_write+0x40>
        else
            return -1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
 80017ae:	e001      	b.n	80017b4 <_write+0x40>
    }
    return -1;
 80017b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	200002c4 	.word	0x200002c4

080017c0 <main>:


int main(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
	HAL_Init();
 80017c6:	f001 fd07 	bl	80031d8 <HAL_Init>

	SystemClock_Config();
 80017ca:	f001 f85d 	bl	8002888 <SystemClock_Config>
	MX_GPIO_Init();
 80017ce:	f001 f8b9 	bl	8002944 <MX_GPIO_Init>
	MX_DMA_Init();
 80017d2:	f001 f969 	bl	8002aa8 <MX_DMA_Init>
	MX_ADC3_Init();
 80017d6:	f001 f901 	bl	80029dc <MX_ADC3_Init>
	MX_TIM1_Init();
 80017da:	f001 f9b1 	bl	8002b40 <MX_TIM1_Init>
	MX_USART2_UART_Init();
 80017de:	f001 fa6b 	bl	8002cb8 <MX_USART2_UART_Init>
	bsp_InitI2C();
 80017e2:	f7ff fdef 	bl	80013c4 <bsp_InitI2C>

	motor_disable();
 80017e6:	f000 f929 	bl	8001a3c <motor_disable>
	Current_Sensor_Init();
 80017ea:	f000 fa01 	bl	8001bf0 <Current_Sensor_Init>

	uint8_t result = i2c_CheckDevice(0x36);  // AS5600 
 80017ee:	2036      	movs	r0, #54	; 0x36
 80017f0:	f7ff fe10 	bl	8001414 <i2c_CheckDevice>
 80017f4:	4603      	mov	r3, r0
 80017f6:	74fb      	strb	r3, [r7, #19]
	if(result == 0){
 80017f8:	7cfb      	ldrb	r3, [r7, #19]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d103      	bne.n	8001806 <main+0x46>
		printf("AS5600 detect! \r\n");
 80017fe:	483a      	ldr	r0, [pc, #232]	; (80018e8 <main+0x128>)
 8001800:	f005 fc6c 	bl	80070dc <puts>
 8001804:	e002      	b.n	800180c <main+0x4c>
	}
	else{
		printf("AS5600 not detect! \r\n");
 8001806:	4839      	ldr	r0, [pc, #228]	; (80018ec <main+0x12c>)
 8001808:	f005 fc68 	bl	80070dc <puts>
	}

	AS5600_FullTest();
 800180c:	f7ff ff32 	bl	8001674 <AS5600_FullTest>

	pwm_period = htim1.Init.Period;
 8001810:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <main+0x130>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	4a37      	ldr	r2, [pc, #220]	; (80018f4 <main+0x134>)
 8001816:	6013      	str	r3, [r2, #0]

	//PWM 
	set_pwm_duty(0.5f, 0.5f, 0.5f);
 8001818:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800181c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001820:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001824:	f000 f86e 	bl	8001904 <set_pwm_duty>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001828:	2100      	movs	r1, #0
 800182a:	4831      	ldr	r0, [pc, #196]	; (80018f0 <main+0x130>)
 800182c:	f003 ffc0 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001830:	2104      	movs	r1, #4
 8001832:	482f      	ldr	r0, [pc, #188]	; (80018f0 <main+0x130>)
 8001834:	f003 ffbc 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001838:	2108      	movs	r1, #8
 800183a:	482d      	ldr	r0, [pc, #180]	; (80018f0 <main+0x130>)
 800183c:	f003 ffb8 	bl	80057b0 <HAL_TIM_PWM_Start>

	motor_enable();
 8001840:	f000 f8ea 	bl	8001a18 <motor_enable>


	float desired_velocity = 5.0f;  //   
 8001844:	4b2c      	ldr	r3, [pc, #176]	; (80018f8 <main+0x138>)
 8001846:	60fb      	str	r3, [r7, #12]
	target_velocity = 0.0f;
 8001848:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <main+0x13c>)
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	601a      	str	r2, [r3, #0]

	uint32_t foccontrol_time = HAL_GetTick();
 8001850:	f001 fd1a 	bl	8003288 <HAL_GetTick>
 8001854:	6178      	str	r0, [r7, #20]
	//uint32_t velocity_change_time = HAL_GetTick();

	while(1)
	{
		// 5ms = 200Hz
		if(HAL_GetTick() - foccontrol_time >= 5) {
 8001856:	f001 fd17 	bl	8003288 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b04      	cmp	r3, #4
 8001862:	d904      	bls.n	800186e <main+0xae>
			FOC_control();
 8001864:	f000 fa0e 	bl	8001c84 <FOC_control>
			foccontrol_time = HAL_GetTick();
 8001868:	f001 fd0e 	bl	8003288 <HAL_GetTick>
 800186c:	6178      	str	r0, [r7, #20]
		}

		float max_acceleration = 8.0f;  // 10 rad/s  
 800186e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001872:	60bb      	str	r3, [r7, #8]
		float velocity_error = desired_velocity - target_velocity;
 8001874:	4b21      	ldr	r3, [pc, #132]	; (80018fc <main+0x13c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f7ff f974 	bl	8000b68 <__aeabi_fsub>
 8001880:	4603      	mov	r3, r0
 8001882:	607b      	str	r3, [r7, #4]
		float max_change = max_acceleration * 0.005f;  // 5ms 
 8001884:	491e      	ldr	r1, [pc, #120]	; (8001900 <main+0x140>)
 8001886:	68b8      	ldr	r0, [r7, #8]
 8001888:	f7ff fa78 	bl	8000d7c <__aeabi_fmul>
 800188c:	4603      	mov	r3, r0
 800188e:	603b      	str	r3, [r7, #0]

		if(fabsf(velocity_error) > max_change){
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001896:	4619      	mov	r1, r3
 8001898:	6838      	ldr	r0, [r7, #0]
 800189a:	f7ff fc0d 	bl	80010b8 <__aeabi_fcmplt>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d01d      	beq.n	80018e0 <main+0x120>
			if(velocity_error > 0){
 80018a4:	f04f 0100 	mov.w	r1, #0
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff fc23 	bl	80010f4 <__aeabi_fcmpgt>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00a      	beq.n	80018ca <main+0x10a>
				target_velocity += max_change;
 80018b4:	4b11      	ldr	r3, [pc, #68]	; (80018fc <main+0x13c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6839      	ldr	r1, [r7, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff f956 	bl	8000b6c <__addsf3>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b0d      	ldr	r3, [pc, #52]	; (80018fc <main+0x13c>)
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	e7c5      	b.n	8001856 <main+0x96>
			}
			else{
				target_velocity -= max_change;
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <main+0x13c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	6839      	ldr	r1, [r7, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff f949 	bl	8000b68 <__aeabi_fsub>
 80018d6:	4603      	mov	r3, r0
 80018d8:	461a      	mov	r2, r3
 80018da:	4b08      	ldr	r3, [pc, #32]	; (80018fc <main+0x13c>)
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	e7ba      	b.n	8001856 <main+0x96>
			}
		}
		else{
			target_velocity = desired_velocity;
 80018e0:	4a06      	ldr	r2, [pc, #24]	; (80018fc <main+0x13c>)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	6013      	str	r3, [r2, #0]
	{
 80018e6:	e7b6      	b.n	8001856 <main+0x96>
 80018e8:	08009fe8 	.word	0x08009fe8
 80018ec:	08009ffc 	.word	0x08009ffc
 80018f0:	2000027c 	.word	0x2000027c
 80018f4:	20000320 	.word	0x20000320
 80018f8:	40a00000 	.word	0x40a00000
 80018fc:	20000330 	.word	0x20000330
 8001900:	3ba3d70a 	.word	0x3ba3d70a

08001904 <set_pwm_duty>:
		}
	}

}

void set_pwm_duty(float a, float b, float c) {
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b085      	sub	sp, #20
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
    if (a < 0.0f) a = 0.0f; if (a > 1.0f) a = 1.0f;
 8001910:	f04f 0100 	mov.w	r1, #0
 8001914:	68f8      	ldr	r0, [r7, #12]
 8001916:	f7ff fbcf 	bl	80010b8 <__aeabi_fcmplt>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d002      	beq.n	8001926 <set_pwm_duty+0x22>
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f7ff fbe2 	bl	80010f4 <__aeabi_fcmpgt>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d002      	beq.n	800193c <set_pwm_duty+0x38>
 8001936:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800193a:	60fb      	str	r3, [r7, #12]
    if (b < 0.0f) b = 0.0f; if (b > 1.0f) b = 1.0f;
 800193c:	f04f 0100 	mov.w	r1, #0
 8001940:	68b8      	ldr	r0, [r7, #8]
 8001942:	f7ff fbb9 	bl	80010b8 <__aeabi_fcmplt>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <set_pwm_duty+0x4e>
 800194c:	f04f 0300 	mov.w	r3, #0
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001956:	68b8      	ldr	r0, [r7, #8]
 8001958:	f7ff fbcc 	bl	80010f4 <__aeabi_fcmpgt>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d002      	beq.n	8001968 <set_pwm_duty+0x64>
 8001962:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001966:	60bb      	str	r3, [r7, #8]
    if (c < 0.0f) c = 0.0f; if (c > 1.0f) c = 1.0f;
 8001968:	f04f 0100 	mov.w	r1, #0
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff fba3 	bl	80010b8 <__aeabi_fcmplt>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d002      	beq.n	800197e <set_pwm_duty+0x7a>
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff fbb6 	bl	80010f4 <__aeabi_fcmpgt>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d002      	beq.n	8001994 <set_pwm_duty+0x90>
 800198e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001992:	607b      	str	r3, [r7, #4]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint32_t)(a * pwm_period));
 8001994:	4b1e      	ldr	r3, [pc, #120]	; (8001a10 <set_pwm_duty+0x10c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff f997 	bl	8000ccc <__aeabi_ui2f>
 800199e:	4603      	mov	r3, r0
 80019a0:	68f9      	ldr	r1, [r7, #12]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff f9ea 	bl	8000d7c <__aeabi_fmul>
 80019a8:	4603      	mov	r3, r0
 80019aa:	461a      	mov	r2, r3
 80019ac:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <set_pwm_duty+0x110>)
 80019ae:	681c      	ldr	r4, [r3, #0]
 80019b0:	4610      	mov	r0, r2
 80019b2:	f7ff fbe5 	bl	8001180 <__aeabi_f2uiz>
 80019b6:	4603      	mov	r3, r0
 80019b8:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint32_t)(b * pwm_period));
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <set_pwm_duty+0x10c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f7ff f984 	bl	8000ccc <__aeabi_ui2f>
 80019c4:	4603      	mov	r3, r0
 80019c6:	68b9      	ldr	r1, [r7, #8]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff f9d7 	bl	8000d7c <__aeabi_fmul>
 80019ce:	4603      	mov	r3, r0
 80019d0:	461a      	mov	r2, r3
 80019d2:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <set_pwm_duty+0x110>)
 80019d4:	681c      	ldr	r4, [r3, #0]
 80019d6:	4610      	mov	r0, r2
 80019d8:	f7ff fbd2 	bl	8001180 <__aeabi_f2uiz>
 80019dc:	4603      	mov	r3, r0
 80019de:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint32_t)(c * pwm_period));
 80019e0:	4b0b      	ldr	r3, [pc, #44]	; (8001a10 <set_pwm_duty+0x10c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff f971 	bl	8000ccc <__aeabi_ui2f>
 80019ea:	4603      	mov	r3, r0
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff f9c4 	bl	8000d7c <__aeabi_fmul>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <set_pwm_duty+0x110>)
 80019fa:	681c      	ldr	r4, [r3, #0]
 80019fc:	4610      	mov	r0, r2
 80019fe:	f7ff fbbf 	bl	8001180 <__aeabi_f2uiz>
 8001a02:	4603      	mov	r3, r0
 8001a04:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd90      	pop	{r4, r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000320 	.word	0x20000320
 8001a14:	2000027c 	.word	0x2000027c

08001a18 <motor_enable>:

void motor_enable(void){
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a22:	4804      	ldr	r0, [pc, #16]	; (8001a34 <motor_enable+0x1c>)
 8001a24:	f002 ffab 	bl	800497e <HAL_GPIO_WritePin>
	motor_enabled = 1;
 8001a28:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <motor_enable+0x20>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40011800 	.word	0x40011800
 8001a38:	20000324 	.word	0x20000324

08001a3c <motor_disable>:

void motor_disable(void){
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8001a40:	2200      	movs	r2, #0
 8001a42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a46:	4804      	ldr	r0, [pc, #16]	; (8001a58 <motor_disable+0x1c>)
 8001a48:	f002 ff99 	bl	800497e <HAL_GPIO_WritePin>
	motor_enabled = 0;
 8001a4c:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <motor_disable+0x20>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	701a      	strb	r2, [r3, #0]
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40011800 	.word	0x40011800
 8001a5c:	20000324 	.word	0x20000324

08001a60 <Read_Current_Sensors>:
    float duty_c = 0.5f + vc * 0.5f;

    set_pwm_duty(duty_a, duty_b, duty_c);
}

void Read_Current_Sensors(void){
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc_values, 2);
 8001a66:	2202      	movs	r2, #2
 8001a68:	4955      	ldr	r1, [pc, #340]	; (8001bc0 <Read_Current_Sensors+0x160>)
 8001a6a:	4856      	ldr	r0, [pc, #344]	; (8001bc4 <Read_Current_Sensors+0x164>)
 8001a6c:	f001 fd24 	bl	80034b8 <HAL_ADC_Start_DMA>
	uint32_t timeout = HAL_GetTick() + 100;
 8001a70:	f001 fc0a 	bl	8003288 <HAL_GetTick>
 8001a74:	4603      	mov	r3, r0
 8001a76:	3364      	adds	r3, #100	; 0x64
 8001a78:	60fb      	str	r3, [r7, #12]
	while(!adc_conversion_complete && HAL_GetTick() < timeout) {
 8001a7a:	bf00      	nop
 8001a7c:	4b52      	ldr	r3, [pc, #328]	; (8001bc8 <Read_Current_Sensors+0x168>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d105      	bne.n	8001a92 <Read_Current_Sensors+0x32>
 8001a86:	f001 fbff 	bl	8003288 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d8f4      	bhi.n	8001a7c <Read_Current_Sensors+0x1c>
		// ADC   
	}
	if(adc_conversion_complete){
 8001a92:	4b4d      	ldr	r3, [pc, #308]	; (8001bc8 <Read_Current_Sensors+0x168>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f000 808c 	beq.w	8001bb6 <Read_Current_Sensors+0x156>
		adc_conversion_complete = 0;
 8001a9e:	4b4a      	ldr	r3, [pc, #296]	; (8001bc8 <Read_Current_Sensors+0x168>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]

		float adc_voltage_a = (float)adc_values[0] * VREF / ADC_RESOLUTION;
 8001aa4:	4b46      	ldr	r3, [pc, #280]	; (8001bc0 <Read_Current_Sensors+0x160>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff f90e 	bl	8000ccc <__aeabi_ui2f>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4946      	ldr	r1, [pc, #280]	; (8001bcc <Read_Current_Sensors+0x16c>)
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff f961 	bl	8000d7c <__aeabi_fmul>
 8001aba:	4603      	mov	r3, r0
 8001abc:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fa0f 	bl	8000ee4 <__aeabi_fdiv>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	60bb      	str	r3, [r7, #8]
		float adc_voltage_b = (float)adc_values[1] * VREF / ADC_RESOLUTION;
 8001aca:	4b3d      	ldr	r3, [pc, #244]	; (8001bc0 <Read_Current_Sensors+0x160>)
 8001acc:	885b      	ldrh	r3, [r3, #2]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff f8fb 	bl	8000ccc <__aeabi_ui2f>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	493c      	ldr	r1, [pc, #240]	; (8001bcc <Read_Current_Sensors+0x16c>)
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff f94e 	bl	8000d7c <__aeabi_fmul>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f9fc 	bl	8000ee4 <__aeabi_fdiv>
 8001aec:	4603      	mov	r3, r0
 8001aee:	607b      	str	r3, [r7, #4]
		float R_sense = 0.01f;
 8001af0:	4b37      	ldr	r3, [pc, #220]	; (8001bd0 <Read_Current_Sensors+0x170>)
 8001af2:	603b      	str	r3, [r7, #0]

		current_a = (adc_voltage_a - ACTUAL_ZERO_A) / (INA240_GAIN * R_sense);
 8001af4:	4937      	ldr	r1, [pc, #220]	; (8001bd4 <Read_Current_Sensors+0x174>)
 8001af6:	68b8      	ldr	r0, [r7, #8]
 8001af8:	f7ff f836 	bl	8000b68 <__aeabi_fsub>
 8001afc:	4603      	mov	r3, r0
 8001afe:	461c      	mov	r4, r3
 8001b00:	4935      	ldr	r1, [pc, #212]	; (8001bd8 <Read_Current_Sensors+0x178>)
 8001b02:	6838      	ldr	r0, [r7, #0]
 8001b04:	f7ff f93a 	bl	8000d7c <__aeabi_fmul>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	f7ff f9e9 	bl	8000ee4 <__aeabi_fdiv>
 8001b12:	4603      	mov	r3, r0
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b31      	ldr	r3, [pc, #196]	; (8001bdc <Read_Current_Sensors+0x17c>)
 8001b18:	601a      	str	r2, [r3, #0]
		current_b = (adc_voltage_b - ACTUAL_ZERO_B) / (INA240_GAIN * R_sense);
 8001b1a:	4931      	ldr	r1, [pc, #196]	; (8001be0 <Read_Current_Sensors+0x180>)
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f7ff f823 	bl	8000b68 <__aeabi_fsub>
 8001b22:	4603      	mov	r3, r0
 8001b24:	461c      	mov	r4, r3
 8001b26:	492c      	ldr	r1, [pc, #176]	; (8001bd8 <Read_Current_Sensors+0x178>)
 8001b28:	6838      	ldr	r0, [r7, #0]
 8001b2a:	f7ff f927 	bl	8000d7c <__aeabi_fmul>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4619      	mov	r1, r3
 8001b32:	4620      	mov	r0, r4
 8001b34:	f7ff f9d6 	bl	8000ee4 <__aeabi_fdiv>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b29      	ldr	r3, [pc, #164]	; (8001be4 <Read_Current_Sensors+0x184>)
 8001b3e:	601a      	str	r2, [r3, #0]
		current_c = -(current_a + current_b);
 8001b40:	4b26      	ldr	r3, [pc, #152]	; (8001bdc <Read_Current_Sensors+0x17c>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a27      	ldr	r2, [pc, #156]	; (8001be4 <Read_Current_Sensors+0x184>)
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	4611      	mov	r1, r2
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff f80e 	bl	8000b6c <__addsf3>
 8001b50:	4603      	mov	r3, r0
 8001b52:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001b56:	4a24      	ldr	r2, [pc, #144]	; (8001be8 <Read_Current_Sensors+0x188>)
 8001b58:	6013      	str	r3, [r2, #0]

		if(fabs(current_a) < 0.02f) current_a = 0.0f;
 8001b5a:	4b20      	ldr	r3, [pc, #128]	; (8001bdc <Read_Current_Sensors+0x17c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b62:	4922      	ldr	r1, [pc, #136]	; (8001bec <Read_Current_Sensors+0x18c>)
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff faa7 	bl	80010b8 <__aeabi_fcmplt>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d003      	beq.n	8001b78 <Read_Current_Sensors+0x118>
 8001b70:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <Read_Current_Sensors+0x17c>)
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
		if(fabs(current_b) < 0.02f) current_b = 0.0f;
 8001b78:	4b1a      	ldr	r3, [pc, #104]	; (8001be4 <Read_Current_Sensors+0x184>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b80:	491a      	ldr	r1, [pc, #104]	; (8001bec <Read_Current_Sensors+0x18c>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff fa98 	bl	80010b8 <__aeabi_fcmplt>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <Read_Current_Sensors+0x136>
 8001b8e:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <Read_Current_Sensors+0x184>)
 8001b90:	f04f 0200 	mov.w	r2, #0
 8001b94:	601a      	str	r2, [r3, #0]
		if(fabs(current_c) < 0.02f) current_c = 0.0f;
 8001b96:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <Read_Current_Sensors+0x188>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b9e:	4913      	ldr	r1, [pc, #76]	; (8001bec <Read_Current_Sensors+0x18c>)
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fa89 	bl	80010b8 <__aeabi_fcmplt>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d100      	bne.n	8001bae <Read_Current_Sensors+0x14e>

		 //printf("Raw ADC: [%d, %d] | V: [%.3f, %.3f] | I_abc: [%.3f, %.3f, %.3f]A\r\n",
		               //adc_values[0], adc_values[1], adc_voltage_a, adc_voltage_b,
		               //current_a, current_b, current_c);
	}
}
 8001bac:	e003      	b.n	8001bb6 <Read_Current_Sensors+0x156>
		if(fabs(current_c) < 0.02f) current_c = 0.0f;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <Read_Current_Sensors+0x188>)
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
}
 8001bb6:	bf00      	nop
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd90      	pop	{r4, r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	2000030c 	.word	0x2000030c
 8001bc4:	20000208 	.word	0x20000208
 8001bc8:	20000310 	.word	0x20000310
 8001bcc:	40533333 	.word	0x40533333
 8001bd0:	3c23d70a 	.word	0x3c23d70a
 8001bd4:	3fd39581 	.word	0x3fd39581
 8001bd8:	42480000 	.word	0x42480000
 8001bdc:	20000314 	.word	0x20000314
 8001be0:	3fd3b646 	.word	0x3fd3b646
 8001be4:	20000318 	.word	0x20000318
 8001be8:	2000031c 	.word	0x2000031c
 8001bec:	3ca3d70a 	.word	0x3ca3d70a

08001bf0 <Current_Sensor_Init>:

//   
void Current_Sensor_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
	if(HAL_ADCEx_Calibration_Start(&hadc3) != HAL_OK) {
 8001bf4:	481b      	ldr	r0, [pc, #108]	; (8001c64 <Current_Sensor_Init+0x74>)
 8001bf6:	f002 f811 	bl	8003c1c <HAL_ADCEx_Calibration_Start>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <Current_Sensor_Init+0x1a>
		printf("ERROR: ADC Calibration Failed!\r\n");
 8001c00:	4819      	ldr	r0, [pc, #100]	; (8001c68 <Current_Sensor_Init+0x78>)
 8001c02:	f005 fa6b 	bl	80070dc <puts>
		Error_Handler();
 8001c06:	f001 f881 	bl	8002d0c <Error_Handler>
	}
	if (HAL_TIM_Base_Start(&htim1) != HAL_OK) {
 8001c0a:	4818      	ldr	r0, [pc, #96]	; (8001c6c <Current_Sensor_Init+0x7c>)
 8001c0c:	f003 fc6e 	bl	80054ec <HAL_TIM_Base_Start>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d004      	beq.n	8001c20 <Current_Sensor_Init+0x30>
		printf("ERROR: Timer1 Start Failed!\r\n");
 8001c16:	4816      	ldr	r0, [pc, #88]	; (8001c70 <Current_Sensor_Init+0x80>)
 8001c18:	f005 fa60 	bl	80070dc <puts>
		Error_Handler();
 8001c1c:	f001 f876 	bl	8002d0c <Error_Handler>
	}
	// TIM1 CH3 Compare  
	if (HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) {
 8001c20:	2108      	movs	r1, #8
 8001c22:	4812      	ldr	r0, [pc, #72]	; (8001c6c <Current_Sensor_Init+0x7c>)
 8001c24:	f003 fcba 	bl	800559c <HAL_TIM_OC_Start>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d004      	beq.n	8001c38 <Current_Sensor_Init+0x48>
		printf("ERROR: Timer1 CH3 OC Start Failed!\r\n");
 8001c2e:	4811      	ldr	r0, [pc, #68]	; (8001c74 <Current_Sensor_Init+0x84>)
 8001c30:	f005 fa54 	bl	80070dc <puts>
		Error_Handler();
 8001c34:	f001 f86a 	bl	8002d0c <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc_values, 2) != HAL_OK) {
 8001c38:	2202      	movs	r2, #2
 8001c3a:	490f      	ldr	r1, [pc, #60]	; (8001c78 <Current_Sensor_Init+0x88>)
 8001c3c:	4809      	ldr	r0, [pc, #36]	; (8001c64 <Current_Sensor_Init+0x74>)
 8001c3e:	f001 fc3b 	bl	80034b8 <HAL_ADC_Start_DMA>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d004      	beq.n	8001c52 <Current_Sensor_Init+0x62>
		printf("ERROR: ADC DMA Start Failed!\r\n");
 8001c48:	480c      	ldr	r0, [pc, #48]	; (8001c7c <Current_Sensor_Init+0x8c>)
 8001c4a:	f005 fa47 	bl	80070dc <puts>
		Error_Handler();
 8001c4e:	f001 f85d 	bl	8002d0c <Error_Handler>
	}
	printf("Current sensor hardware initialization complete\r\n");
 8001c52:	480b      	ldr	r0, [pc, #44]	; (8001c80 <Current_Sensor_Init+0x90>)
 8001c54:	f005 fa42 	bl	80070dc <puts>
	HAL_Delay(1000);
 8001c58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c5c:	f001 fb1e 	bl	800329c <HAL_Delay>
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000208 	.word	0x20000208
 8001c68:	0800a014 	.word	0x0800a014
 8001c6c:	2000027c 	.word	0x2000027c
 8001c70:	0800a034 	.word	0x0800a034
 8001c74:	0800a054 	.word	0x0800a054
 8001c78:	2000030c 	.word	0x2000030c
 8001c7c:	0800a078 	.word	0x0800a078
 8001c80:	0800a098 	.word	0x0800a098

08001c84 <FOC_control>:
}
#endif

//   
//    
void FOC_control(void){
 8001c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c88:	b0b0      	sub	sp, #192	; 0xc0
 8001c8a:	af0a      	add	r7, sp, #40	; 0x28
    if(!motor_enabled){
 8001c8c:	4b8d      	ldr	r3, [pc, #564]	; (8001ec4 <FOC_control+0x240>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d109      	bne.n	8001ca8 <FOC_control+0x24>
        set_pwm_duty(0.5f, 0.5f, 0.5f);
 8001c94:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001c98:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001c9c:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001ca0:	f7ff fe30 	bl	8001904 <set_pwm_duty>
        return;
 8001ca4:	f000 bdd2 	b.w	800284c <FOC_control+0xbc8>
    }

    static uint32_t start_time = 0;
    if(start_time == 0) start_time = HAL_GetTick();
 8001ca8:	4b87      	ldr	r3, [pc, #540]	; (8001ec8 <FOC_control+0x244>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d104      	bne.n	8001cba <FOC_control+0x36>
 8001cb0:	f001 faea 	bl	8003288 <HAL_GetTick>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	4a84      	ldr	r2, [pc, #528]	; (8001ec8 <FOC_control+0x244>)
 8001cb8:	6013      	str	r3, [r2, #0]

    // 1.   (  )
    uint16_t raw_angle = AS5600_ReadRawAngle();
 8001cba:	f7ff fc28 	bl	800150e <AS5600_ReadRawAngle>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    float raw_mechanical = (4096.0f - (float)raw_angle) * TWO_PI / 4096.0f;
 8001cc4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe ffff 	bl	8000ccc <__aeabi_ui2f>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f04f 408b 	mov.w	r0, #1166016512	; 0x45800000
 8001cd6:	f7fe ff47 	bl	8000b68 <__aeabi_fsub>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	497b      	ldr	r1, [pc, #492]	; (8001ecc <FOC_control+0x248>)
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff f84c 	bl	8000d7c <__aeabi_fmul>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff f8fa 	bl	8000ee4 <__aeabi_fdiv>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    raw_mechanical -= 0.32f;
 8001cf6:	4976      	ldr	r1, [pc, #472]	; (8001ed0 <FOC_control+0x24c>)
 8001cf8:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001cfc:	f7fe ff34 	bl	8000b68 <__aeabi_fsub>
 8001d00:	4603      	mov	r3, r0
 8001d02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    static float smooth_mechanical = 0;
    static uint8_t first_run = 1;

    if(first_run) {
 8001d06:	4b73      	ldr	r3, [pc, #460]	; (8001ed4 <FOC_control+0x250>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d007      	beq.n	8001d1e <FOC_control+0x9a>
        smooth_mechanical = raw_mechanical;
 8001d0e:	4a72      	ldr	r2, [pc, #456]	; (8001ed8 <FOC_control+0x254>)
 8001d10:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001d14:	6013      	str	r3, [r2, #0]
        first_run = 0;
 8001d16:	4b6f      	ldr	r3, [pc, #444]	; (8001ed4 <FOC_control+0x250>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]
 8001d1c:	e054      	b.n	8001dc8 <FOC_control+0x144>
    } else {
        float angle_diff = raw_mechanical - smooth_mechanical;
 8001d1e:	4b6e      	ldr	r3, [pc, #440]	; (8001ed8 <FOC_control+0x254>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4619      	mov	r1, r3
 8001d24:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001d28:	f7fe ff1e 	bl	8000b68 <__aeabi_fsub>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        while(angle_diff > PI) angle_diff -= TWO_PI;
 8001d32:	e007      	b.n	8001d44 <FOC_control+0xc0>
 8001d34:	4965      	ldr	r1, [pc, #404]	; (8001ecc <FOC_control+0x248>)
 8001d36:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001d3a:	f7fe ff15 	bl	8000b68 <__aeabi_fsub>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001d44:	4965      	ldr	r1, [pc, #404]	; (8001edc <FOC_control+0x258>)
 8001d46:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001d4a:	f7ff f9d3 	bl	80010f4 <__aeabi_fcmpgt>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1ef      	bne.n	8001d34 <FOC_control+0xb0>
        while(angle_diff < -PI) angle_diff += TWO_PI;
 8001d54:	e007      	b.n	8001d66 <FOC_control+0xe2>
 8001d56:	495d      	ldr	r1, [pc, #372]	; (8001ecc <FOC_control+0x248>)
 8001d58:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001d5c:	f7fe ff06 	bl	8000b6c <__addsf3>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001d66:	495e      	ldr	r1, [pc, #376]	; (8001ee0 <FOC_control+0x25c>)
 8001d68:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001d6c:	f7ff f9a4 	bl	80010b8 <__aeabi_fcmplt>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1ef      	bne.n	8001d56 <FOC_control+0xd2>

        if(angle_diff > 0.1f) angle_diff = 0.1f;      //  
 8001d76:	495b      	ldr	r1, [pc, #364]	; (8001ee4 <FOC_control+0x260>)
 8001d78:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001d7c:	f7ff f9ba 	bl	80010f4 <__aeabi_fcmpgt>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <FOC_control+0x10a>
 8001d86:	4b57      	ldr	r3, [pc, #348]	; (8001ee4 <FOC_control+0x260>)
 8001d88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001d8c:	e00a      	b.n	8001da4 <FOC_control+0x120>
        else if(angle_diff < -0.1f) angle_diff = -0.1f;
 8001d8e:	4956      	ldr	r1, [pc, #344]	; (8001ee8 <FOC_control+0x264>)
 8001d90:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001d94:	f7ff f990 	bl	80010b8 <__aeabi_fcmplt>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d002      	beq.n	8001da4 <FOC_control+0x120>
 8001d9e:	4b52      	ldr	r3, [pc, #328]	; (8001ee8 <FOC_control+0x264>)
 8001da0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

        smooth_mechanical += angle_diff * 0.5f;       //   
 8001da4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001da8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001dac:	f7fe ffe6 	bl	8000d7c <__aeabi_fmul>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	4b48      	ldr	r3, [pc, #288]	; (8001ed8 <FOC_control+0x254>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f7fe fed6 	bl	8000b6c <__addsf3>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4b44      	ldr	r3, [pc, #272]	; (8001ed8 <FOC_control+0x254>)
 8001dc6:	601a      	str	r2, [r3, #0]
    }

    mechanical_angle = smooth_mechanical;
 8001dc8:	4b43      	ldr	r3, [pc, #268]	; (8001ed8 <FOC_control+0x254>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a47      	ldr	r2, [pc, #284]	; (8001eec <FOC_control+0x268>)
 8001dce:	6013      	str	r3, [r2, #0]
    while(mechanical_angle > TWO_PI) mechanical_angle -= TWO_PI;
 8001dd0:	e009      	b.n	8001de6 <FOC_control+0x162>
 8001dd2:	4b46      	ldr	r3, [pc, #280]	; (8001eec <FOC_control+0x268>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	493d      	ldr	r1, [pc, #244]	; (8001ecc <FOC_control+0x248>)
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe fec5 	bl	8000b68 <__aeabi_fsub>
 8001dde:	4603      	mov	r3, r0
 8001de0:	461a      	mov	r2, r3
 8001de2:	4b42      	ldr	r3, [pc, #264]	; (8001eec <FOC_control+0x268>)
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <FOC_control+0x268>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4938      	ldr	r1, [pc, #224]	; (8001ecc <FOC_control+0x248>)
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff f981 	bl	80010f4 <__aeabi_fcmpgt>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d1ec      	bne.n	8001dd2 <FOC_control+0x14e>
    while(mechanical_angle < 0) mechanical_angle += TWO_PI;
 8001df8:	e009      	b.n	8001e0e <FOC_control+0x18a>
 8001dfa:	4b3c      	ldr	r3, [pc, #240]	; (8001eec <FOC_control+0x268>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4933      	ldr	r1, [pc, #204]	; (8001ecc <FOC_control+0x248>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe feb3 	bl	8000b6c <__addsf3>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	4b38      	ldr	r3, [pc, #224]	; (8001eec <FOC_control+0x268>)
 8001e0c:	601a      	str	r2, [r3, #0]
 8001e0e:	4b37      	ldr	r3, [pc, #220]	; (8001eec <FOC_control+0x268>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f04f 0100 	mov.w	r1, #0
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff f94e 	bl	80010b8 <__aeabi_fcmplt>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1eb      	bne.n	8001dfa <FOC_control+0x176>
    electrical_angle = fmodf(mechanical_angle * POLE_PAIRS, TWO_PI);
 8001e22:	4b32      	ldr	r3, [pc, #200]	; (8001eec <FOC_control+0x268>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4932      	ldr	r1, [pc, #200]	; (8001ef0 <FOC_control+0x26c>)
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe ffa7 	bl	8000d7c <__aeabi_fmul>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4926      	ldr	r1, [pc, #152]	; (8001ecc <FOC_control+0x248>)
 8001e32:	4618      	mov	r0, r3
 8001e34:	f007 f8de 	bl	8008ff4 <fmodf>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	4a2e      	ldr	r2, [pc, #184]	; (8001ef4 <FOC_control+0x270>)
 8001e3c:	6013      	str	r3, [r2, #0]
    static uint8_t current_calibrated = 0;
    static uint32_t calib_start_time = 0;
    static int calib_count = 0;
    static float ia_sum = 0, ib_sum = 0;

    if(!current_calibrated) {
 8001e3e:	4b2e      	ldr	r3, [pc, #184]	; (8001ef8 <FOC_control+0x274>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	f040 808e 	bne.w	8001f64 <FOC_control+0x2e0>
        if(calib_start_time == 0) {
 8001e48:	4b2c      	ldr	r3, [pc, #176]	; (8001efc <FOC_control+0x278>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d107      	bne.n	8001e60 <FOC_control+0x1dc>
            calib_start_time = HAL_GetTick();
 8001e50:	f001 fa1a 	bl	8003288 <HAL_GetTick>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4a29      	ldr	r2, [pc, #164]	; (8001efc <FOC_control+0x278>)
 8001e58:	6013      	str	r3, [r2, #0]
            printf("Quick calibration...\r\n");
 8001e5a:	4829      	ldr	r0, [pc, #164]	; (8001f00 <FOC_control+0x27c>)
 8001e5c:	f005 f93e 	bl	80070dc <puts>
        }

        if(HAL_GetTick() - calib_start_time < 1000) {  // 1 
 8001e60:	f001 fa12 	bl	8003288 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	4b25      	ldr	r3, [pc, #148]	; (8001efc <FOC_control+0x278>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e70:	d252      	bcs.n	8001f18 <FOC_control+0x294>
            set_pwm_duty(0.5f, 0.5f, 0.5f);
 8001e72:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001e76:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001e7a:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8001e7e:	f7ff fd41 	bl	8001904 <set_pwm_duty>

            Read_Current_Sensors();
 8001e82:	f7ff fded 	bl	8001a60 <Read_Current_Sensors>
            ia_sum += current_a;
 8001e86:	4b1f      	ldr	r3, [pc, #124]	; (8001f04 <FOC_control+0x280>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a1f      	ldr	r2, [pc, #124]	; (8001f08 <FOC_control+0x284>)
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	4611      	mov	r1, r2
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fe6b 	bl	8000b6c <__addsf3>
 8001e96:	4603      	mov	r3, r0
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b1a      	ldr	r3, [pc, #104]	; (8001f04 <FOC_control+0x280>)
 8001e9c:	601a      	str	r2, [r3, #0]
            ib_sum += current_b;
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <FOC_control+0x288>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a1b      	ldr	r2, [pc, #108]	; (8001f10 <FOC_control+0x28c>)
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	4611      	mov	r1, r2
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7fe fe5f 	bl	8000b6c <__addsf3>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <FOC_control+0x288>)
 8001eb4:	601a      	str	r2, [r3, #0]
            calib_count++;
 8001eb6:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <FOC_control+0x290>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	4a15      	ldr	r2, [pc, #84]	; (8001f14 <FOC_control+0x290>)
 8001ebe:	6013      	str	r3, [r2, #0]
            return;
 8001ec0:	f000 bcc4 	b.w	800284c <FOC_control+0xbc8>
 8001ec4:	20000324 	.word	0x20000324
 8001ec8:	20000334 	.word	0x20000334
 8001ecc:	40c90fdb 	.word	0x40c90fdb
 8001ed0:	3ea3d70a 	.word	0x3ea3d70a
 8001ed4:	20000000 	.word	0x20000000
 8001ed8:	20000338 	.word	0x20000338
 8001edc:	40490fdb 	.word	0x40490fdb
 8001ee0:	c0490fdb 	.word	0xc0490fdb
 8001ee4:	3dcccccd 	.word	0x3dcccccd
 8001ee8:	bdcccccd 	.word	0xbdcccccd
 8001eec:	2000032c 	.word	0x2000032c
 8001ef0:	40e00000 	.word	0x40e00000
 8001ef4:	20000328 	.word	0x20000328
 8001ef8:	2000033c 	.word	0x2000033c
 8001efc:	20000340 	.word	0x20000340
 8001f00:	0800a0cc 	.word	0x0800a0cc
 8001f04:	20000344 	.word	0x20000344
 8001f08:	20000314 	.word	0x20000314
 8001f0c:	20000348 	.word	0x20000348
 8001f10:	20000318 	.word	0x20000318
 8001f14:	2000034c 	.word	0x2000034c
        } else {
            ia_offset = ia_sum / calib_count;
 8001f18:	4b52      	ldr	r3, [pc, #328]	; (8002064 <FOC_control+0x3e0>)
 8001f1a:	681c      	ldr	r4, [r3, #0]
 8001f1c:	4b52      	ldr	r3, [pc, #328]	; (8002068 <FOC_control+0x3e4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe fed7 	bl	8000cd4 <__aeabi_i2f>
 8001f26:	4603      	mov	r3, r0
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4620      	mov	r0, r4
 8001f2c:	f7fe ffda 	bl	8000ee4 <__aeabi_fdiv>
 8001f30:	4603      	mov	r3, r0
 8001f32:	461a      	mov	r2, r3
 8001f34:	4b4d      	ldr	r3, [pc, #308]	; (800206c <FOC_control+0x3e8>)
 8001f36:	601a      	str	r2, [r3, #0]
            ib_offset = ib_sum / calib_count;
 8001f38:	4b4d      	ldr	r3, [pc, #308]	; (8002070 <FOC_control+0x3ec>)
 8001f3a:	681c      	ldr	r4, [r3, #0]
 8001f3c:	4b4a      	ldr	r3, [pc, #296]	; (8002068 <FOC_control+0x3e4>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7fe fec7 	bl	8000cd4 <__aeabi_i2f>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4620      	mov	r0, r4
 8001f4c:	f7fe ffca 	bl	8000ee4 <__aeabi_fdiv>
 8001f50:	4603      	mov	r3, r0
 8001f52:	461a      	mov	r2, r3
 8001f54:	4b47      	ldr	r3, [pc, #284]	; (8002074 <FOC_control+0x3f0>)
 8001f56:	601a      	str	r2, [r3, #0]
            current_calibrated = 1;
 8001f58:	4b47      	ldr	r3, [pc, #284]	; (8002078 <FOC_control+0x3f4>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	701a      	strb	r2, [r3, #0]
            printf("Quick calibration done!\r\n");
 8001f5e:	4847      	ldr	r0, [pc, #284]	; (800207c <FOC_control+0x3f8>)
 8001f60:	f005 f8bc 	bl	80070dc <puts>
    static float target_iq = 0.1f;
    static uint32_t speed_change_time = 0;
    static uint8_t control_started = 0;
    static int speed_step = 0;

    if(!control_started && current_calibrated && (HAL_GetTick() - start_time > 2000)) {
 8001f64:	4b46      	ldr	r3, [pc, #280]	; (8002080 <FOC_control+0x3fc>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d117      	bne.n	8001f9c <FOC_control+0x318>
 8001f6c:	4b42      	ldr	r3, [pc, #264]	; (8002078 <FOC_control+0x3f4>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d013      	beq.n	8001f9c <FOC_control+0x318>
 8001f74:	f001 f988 	bl	8003288 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	4b42      	ldr	r3, [pc, #264]	; (8002084 <FOC_control+0x400>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001f84:	d90a      	bls.n	8001f9c <FOC_control+0x318>
        control_started = 1;
 8001f86:	4b3e      	ldr	r3, [pc, #248]	; (8002080 <FOC_control+0x3fc>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
        speed_change_time = HAL_GetTick();
 8001f8c:	f001 f97c 	bl	8003288 <HAL_GetTick>
 8001f90:	4603      	mov	r3, r0
 8001f92:	4a3d      	ldr	r2, [pc, #244]	; (8002088 <FOC_control+0x404>)
 8001f94:	6013      	str	r3, [r2, #0]
        printf("=== VISIBLE SPEED CONTROL STARTED ===\r\n");
 8001f96:	483d      	ldr	r0, [pc, #244]	; (800208c <FOC_control+0x408>)
 8001f98:	f005 f8a0 	bl	80070dc <puts>
    }

    if(control_started) {
 8001f9c:	4b38      	ldr	r3, [pc, #224]	; (8002080 <FOC_control+0x3fc>)
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d052      	beq.n	800204a <FOC_control+0x3c6>
        uint32_t elapsed = HAL_GetTick() - speed_change_time;
 8001fa4:	f001 f970 	bl	8003288 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b37      	ldr	r3, [pc, #220]	; (8002088 <FOC_control+0x404>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	67fb      	str	r3, [r7, #124]	; 0x7c
        if(elapsed > 8000) {  // 8
 8001fb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fb4:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001fb8:	d947      	bls.n	800204a <FOC_control+0x3c6>
            switch(speed_step) {
 8001fba:	4b35      	ldr	r3, [pc, #212]	; (8002090 <FOC_control+0x40c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	d82f      	bhi.n	8002022 <FOC_control+0x39e>
 8001fc2:	a201      	add	r2, pc, #4	; (adr r2, 8001fc8 <FOC_control+0x344>)
 8001fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc8:	08001fdd 	.word	0x08001fdd
 8001fcc:	08001feb 	.word	0x08001feb
 8001fd0:	08001ff9 	.word	0x08001ff9
 8001fd4:	08002007 	.word	0x08002007
 8001fd8:	08002015 	.word	0x08002015
                case 0:
                    target_iq = 0.8f;
 8001fdc:	4b2d      	ldr	r3, [pc, #180]	; (8002094 <FOC_control+0x410>)
 8001fde:	4a2e      	ldr	r2, [pc, #184]	; (8002098 <FOC_control+0x414>)
 8001fe0:	601a      	str	r2, [r3, #0]
                    printf("\r\n*** VERY FAST (Iq=0.8A) - SHOULD BE VISIBLE! ***\r\n");
 8001fe2:	482e      	ldr	r0, [pc, #184]	; (800209c <FOC_control+0x418>)
 8001fe4:	f005 f87a 	bl	80070dc <puts>
                    break;
 8001fe8:	e01b      	b.n	8002022 <FOC_control+0x39e>
                case 1:
                    target_iq = 0.05f;
 8001fea:	4b2a      	ldr	r3, [pc, #168]	; (8002094 <FOC_control+0x410>)
 8001fec:	4a2c      	ldr	r2, [pc, #176]	; (80020a0 <FOC_control+0x41c>)
 8001fee:	601a      	str	r2, [r3, #0]
                    printf("\r\n*** VERY SLOW (Iq=0.05A) - ALMOST STOP! ***\r\n");
 8001ff0:	482c      	ldr	r0, [pc, #176]	; (80020a4 <FOC_control+0x420>)
 8001ff2:	f005 f873 	bl	80070dc <puts>
                    break;
 8001ff6:	e014      	b.n	8002022 <FOC_control+0x39e>
                case 2:
                    target_iq = 1.2f;
 8001ff8:	4b26      	ldr	r3, [pc, #152]	; (8002094 <FOC_control+0x410>)
 8001ffa:	4a2b      	ldr	r2, [pc, #172]	; (80020a8 <FOC_control+0x424>)
 8001ffc:	601a      	str	r2, [r3, #0]
                    printf("\r\n*** MAXIMUM (Iq=1.2A) - FASTEST POSSIBLE! ***\r\n");
 8001ffe:	482b      	ldr	r0, [pc, #172]	; (80020ac <FOC_control+0x428>)
 8002000:	f005 f86c 	bl	80070dc <puts>
                    break;
 8002004:	e00d      	b.n	8002022 <FOC_control+0x39e>
                case 3:
                    target_iq = 0.3f;
 8002006:	4b23      	ldr	r3, [pc, #140]	; (8002094 <FOC_control+0x410>)
 8002008:	4a29      	ldr	r2, [pc, #164]	; (80020b0 <FOC_control+0x42c>)
 800200a:	601a      	str	r2, [r3, #0]
                    printf("\r\n*** MEDIUM (Iq=0.3A) - NORMAL SPEED ***\r\n");
 800200c:	4829      	ldr	r0, [pc, #164]	; (80020b4 <FOC_control+0x430>)
 800200e:	f005 f865 	bl	80070dc <puts>
                    break;
 8002012:	e006      	b.n	8002022 <FOC_control+0x39e>
                case 4:
                    target_iq = 0.02f;
 8002014:	4b1f      	ldr	r3, [pc, #124]	; (8002094 <FOC_control+0x410>)
 8002016:	4a28      	ldr	r2, [pc, #160]	; (80020b8 <FOC_control+0x434>)
 8002018:	601a      	str	r2, [r3, #0]
                    printf("\r\n*** CRAWLING (Iq=0.02A) - BARELY MOVING! ***\r\n");
 800201a:	4828      	ldr	r0, [pc, #160]	; (80020bc <FOC_control+0x438>)
 800201c:	f005 f85e 	bl	80070dc <puts>
                    break;
 8002020:	bf00      	nop
            }
            speed_step = (speed_step + 1) % 5;
 8002022:	4b1b      	ldr	r3, [pc, #108]	; (8002090 <FOC_control+0x40c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	1c59      	adds	r1, r3, #1
 8002028:	4b25      	ldr	r3, [pc, #148]	; (80020c0 <FOC_control+0x43c>)
 800202a:	fb83 2301 	smull	r2, r3, r3, r1
 800202e:	105a      	asrs	r2, r3, #1
 8002030:	17cb      	asrs	r3, r1, #31
 8002032:	1ad2      	subs	r2, r2, r3
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	1aca      	subs	r2, r1, r3
 800203c:	4b14      	ldr	r3, [pc, #80]	; (8002090 <FOC_control+0x40c>)
 800203e:	601a      	str	r2, [r3, #0]
            speed_change_time = HAL_GetTick();
 8002040:	f001 f922 	bl	8003288 <HAL_GetTick>
 8002044:	4603      	mov	r3, r0
 8002046:	4a10      	ldr	r2, [pc, #64]	; (8002088 <FOC_control+0x404>)
 8002048:	6013      	str	r3, [r2, #0]
        }
    }

    if(!control_started) {
 800204a:	4b0d      	ldr	r3, [pc, #52]	; (8002080 <FOC_control+0x3fc>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d138      	bne.n	80020c4 <FOC_control+0x440>
        set_pwm_duty(0.5f, 0.5f, 0.5f);
 8002052:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002056:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800205a:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800205e:	f7ff fc51 	bl	8001904 <set_pwm_duty>
        return;
 8002062:	e3f3      	b.n	800284c <FOC_control+0xbc8>
 8002064:	20000344 	.word	0x20000344
 8002068:	2000034c 	.word	0x2000034c
 800206c:	20000350 	.word	0x20000350
 8002070:	20000348 	.word	0x20000348
 8002074:	20000354 	.word	0x20000354
 8002078:	2000033c 	.word	0x2000033c
 800207c:	0800a0e4 	.word	0x0800a0e4
 8002080:	20000358 	.word	0x20000358
 8002084:	20000334 	.word	0x20000334
 8002088:	2000035c 	.word	0x2000035c
 800208c:	0800a100 	.word	0x0800a100
 8002090:	20000360 	.word	0x20000360
 8002094:	20000004 	.word	0x20000004
 8002098:	3f4ccccd 	.word	0x3f4ccccd
 800209c:	0800a128 	.word	0x0800a128
 80020a0:	3d4ccccd 	.word	0x3d4ccccd
 80020a4:	0800a15c 	.word	0x0800a15c
 80020a8:	3f99999a 	.word	0x3f99999a
 80020ac:	0800a18c 	.word	0x0800a18c
 80020b0:	3e99999a 	.word	0x3e99999a
 80020b4:	0800a1c0 	.word	0x0800a1c0
 80020b8:	3ca3d70a 	.word	0x3ca3d70a
 80020bc:	0800a1ec 	.word	0x0800a1ec
 80020c0:	66666667 	.word	0x66666667
    }

    // 4.    
    Read_Current_Sensors();
 80020c4:	f7ff fccc 	bl	8001a60 <Read_Current_Sensors>

    float ia_corrected = current_a - ia_offset;
 80020c8:	4b62      	ldr	r3, [pc, #392]	; (8002254 <FOC_control+0x5d0>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a62      	ldr	r2, [pc, #392]	; (8002258 <FOC_control+0x5d4>)
 80020ce:	6812      	ldr	r2, [r2, #0]
 80020d0:	4611      	mov	r1, r2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe fd48 	bl	8000b68 <__aeabi_fsub>
 80020d8:	4603      	mov	r3, r0
 80020da:	67bb      	str	r3, [r7, #120]	; 0x78
    float ib_corrected = current_b - ib_offset;
 80020dc:	4b5f      	ldr	r3, [pc, #380]	; (800225c <FOC_control+0x5d8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a5f      	ldr	r2, [pc, #380]	; (8002260 <FOC_control+0x5dc>)
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fd3e 	bl	8000b68 <__aeabi_fsub>
 80020ec:	4603      	mov	r3, r0
 80020ee:	677b      	str	r3, [r7, #116]	; 0x74

    //   ( )
    static float ia_filtered = 0, ib_filtered = 0;
    ia_filtered = 0.6f * ia_filtered + 0.4f * ia_corrected;  //  
 80020f0:	4b5c      	ldr	r3, [pc, #368]	; (8002264 <FOC_control+0x5e0>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	495c      	ldr	r1, [pc, #368]	; (8002268 <FOC_control+0x5e4>)
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fe40 	bl	8000d7c <__aeabi_fmul>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461c      	mov	r4, r3
 8002100:	495a      	ldr	r1, [pc, #360]	; (800226c <FOC_control+0x5e8>)
 8002102:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8002104:	f7fe fe3a 	bl	8000d7c <__aeabi_fmul>
 8002108:	4603      	mov	r3, r0
 800210a:	4619      	mov	r1, r3
 800210c:	4620      	mov	r0, r4
 800210e:	f7fe fd2d 	bl	8000b6c <__addsf3>
 8002112:	4603      	mov	r3, r0
 8002114:	461a      	mov	r2, r3
 8002116:	4b53      	ldr	r3, [pc, #332]	; (8002264 <FOC_control+0x5e0>)
 8002118:	601a      	str	r2, [r3, #0]
    ib_filtered = 0.6f * ib_filtered + 0.4f * ib_corrected;
 800211a:	4b55      	ldr	r3, [pc, #340]	; (8002270 <FOC_control+0x5ec>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4952      	ldr	r1, [pc, #328]	; (8002268 <FOC_control+0x5e4>)
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe fe2b 	bl	8000d7c <__aeabi_fmul>
 8002126:	4603      	mov	r3, r0
 8002128:	461c      	mov	r4, r3
 800212a:	4950      	ldr	r1, [pc, #320]	; (800226c <FOC_control+0x5e8>)
 800212c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800212e:	f7fe fe25 	bl	8000d7c <__aeabi_fmul>
 8002132:	4603      	mov	r3, r0
 8002134:	4619      	mov	r1, r3
 8002136:	4620      	mov	r0, r4
 8002138:	f7fe fd18 	bl	8000b6c <__addsf3>
 800213c:	4603      	mov	r3, r0
 800213e:	461a      	mov	r2, r3
 8002140:	4b4b      	ldr	r3, [pc, #300]	; (8002270 <FOC_control+0x5ec>)
 8002142:	601a      	str	r2, [r3, #0]

    // 5. Clarke 
    float i_alpha = ia_filtered;
 8002144:	4b47      	ldr	r3, [pc, #284]	; (8002264 <FOC_control+0x5e0>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	673b      	str	r3, [r7, #112]	; 0x70
    float i_beta = (ia_filtered + 2.0f * ib_filtered) / 1.732f;
 800214a:	4b49      	ldr	r3, [pc, #292]	; (8002270 <FOC_control+0x5ec>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4619      	mov	r1, r3
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe fd0b 	bl	8000b6c <__addsf3>
 8002156:	4603      	mov	r3, r0
 8002158:	461a      	mov	r2, r3
 800215a:	4b42      	ldr	r3, [pc, #264]	; (8002264 <FOC_control+0x5e0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4619      	mov	r1, r3
 8002160:	4610      	mov	r0, r2
 8002162:	f7fe fd03 	bl	8000b6c <__addsf3>
 8002166:	4603      	mov	r3, r0
 8002168:	4942      	ldr	r1, [pc, #264]	; (8002274 <FOC_control+0x5f0>)
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe feba 	bl	8000ee4 <__aeabi_fdiv>
 8002170:	4603      	mov	r3, r0
 8002172:	66fb      	str	r3, [r7, #108]	; 0x6c

    // 6. Park 
    float cos_theta = cosf(electrical_angle);
 8002174:	4b40      	ldr	r3, [pc, #256]	; (8002278 <FOC_control+0x5f4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f006 ff57 	bl	800902c <cosf>
 800217e:	66b8      	str	r0, [r7, #104]	; 0x68
    float sin_theta = sinf(electrical_angle);
 8002180:	4b3d      	ldr	r3, [pc, #244]	; (8002278 <FOC_control+0x5f4>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f006 ff89 	bl	800909c <sinf>
 800218a:	6678      	str	r0, [r7, #100]	; 0x64

    float id_measured = i_alpha * cos_theta + i_beta * sin_theta;
 800218c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800218e:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8002190:	f7fe fdf4 	bl	8000d7c <__aeabi_fmul>
 8002194:	4603      	mov	r3, r0
 8002196:	461c      	mov	r4, r3
 8002198:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800219a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800219c:	f7fe fdee 	bl	8000d7c <__aeabi_fmul>
 80021a0:	4603      	mov	r3, r0
 80021a2:	4619      	mov	r1, r3
 80021a4:	4620      	mov	r0, r4
 80021a6:	f7fe fce1 	bl	8000b6c <__addsf3>
 80021aa:	4603      	mov	r3, r0
 80021ac:	663b      	str	r3, [r7, #96]	; 0x60
    float iq_measured = -i_alpha * sin_theta + i_beta * cos_theta;
 80021ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80021b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80021b4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7fe fde0 	bl	8000d7c <__aeabi_fmul>
 80021bc:	4603      	mov	r3, r0
 80021be:	461c      	mov	r4, r3
 80021c0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80021c2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80021c4:	f7fe fdda 	bl	8000d7c <__aeabi_fmul>
 80021c8:	4603      	mov	r3, r0
 80021ca:	4619      	mov	r1, r3
 80021cc:	4620      	mov	r0, r4
 80021ce:	f7fe fccd 	bl	8000b6c <__addsf3>
 80021d2:	4603      	mov	r3, r0
 80021d4:	65fb      	str	r3, [r7, #92]	; 0x5c

    iq_measured = fabsf(iq_measured);
 80021d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80021dc:	65fb      	str	r3, [r7, #92]	; 0x5c

    // 7.    
    static float smooth_iq_ref = 0.1f;

    float iq_change_rate = 2.0f;  // 2.0 A/s (!)
 80021de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021e2:	65bb      	str	r3, [r7, #88]	; 0x58
    float max_change = iq_change_rate * 0.005f;
 80021e4:	4925      	ldr	r1, [pc, #148]	; (800227c <FOC_control+0x5f8>)
 80021e6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80021e8:	f7fe fdc8 	bl	8000d7c <__aeabi_fmul>
 80021ec:	4603      	mov	r3, r0
 80021ee:	657b      	str	r3, [r7, #84]	; 0x54
    float iq_error_ref = target_iq - smooth_iq_ref;
 80021f0:	4b23      	ldr	r3, [pc, #140]	; (8002280 <FOC_control+0x5fc>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a23      	ldr	r2, [pc, #140]	; (8002284 <FOC_control+0x600>)
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	4611      	mov	r1, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe fcb4 	bl	8000b68 <__aeabi_fsub>
 8002200:	4603      	mov	r3, r0
 8002202:	653b      	str	r3, [r7, #80]	; 0x50

    if(iq_error_ref > max_change) {
 8002204:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002206:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002208:	f7fe ff74 	bl	80010f4 <__aeabi_fcmpgt>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d00a      	beq.n	8002228 <FOC_control+0x5a4>
        smooth_iq_ref += max_change;
 8002212:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <FOC_control+0x600>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe fca7 	bl	8000b6c <__addsf3>
 800221e:	4603      	mov	r3, r0
 8002220:	461a      	mov	r2, r3
 8002222:	4b18      	ldr	r3, [pc, #96]	; (8002284 <FOC_control+0x600>)
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	e033      	b.n	8002290 <FOC_control+0x60c>
    } else if(iq_error_ref < -max_change) {
 8002228:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800222a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800222e:	4619      	mov	r1, r3
 8002230:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002232:	f7fe ff41 	bl	80010b8 <__aeabi_fcmplt>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d025      	beq.n	8002288 <FOC_control+0x604>
        smooth_iq_ref -= max_change;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <FOC_control+0x600>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe fc90 	bl	8000b68 <__aeabi_fsub>
 8002248:	4603      	mov	r3, r0
 800224a:	461a      	mov	r2, r3
 800224c:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <FOC_control+0x600>)
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	e01e      	b.n	8002290 <FOC_control+0x60c>
 8002252:	bf00      	nop
 8002254:	20000314 	.word	0x20000314
 8002258:	20000350 	.word	0x20000350
 800225c:	20000318 	.word	0x20000318
 8002260:	20000354 	.word	0x20000354
 8002264:	20000364 	.word	0x20000364
 8002268:	3f19999a 	.word	0x3f19999a
 800226c:	3ecccccd 	.word	0x3ecccccd
 8002270:	20000368 	.word	0x20000368
 8002274:	3fddb22d 	.word	0x3fddb22d
 8002278:	20000328 	.word	0x20000328
 800227c:	3ba3d70a 	.word	0x3ba3d70a
 8002280:	20000004 	.word	0x20000004
 8002284:	20000008 	.word	0x20000008
    } else {
        smooth_iq_ref = target_iq;
 8002288:	4ba2      	ldr	r3, [pc, #648]	; (8002514 <FOC_control+0x890>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4aa2      	ldr	r2, [pc, #648]	; (8002518 <FOC_control+0x894>)
 800228e:	6013      	str	r3, [r2, #0]

    // 8.  PID  ( )
    static float id_integral = 0.0f;
    static float iq_integral = 0.0f;

    float id_ref = 0.0f;
 8002290:	f04f 0300 	mov.w	r3, #0
 8002294:	64fb      	str	r3, [r7, #76]	; 0x4c
    float id_error = id_ref - id_measured;
 8002296:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002298:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800229a:	f7fe fc65 	bl	8000b68 <__aeabi_fsub>
 800229e:	4603      	mov	r3, r0
 80022a0:	64bb      	str	r3, [r7, #72]	; 0x48
    float iq_error = smooth_iq_ref - iq_measured;
 80022a2:	4b9d      	ldr	r3, [pc, #628]	; (8002518 <FOC_control+0x894>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe fc5d 	bl	8000b68 <__aeabi_fsub>
 80022ae:	4603      	mov	r3, r0
 80022b0:	647b      	str	r3, [r7, #68]	; 0x44

    //   
    static float id_error_filt = 0, iq_error_filt = 0;
    id_error_filt = 0.5f * id_error_filt + 0.5f * id_error;  //  
 80022b2:	4b9a      	ldr	r3, [pc, #616]	; (800251c <FOC_control+0x898>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7fe fd5e 	bl	8000d7c <__aeabi_fmul>
 80022c0:	4603      	mov	r3, r0
 80022c2:	461c      	mov	r4, r3
 80022c4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80022c8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80022ca:	f7fe fd57 	bl	8000d7c <__aeabi_fmul>
 80022ce:	4603      	mov	r3, r0
 80022d0:	4619      	mov	r1, r3
 80022d2:	4620      	mov	r0, r4
 80022d4:	f7fe fc4a 	bl	8000b6c <__addsf3>
 80022d8:	4603      	mov	r3, r0
 80022da:	461a      	mov	r2, r3
 80022dc:	4b8f      	ldr	r3, [pc, #572]	; (800251c <FOC_control+0x898>)
 80022de:	601a      	str	r2, [r3, #0]
    iq_error_filt = 0.5f * iq_error_filt + 0.5f * iq_error;
 80022e0:	4b8f      	ldr	r3, [pc, #572]	; (8002520 <FOC_control+0x89c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fe fd47 	bl	8000d7c <__aeabi_fmul>
 80022ee:	4603      	mov	r3, r0
 80022f0:	461c      	mov	r4, r3
 80022f2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80022f6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80022f8:	f7fe fd40 	bl	8000d7c <__aeabi_fmul>
 80022fc:	4603      	mov	r3, r0
 80022fe:	4619      	mov	r1, r3
 8002300:	4620      	mov	r0, r4
 8002302:	f7fe fc33 	bl	8000b6c <__addsf3>
 8002306:	4603      	mov	r3, r0
 8002308:	461a      	mov	r2, r3
 800230a:	4b85      	ldr	r3, [pc, #532]	; (8002520 <FOC_control+0x89c>)
 800230c:	601a      	str	r2, [r3, #0]

    float dt = 0.005f;
 800230e:	4b85      	ldr	r3, [pc, #532]	; (8002524 <FOC_control+0x8a0>)
 8002310:	643b      	str	r3, [r7, #64]	; 0x40

    // 
    if(fabsf(id_error_filt) < 1.0f) {
 8002312:	4b82      	ldr	r3, [pc, #520]	; (800251c <FOC_control+0x898>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800231a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe feca 	bl	80010b8 <__aeabi_fcmplt>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d011      	beq.n	800234e <FOC_control+0x6ca>
        id_integral += id_error_filt * dt;
 800232a:	4b7c      	ldr	r3, [pc, #496]	; (800251c <FOC_control+0x898>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe fd23 	bl	8000d7c <__aeabi_fmul>
 8002336:	4603      	mov	r3, r0
 8002338:	461a      	mov	r2, r3
 800233a:	4b7b      	ldr	r3, [pc, #492]	; (8002528 <FOC_control+0x8a4>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4619      	mov	r1, r3
 8002340:	4610      	mov	r0, r2
 8002342:	f7fe fc13 	bl	8000b6c <__addsf3>
 8002346:	4603      	mov	r3, r0
 8002348:	461a      	mov	r2, r3
 800234a:	4b77      	ldr	r3, [pc, #476]	; (8002528 <FOC_control+0x8a4>)
 800234c:	601a      	str	r2, [r3, #0]
    }
    if(fabsf(iq_error_filt) < 1.0f) {
 800234e:	4b74      	ldr	r3, [pc, #464]	; (8002520 <FOC_control+0x89c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002356:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe feac 	bl	80010b8 <__aeabi_fcmplt>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d011      	beq.n	800238a <FOC_control+0x706>
        iq_integral += iq_error_filt * dt;
 8002366:	4b6e      	ldr	r3, [pc, #440]	; (8002520 <FOC_control+0x89c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe fd05 	bl	8000d7c <__aeabi_fmul>
 8002372:	4603      	mov	r3, r0
 8002374:	461a      	mov	r2, r3
 8002376:	4b6d      	ldr	r3, [pc, #436]	; (800252c <FOC_control+0x8a8>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4619      	mov	r1, r3
 800237c:	4610      	mov	r0, r2
 800237e:	f7fe fbf5 	bl	8000b6c <__addsf3>
 8002382:	4603      	mov	r3, r0
 8002384:	461a      	mov	r2, r3
 8002386:	4b69      	ldr	r3, [pc, #420]	; (800252c <FOC_control+0x8a8>)
 8002388:	601a      	str	r2, [r3, #0]
    }

    //  
    if(id_integral > 0.5f) id_integral = 0.5f;
 800238a:	4b67      	ldr	r3, [pc, #412]	; (8002528 <FOC_control+0x8a4>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002392:	4618      	mov	r0, r3
 8002394:	f7fe feae 	bl	80010f4 <__aeabi_fcmpgt>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <FOC_control+0x722>
 800239e:	4b62      	ldr	r3, [pc, #392]	; (8002528 <FOC_control+0x8a4>)
 80023a0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80023a4:	601a      	str	r2, [r3, #0]
    if(id_integral < -0.5f) id_integral = -0.5f;
 80023a6:	4b60      	ldr	r3, [pc, #384]	; (8002528 <FOC_control+0x8a4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe fe82 	bl	80010b8 <__aeabi_fcmplt>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d003      	beq.n	80023c2 <FOC_control+0x73e>
 80023ba:	4b5b      	ldr	r3, [pc, #364]	; (8002528 <FOC_control+0x8a4>)
 80023bc:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 80023c0:	601a      	str	r2, [r3, #0]
    if(iq_integral > 0.5f) iq_integral = 0.5f;
 80023c2:	4b5a      	ldr	r3, [pc, #360]	; (800252c <FOC_control+0x8a8>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe fe92 	bl	80010f4 <__aeabi_fcmpgt>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <FOC_control+0x75a>
 80023d6:	4b55      	ldr	r3, [pc, #340]	; (800252c <FOC_control+0x8a8>)
 80023d8:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80023dc:	601a      	str	r2, [r3, #0]
    if(iq_integral < -0.5f) iq_integral = -0.5f;
 80023de:	4b53      	ldr	r3, [pc, #332]	; (800252c <FOC_control+0x8a8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe fe66 	bl	80010b8 <__aeabi_fcmplt>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <FOC_control+0x776>
 80023f2:	4b4e      	ldr	r3, [pc, #312]	; (800252c <FOC_control+0x8a8>)
 80023f4:	f04f 423f 	mov.w	r2, #3204448256	; 0xbf000000
 80023f8:	601a      	str	r2, [r3, #0]

    //  PID  ( )
    float kp = 1.2f;   //   
 80023fa:	4b4d      	ldr	r3, [pc, #308]	; (8002530 <FOC_control+0x8ac>)
 80023fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    float ki = 6.0f;   //   
 80023fe:	4b4d      	ldr	r3, [pc, #308]	; (8002534 <FOC_control+0x8b0>)
 8002400:	63bb      	str	r3, [r7, #56]	; 0x38

    float vd_command = kp * id_error_filt + ki * id_integral;
 8002402:	4b46      	ldr	r3, [pc, #280]	; (800251c <FOC_control+0x898>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe fcb7 	bl	8000d7c <__aeabi_fmul>
 800240e:	4603      	mov	r3, r0
 8002410:	461c      	mov	r4, r3
 8002412:	4b45      	ldr	r3, [pc, #276]	; (8002528 <FOC_control+0x8a4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe fcaf 	bl	8000d7c <__aeabi_fmul>
 800241e:	4603      	mov	r3, r0
 8002420:	4619      	mov	r1, r3
 8002422:	4620      	mov	r0, r4
 8002424:	f7fe fba2 	bl	8000b6c <__addsf3>
 8002428:	4603      	mov	r3, r0
 800242a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float vq_command = kp * iq_error_filt + ki * iq_integral;
 800242e:	4b3c      	ldr	r3, [pc, #240]	; (8002520 <FOC_control+0x89c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002434:	4618      	mov	r0, r3
 8002436:	f7fe fca1 	bl	8000d7c <__aeabi_fmul>
 800243a:	4603      	mov	r3, r0
 800243c:	461c      	mov	r4, r3
 800243e:	4b3b      	ldr	r3, [pc, #236]	; (800252c <FOC_control+0x8a8>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe fc99 	bl	8000d7c <__aeabi_fmul>
 800244a:	4603      	mov	r3, r0
 800244c:	4619      	mov	r1, r3
 800244e:	4620      	mov	r0, r4
 8002450:	f7fe fb8c 	bl	8000b6c <__addsf3>
 8002454:	4603      	mov	r3, r0
 8002456:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    // 9.   
    static float vd_smooth = 0, vq_smooth = 0;

    //   ()
    if(vd_command > 4.0f) vd_command = 4.0f;
 800245a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800245e:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8002462:	f7fe fe47 	bl	80010f4 <__aeabi_fcmpgt>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <FOC_control+0x7f0>
 800246c:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8002470:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if(vd_command < -4.0f) vd_command = -4.0f;
 8002474:	4930      	ldr	r1, [pc, #192]	; (8002538 <FOC_control+0x8b4>)
 8002476:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800247a:	f7fe fe1d 	bl	80010b8 <__aeabi_fcmplt>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d002      	beq.n	800248a <FOC_control+0x806>
 8002484:	4b2c      	ldr	r3, [pc, #176]	; (8002538 <FOC_control+0x8b4>)
 8002486:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if(vq_command > 4.0f) vq_command = 4.0f;
 800248a:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800248e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8002492:	f7fe fe2f 	bl	80010f4 <__aeabi_fcmpgt>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <FOC_control+0x820>
 800249c:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 80024a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if(vq_command < -4.0f) vq_command = -4.0f;
 80024a4:	4924      	ldr	r1, [pc, #144]	; (8002538 <FOC_control+0x8b4>)
 80024a6:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80024aa:	f7fe fe05 	bl	80010b8 <__aeabi_fcmplt>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <FOC_control+0x836>
 80024b4:	4b20      	ldr	r3, [pc, #128]	; (8002538 <FOC_control+0x8b4>)
 80024b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    //   
    vd_smooth = 0.7f * vd_smooth + 0.3f * vd_command;
 80024ba:	4b20      	ldr	r3, [pc, #128]	; (800253c <FOC_control+0x8b8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4920      	ldr	r1, [pc, #128]	; (8002540 <FOC_control+0x8bc>)
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe fc5b 	bl	8000d7c <__aeabi_fmul>
 80024c6:	4603      	mov	r3, r0
 80024c8:	461c      	mov	r4, r3
 80024ca:	491e      	ldr	r1, [pc, #120]	; (8002544 <FOC_control+0x8c0>)
 80024cc:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80024d0:	f7fe fc54 	bl	8000d7c <__aeabi_fmul>
 80024d4:	4603      	mov	r3, r0
 80024d6:	4619      	mov	r1, r3
 80024d8:	4620      	mov	r0, r4
 80024da:	f7fe fb47 	bl	8000b6c <__addsf3>
 80024de:	4603      	mov	r3, r0
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b16      	ldr	r3, [pc, #88]	; (800253c <FOC_control+0x8b8>)
 80024e4:	601a      	str	r2, [r3, #0]
    vq_smooth = 0.7f * vq_smooth + 0.3f * vq_command;
 80024e6:	4b18      	ldr	r3, [pc, #96]	; (8002548 <FOC_control+0x8c4>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4915      	ldr	r1, [pc, #84]	; (8002540 <FOC_control+0x8bc>)
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fe fc45 	bl	8000d7c <__aeabi_fmul>
 80024f2:	4603      	mov	r3, r0
 80024f4:	461c      	mov	r4, r3
 80024f6:	4913      	ldr	r1, [pc, #76]	; (8002544 <FOC_control+0x8c0>)
 80024f8:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80024fc:	f7fe fc3e 	bl	8000d7c <__aeabi_fmul>
 8002500:	4603      	mov	r3, r0
 8002502:	4619      	mov	r1, r3
 8002504:	4620      	mov	r0, r4
 8002506:	f7fe fb31 	bl	8000b6c <__addsf3>
 800250a:	4603      	mov	r3, r0
 800250c:	461a      	mov	r2, r3
 800250e:	4b0e      	ldr	r3, [pc, #56]	; (8002548 <FOC_control+0x8c4>)
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	e01b      	b.n	800254c <FOC_control+0x8c8>
 8002514:	20000004 	.word	0x20000004
 8002518:	20000008 	.word	0x20000008
 800251c:	2000036c 	.word	0x2000036c
 8002520:	20000370 	.word	0x20000370
 8002524:	3ba3d70a 	.word	0x3ba3d70a
 8002528:	20000374 	.word	0x20000374
 800252c:	20000378 	.word	0x20000378
 8002530:	3f99999a 	.word	0x3f99999a
 8002534:	40c00000 	.word	0x40c00000
 8002538:	c0800000 	.word	0xc0800000
 800253c:	2000037c 	.word	0x2000037c
 8002540:	3f333333 	.word	0x3f333333
 8002544:	3e99999a 	.word	0x3e99999a
 8002548:	20000380 	.word	0x20000380

    // 10.  Park     PWM
    float v_alpha = vd_smooth * cos_theta - vq_smooth * sin_theta;
 800254c:	4b6f      	ldr	r3, [pc, #444]	; (800270c <FOC_control+0xa88>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe fc12 	bl	8000d7c <__aeabi_fmul>
 8002558:	4603      	mov	r3, r0
 800255a:	461c      	mov	r4, r3
 800255c:	4b6c      	ldr	r3, [pc, #432]	; (8002710 <FOC_control+0xa8c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002562:	4618      	mov	r0, r3
 8002564:	f7fe fc0a 	bl	8000d7c <__aeabi_fmul>
 8002568:	4603      	mov	r3, r0
 800256a:	4619      	mov	r1, r3
 800256c:	4620      	mov	r0, r4
 800256e:	f7fe fafb 	bl	8000b68 <__aeabi_fsub>
 8002572:	4603      	mov	r3, r0
 8002574:	637b      	str	r3, [r7, #52]	; 0x34
    float v_beta = vd_smooth * sin_theta + vq_smooth * cos_theta;
 8002576:	4b65      	ldr	r3, [pc, #404]	; (800270c <FOC_control+0xa88>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800257c:	4618      	mov	r0, r3
 800257e:	f7fe fbfd 	bl	8000d7c <__aeabi_fmul>
 8002582:	4603      	mov	r3, r0
 8002584:	461c      	mov	r4, r3
 8002586:	4b62      	ldr	r3, [pc, #392]	; (8002710 <FOC_control+0xa8c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800258c:	4618      	mov	r0, r3
 800258e:	f7fe fbf5 	bl	8000d7c <__aeabi_fmul>
 8002592:	4603      	mov	r3, r0
 8002594:	4619      	mov	r1, r3
 8002596:	4620      	mov	r0, r4
 8002598:	f7fe fae8 	bl	8000b6c <__addsf3>
 800259c:	4603      	mov	r3, r0
 800259e:	633b      	str	r3, [r7, #48]	; 0x30

    float va = v_alpha;
 80025a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    float vb = -0.5f * v_alpha + 0.866f * v_beta;
 80025a4:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80025a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80025aa:	f7fe fbe7 	bl	8000d7c <__aeabi_fmul>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461c      	mov	r4, r3
 80025b2:	4958      	ldr	r1, [pc, #352]	; (8002714 <FOC_control+0xa90>)
 80025b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025b6:	f7fe fbe1 	bl	8000d7c <__aeabi_fmul>
 80025ba:	4603      	mov	r3, r0
 80025bc:	4619      	mov	r1, r3
 80025be:	4620      	mov	r0, r4
 80025c0:	f7fe fad4 	bl	8000b6c <__addsf3>
 80025c4:	4603      	mov	r3, r0
 80025c6:	62bb      	str	r3, [r7, #40]	; 0x28
    float vc = -0.5f * v_alpha - 0.866f * v_beta;
 80025c8:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80025cc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80025ce:	f7fe fbd5 	bl	8000d7c <__aeabi_fmul>
 80025d2:	4603      	mov	r3, r0
 80025d4:	461c      	mov	r4, r3
 80025d6:	494f      	ldr	r1, [pc, #316]	; (8002714 <FOC_control+0xa90>)
 80025d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025da:	f7fe fbcf 	bl	8000d7c <__aeabi_fmul>
 80025de:	4603      	mov	r3, r0
 80025e0:	4619      	mov	r1, r3
 80025e2:	4620      	mov	r0, r4
 80025e4:	f7fe fac0 	bl	8000b68 <__aeabi_fsub>
 80025e8:	4603      	mov	r3, r0
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24

    float duty_a = 0.5f + va / 12.0f;
 80025ec:	494a      	ldr	r1, [pc, #296]	; (8002718 <FOC_control+0xa94>)
 80025ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80025f0:	f7fe fc78 	bl	8000ee4 <__aeabi_fdiv>
 80025f4:	4603      	mov	r3, r0
 80025f6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fab6 	bl	8000b6c <__addsf3>
 8002600:	4603      	mov	r3, r0
 8002602:	623b      	str	r3, [r7, #32]
    float duty_b = 0.5f + vb / 12.0f;
 8002604:	4944      	ldr	r1, [pc, #272]	; (8002718 <FOC_control+0xa94>)
 8002606:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002608:	f7fe fc6c 	bl	8000ee4 <__aeabi_fdiv>
 800260c:	4603      	mov	r3, r0
 800260e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002612:	4618      	mov	r0, r3
 8002614:	f7fe faaa 	bl	8000b6c <__addsf3>
 8002618:	4603      	mov	r3, r0
 800261a:	61fb      	str	r3, [r7, #28]
    float duty_c = 0.5f + vc / 12.0f;
 800261c:	493e      	ldr	r1, [pc, #248]	; (8002718 <FOC_control+0xa94>)
 800261e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002620:	f7fe fc60 	bl	8000ee4 <__aeabi_fdiv>
 8002624:	4603      	mov	r3, r0
 8002626:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fa9e 	bl	8000b6c <__addsf3>
 8002630:	4603      	mov	r3, r0
 8002632:	61bb      	str	r3, [r7, #24]

    //   
    static float smooth_duty_a = 0.5f, smooth_duty_b = 0.5f, smooth_duty_c = 0.5f;

    smooth_duty_a = 0.8f * smooth_duty_a + 0.2f * duty_a;  //  
 8002634:	4b39      	ldr	r3, [pc, #228]	; (800271c <FOC_control+0xa98>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4939      	ldr	r1, [pc, #228]	; (8002720 <FOC_control+0xa9c>)
 800263a:	4618      	mov	r0, r3
 800263c:	f7fe fb9e 	bl	8000d7c <__aeabi_fmul>
 8002640:	4603      	mov	r3, r0
 8002642:	461c      	mov	r4, r3
 8002644:	4937      	ldr	r1, [pc, #220]	; (8002724 <FOC_control+0xaa0>)
 8002646:	6a38      	ldr	r0, [r7, #32]
 8002648:	f7fe fb98 	bl	8000d7c <__aeabi_fmul>
 800264c:	4603      	mov	r3, r0
 800264e:	4619      	mov	r1, r3
 8002650:	4620      	mov	r0, r4
 8002652:	f7fe fa8b 	bl	8000b6c <__addsf3>
 8002656:	4603      	mov	r3, r0
 8002658:	461a      	mov	r2, r3
 800265a:	4b30      	ldr	r3, [pc, #192]	; (800271c <FOC_control+0xa98>)
 800265c:	601a      	str	r2, [r3, #0]
    smooth_duty_b = 0.8f * smooth_duty_b + 0.2f * duty_b;
 800265e:	4b32      	ldr	r3, [pc, #200]	; (8002728 <FOC_control+0xaa4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	492f      	ldr	r1, [pc, #188]	; (8002720 <FOC_control+0xa9c>)
 8002664:	4618      	mov	r0, r3
 8002666:	f7fe fb89 	bl	8000d7c <__aeabi_fmul>
 800266a:	4603      	mov	r3, r0
 800266c:	461c      	mov	r4, r3
 800266e:	492d      	ldr	r1, [pc, #180]	; (8002724 <FOC_control+0xaa0>)
 8002670:	69f8      	ldr	r0, [r7, #28]
 8002672:	f7fe fb83 	bl	8000d7c <__aeabi_fmul>
 8002676:	4603      	mov	r3, r0
 8002678:	4619      	mov	r1, r3
 800267a:	4620      	mov	r0, r4
 800267c:	f7fe fa76 	bl	8000b6c <__addsf3>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b28      	ldr	r3, [pc, #160]	; (8002728 <FOC_control+0xaa4>)
 8002686:	601a      	str	r2, [r3, #0]
    smooth_duty_c = 0.8f * smooth_duty_c + 0.2f * duty_c;
 8002688:	4b28      	ldr	r3, [pc, #160]	; (800272c <FOC_control+0xaa8>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4924      	ldr	r1, [pc, #144]	; (8002720 <FOC_control+0xa9c>)
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe fb74 	bl	8000d7c <__aeabi_fmul>
 8002694:	4603      	mov	r3, r0
 8002696:	461c      	mov	r4, r3
 8002698:	4922      	ldr	r1, [pc, #136]	; (8002724 <FOC_control+0xaa0>)
 800269a:	69b8      	ldr	r0, [r7, #24]
 800269c:	f7fe fb6e 	bl	8000d7c <__aeabi_fmul>
 80026a0:	4603      	mov	r3, r0
 80026a2:	4619      	mov	r1, r3
 80026a4:	4620      	mov	r0, r4
 80026a6:	f7fe fa61 	bl	8000b6c <__addsf3>
 80026aa:	4603      	mov	r3, r0
 80026ac:	461a      	mov	r2, r3
 80026ae:	4b1f      	ldr	r3, [pc, #124]	; (800272c <FOC_control+0xaa8>)
 80026b0:	601a      	str	r2, [r3, #0]

    set_pwm_duty(smooth_duty_a, smooth_duty_b, smooth_duty_c);
 80026b2:	4b1a      	ldr	r3, [pc, #104]	; (800271c <FOC_control+0xa98>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1c      	ldr	r2, [pc, #112]	; (8002728 <FOC_control+0xaa4>)
 80026b8:	6811      	ldr	r1, [r2, #0]
 80026ba:	4a1c      	ldr	r2, [pc, #112]	; (800272c <FOC_control+0xaa8>)
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff f920 	bl	8001904 <set_pwm_duty>
    // 11. :    ()
    static uint32_t last_angle_time = 0;
    static float last_angle = 0;
    static float estimated_speed = 0;

    if(HAL_GetTick() - last_angle_time > 200) {  // 200ms
 80026c4:	f000 fde0 	bl	8003288 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b19      	ldr	r3, [pc, #100]	; (8002730 <FOC_control+0xaac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2bc8      	cmp	r3, #200	; 0xc8
 80026d2:	d974      	bls.n	80027be <FOC_control+0xb3a>
        float angle_change = mechanical_angle - last_angle;
 80026d4:	4b17      	ldr	r3, [pc, #92]	; (8002734 <FOC_control+0xab0>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a17      	ldr	r2, [pc, #92]	; (8002738 <FOC_control+0xab4>)
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	4611      	mov	r1, r2
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fa42 	bl	8000b68 <__aeabi_fsub>
 80026e4:	4603      	mov	r3, r0
 80026e6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        if(angle_change > PI) angle_change -= TWO_PI;
 80026ea:	4914      	ldr	r1, [pc, #80]	; (800273c <FOC_control+0xab8>)
 80026ec:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80026f0:	f7fe fd00 	bl	80010f4 <__aeabi_fcmpgt>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d024      	beq.n	8002744 <FOC_control+0xac0>
 80026fa:	4911      	ldr	r1, [pc, #68]	; (8002740 <FOC_control+0xabc>)
 80026fc:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002700:	f7fe fa32 	bl	8000b68 <__aeabi_fsub>
 8002704:	4603      	mov	r3, r0
 8002706:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800270a:	e02b      	b.n	8002764 <FOC_control+0xae0>
 800270c:	2000037c 	.word	0x2000037c
 8002710:	20000380 	.word	0x20000380
 8002714:	3f5db22d 	.word	0x3f5db22d
 8002718:	41400000 	.word	0x41400000
 800271c:	2000000c 	.word	0x2000000c
 8002720:	3f4ccccd 	.word	0x3f4ccccd
 8002724:	3e4ccccd 	.word	0x3e4ccccd
 8002728:	20000010 	.word	0x20000010
 800272c:	20000014 	.word	0x20000014
 8002730:	20000384 	.word	0x20000384
 8002734:	2000032c 	.word	0x2000032c
 8002738:	20000388 	.word	0x20000388
 800273c:	40490fdb 	.word	0x40490fdb
 8002740:	40c90fdb 	.word	0x40c90fdb
        else if(angle_change < -PI) angle_change += TWO_PI;
 8002744:	4943      	ldr	r1, [pc, #268]	; (8002854 <FOC_control+0xbd0>)
 8002746:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800274a:	f7fe fcb5 	bl	80010b8 <__aeabi_fcmplt>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d007      	beq.n	8002764 <FOC_control+0xae0>
 8002754:	4940      	ldr	r1, [pc, #256]	; (8002858 <FOC_control+0xbd4>)
 8002756:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800275a:	f7fe fa07 	bl	8000b6c <__addsf3>
 800275e:	4603      	mov	r3, r0
 8002760:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

        float time_diff = (HAL_GetTick() - last_angle_time) / 1000.0f;
 8002764:	f000 fd90 	bl	8003288 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	4b3c      	ldr	r3, [pc, #240]	; (800285c <FOC_control+0xbd8>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe faab 	bl	8000ccc <__aeabi_ui2f>
 8002776:	4603      	mov	r3, r0
 8002778:	4939      	ldr	r1, [pc, #228]	; (8002860 <FOC_control+0xbdc>)
 800277a:	4618      	mov	r0, r3
 800277c:	f7fe fbb2 	bl	8000ee4 <__aeabi_fdiv>
 8002780:	4603      	mov	r3, r0
 8002782:	617b      	str	r3, [r7, #20]
        if(time_diff > 0) {
 8002784:	f04f 0100 	mov.w	r1, #0
 8002788:	6978      	ldr	r0, [r7, #20]
 800278a:	f7fe fcb3 	bl	80010f4 <__aeabi_fcmpgt>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00b      	beq.n	80027ac <FOC_control+0xb28>
            estimated_speed = fabsf(angle_change) / time_diff;  // rad/s
 8002794:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002798:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800279c:	6979      	ldr	r1, [r7, #20]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fe fba0 	bl	8000ee4 <__aeabi_fdiv>
 80027a4:	4603      	mov	r3, r0
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <FOC_control+0xbe0>)
 80027aa:	601a      	str	r2, [r3, #0]
        }

        last_angle = mechanical_angle;
 80027ac:	4b2e      	ldr	r3, [pc, #184]	; (8002868 <FOC_control+0xbe4>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a2e      	ldr	r2, [pc, #184]	; (800286c <FOC_control+0xbe8>)
 80027b2:	6013      	str	r3, [r2, #0]
        last_angle_time = HAL_GetTick();
 80027b4:	f000 fd68 	bl	8003288 <HAL_GetTick>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a28      	ldr	r2, [pc, #160]	; (800285c <FOC_control+0xbd8>)
 80027bc:	6013      	str	r3, [r2, #0]
    }

    //   ( )
    static uint32_t last_print = 0;
    if(HAL_GetTick() - last_print > 1000) {
 80027be:	f000 fd63 	bl	8003288 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	4b2a      	ldr	r3, [pc, #168]	; (8002870 <FOC_control+0xbec>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027ce:	d93d      	bls.n	800284c <FOC_control+0xbc8>
        printf("VISIBLE: Target=%.2f, Smooth=%.2f, Meas=%.3f, Err=%.3f, Vq=%.2f, Speed~%.1f rad/s\r\n",
 80027d0:	4b28      	ldr	r3, [pc, #160]	; (8002874 <FOC_control+0xbf0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fd fe93 	bl	8000500 <__aeabi_f2d>
 80027da:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80027de:	4b26      	ldr	r3, [pc, #152]	; (8002878 <FOC_control+0xbf4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fd fe8c 	bl	8000500 <__aeabi_f2d>
 80027e8:	4604      	mov	r4, r0
 80027ea:	460d      	mov	r5, r1
 80027ec:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80027ee:	f7fd fe87 	bl	8000500 <__aeabi_f2d>
 80027f2:	4680      	mov	r8, r0
 80027f4:	4689      	mov	r9, r1
 80027f6:	4b21      	ldr	r3, [pc, #132]	; (800287c <FOC_control+0xbf8>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7fd fe80 	bl	8000500 <__aeabi_f2d>
 8002800:	4682      	mov	sl, r0
 8002802:	468b      	mov	fp, r1
 8002804:	4b1e      	ldr	r3, [pc, #120]	; (8002880 <FOC_control+0xbfc>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7fd fe79 	bl	8000500 <__aeabi_f2d>
 800280e:	e9c7 0100 	strd	r0, r1, [r7]
 8002812:	4b14      	ldr	r3, [pc, #80]	; (8002864 <FOC_control+0xbe0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7fd fe72 	bl	8000500 <__aeabi_f2d>
 800281c:	4602      	mov	r2, r0
 800281e:	460b      	mov	r3, r1
 8002820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002824:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002828:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800282c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002830:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002834:	e9cd 4500 	strd	r4, r5, [sp]
 8002838:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800283c:	4811      	ldr	r0, [pc, #68]	; (8002884 <FOC_control+0xc00>)
 800283e:	f004 fbe7 	bl	8007010 <iprintf>
               target_iq, smooth_iq_ref, iq_measured, iq_error_filt, vq_smooth, estimated_speed);
        last_print = HAL_GetTick();
 8002842:	f000 fd21 	bl	8003288 <HAL_GetTick>
 8002846:	4603      	mov	r3, r0
 8002848:	4a09      	ldr	r2, [pc, #36]	; (8002870 <FOC_control+0xbec>)
 800284a:	6013      	str	r3, [r2, #0]
    }
}
 800284c:	3798      	adds	r7, #152	; 0x98
 800284e:	46bd      	mov	sp, r7
 8002850:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002854:	c0490fdb 	.word	0xc0490fdb
 8002858:	40c90fdb 	.word	0x40c90fdb
 800285c:	20000384 	.word	0x20000384
 8002860:	447a0000 	.word	0x447a0000
 8002864:	2000038c 	.word	0x2000038c
 8002868:	2000032c 	.word	0x2000032c
 800286c:	20000388 	.word	0x20000388
 8002870:	20000390 	.word	0x20000390
 8002874:	20000004 	.word	0x20000004
 8002878:	20000008 	.word	0x20000008
 800287c:	20000370 	.word	0x20000370
 8002880:	20000380 	.word	0x20000380
 8002884:	0800a21c 	.word	0x0800a21c

08002888 <SystemClock_Config>:
    result.q = -ab.alpha * sin_theta + ab.beta * cos_theta;
    return result;
}

void SystemClock_Config(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b096      	sub	sp, #88	; 0x58
 800288c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800288e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002892:	2228      	movs	r2, #40	; 0x28
 8002894:	2100      	movs	r1, #0
 8002896:	4618      	mov	r0, r3
 8002898:	f004 fd00 	bl	800729c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028ac:	1d3b      	adds	r3, r7, #4
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	605a      	str	r2, [r3, #4]
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	60da      	str	r2, [r3, #12]
 80028b8:	611a      	str	r2, [r3, #16]
 80028ba:	615a      	str	r2, [r3, #20]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80028bc:	2301      	movs	r3, #1
 80028be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80028c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028c4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80028c6:	2300      	movs	r3, #0
 80028c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ca:	2301      	movs	r3, #1
 80028cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028ce:	2302      	movs	r3, #2
 80028d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80028d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80028d6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028d8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80028dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028e2:	4618      	mov	r0, r3
 80028e4:	f002 f864 	bl	80049b0 <HAL_RCC_OscConfig>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80028ee:	f000 fa0d 	bl	8002d0c <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028f2:	230f      	movs	r3, #15
 80028f4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028f6:	2302      	movs	r3, #2
 80028f8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028fa:	2300      	movs	r3, #0
 80028fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002902:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002904:	2300      	movs	r3, #0
 8002906:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002908:	f107 031c 	add.w	r3, r7, #28
 800290c:	2102      	movs	r1, #2
 800290e:	4618      	mov	r0, r3
 8002910:	f002 fad0 	bl	8004eb4 <HAL_RCC_ClockConfig>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800291a:	f000 f9f7 	bl	8002d0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800291e:	2302      	movs	r3, #2
 8002920:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002926:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	4618      	mov	r0, r3
 800292c:	f002 fc50 	bl	80051d0 <HAL_RCCEx_PeriphCLKConfig>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002936:	f000 f9e9 	bl	8002d0c <Error_Handler>
  }
}
 800293a:	bf00      	nop
 800293c:	3758      	adds	r7, #88	; 0x58
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
	...

08002944 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b088      	sub	sp, #32
 8002948:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294a:	f107 0310 	add.w	r3, r7, #16
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
 8002952:	605a      	str	r2, [r3, #4]
 8002954:	609a      	str	r2, [r3, #8]
 8002956:	60da      	str	r2, [r3, #12]

  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002958:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <MX_GPIO_Init+0x90>)
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	4a1d      	ldr	r2, [pc, #116]	; (80029d4 <MX_GPIO_Init+0x90>)
 800295e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002962:	6193      	str	r3, [r2, #24]
 8002964:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <MX_GPIO_Init+0x90>)
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296c:	60fb      	str	r3, [r7, #12]
 800296e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002970:	4b18      	ldr	r3, [pc, #96]	; (80029d4 <MX_GPIO_Init+0x90>)
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	4a17      	ldr	r2, [pc, #92]	; (80029d4 <MX_GPIO_Init+0x90>)
 8002976:	f043 0304 	orr.w	r3, r3, #4
 800297a:	6193      	str	r3, [r2, #24]
 800297c:	4b15      	ldr	r3, [pc, #84]	; (80029d4 <MX_GPIO_Init+0x90>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	f003 0304 	and.w	r3, r3, #4
 8002984:	60bb      	str	r3, [r7, #8]
 8002986:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002988:	4b12      	ldr	r3, [pc, #72]	; (80029d4 <MX_GPIO_Init+0x90>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	4a11      	ldr	r2, [pc, #68]	; (80029d4 <MX_GPIO_Init+0x90>)
 800298e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002992:	6193      	str	r3, [r2, #24]
 8002994:	4b0f      	ldr	r3, [pc, #60]	; (80029d4 <MX_GPIO_Init+0x90>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299c:	607b      	str	r3, [r7, #4]
 800299e:	687b      	ldr	r3, [r7, #4]

  HAL_GPIO_WritePin(Enable_GPIO_Port, Enable_Pin, GPIO_PIN_RESET);
 80029a0:	2200      	movs	r2, #0
 80029a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029a6:	480c      	ldr	r0, [pc, #48]	; (80029d8 <MX_GPIO_Init+0x94>)
 80029a8:	f001 ffe9 	bl	800497e <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = Enable_Pin;
 80029ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b2:	2301      	movs	r3, #1
 80029b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ba:	2302      	movs	r3, #2
 80029bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Enable_GPIO_Port, &GPIO_InitStruct);
 80029be:	f107 0310 	add.w	r3, r7, #16
 80029c2:	4619      	mov	r1, r3
 80029c4:	4804      	ldr	r0, [pc, #16]	; (80029d8 <MX_GPIO_Init+0x94>)
 80029c6:	f001 fe2f 	bl	8004628 <HAL_GPIO_Init>
}
 80029ca:	bf00      	nop
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	40021000 	.word	0x40021000
 80029d8:	40011800 	.word	0x40011800

080029dc <MX_ADC3_Init>:

static void MX_ADC3_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80029e2:	1d3b      	adds	r3, r7, #4
 80029e4:	2200      	movs	r2, #0
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	605a      	str	r2, [r3, #4]
 80029ea:	609a      	str	r2, [r3, #8]

	hadc3.Instance = ADC3;
 80029ec:	4b21      	ldr	r3, [pc, #132]	; (8002a74 <MX_ADC3_Init+0x98>)
 80029ee:	4a22      	ldr	r2, [pc, #136]	; (8002a78 <MX_ADC3_Init+0x9c>)
 80029f0:	601a      	str	r2, [r3, #0]
	hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80029f2:	4b20      	ldr	r3, [pc, #128]	; (8002a74 <MX_ADC3_Init+0x98>)
 80029f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029f8:	609a      	str	r2, [r3, #8]
	hadc3.Init.ContinuousConvMode = ENABLE;
 80029fa:	4b1e      	ldr	r3, [pc, #120]	; (8002a74 <MX_ADC3_Init+0x98>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	731a      	strb	r2, [r3, #12]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002a00:	4b1c      	ldr	r3, [pc, #112]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	751a      	strb	r2, [r3, #20]
	//hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC3;
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a06:	4b1b      	ldr	r3, [pc, #108]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a08:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002a0c:	61da      	str	r2, [r3, #28]
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a0e:	4b19      	ldr	r3, [pc, #100]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	605a      	str	r2, [r3, #4]
	hadc3.Init.NbrOfConversion = 2;
 8002a14:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a16:	2202      	movs	r2, #2
 8002a18:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002a1a:	4816      	ldr	r0, [pc, #88]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a1c:	f000 fc62 	bl	80032e4 <HAL_ADC_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_ADC3_Init+0x4e>
	{
		Error_Handler();
 8002a26:	f000 f971 	bl	8002d0c <Error_Handler>
	}

	sConfig.Channel = ADC_CHANNEL_4;
 8002a2a:	2304      	movs	r3, #4
 8002a2c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002a32:	2307      	movs	r3, #7
 8002a34:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002a36:	1d3b      	adds	r3, r7, #4
 8002a38:	4619      	mov	r1, r3
 8002a3a:	480e      	ldr	r0, [pc, #56]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a3c:	f000 fef4 	bl	8003828 <HAL_ADC_ConfigChannel>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_ADC3_Init+0x6e>
	{
		Error_Handler();
 8002a46:	f000 f961 	bl	8002d0c <Error_Handler>
	}

	sConfig.Channel = ADC_CHANNEL_5;
 8002a4a:	2305      	movs	r3, #5
 8002a4c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002a52:	2307      	movs	r3, #7
 8002a54:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002a56:	1d3b      	adds	r3, r7, #4
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4806      	ldr	r0, [pc, #24]	; (8002a74 <MX_ADC3_Init+0x98>)
 8002a5c:	f000 fee4 	bl	8003828 <HAL_ADC_ConfigChannel>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <MX_ADC3_Init+0x8e>
	{
		Error_Handler();
 8002a66:	f000 f951 	bl	8002d0c <Error_Handler>
	}
}
 8002a6a:	bf00      	nop
 8002a6c:	3710      	adds	r7, #16
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20000208 	.word	0x20000208
 8002a78:	40013c00 	.word	0x40013c00

08002a7c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC3){
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a05      	ldr	r2, [pc, #20]	; (8002aa0 <HAL_ADC_ConvCpltCallback+0x24>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d102      	bne.n	8002a94 <HAL_ADC_ConvCpltCallback+0x18>
		adc_conversion_complete = 1;
 8002a8e:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <HAL_ADC_ConvCpltCallback+0x28>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	701a      	strb	r2, [r3, #0]
	}
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40013c00 	.word	0x40013c00
 8002aa4:	20000310 	.word	0x20000310

08002aa8 <MX_DMA_Init>:

static void MX_DMA_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
	//__HAL_RCC_DMA2_CLK_ENABLE();
	//HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
	//HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002aae:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <MX_DMA_Init+0x88>)
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	4a1f      	ldr	r2, [pc, #124]	; (8002b30 <MX_DMA_Init+0x88>)
 8002ab4:	f043 0302 	orr.w	r3, r3, #2
 8002ab8:	6153      	str	r3, [r2, #20]
 8002aba:	4b1d      	ldr	r3, [pc, #116]	; (8002b30 <MX_DMA_Init+0x88>)
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	607b      	str	r3, [r7, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
	// DMA  
	hdma_adc3.Instance = DMA2_Channel5;  // ADC3  DMA2_Channel5 
 8002ac6:	4b1b      	ldr	r3, [pc, #108]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002ac8:	4a1b      	ldr	r2, [pc, #108]	; (8002b38 <MX_DMA_Init+0x90>)
 8002aca:	601a      	str	r2, [r3, #0]
	hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002acc:	4b19      	ldr	r3, [pc, #100]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	605a      	str	r2, [r3, #4]
	hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ad2:	4b18      	ldr	r3, [pc, #96]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	609a      	str	r2, [r3, #8]
	hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002ad8:	4b16      	ldr	r3, [pc, #88]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002ada:	2280      	movs	r2, #128	; 0x80
 8002adc:	60da      	str	r2, [r3, #12]
	hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ade:	4b15      	ldr	r3, [pc, #84]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002ae0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ae4:	611a      	str	r2, [r3, #16]
	hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ae6:	4b13      	ldr	r3, [pc, #76]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002ae8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aec:	615a      	str	r2, [r3, #20]
	hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002af0:	2220      	movs	r2, #32
 8002af2:	619a      	str	r2, [r3, #24]
	hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 8002af4:	4b0f      	ldr	r3, [pc, #60]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002af6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002afa:	61da      	str	r2, [r3, #28]

	if (HAL_DMA_Init(&hdma_adc3) != HAL_OK) {
 8002afc:	480d      	ldr	r0, [pc, #52]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002afe:	f001 fa53 	bl	8003fa8 <HAL_DMA_Init>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_DMA_Init+0x64>
		Error_Handler();
 8002b08:	f000 f900 	bl	8002d0c <Error_Handler>
	}
	// ADC DMA 
	__HAL_LINKDMA(&hadc3, DMA_Handle, hdma_adc3);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <MX_DMA_Init+0x94>)
 8002b0e:	4a09      	ldr	r2, [pc, #36]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002b10:	621a      	str	r2, [r3, #32]
 8002b12:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <MX_DMA_Init+0x8c>)
 8002b14:	4a09      	ldr	r2, [pc, #36]	; (8002b3c <MX_DMA_Init+0x94>)
 8002b16:	625a      	str	r2, [r3, #36]	; 0x24
	// DMA  
	HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	203b      	movs	r0, #59	; 0x3b
 8002b1e:	f001 fa0c 	bl	8003f3a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8002b22:	203b      	movs	r0, #59	; 0x3b
 8002b24:	f001 fa25 	bl	8003f72 <HAL_NVIC_EnableIRQ>
}
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40021000 	.word	0x40021000
 8002b34:	20000238 	.word	0x20000238
 8002b38:	40020458 	.word	0x40020458
 8002b3c:	20000208 	.word	0x20000208

08002b40 <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b098      	sub	sp, #96	; 0x60
 8002b44:	af00      	add	r7, sp, #0
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b46:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8002b50:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
 8002b5c:	60da      	str	r2, [r3, #12]
 8002b5e:	611a      	str	r2, [r3, #16]
 8002b60:	615a      	str	r2, [r3, #20]
 8002b62:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b64:	f107 031c 	add.w	r3, r7, #28
 8002b68:	2220      	movs	r2, #32
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f004 fb95 	bl	800729c <memset>

	htim1.Instance = TIM1;
 8002b72:	4b4f      	ldr	r3, [pc, #316]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b74:	4a4f      	ldr	r2, [pc, #316]	; (8002cb4 <MX_TIM1_Init+0x174>)
 8002b76:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8002b78:	4b4d      	ldr	r3, [pc, #308]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b7e:	4b4c      	ldr	r3, [pc, #304]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 2000;
 8002b84:	4b4a      	ldr	r3, [pc, #296]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b86:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002b8a:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b8c:	4b48      	ldr	r3, [pc, #288]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002b92:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b98:	4b45      	ldr	r3, [pc, #276]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002b9e:	4844      	ldr	r0, [pc, #272]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002ba0:	f002 fdb6 	bl	8005710 <HAL_TIM_PWM_Init>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <MX_TIM1_Init+0x6e>
	{
		Error_Handler();
 8002baa:	f000 f8af 	bl	8002d0c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	65bb      	str	r3, [r7, #88]	; 0x58
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bb6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002bba:	4619      	mov	r1, r3
 8002bbc:	483c      	ldr	r0, [pc, #240]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002bbe:	f003 fa25 	bl	800600c <HAL_TIMEx_MasterConfigSynchronization>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <MX_TIM1_Init+0x8c>
	{
		Error_Handler();
 8002bc8:	f000 f8a0 	bl	8002d0c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bcc:	2360      	movs	r3, #96	; 0x60
 8002bce:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.Pulse = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	64bb      	str	r3, [r7, #72]	; 0x48
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	64fb      	str	r3, [r7, #76]	; 0x4c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002be0:	2300      	movs	r3, #0
 8002be2:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002be4:	2300      	movs	r3, #0
 8002be6:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002be8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002bec:	2200      	movs	r2, #0
 8002bee:	4619      	mov	r1, r3
 8002bf0:	482f      	ldr	r0, [pc, #188]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002bf2:	f002 fef3 	bl	80059dc <HAL_TIM_PWM_ConfigChannel>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM1_Init+0xc0>
	{
		Error_Handler();
 8002bfc:	f000 f886 	bl	8002d0c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c00:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002c04:	2204      	movs	r2, #4
 8002c06:	4619      	mov	r1, r3
 8002c08:	4829      	ldr	r0, [pc, #164]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002c0a:	f002 fee7 	bl	80059dc <HAL_TIM_PWM_ConfigChannel>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <MX_TIM1_Init+0xd8>
	{
		Error_Handler();
 8002c14:	f000 f87a 	bl	8002d0c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c18:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4823      	ldr	r0, [pc, #140]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002c22:	f002 fedb 	bl	80059dc <HAL_TIM_PWM_ConfigChannel>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <MX_TIM1_Init+0xf0>
	{
		Error_Handler();
 8002c2c:	f000 f86e 	bl	8002d0c <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c30:	2300      	movs	r3, #0
 8002c32:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c34:	2300      	movs	r3, #0
 8002c36:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.DeadTime = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c40:	2300      	movs	r3, #0
 8002c42:	62fb      	str	r3, [r7, #44]	; 0x2c
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c48:	633b      	str	r3, [r7, #48]	; 0x30
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c4e:	f107 031c 	add.w	r3, r7, #28
 8002c52:	4619      	mov	r1, r3
 8002c54:	4816      	ldr	r0, [pc, #88]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002c56:	f003 fa45 	bl	80060e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <MX_TIM1_Init+0x124>
	{
		Error_Handler();
 8002c60:	f000 f854 	bl	8002d0c <Error_Handler>
	}
	TIM_OC_InitTypeDef sConfigOC_CH3 = {0};
 8002c64:	463b      	mov	r3, r7
 8002c66:	2200      	movs	r2, #0
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
 8002c6c:	609a      	str	r2, [r3, #8]
 8002c6e:	60da      	str	r2, [r3, #12]
 8002c70:	611a      	str	r2, [r3, #16]
 8002c72:	615a      	str	r2, [r3, #20]
 8002c74:	619a      	str	r2, [r3, #24]
	sConfigOC_CH3.OCMode = TIM_OCMODE_PWM1;
 8002c76:	2360      	movs	r3, #96	; 0x60
 8002c78:	603b      	str	r3, [r7, #0]
	sConfigOC_CH3.Pulse = 1000;  // Period(2000) 50% 
 8002c7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c7e:	607b      	str	r3, [r7, #4]
	sConfigOC_CH3.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c80:	2300      	movs	r3, #0
 8002c82:	60bb      	str	r3, [r7, #8]
	sConfigOC_CH3.OCFastMode = TIM_OCFAST_DISABLE;
 8002c84:	2300      	movs	r3, #0
 8002c86:	613b      	str	r3, [r7, #16]
	sConfigOC_CH3.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]

	if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC_CH3, TIM_CHANNEL_3) != HAL_OK)
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	2208      	movs	r2, #8
 8002c90:	4619      	mov	r1, r3
 8002c92:	4807      	ldr	r0, [pc, #28]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002c94:	f002 fe46 	bl	8005924 <HAL_TIM_OC_ConfigChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <MX_TIM1_Init+0x162>
	{
		Error_Handler();
 8002c9e:	f000 f835 	bl	8002d0c <Error_Handler>
	}
	HAL_TIM_MspPostInit(&htim1);
 8002ca2:	4803      	ldr	r0, [pc, #12]	; (8002cb0 <MX_TIM1_Init+0x170>)
 8002ca4:	f000 f8fa 	bl	8002e9c <HAL_TIM_MspPostInit>
}
 8002ca8:	bf00      	nop
 8002caa:	3760      	adds	r7, #96	; 0x60
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	2000027c 	.word	0x2000027c
 8002cb4:	40012c00 	.word	0x40012c00

08002cb8 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8002cbc:	4b11      	ldr	r3, [pc, #68]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cbe:	4a12      	ldr	r2, [pc, #72]	; (8002d08 <MX_USART2_UART_Init+0x50>)
 8002cc0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002cc2:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cc8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cca:	4b0e      	ldr	r3, [pc, #56]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002cdc:	4b09      	ldr	r3, [pc, #36]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cde:	220c      	movs	r2, #12
 8002ce0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ce8:	4b06      	ldr	r3, [pc, #24]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cee:	4805      	ldr	r0, [pc, #20]	; (8002d04 <MX_USART2_UART_Init+0x4c>)
 8002cf0:	f003 fa49 	bl	8006186 <HAL_UART_Init>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8002cfa:	f000 f807 	bl	8002d0c <Error_Handler>
	}
}
 8002cfe:	bf00      	nop
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	200002c4 	.word	0x200002c4
 8002d08:	40004400 	.word	0x40004400

08002d0c <Error_Handler>:

void Error_Handler(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d10:	b672      	cpsid	i
}
 8002d12:	bf00      	nop
  __disable_irq();
  while (1)
 8002d14:	e7fe      	b.n	8002d14 <Error_Handler+0x8>
	...

08002d18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d1e:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	4a14      	ldr	r2, [pc, #80]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d24:	f043 0301 	orr.w	r3, r3, #1
 8002d28:	6193      	str	r3, [r2, #24]
 8002d2a:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d36:	4b0f      	ldr	r3, [pc, #60]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d38:	69db      	ldr	r3, [r3, #28]
 8002d3a:	4a0e      	ldr	r2, [pc, #56]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d40:	61d3      	str	r3, [r2, #28]
 8002d42:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <HAL_MspInit+0x5c>)
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d4a:	607b      	str	r3, [r7, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <HAL_MspInit+0x60>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d62:	60fb      	str	r3, [r7, #12]
 8002d64:	4a04      	ldr	r2, [pc, #16]	; (8002d78 <HAL_MspInit+0x60>)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40010000 	.word	0x40010000

08002d7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d84:	f107 0310 	add.w	r3, r7, #16
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
 8002d90:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC3)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a2d      	ldr	r2, [pc, #180]	; (8002e4c <HAL_ADC_MspInit+0xd0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d152      	bne.n	8002e42 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002d9c:	4b2c      	ldr	r3, [pc, #176]	; (8002e50 <HAL_ADC_MspInit+0xd4>)
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	4a2b      	ldr	r2, [pc, #172]	; (8002e50 <HAL_ADC_MspInit+0xd4>)
 8002da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002da6:	6193      	str	r3, [r2, #24]
 8002da8:	4b29      	ldr	r3, [pc, #164]	; (8002e50 <HAL_ADC_MspInit+0xd4>)
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002db4:	4b26      	ldr	r3, [pc, #152]	; (8002e50 <HAL_ADC_MspInit+0xd4>)
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	4a25      	ldr	r2, [pc, #148]	; (8002e50 <HAL_ADC_MspInit+0xd4>)
 8002dba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dbe:	6193      	str	r3, [r2, #24]
 8002dc0:	4b23      	ldr	r3, [pc, #140]	; (8002e50 <HAL_ADC_MspInit+0xd4>)
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PF6     ------> ADC3_IN4
    PF7     ------> ADC3_IN5
    */
    GPIO_InitStruct.Pin = phase_a_Pin|phase_b_Pin;
 8002dcc:	23c0      	movs	r3, #192	; 0xc0
 8002dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002dd4:	f107 0310 	add.w	r3, r7, #16
 8002dd8:	4619      	mov	r1, r3
 8002dda:	481e      	ldr	r0, [pc, #120]	; (8002e54 <HAL_ADC_MspInit+0xd8>)
 8002ddc:	f001 fc24 	bl	8004628 <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Channel5;
 8002de0:	4b1d      	ldr	r3, [pc, #116]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002de2:	4a1e      	ldr	r2, [pc, #120]	; (8002e5c <HAL_ADC_MspInit+0xe0>)
 8002de4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002de6:	4b1c      	ldr	r3, [pc, #112]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dec:	4b1a      	ldr	r3, [pc, #104]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002df2:	4b19      	ldr	r3, [pc, #100]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002df4:	2280      	movs	r2, #128	; 0x80
 8002df6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002df8:	4b17      	ldr	r3, [pc, #92]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002dfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002dfe:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e00:	4b15      	ldr	r3, [pc, #84]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002e02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e06:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002e08:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002e0e:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002e10:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002e14:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002e16:	4810      	ldr	r0, [pc, #64]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002e18:	f001 f8c6 	bl	8003fa8 <HAL_DMA_Init>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8002e22:	f7ff ff73 	bl	8002d0c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a0b      	ldr	r2, [pc, #44]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002e2a:	621a      	str	r2, [r3, #32]
 8002e2c:	4a0a      	ldr	r2, [pc, #40]	; (8002e58 <HAL_ADC_MspInit+0xdc>)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8002e32:	2200      	movs	r2, #0
 8002e34:	2100      	movs	r1, #0
 8002e36:	202f      	movs	r0, #47	; 0x2f
 8002e38:	f001 f87f 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8002e3c:	202f      	movs	r0, #47	; 0x2f
 8002e3e:	f001 f898 	bl	8003f72 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC3_MspInit 1 */

  }

}
 8002e42:	bf00      	nop
 8002e44:	3720      	adds	r7, #32
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40013c00 	.word	0x40013c00
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40011c00 	.word	0x40011c00
 8002e58:	20000238 	.word	0x20000238
 8002e5c:	40020458 	.word	0x40020458

08002e60 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a09      	ldr	r2, [pc, #36]	; (8002e94 <HAL_TIM_PWM_MspInit+0x34>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d10b      	bne.n	8002e8a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e72:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <HAL_TIM_PWM_MspInit+0x38>)
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	4a08      	ldr	r2, [pc, #32]	; (8002e98 <HAL_TIM_PWM_MspInit+0x38>)
 8002e78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e7c:	6193      	str	r3, [r2, #24]
 8002e7e:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <HAL_TIM_PWM_MspInit+0x38>)
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002e8a:	bf00      	nop
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr
 8002e94:	40012c00 	.word	0x40012c00
 8002e98:	40021000 	.word	0x40021000

08002e9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b088      	sub	sp, #32
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ea4:	f107 030c 	add.w	r3, r7, #12
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]
 8002eac:	605a      	str	r2, [r3, #4]
 8002eae:	609a      	str	r2, [r3, #8]
 8002eb0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a19      	ldr	r2, [pc, #100]	; (8002f1c <HAL_TIM_MspPostInit+0x80>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d12a      	bne.n	8002f12 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ebc:	4b18      	ldr	r3, [pc, #96]	; (8002f20 <HAL_TIM_MspPostInit+0x84>)
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	4a17      	ldr	r2, [pc, #92]	; (8002f20 <HAL_TIM_MspPostInit+0x84>)
 8002ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ec6:	6193      	str	r3, [r2, #24]
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <HAL_TIM_MspPostInit+0x84>)
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = PWM_A_Pin|PWM_B_Pin|PWM_C_Pin;
 8002ed4:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 8002ed8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eda:	2302      	movs	r3, #2
 8002edc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ee2:	f107 030c 	add.w	r3, r7, #12
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	480e      	ldr	r0, [pc, #56]	; (8002f24 <HAL_TIM_MspPostInit+0x88>)
 8002eea:	f001 fb9d 	bl	8004628 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 8002eee:	4b0e      	ldr	r3, [pc, #56]	; (8002f28 <HAL_TIM_MspPostInit+0x8c>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	61fb      	str	r3, [r7, #28]
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002f02:	61fb      	str	r3, [r7, #28]
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002f0a:	61fb      	str	r3, [r7, #28]
 8002f0c:	4a06      	ldr	r2, [pc, #24]	; (8002f28 <HAL_TIM_MspPostInit+0x8c>)
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f12:	bf00      	nop
 8002f14:	3720      	adds	r7, #32
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40012c00 	.word	0x40012c00
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40011800 	.word	0x40011800
 8002f28:	40010000 	.word	0x40010000

08002f2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f34:	f107 0310 	add.w	r3, r7, #16
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]
 8002f40:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a1b      	ldr	r2, [pc, #108]	; (8002fb4 <HAL_UART_MspInit+0x88>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d12f      	bne.n	8002fac <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f4c:	4b1a      	ldr	r3, [pc, #104]	; (8002fb8 <HAL_UART_MspInit+0x8c>)
 8002f4e:	69db      	ldr	r3, [r3, #28]
 8002f50:	4a19      	ldr	r2, [pc, #100]	; (8002fb8 <HAL_UART_MspInit+0x8c>)
 8002f52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f56:	61d3      	str	r3, [r2, #28]
 8002f58:	4b17      	ldr	r3, [pc, #92]	; (8002fb8 <HAL_UART_MspInit+0x8c>)
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f64:	4b14      	ldr	r3, [pc, #80]	; (8002fb8 <HAL_UART_MspInit+0x8c>)
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	4a13      	ldr	r2, [pc, #76]	; (8002fb8 <HAL_UART_MspInit+0x8c>)
 8002f6a:	f043 0304 	orr.w	r3, r3, #4
 8002f6e:	6193      	str	r3, [r2, #24]
 8002f70:	4b11      	ldr	r3, [pc, #68]	; (8002fb8 <HAL_UART_MspInit+0x8c>)
 8002f72:	699b      	ldr	r3, [r3, #24]
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f7c:	2304      	movs	r3, #4
 8002f7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f80:	2302      	movs	r3, #2
 8002f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f84:	2303      	movs	r3, #3
 8002f86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f88:	f107 0310 	add.w	r3, r7, #16
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	480b      	ldr	r0, [pc, #44]	; (8002fbc <HAL_UART_MspInit+0x90>)
 8002f90:	f001 fb4a 	bl	8004628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002f94:	2308      	movs	r3, #8
 8002f96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fa0:	f107 0310 	add.w	r3, r7, #16
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4805      	ldr	r0, [pc, #20]	; (8002fbc <HAL_UART_MspInit+0x90>)
 8002fa8:	f001 fb3e 	bl	8004628 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002fac:	bf00      	nop
 8002fae:	3720      	adds	r7, #32
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	40004400 	.word	0x40004400
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	40010800 	.word	0x40010800

08002fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fc4:	e7fe      	b.n	8002fc4 <NMI_Handler+0x4>

08002fc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fca:	e7fe      	b.n	8002fca <HardFault_Handler+0x4>

08002fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fd0:	e7fe      	b.n	8002fd0 <MemManage_Handler+0x4>

08002fd2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fd6:	e7fe      	b.n	8002fd6 <BusFault_Handler+0x4>

08002fd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fdc:	e7fe      	b.n	8002fdc <UsageFault_Handler+0x4>

08002fde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc80      	pop	{r7}
 8002fe8:	4770      	bx	lr

08002fea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr

08002ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ffa:	bf00      	nop
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bc80      	pop	{r7}
 8003000:	4770      	bx	lr

08003002 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003006:	f000 f92d 	bl	8003264 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800300a:	bf00      	nop
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <ADC3_IRQHandler>:
/**
  * @brief This function handles ADC3 global interrupt.
  */

void ADC3_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
	HAL_ADC_IRQHandler(&hadc3);
 8003014:	4802      	ldr	r0, [pc, #8]	; (8003020 <ADC3_IRQHandler+0x10>)
 8003016:	f000 fb2d 	bl	8003674 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000208 	.word	0x20000208

08003024 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003028:	4802      	ldr	r0, [pc, #8]	; (8003034 <DMA2_Channel4_5_IRQHandler+0x10>)
 800302a:	f001 f893 	bl	8004154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20000238 	.word	0x20000238

08003038 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return 1;
 800303c:	2301      	movs	r3, #1
}
 800303e:	4618      	mov	r0, r3
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	4770      	bx	lr

08003046 <_kill>:

int _kill(int pid, int sig)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b082      	sub	sp, #8
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
 800304e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003050:	f004 f976 	bl	8007340 <__errno>
 8003054:	4603      	mov	r3, r0
 8003056:	2216      	movs	r2, #22
 8003058:	601a      	str	r2, [r3, #0]
  return -1;
 800305a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <_exit>:

void _exit (int status)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b082      	sub	sp, #8
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800306e:	f04f 31ff 	mov.w	r1, #4294967295
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff ffe7 	bl	8003046 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003078:	e7fe      	b.n	8003078 <_exit+0x12>

0800307a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b086      	sub	sp, #24
 800307e:	af00      	add	r7, sp, #0
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	e00a      	b.n	80030a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800308c:	f3af 8000 	nop.w
 8003090:	4601      	mov	r1, r0
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	60ba      	str	r2, [r7, #8]
 8003098:	b2ca      	uxtb	r2, r1
 800309a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3301      	adds	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	dbf0      	blt.n	800308c <_read+0x12>
  }

  return len;
 80030aa:	687b      	ldr	r3, [r7, #4]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr

080030ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030da:	605a      	str	r2, [r3, #4]
  return 0;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bc80      	pop	{r7}
 80030e6:	4770      	bx	lr

080030e8 <_isatty>:

int _isatty(int file)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030f0:	2301      	movs	r3, #1
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr

080030fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800311c:	4a14      	ldr	r2, [pc, #80]	; (8003170 <_sbrk+0x5c>)
 800311e:	4b15      	ldr	r3, [pc, #84]	; (8003174 <_sbrk+0x60>)
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003128:	4b13      	ldr	r3, [pc, #76]	; (8003178 <_sbrk+0x64>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d102      	bne.n	8003136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <_sbrk+0x64>)
 8003132:	4a12      	ldr	r2, [pc, #72]	; (800317c <_sbrk+0x68>)
 8003134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003136:	4b10      	ldr	r3, [pc, #64]	; (8003178 <_sbrk+0x64>)
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4413      	add	r3, r2
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	429a      	cmp	r2, r3
 8003142:	d207      	bcs.n	8003154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003144:	f004 f8fc 	bl	8007340 <__errno>
 8003148:	4603      	mov	r3, r0
 800314a:	220c      	movs	r2, #12
 800314c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800314e:	f04f 33ff 	mov.w	r3, #4294967295
 8003152:	e009      	b.n	8003168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003154:	4b08      	ldr	r3, [pc, #32]	; (8003178 <_sbrk+0x64>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800315a:	4b07      	ldr	r3, [pc, #28]	; (8003178 <_sbrk+0x64>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	4a05      	ldr	r2, [pc, #20]	; (8003178 <_sbrk+0x64>)
 8003164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003166:	68fb      	ldr	r3, [r7, #12]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20010000 	.word	0x20010000
 8003174:	00000400 	.word	0x00000400
 8003178:	20000394 	.word	0x20000394
 800317c:	200004e8 	.word	0x200004e8

08003180 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003184:	bf00      	nop
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800318c:	f7ff fff8 	bl	8003180 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003190:	480b      	ldr	r0, [pc, #44]	; (80031c0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003192:	490c      	ldr	r1, [pc, #48]	; (80031c4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003194:	4a0c      	ldr	r2, [pc, #48]	; (80031c8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003198:	e002      	b.n	80031a0 <LoopCopyDataInit>

0800319a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800319a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800319c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800319e:	3304      	adds	r3, #4

080031a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031a4:	d3f9      	bcc.n	800319a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031a6:	4a09      	ldr	r2, [pc, #36]	; (80031cc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80031a8:	4c09      	ldr	r4, [pc, #36]	; (80031d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031ac:	e001      	b.n	80031b2 <LoopFillZerobss>

080031ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031b0:	3204      	adds	r2, #4

080031b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031b4:	d3fb      	bcc.n	80031ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031b6:	f004 f8c9 	bl	800734c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031ba:	f7fe fb01 	bl	80017c0 <main>
  bx lr
 80031be:	4770      	bx	lr
  ldr r0, =_sdata
 80031c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031c4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80031c8:	0800a9fc 	.word	0x0800a9fc
  ldr r2, =_sbss
 80031cc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80031d0:	200004e8 	.word	0x200004e8

080031d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031d4:	e7fe      	b.n	80031d4 <ADC1_2_IRQHandler>
	...

080031d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031dc:	4b08      	ldr	r3, [pc, #32]	; (8003200 <HAL_Init+0x28>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a07      	ldr	r2, [pc, #28]	; (8003200 <HAL_Init+0x28>)
 80031e2:	f043 0310 	orr.w	r3, r3, #16
 80031e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e8:	2003      	movs	r0, #3
 80031ea:	f000 fe9b 	bl	8003f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031ee:	200f      	movs	r0, #15
 80031f0:	f000 f808 	bl	8003204 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031f4:	f7ff fd90 	bl	8002d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40022000 	.word	0x40022000

08003204 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800320c:	4b12      	ldr	r3, [pc, #72]	; (8003258 <HAL_InitTick+0x54>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4b12      	ldr	r3, [pc, #72]	; (800325c <HAL_InitTick+0x58>)
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	4619      	mov	r1, r3
 8003216:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800321a:	fbb3 f3f1 	udiv	r3, r3, r1
 800321e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003222:	4618      	mov	r0, r3
 8003224:	f000 feb3 	bl	8003f8e <HAL_SYSTICK_Config>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e00e      	b.n	8003250 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2b0f      	cmp	r3, #15
 8003236:	d80a      	bhi.n	800324e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003238:	2200      	movs	r2, #0
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	f04f 30ff 	mov.w	r0, #4294967295
 8003240:	f000 fe7b 	bl	8003f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003244:	4a06      	ldr	r2, [pc, #24]	; (8003260 <HAL_InitTick+0x5c>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	e000      	b.n	8003250 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
}
 8003250:	4618      	mov	r0, r3
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20000018 	.word	0x20000018
 800325c:	20000020 	.word	0x20000020
 8003260:	2000001c 	.word	0x2000001c

08003264 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003268:	4b05      	ldr	r3, [pc, #20]	; (8003280 <HAL_IncTick+0x1c>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	461a      	mov	r2, r3
 800326e:	4b05      	ldr	r3, [pc, #20]	; (8003284 <HAL_IncTick+0x20>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4413      	add	r3, r2
 8003274:	4a03      	ldr	r2, [pc, #12]	; (8003284 <HAL_IncTick+0x20>)
 8003276:	6013      	str	r3, [r2, #0]
}
 8003278:	bf00      	nop
 800327a:	46bd      	mov	sp, r7
 800327c:	bc80      	pop	{r7}
 800327e:	4770      	bx	lr
 8003280:	20000020 	.word	0x20000020
 8003284:	20000398 	.word	0x20000398

08003288 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return uwTick;
 800328c:	4b02      	ldr	r3, [pc, #8]	; (8003298 <HAL_GetTick+0x10>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr
 8003298:	20000398 	.word	0x20000398

0800329c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a4:	f7ff fff0 	bl	8003288 <HAL_GetTick>
 80032a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b4:	d005      	beq.n	80032c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032b6:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <HAL_Delay+0x44>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	461a      	mov	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	4413      	add	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032c2:	bf00      	nop
 80032c4:	f7ff ffe0 	bl	8003288 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d8f7      	bhi.n	80032c4 <HAL_Delay+0x28>
  {
  }
}
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000020 	.word	0x20000020

080032e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ec:	2300      	movs	r3, #0
 80032ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80032f8:	2300      	movs	r3, #0
 80032fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e0ce      	b.n	80034a4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	2b00      	cmp	r3, #0
 8003312:	d109      	bne.n	8003328 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7ff fd2a 	bl	8002d7c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 fbcf 	bl	8003acc <ADC_ConversionStop_Disable>
 800332e:	4603      	mov	r3, r0
 8003330:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003336:	f003 0310 	and.w	r3, r3, #16
 800333a:	2b00      	cmp	r3, #0
 800333c:	f040 80a9 	bne.w	8003492 <HAL_ADC_Init+0x1ae>
 8003340:	7dfb      	ldrb	r3, [r7, #23]
 8003342:	2b00      	cmp	r3, #0
 8003344:	f040 80a5 	bne.w	8003492 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003350:	f023 0302 	bic.w	r3, r3, #2
 8003354:	f043 0202 	orr.w	r2, r3, #2
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4951      	ldr	r1, [pc, #324]	; (80034ac <HAL_ADC_Init+0x1c8>)
 8003366:	428b      	cmp	r3, r1
 8003368:	d10a      	bne.n	8003380 <HAL_ADC_Init+0x9c>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003372:	d002      	beq.n	800337a <HAL_ADC_Init+0x96>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	e004      	b.n	8003384 <HAL_ADC_Init+0xa0>
 800337a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800337e:	e001      	b.n	8003384 <HAL_ADC_Init+0xa0>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003384:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	7b1b      	ldrb	r3, [r3, #12]
 800338a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800338c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800338e:	68ba      	ldr	r2, [r7, #8]
 8003390:	4313      	orrs	r3, r2
 8003392:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800339c:	d003      	beq.n	80033a6 <HAL_ADC_Init+0xc2>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d102      	bne.n	80033ac <HAL_ADC_Init+0xc8>
 80033a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033aa:	e000      	b.n	80033ae <HAL_ADC_Init+0xca>
 80033ac:	2300      	movs	r3, #0
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7d1b      	ldrb	r3, [r3, #20]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d119      	bne.n	80033f0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	7b1b      	ldrb	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d109      	bne.n	80033d8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	3b01      	subs	r3, #1
 80033ca:	035a      	lsls	r2, r3, #13
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	e00b      	b.n	80033f0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e8:	f043 0201 	orr.w	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	430a      	orrs	r2, r1
 8003402:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	4b29      	ldr	r3, [pc, #164]	; (80034b0 <HAL_ADC_Init+0x1cc>)
 800340c:	4013      	ands	r3, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	68b9      	ldr	r1, [r7, #8]
 8003414:	430b      	orrs	r3, r1
 8003416:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003420:	d003      	beq.n	800342a <HAL_ADC_Init+0x146>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d104      	bne.n	8003434 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	3b01      	subs	r3, #1
 8003430:	051b      	lsls	r3, r3, #20
 8003432:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	430a      	orrs	r2, r1
 8003446:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	4b19      	ldr	r3, [pc, #100]	; (80034b4 <HAL_ADC_Init+0x1d0>)
 8003450:	4013      	ands	r3, r2
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	429a      	cmp	r2, r3
 8003456:	d10b      	bne.n	8003470 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	f043 0201 	orr.w	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800346e:	e018      	b.n	80034a2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003474:	f023 0312 	bic.w	r3, r3, #18
 8003478:	f043 0210 	orr.w	r2, r3, #16
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	f043 0201 	orr.w	r2, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003490:	e007      	b.n	80034a2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003496:	f043 0210 	orr.w	r2, r3, #16
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40013c00 	.word	0x40013c00
 80034b0:	ffe1f7fd 	.word	0xffe1f7fd
 80034b4:	ff1f0efe 	.word	0xff1f0efe

080034b8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a64      	ldr	r2, [pc, #400]	; (8003660 <HAL_ADC_Start_DMA+0x1a8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d004      	beq.n	80034dc <HAL_ADC_Start_DMA+0x24>
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a63      	ldr	r2, [pc, #396]	; (8003664 <HAL_ADC_Start_DMA+0x1ac>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d106      	bne.n	80034ea <HAL_ADC_Start_DMA+0x32>
 80034dc:	4b60      	ldr	r3, [pc, #384]	; (8003660 <HAL_ADC_Start_DMA+0x1a8>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f040 80b3 	bne.w	8003650 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d101      	bne.n	80034f8 <HAL_ADC_Start_DMA+0x40>
 80034f4:	2302      	movs	r3, #2
 80034f6:	e0ae      	b.n	8003656 <HAL_ADC_Start_DMA+0x19e>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 fa89 	bl	8003a18 <ADC_Enable>
 8003506:	4603      	mov	r3, r0
 8003508:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800350a:	7dfb      	ldrb	r3, [r7, #23]
 800350c:	2b00      	cmp	r3, #0
 800350e:	f040 809a 	bne.w	8003646 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800351a:	f023 0301 	bic.w	r3, r3, #1
 800351e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a4e      	ldr	r2, [pc, #312]	; (8003664 <HAL_ADC_Start_DMA+0x1ac>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d105      	bne.n	800353c <HAL_ADC_Start_DMA+0x84>
 8003530:	4b4b      	ldr	r3, [pc, #300]	; (8003660 <HAL_ADC_Start_DMA+0x1a8>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d115      	bne.n	8003568 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003540:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003552:	2b00      	cmp	r3, #0
 8003554:	d026      	beq.n	80035a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800355e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003566:	e01d      	b.n	80035a4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a39      	ldr	r2, [pc, #228]	; (8003660 <HAL_ADC_Start_DMA+0x1a8>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d004      	beq.n	8003588 <HAL_ADC_Start_DMA+0xd0>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a38      	ldr	r2, [pc, #224]	; (8003664 <HAL_ADC_Start_DMA+0x1ac>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d10d      	bne.n	80035a4 <HAL_ADC_Start_DMA+0xec>
 8003588:	4b35      	ldr	r3, [pc, #212]	; (8003660 <HAL_ADC_Start_DMA+0x1a8>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003590:	2b00      	cmp	r3, #0
 8003592:	d007      	beq.n	80035a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003598:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800359c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d006      	beq.n	80035be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b4:	f023 0206 	bic.w	r2, r3, #6
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80035bc:	e002      	b.n	80035c4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	4a25      	ldr	r2, [pc, #148]	; (8003668 <HAL_ADC_Start_DMA+0x1b0>)
 80035d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	4a24      	ldr	r2, [pc, #144]	; (800366c <HAL_ADC_Start_DMA+0x1b4>)
 80035da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	4a23      	ldr	r2, [pc, #140]	; (8003670 <HAL_ADC_Start_DMA+0x1b8>)
 80035e2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 0202 	mvn.w	r2, #2
 80035ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a18      	ldr	r0, [r3, #32]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	334c      	adds	r3, #76	; 0x4c
 8003608:	4619      	mov	r1, r3
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f000 fd41 	bl	8004094 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800361c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003620:	d108      	bne.n	8003634 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003630:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003632:	e00f      	b.n	8003654 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003642:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003644:	e006      	b.n	8003654 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800364e:	e001      	b.n	8003654 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003654:	7dfb      	ldrb	r3, [r7, #23]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40012400 	.word	0x40012400
 8003664:	40012800 	.word	0x40012800
 8003668:	08003b4f 	.word	0x08003b4f
 800366c:	08003bcb 	.word	0x08003bcb
 8003670:	08003be7 	.word	0x08003be7

08003674 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d03e      	beq.n	8003714 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d039      	beq.n	8003714 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a4:	f003 0310 	and.w	r3, r3, #16
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d105      	bne.n	80036b8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80036c2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80036c6:	d11d      	bne.n	8003704 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d119      	bne.n	8003704 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0220 	bic.w	r2, r2, #32
 80036de:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d105      	bne.n	8003704 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fc:	f043 0201 	orr.w	r2, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff f9b9 	bl	8002a7c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f06f 0212 	mvn.w	r2, #18
 8003712:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800371a:	2b00      	cmp	r3, #0
 800371c:	d04d      	beq.n	80037ba <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	d048      	beq.n	80037ba <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2b00      	cmp	r3, #0
 8003732:	d105      	bne.n	8003740 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003738:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800374a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800374e:	d012      	beq.n	8003776 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800375a:	2b00      	cmp	r3, #0
 800375c:	d125      	bne.n	80037aa <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003768:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800376c:	d11d      	bne.n	80037aa <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003772:	2b00      	cmp	r3, #0
 8003774:	d119      	bne.n	80037aa <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003784:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800379a:	2b00      	cmp	r3, #0
 800379c:	d105      	bne.n	80037aa <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a2:	f043 0201 	orr.w	r2, r3, #1
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 fae4 	bl	8003d78 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 020c 	mvn.w	r2, #12
 80037b8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d012      	beq.n	80037ea <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00d      	beq.n	80037ea <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f812 	bl	8003804 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f06f 0201 	mvn.w	r2, #1
 80037e8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80037ea:	bf00      	nop
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr

08003804 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr

08003816 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003836:	2300      	movs	r3, #0
 8003838:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x20>
 8003844:	2302      	movs	r3, #2
 8003846:	e0dc      	b.n	8003a02 <HAL_ADC_ConfigChannel+0x1da>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	2b06      	cmp	r3, #6
 8003856:	d81c      	bhi.n	8003892 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	4613      	mov	r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4413      	add	r3, r2
 8003868:	3b05      	subs	r3, #5
 800386a:	221f      	movs	r2, #31
 800386c:	fa02 f303 	lsl.w	r3, r2, r3
 8003870:	43db      	mvns	r3, r3
 8003872:	4019      	ands	r1, r3
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	6818      	ldr	r0, [r3, #0]
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	4613      	mov	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	3b05      	subs	r3, #5
 8003884:	fa00 f203 	lsl.w	r2, r0, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	635a      	str	r2, [r3, #52]	; 0x34
 8003890:	e03c      	b.n	800390c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b0c      	cmp	r3, #12
 8003898:	d81c      	bhi.n	80038d4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	3b23      	subs	r3, #35	; 0x23
 80038ac:	221f      	movs	r2, #31
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	4019      	ands	r1, r3
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	4613      	mov	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	3b23      	subs	r3, #35	; 0x23
 80038c6:	fa00 f203 	lsl.w	r2, r0, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	631a      	str	r2, [r3, #48]	; 0x30
 80038d2:	e01b      	b.n	800390c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	4613      	mov	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4413      	add	r3, r2
 80038e4:	3b41      	subs	r3, #65	; 0x41
 80038e6:	221f      	movs	r2, #31
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	43db      	mvns	r3, r3
 80038ee:	4019      	ands	r1, r3
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	6818      	ldr	r0, [r3, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4413      	add	r3, r2
 80038fe:	3b41      	subs	r3, #65	; 0x41
 8003900:	fa00 f203 	lsl.w	r2, r0, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b09      	cmp	r3, #9
 8003912:	d91c      	bls.n	800394e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68d9      	ldr	r1, [r3, #12]
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	4613      	mov	r3, r2
 8003920:	005b      	lsls	r3, r3, #1
 8003922:	4413      	add	r3, r2
 8003924:	3b1e      	subs	r3, #30
 8003926:	2207      	movs	r2, #7
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	43db      	mvns	r3, r3
 800392e:	4019      	ands	r1, r3
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	6898      	ldr	r0, [r3, #8]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4613      	mov	r3, r2
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	4413      	add	r3, r2
 800393e:	3b1e      	subs	r3, #30
 8003940:	fa00 f203 	lsl.w	r2, r0, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	60da      	str	r2, [r3, #12]
 800394c:	e019      	b.n	8003982 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	6919      	ldr	r1, [r3, #16]
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	4613      	mov	r3, r2
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	4413      	add	r3, r2
 800395e:	2207      	movs	r2, #7
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	4019      	ands	r1, r3
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	6898      	ldr	r0, [r3, #8]
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	4613      	mov	r3, r2
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	4413      	add	r3, r2
 8003976:	fa00 f203 	lsl.w	r2, r0, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2b10      	cmp	r3, #16
 8003988:	d003      	beq.n	8003992 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800398e:	2b11      	cmp	r3, #17
 8003990:	d132      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1d      	ldr	r2, [pc, #116]	; (8003a0c <HAL_ADC_ConfigChannel+0x1e4>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d125      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d126      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80039b8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b10      	cmp	r3, #16
 80039c0:	d11a      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039c2:	4b13      	ldr	r3, [pc, #76]	; (8003a10 <HAL_ADC_ConfigChannel+0x1e8>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a13      	ldr	r2, [pc, #76]	; (8003a14 <HAL_ADC_ConfigChannel+0x1ec>)
 80039c8:	fba2 2303 	umull	r2, r3, r2, r3
 80039cc:	0c9a      	lsrs	r2, r3, #18
 80039ce:	4613      	mov	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4413      	add	r3, r2
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039d8:	e002      	b.n	80039e0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	3b01      	subs	r3, #1
 80039de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f9      	bne.n	80039da <HAL_ADC_ConfigChannel+0x1b2>
 80039e6:	e007      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ec:	f043 0220 	orr.w	r2, r3, #32
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bc80      	pop	{r7}
 8003a0a:	4770      	bx	lr
 8003a0c:	40012400 	.word	0x40012400
 8003a10:	20000018 	.word	0x20000018
 8003a14:	431bde83 	.word	0x431bde83

08003a18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d040      	beq.n	8003ab8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f042 0201 	orr.w	r2, r2, #1
 8003a44:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a46:	4b1f      	ldr	r3, [pc, #124]	; (8003ac4 <ADC_Enable+0xac>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a1f      	ldr	r2, [pc, #124]	; (8003ac8 <ADC_Enable+0xb0>)
 8003a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a50:	0c9b      	lsrs	r3, r3, #18
 8003a52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003a54:	e002      	b.n	8003a5c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f9      	bne.n	8003a56 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a62:	f7ff fc11 	bl	8003288 <HAL_GetTick>
 8003a66:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003a68:	e01f      	b.n	8003aaa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a6a:	f7ff fc0d 	bl	8003288 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d918      	bls.n	8003aaa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d011      	beq.n	8003aaa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8a:	f043 0210 	orr.w	r2, r3, #16
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a96:	f043 0201 	orr.w	r2, r3, #1
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e007      	b.n	8003aba <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d1d8      	bne.n	8003a6a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000018 	.word	0x20000018
 8003ac8:	431bde83 	.word	0x431bde83

08003acc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d12e      	bne.n	8003b44 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f022 0201 	bic.w	r2, r2, #1
 8003af4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003af6:	f7ff fbc7 	bl	8003288 <HAL_GetTick>
 8003afa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003afc:	e01b      	b.n	8003b36 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003afe:	f7ff fbc3 	bl	8003288 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d914      	bls.n	8003b36 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d10d      	bne.n	8003b36 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1e:	f043 0210 	orr.w	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2a:	f043 0201 	orr.w	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e007      	b.n	8003b46 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d0dc      	beq.n	8003afe <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d127      	bne.n	8003bb8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003b7e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003b82:	d115      	bne.n	8003bb0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d111      	bne.n	8003bb0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d105      	bne.n	8003bb0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	f043 0201 	orr.w	r2, r3, #1
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f7fe ff63 	bl	8002a7c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003bb6:	e004      	b.n	8003bc2 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6a1b      	ldr	r3, [r3, #32]
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	4798      	blx	r3
}
 8003bc2:	bf00      	nop
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f7ff fe0a 	bl	80037f2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bde:	bf00      	nop
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b084      	sub	sp, #16
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c04:	f043 0204 	orr.w	r2, r3, #4
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f7ff fe02 	bl	8003816 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c12:	bf00      	nop
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
	...

08003c1c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003c1c:	b590      	push	{r4, r7, lr}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c24:	2300      	movs	r3, #0
 8003c26:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d101      	bne.n	8003c3a <HAL_ADCEx_Calibration_Start+0x1e>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e097      	b.n	8003d6a <HAL_ADCEx_Calibration_Start+0x14e>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7ff ff42 	bl	8003acc <ADC_ConversionStop_Disable>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f7ff fee3 	bl	8003a18 <ADC_Enable>
 8003c52:	4603      	mov	r3, r0
 8003c54:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f040 8081 	bne.w	8003d60 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c62:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c66:	f023 0302 	bic.w	r3, r3, #2
 8003c6a:	f043 0202 	orr.w	r2, r3, #2
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003c72:	4b40      	ldr	r3, [pc, #256]	; (8003d74 <HAL_ADCEx_Calibration_Start+0x158>)
 8003c74:	681c      	ldr	r4, [r3, #0]
 8003c76:	2002      	movs	r0, #2
 8003c78:	f001 fb60 	bl	800533c <HAL_RCCEx_GetPeriphCLKFreq>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003c82:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003c84:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003c86:	e002      	b.n	8003c8e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1f9      	bne.n	8003c88 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	689a      	ldr	r2, [r3, #8]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0208 	orr.w	r2, r2, #8
 8003ca2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003ca4:	f7ff faf0 	bl	8003288 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003caa:	e01b      	b.n	8003ce4 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003cac:	f7ff faec 	bl	8003288 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b0a      	cmp	r3, #10
 8003cb8:	d914      	bls.n	8003ce4 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 0308 	and.w	r3, r3, #8
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00d      	beq.n	8003ce4 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ccc:	f023 0312 	bic.w	r3, r3, #18
 8003cd0:	f043 0210 	orr.w	r2, r3, #16
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e042      	b.n	8003d6a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1dc      	bne.n	8003cac <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f042 0204 	orr.w	r2, r2, #4
 8003d00:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003d02:	f7ff fac1 	bl	8003288 <HAL_GetTick>
 8003d06:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003d08:	e01b      	b.n	8003d42 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003d0a:	f7ff fabd 	bl	8003288 <HAL_GetTick>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	2b0a      	cmp	r3, #10
 8003d16:	d914      	bls.n	8003d42 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f003 0304 	and.w	r3, r3, #4
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00d      	beq.n	8003d42 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2a:	f023 0312 	bic.w	r3, r3, #18
 8003d2e:	f043 0210 	orr.w	r2, r3, #16
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e013      	b.n	8003d6a <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1dc      	bne.n	8003d0a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	f023 0303 	bic.w	r3, r3, #3
 8003d58:	f043 0201 	orr.w	r2, r3, #1
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003d68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	371c      	adds	r7, #28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd90      	pop	{r4, r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20000018 	.word	0x20000018

08003d78 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr
	...

08003d8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f003 0307 	and.w	r3, r3, #7
 8003d9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	; (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003da2:	68ba      	ldr	r2, [r7, #8]
 8003da4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003da8:	4013      	ands	r3, r2
 8003daa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003db4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dbe:	4a04      	ldr	r2, [pc, #16]	; (8003dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	60d3      	str	r3, [r2, #12]
}
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	e000ed00 	.word	0xe000ed00

08003dd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dd8:	4b04      	ldr	r3, [pc, #16]	; (8003dec <__NVIC_GetPriorityGrouping+0x18>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	0a1b      	lsrs	r3, r3, #8
 8003dde:	f003 0307 	and.w	r3, r3, #7
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	e000ed00 	.word	0xe000ed00

08003df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	4603      	mov	r3, r0
 8003df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	db0b      	blt.n	8003e1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e02:	79fb      	ldrb	r3, [r7, #7]
 8003e04:	f003 021f 	and.w	r2, r3, #31
 8003e08:	4906      	ldr	r1, [pc, #24]	; (8003e24 <__NVIC_EnableIRQ+0x34>)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	095b      	lsrs	r3, r3, #5
 8003e10:	2001      	movs	r0, #1
 8003e12:	fa00 f202 	lsl.w	r2, r0, r2
 8003e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e1a:	bf00      	nop
 8003e1c:	370c      	adds	r7, #12
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	e000e100 	.word	0xe000e100

08003e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	6039      	str	r1, [r7, #0]
 8003e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	db0a      	blt.n	8003e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	490c      	ldr	r1, [pc, #48]	; (8003e74 <__NVIC_SetPriority+0x4c>)
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	0112      	lsls	r2, r2, #4
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e50:	e00a      	b.n	8003e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	4908      	ldr	r1, [pc, #32]	; (8003e78 <__NVIC_SetPriority+0x50>)
 8003e58:	79fb      	ldrb	r3, [r7, #7]
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	3b04      	subs	r3, #4
 8003e60:	0112      	lsls	r2, r2, #4
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	440b      	add	r3, r1
 8003e66:	761a      	strb	r2, [r3, #24]
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bc80      	pop	{r7}
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	e000e100 	.word	0xe000e100
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b089      	sub	sp, #36	; 0x24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	f1c3 0307 	rsb	r3, r3, #7
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	bf28      	it	cs
 8003e9a:	2304      	movcs	r3, #4
 8003e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	3304      	adds	r3, #4
 8003ea2:	2b06      	cmp	r3, #6
 8003ea4:	d902      	bls.n	8003eac <NVIC_EncodePriority+0x30>
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	3b03      	subs	r3, #3
 8003eaa:	e000      	b.n	8003eae <NVIC_EncodePriority+0x32>
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43da      	mvns	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	401a      	ands	r2, r3
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	fa01 f303 	lsl.w	r3, r1, r3
 8003ece:	43d9      	mvns	r1, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed4:	4313      	orrs	r3, r2
         );
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3724      	adds	r7, #36	; 0x24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr

08003ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ef0:	d301      	bcc.n	8003ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e00f      	b.n	8003f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ef6:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <SysTick_Config+0x40>)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003efe:	210f      	movs	r1, #15
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295
 8003f04:	f7ff ff90 	bl	8003e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f08:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <SysTick_Config+0x40>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f0e:	4b04      	ldr	r3, [pc, #16]	; (8003f20 <SysTick_Config+0x40>)
 8003f10:	2207      	movs	r2, #7
 8003f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	e000e010 	.word	0xe000e010

08003f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff2d 	bl	8003d8c <__NVIC_SetPriorityGrouping>
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b086      	sub	sp, #24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	4603      	mov	r3, r0
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f4c:	f7ff ff42 	bl	8003dd4 <__NVIC_GetPriorityGrouping>
 8003f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	6978      	ldr	r0, [r7, #20]
 8003f58:	f7ff ff90 	bl	8003e7c <NVIC_EncodePriority>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f62:	4611      	mov	r1, r2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ff5f 	bl	8003e28 <__NVIC_SetPriority>
}
 8003f6a:	bf00      	nop
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	4603      	mov	r3, r0
 8003f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff ff35 	bl	8003df0 <__NVIC_EnableIRQ>
}
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff ffa2 	bl	8003ee0 <SysTick_Config>
 8003f9c:	4603      	mov	r3, r0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e059      	b.n	8004072 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	4b2d      	ldr	r3, [pc, #180]	; (800407c <HAL_DMA_Init+0xd4>)
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d80f      	bhi.n	8003fea <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	4b2b      	ldr	r3, [pc, #172]	; (8004080 <HAL_DMA_Init+0xd8>)
 8003fd2:	4413      	add	r3, r2
 8003fd4:	4a2b      	ldr	r2, [pc, #172]	; (8004084 <HAL_DMA_Init+0xdc>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	091b      	lsrs	r3, r3, #4
 8003fdc:	009a      	lsls	r2, r3, #2
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a28      	ldr	r2, [pc, #160]	; (8004088 <HAL_DMA_Init+0xe0>)
 8003fe6:	63da      	str	r2, [r3, #60]	; 0x3c
 8003fe8:	e00e      	b.n	8004008 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	4b26      	ldr	r3, [pc, #152]	; (800408c <HAL_DMA_Init+0xe4>)
 8003ff2:	4413      	add	r3, r2
 8003ff4:	4a23      	ldr	r2, [pc, #140]	; (8004084 <HAL_DMA_Init+0xdc>)
 8003ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ffa:	091b      	lsrs	r3, r3, #4
 8003ffc:	009a      	lsls	r2, r3, #2
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a22      	ldr	r2, [pc, #136]	; (8004090 <HAL_DMA_Init+0xe8>)
 8004006:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800401e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004022:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800402c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004038:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004044:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	69db      	ldr	r3, [r3, #28]
 800404a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	4313      	orrs	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3714      	adds	r7, #20
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr
 800407c:	40020407 	.word	0x40020407
 8004080:	bffdfff8 	.word	0xbffdfff8
 8004084:	cccccccd 	.word	0xcccccccd
 8004088:	40020000 	.word	0x40020000
 800408c:	bffdfbf8 	.word	0xbffdfbf8
 8004090:	40020400 	.word	0x40020400

08004094 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
 80040a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_DMA_Start_IT+0x20>
 80040b0:	2302      	movs	r3, #2
 80040b2:	e04b      	b.n	800414c <HAL_DMA_Start_IT+0xb8>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d13a      	bne.n	800413e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2202      	movs	r2, #2
 80040cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	68b9      	ldr	r1, [r7, #8]
 80040ec:	68f8      	ldr	r0, [r7, #12]
 80040ee:	f000 fa6d 	bl	80045cc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d008      	beq.n	800410c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f042 020e 	orr.w	r2, r2, #14
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	e00f      	b.n	800412c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0204 	bic.w	r2, r2, #4
 800411a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f042 020a 	orr.w	r2, r2, #10
 800412a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	e005      	b.n	800414a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004146:	2302      	movs	r3, #2
 8004148:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800414a:	7dfb      	ldrb	r3, [r7, #23]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	2204      	movs	r2, #4
 8004172:	409a      	lsls	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80f1 	beq.w	8004360 <HAL_DMA_IRQHandler+0x20c>
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 80eb 	beq.w	8004360 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b00      	cmp	r3, #0
 8004196:	d107      	bne.n	80041a8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0204 	bic.w	r2, r2, #4
 80041a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b5f      	ldr	r3, [pc, #380]	; (800432c <HAL_DMA_IRQHandler+0x1d8>)
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d958      	bls.n	8004266 <HAL_DMA_IRQHandler+0x112>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a5d      	ldr	r2, [pc, #372]	; (8004330 <HAL_DMA_IRQHandler+0x1dc>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d04f      	beq.n	800425e <HAL_DMA_IRQHandler+0x10a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a5c      	ldr	r2, [pc, #368]	; (8004334 <HAL_DMA_IRQHandler+0x1e0>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d048      	beq.n	800425a <HAL_DMA_IRQHandler+0x106>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a5a      	ldr	r2, [pc, #360]	; (8004338 <HAL_DMA_IRQHandler+0x1e4>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d040      	beq.n	8004254 <HAL_DMA_IRQHandler+0x100>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a59      	ldr	r2, [pc, #356]	; (800433c <HAL_DMA_IRQHandler+0x1e8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d038      	beq.n	800424e <HAL_DMA_IRQHandler+0xfa>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a57      	ldr	r2, [pc, #348]	; (8004340 <HAL_DMA_IRQHandler+0x1ec>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d030      	beq.n	8004248 <HAL_DMA_IRQHandler+0xf4>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a56      	ldr	r2, [pc, #344]	; (8004344 <HAL_DMA_IRQHandler+0x1f0>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d028      	beq.n	8004242 <HAL_DMA_IRQHandler+0xee>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a4d      	ldr	r2, [pc, #308]	; (800432c <HAL_DMA_IRQHandler+0x1d8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d020      	beq.n	800423c <HAL_DMA_IRQHandler+0xe8>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a52      	ldr	r2, [pc, #328]	; (8004348 <HAL_DMA_IRQHandler+0x1f4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d019      	beq.n	8004238 <HAL_DMA_IRQHandler+0xe4>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a50      	ldr	r2, [pc, #320]	; (800434c <HAL_DMA_IRQHandler+0x1f8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d012      	beq.n	8004234 <HAL_DMA_IRQHandler+0xe0>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a4f      	ldr	r2, [pc, #316]	; (8004350 <HAL_DMA_IRQHandler+0x1fc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d00a      	beq.n	800422e <HAL_DMA_IRQHandler+0xda>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a4d      	ldr	r2, [pc, #308]	; (8004354 <HAL_DMA_IRQHandler+0x200>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d102      	bne.n	8004228 <HAL_DMA_IRQHandler+0xd4>
 8004222:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004226:	e01b      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 8004228:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800422c:	e018      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 800422e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004232:	e015      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 8004234:	2340      	movs	r3, #64	; 0x40
 8004236:	e013      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 8004238:	2304      	movs	r3, #4
 800423a:	e011      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 800423c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004240:	e00e      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 8004242:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004246:	e00b      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 8004248:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800424c:	e008      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 800424e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004252:	e005      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 8004254:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004258:	e002      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 800425a:	2340      	movs	r3, #64	; 0x40
 800425c:	e000      	b.n	8004260 <HAL_DMA_IRQHandler+0x10c>
 800425e:	2304      	movs	r3, #4
 8004260:	4a3d      	ldr	r2, [pc, #244]	; (8004358 <HAL_DMA_IRQHandler+0x204>)
 8004262:	6053      	str	r3, [r2, #4]
 8004264:	e057      	b.n	8004316 <HAL_DMA_IRQHandler+0x1c2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a31      	ldr	r2, [pc, #196]	; (8004330 <HAL_DMA_IRQHandler+0x1dc>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d04f      	beq.n	8004310 <HAL_DMA_IRQHandler+0x1bc>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a2f      	ldr	r2, [pc, #188]	; (8004334 <HAL_DMA_IRQHandler+0x1e0>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d048      	beq.n	800430c <HAL_DMA_IRQHandler+0x1b8>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a2e      	ldr	r2, [pc, #184]	; (8004338 <HAL_DMA_IRQHandler+0x1e4>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d040      	beq.n	8004306 <HAL_DMA_IRQHandler+0x1b2>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a2c      	ldr	r2, [pc, #176]	; (800433c <HAL_DMA_IRQHandler+0x1e8>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d038      	beq.n	8004300 <HAL_DMA_IRQHandler+0x1ac>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a2b      	ldr	r2, [pc, #172]	; (8004340 <HAL_DMA_IRQHandler+0x1ec>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d030      	beq.n	80042fa <HAL_DMA_IRQHandler+0x1a6>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a29      	ldr	r2, [pc, #164]	; (8004344 <HAL_DMA_IRQHandler+0x1f0>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d028      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x1a0>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a21      	ldr	r2, [pc, #132]	; (800432c <HAL_DMA_IRQHandler+0x1d8>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d020      	beq.n	80042ee <HAL_DMA_IRQHandler+0x19a>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a25      	ldr	r2, [pc, #148]	; (8004348 <HAL_DMA_IRQHandler+0x1f4>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d019      	beq.n	80042ea <HAL_DMA_IRQHandler+0x196>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a24      	ldr	r2, [pc, #144]	; (800434c <HAL_DMA_IRQHandler+0x1f8>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d012      	beq.n	80042e6 <HAL_DMA_IRQHandler+0x192>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a22      	ldr	r2, [pc, #136]	; (8004350 <HAL_DMA_IRQHandler+0x1fc>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d00a      	beq.n	80042e0 <HAL_DMA_IRQHandler+0x18c>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a21      	ldr	r2, [pc, #132]	; (8004354 <HAL_DMA_IRQHandler+0x200>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d102      	bne.n	80042da <HAL_DMA_IRQHandler+0x186>
 80042d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042d8:	e01b      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042da:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042de:	e018      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042e4:	e015      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042e6:	2340      	movs	r3, #64	; 0x40
 80042e8:	e013      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042ea:	2304      	movs	r3, #4
 80042ec:	e011      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042ee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80042f2:	e00e      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042f8:	e00b      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 80042fa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80042fe:	e008      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 8004300:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004304:	e005      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 8004306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800430a:	e002      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 800430c:	2340      	movs	r3, #64	; 0x40
 800430e:	e000      	b.n	8004312 <HAL_DMA_IRQHandler+0x1be>
 8004310:	2304      	movs	r3, #4
 8004312:	4a12      	ldr	r2, [pc, #72]	; (800435c <HAL_DMA_IRQHandler+0x208>)
 8004314:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800431a:	2b00      	cmp	r3, #0
 800431c:	f000 8136 	beq.w	800458c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004328:	e130      	b.n	800458c <HAL_DMA_IRQHandler+0x438>
 800432a:	bf00      	nop
 800432c:	40020080 	.word	0x40020080
 8004330:	40020008 	.word	0x40020008
 8004334:	4002001c 	.word	0x4002001c
 8004338:	40020030 	.word	0x40020030
 800433c:	40020044 	.word	0x40020044
 8004340:	40020058 	.word	0x40020058
 8004344:	4002006c 	.word	0x4002006c
 8004348:	40020408 	.word	0x40020408
 800434c:	4002041c 	.word	0x4002041c
 8004350:	40020430 	.word	0x40020430
 8004354:	40020444 	.word	0x40020444
 8004358:	40020400 	.word	0x40020400
 800435c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004364:	2202      	movs	r2, #2
 8004366:	409a      	lsls	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4013      	ands	r3, r2
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80dd 	beq.w	800452c <HAL_DMA_IRQHandler+0x3d8>
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 80d7 	beq.w	800452c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10b      	bne.n	80043a4 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f022 020a 	bic.w	r2, r2, #10
 800439a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	461a      	mov	r2, r3
 80043aa:	4b7b      	ldr	r3, [pc, #492]	; (8004598 <HAL_DMA_IRQHandler+0x444>)
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d958      	bls.n	8004462 <HAL_DMA_IRQHandler+0x30e>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a79      	ldr	r2, [pc, #484]	; (800459c <HAL_DMA_IRQHandler+0x448>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d04f      	beq.n	800445a <HAL_DMA_IRQHandler+0x306>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a78      	ldr	r2, [pc, #480]	; (80045a0 <HAL_DMA_IRQHandler+0x44c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d048      	beq.n	8004456 <HAL_DMA_IRQHandler+0x302>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a76      	ldr	r2, [pc, #472]	; (80045a4 <HAL_DMA_IRQHandler+0x450>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d040      	beq.n	8004450 <HAL_DMA_IRQHandler+0x2fc>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a75      	ldr	r2, [pc, #468]	; (80045a8 <HAL_DMA_IRQHandler+0x454>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d038      	beq.n	800444a <HAL_DMA_IRQHandler+0x2f6>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a73      	ldr	r2, [pc, #460]	; (80045ac <HAL_DMA_IRQHandler+0x458>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d030      	beq.n	8004444 <HAL_DMA_IRQHandler+0x2f0>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a72      	ldr	r2, [pc, #456]	; (80045b0 <HAL_DMA_IRQHandler+0x45c>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d028      	beq.n	800443e <HAL_DMA_IRQHandler+0x2ea>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a69      	ldr	r2, [pc, #420]	; (8004598 <HAL_DMA_IRQHandler+0x444>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d020      	beq.n	8004438 <HAL_DMA_IRQHandler+0x2e4>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a6e      	ldr	r2, [pc, #440]	; (80045b4 <HAL_DMA_IRQHandler+0x460>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d019      	beq.n	8004434 <HAL_DMA_IRQHandler+0x2e0>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a6c      	ldr	r2, [pc, #432]	; (80045b8 <HAL_DMA_IRQHandler+0x464>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d012      	beq.n	8004430 <HAL_DMA_IRQHandler+0x2dc>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a6b      	ldr	r2, [pc, #428]	; (80045bc <HAL_DMA_IRQHandler+0x468>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00a      	beq.n	800442a <HAL_DMA_IRQHandler+0x2d6>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a69      	ldr	r2, [pc, #420]	; (80045c0 <HAL_DMA_IRQHandler+0x46c>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d102      	bne.n	8004424 <HAL_DMA_IRQHandler+0x2d0>
 800441e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004422:	e01b      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004424:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004428:	e018      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 800442a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800442e:	e015      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004430:	2320      	movs	r3, #32
 8004432:	e013      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004434:	2302      	movs	r3, #2
 8004436:	e011      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004438:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800443c:	e00e      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 800443e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004442:	e00b      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004444:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004448:	e008      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 800444a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800444e:	e005      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004450:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004454:	e002      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 8004456:	2320      	movs	r3, #32
 8004458:	e000      	b.n	800445c <HAL_DMA_IRQHandler+0x308>
 800445a:	2302      	movs	r3, #2
 800445c:	4a59      	ldr	r2, [pc, #356]	; (80045c4 <HAL_DMA_IRQHandler+0x470>)
 800445e:	6053      	str	r3, [r2, #4]
 8004460:	e057      	b.n	8004512 <HAL_DMA_IRQHandler+0x3be>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a4d      	ldr	r2, [pc, #308]	; (800459c <HAL_DMA_IRQHandler+0x448>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d04f      	beq.n	800450c <HAL_DMA_IRQHandler+0x3b8>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a4b      	ldr	r2, [pc, #300]	; (80045a0 <HAL_DMA_IRQHandler+0x44c>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d048      	beq.n	8004508 <HAL_DMA_IRQHandler+0x3b4>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a4a      	ldr	r2, [pc, #296]	; (80045a4 <HAL_DMA_IRQHandler+0x450>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d040      	beq.n	8004502 <HAL_DMA_IRQHandler+0x3ae>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a48      	ldr	r2, [pc, #288]	; (80045a8 <HAL_DMA_IRQHandler+0x454>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d038      	beq.n	80044fc <HAL_DMA_IRQHandler+0x3a8>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a47      	ldr	r2, [pc, #284]	; (80045ac <HAL_DMA_IRQHandler+0x458>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d030      	beq.n	80044f6 <HAL_DMA_IRQHandler+0x3a2>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a45      	ldr	r2, [pc, #276]	; (80045b0 <HAL_DMA_IRQHandler+0x45c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d028      	beq.n	80044f0 <HAL_DMA_IRQHandler+0x39c>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a3d      	ldr	r2, [pc, #244]	; (8004598 <HAL_DMA_IRQHandler+0x444>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d020      	beq.n	80044ea <HAL_DMA_IRQHandler+0x396>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a41      	ldr	r2, [pc, #260]	; (80045b4 <HAL_DMA_IRQHandler+0x460>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d019      	beq.n	80044e6 <HAL_DMA_IRQHandler+0x392>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a40      	ldr	r2, [pc, #256]	; (80045b8 <HAL_DMA_IRQHandler+0x464>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d012      	beq.n	80044e2 <HAL_DMA_IRQHandler+0x38e>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a3e      	ldr	r2, [pc, #248]	; (80045bc <HAL_DMA_IRQHandler+0x468>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d00a      	beq.n	80044dc <HAL_DMA_IRQHandler+0x388>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a3d      	ldr	r2, [pc, #244]	; (80045c0 <HAL_DMA_IRQHandler+0x46c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d102      	bne.n	80044d6 <HAL_DMA_IRQHandler+0x382>
 80044d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80044d4:	e01b      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044da:	e018      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044e0:	e015      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044e2:	2320      	movs	r3, #32
 80044e4:	e013      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044e6:	2302      	movs	r3, #2
 80044e8:	e011      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80044ee:	e00e      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80044f4:	e00b      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044fa:	e008      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 80044fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004500:	e005      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 8004502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004506:	e002      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 8004508:	2320      	movs	r3, #32
 800450a:	e000      	b.n	800450e <HAL_DMA_IRQHandler+0x3ba>
 800450c:	2302      	movs	r3, #2
 800450e:	4a2e      	ldr	r2, [pc, #184]	; (80045c8 <HAL_DMA_IRQHandler+0x474>)
 8004510:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800451e:	2b00      	cmp	r3, #0
 8004520:	d034      	beq.n	800458c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800452a:	e02f      	b.n	800458c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	2208      	movs	r2, #8
 8004532:	409a      	lsls	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4013      	ands	r3, r2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d028      	beq.n	800458e <HAL_DMA_IRQHandler+0x43a>
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f003 0308 	and.w	r3, r3, #8
 8004542:	2b00      	cmp	r3, #0
 8004544:	d023      	beq.n	800458e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 020e 	bic.w	r2, r2, #14
 8004554:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455e:	2101      	movs	r1, #1
 8004560:	fa01 f202 	lsl.w	r2, r1, r2
 8004564:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004580:	2b00      	cmp	r3, #0
 8004582:	d004      	beq.n	800458e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	4798      	blx	r3
    }
  }
  return;
 800458c:	bf00      	nop
 800458e:	bf00      	nop
}
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40020080 	.word	0x40020080
 800459c:	40020008 	.word	0x40020008
 80045a0:	4002001c 	.word	0x4002001c
 80045a4:	40020030 	.word	0x40020030
 80045a8:	40020044 	.word	0x40020044
 80045ac:	40020058 	.word	0x40020058
 80045b0:	4002006c 	.word	0x4002006c
 80045b4:	40020408 	.word	0x40020408
 80045b8:	4002041c 	.word	0x4002041c
 80045bc:	40020430 	.word	0x40020430
 80045c0:	40020444 	.word	0x40020444
 80045c4:	40020400 	.word	0x40020400
 80045c8:	40020000 	.word	0x40020000

080045cc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e2:	2101      	movs	r1, #1
 80045e4:	fa01 f202 	lsl.w	r2, r1, r2
 80045e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	683a      	ldr	r2, [r7, #0]
 80045f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2b10      	cmp	r3, #16
 80045f8:	d108      	bne.n	800460c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800460a:	e007      	b.n	800461c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	687a      	ldr	r2, [r7, #4]
 800461a:	60da      	str	r2, [r3, #12]
}
 800461c:	bf00      	nop
 800461e:	3714      	adds	r7, #20
 8004620:	46bd      	mov	sp, r7
 8004622:	bc80      	pop	{r7}
 8004624:	4770      	bx	lr
	...

08004628 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004628:	b480      	push	{r7}
 800462a:	b08b      	sub	sp, #44	; 0x2c
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004632:	2300      	movs	r3, #0
 8004634:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004636:	2300      	movs	r3, #0
 8004638:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800463a:	e179      	b.n	8004930 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800463c:	2201      	movs	r2, #1
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	69fa      	ldr	r2, [r7, #28]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	429a      	cmp	r2, r3
 8004656:	f040 8168 	bne.w	800492a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	4a96      	ldr	r2, [pc, #600]	; (80048b8 <HAL_GPIO_Init+0x290>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d05e      	beq.n	8004722 <HAL_GPIO_Init+0xfa>
 8004664:	4a94      	ldr	r2, [pc, #592]	; (80048b8 <HAL_GPIO_Init+0x290>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d875      	bhi.n	8004756 <HAL_GPIO_Init+0x12e>
 800466a:	4a94      	ldr	r2, [pc, #592]	; (80048bc <HAL_GPIO_Init+0x294>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d058      	beq.n	8004722 <HAL_GPIO_Init+0xfa>
 8004670:	4a92      	ldr	r2, [pc, #584]	; (80048bc <HAL_GPIO_Init+0x294>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d86f      	bhi.n	8004756 <HAL_GPIO_Init+0x12e>
 8004676:	4a92      	ldr	r2, [pc, #584]	; (80048c0 <HAL_GPIO_Init+0x298>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d052      	beq.n	8004722 <HAL_GPIO_Init+0xfa>
 800467c:	4a90      	ldr	r2, [pc, #576]	; (80048c0 <HAL_GPIO_Init+0x298>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d869      	bhi.n	8004756 <HAL_GPIO_Init+0x12e>
 8004682:	4a90      	ldr	r2, [pc, #576]	; (80048c4 <HAL_GPIO_Init+0x29c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d04c      	beq.n	8004722 <HAL_GPIO_Init+0xfa>
 8004688:	4a8e      	ldr	r2, [pc, #568]	; (80048c4 <HAL_GPIO_Init+0x29c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d863      	bhi.n	8004756 <HAL_GPIO_Init+0x12e>
 800468e:	4a8e      	ldr	r2, [pc, #568]	; (80048c8 <HAL_GPIO_Init+0x2a0>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d046      	beq.n	8004722 <HAL_GPIO_Init+0xfa>
 8004694:	4a8c      	ldr	r2, [pc, #560]	; (80048c8 <HAL_GPIO_Init+0x2a0>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d85d      	bhi.n	8004756 <HAL_GPIO_Init+0x12e>
 800469a:	2b12      	cmp	r3, #18
 800469c:	d82a      	bhi.n	80046f4 <HAL_GPIO_Init+0xcc>
 800469e:	2b12      	cmp	r3, #18
 80046a0:	d859      	bhi.n	8004756 <HAL_GPIO_Init+0x12e>
 80046a2:	a201      	add	r2, pc, #4	; (adr r2, 80046a8 <HAL_GPIO_Init+0x80>)
 80046a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a8:	08004723 	.word	0x08004723
 80046ac:	080046fd 	.word	0x080046fd
 80046b0:	0800470f 	.word	0x0800470f
 80046b4:	08004751 	.word	0x08004751
 80046b8:	08004757 	.word	0x08004757
 80046bc:	08004757 	.word	0x08004757
 80046c0:	08004757 	.word	0x08004757
 80046c4:	08004757 	.word	0x08004757
 80046c8:	08004757 	.word	0x08004757
 80046cc:	08004757 	.word	0x08004757
 80046d0:	08004757 	.word	0x08004757
 80046d4:	08004757 	.word	0x08004757
 80046d8:	08004757 	.word	0x08004757
 80046dc:	08004757 	.word	0x08004757
 80046e0:	08004757 	.word	0x08004757
 80046e4:	08004757 	.word	0x08004757
 80046e8:	08004757 	.word	0x08004757
 80046ec:	08004705 	.word	0x08004705
 80046f0:	08004719 	.word	0x08004719
 80046f4:	4a75      	ldr	r2, [pc, #468]	; (80048cc <HAL_GPIO_Init+0x2a4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d013      	beq.n	8004722 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80046fa:	e02c      	b.n	8004756 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	623b      	str	r3, [r7, #32]
          break;
 8004702:	e029      	b.n	8004758 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	3304      	adds	r3, #4
 800470a:	623b      	str	r3, [r7, #32]
          break;
 800470c:	e024      	b.n	8004758 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	3308      	adds	r3, #8
 8004714:	623b      	str	r3, [r7, #32]
          break;
 8004716:	e01f      	b.n	8004758 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	330c      	adds	r3, #12
 800471e:	623b      	str	r3, [r7, #32]
          break;
 8004720:	e01a      	b.n	8004758 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d102      	bne.n	8004730 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800472a:	2304      	movs	r3, #4
 800472c:	623b      	str	r3, [r7, #32]
          break;
 800472e:	e013      	b.n	8004758 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d105      	bne.n	8004744 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004738:	2308      	movs	r3, #8
 800473a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	69fa      	ldr	r2, [r7, #28]
 8004740:	611a      	str	r2, [r3, #16]
          break;
 8004742:	e009      	b.n	8004758 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004744:	2308      	movs	r3, #8
 8004746:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	615a      	str	r2, [r3, #20]
          break;
 800474e:	e003      	b.n	8004758 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004750:	2300      	movs	r3, #0
 8004752:	623b      	str	r3, [r7, #32]
          break;
 8004754:	e000      	b.n	8004758 <HAL_GPIO_Init+0x130>
          break;
 8004756:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	2bff      	cmp	r3, #255	; 0xff
 800475c:	d801      	bhi.n	8004762 <HAL_GPIO_Init+0x13a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	e001      	b.n	8004766 <HAL_GPIO_Init+0x13e>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3304      	adds	r3, #4
 8004766:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	2bff      	cmp	r3, #255	; 0xff
 800476c:	d802      	bhi.n	8004774 <HAL_GPIO_Init+0x14c>
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	e002      	b.n	800477a <HAL_GPIO_Init+0x152>
 8004774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004776:	3b08      	subs	r3, #8
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	210f      	movs	r1, #15
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	fa01 f303 	lsl.w	r3, r1, r3
 8004788:	43db      	mvns	r3, r3
 800478a:	401a      	ands	r2, r3
 800478c:	6a39      	ldr	r1, [r7, #32]
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	fa01 f303 	lsl.w	r3, r1, r3
 8004794:	431a      	orrs	r2, r3
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f000 80c1 	beq.w	800492a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047a8:	4b49      	ldr	r3, [pc, #292]	; (80048d0 <HAL_GPIO_Init+0x2a8>)
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	4a48      	ldr	r2, [pc, #288]	; (80048d0 <HAL_GPIO_Init+0x2a8>)
 80047ae:	f043 0301 	orr.w	r3, r3, #1
 80047b2:	6193      	str	r3, [r2, #24]
 80047b4:	4b46      	ldr	r3, [pc, #280]	; (80048d0 <HAL_GPIO_Init+0x2a8>)
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	60bb      	str	r3, [r7, #8]
 80047be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80047c0:	4a44      	ldr	r2, [pc, #272]	; (80048d4 <HAL_GPIO_Init+0x2ac>)
 80047c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c4:	089b      	lsrs	r3, r3, #2
 80047c6:	3302      	adds	r3, #2
 80047c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80047ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d0:	f003 0303 	and.w	r3, r3, #3
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	220f      	movs	r2, #15
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	43db      	mvns	r3, r3
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4013      	ands	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a3c      	ldr	r2, [pc, #240]	; (80048d8 <HAL_GPIO_Init+0x2b0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d01f      	beq.n	800482c <HAL_GPIO_Init+0x204>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a3b      	ldr	r2, [pc, #236]	; (80048dc <HAL_GPIO_Init+0x2b4>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d019      	beq.n	8004828 <HAL_GPIO_Init+0x200>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a3a      	ldr	r2, [pc, #232]	; (80048e0 <HAL_GPIO_Init+0x2b8>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d013      	beq.n	8004824 <HAL_GPIO_Init+0x1fc>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a39      	ldr	r2, [pc, #228]	; (80048e4 <HAL_GPIO_Init+0x2bc>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d00d      	beq.n	8004820 <HAL_GPIO_Init+0x1f8>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a38      	ldr	r2, [pc, #224]	; (80048e8 <HAL_GPIO_Init+0x2c0>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d007      	beq.n	800481c <HAL_GPIO_Init+0x1f4>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a37      	ldr	r2, [pc, #220]	; (80048ec <HAL_GPIO_Init+0x2c4>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d101      	bne.n	8004818 <HAL_GPIO_Init+0x1f0>
 8004814:	2305      	movs	r3, #5
 8004816:	e00a      	b.n	800482e <HAL_GPIO_Init+0x206>
 8004818:	2306      	movs	r3, #6
 800481a:	e008      	b.n	800482e <HAL_GPIO_Init+0x206>
 800481c:	2304      	movs	r3, #4
 800481e:	e006      	b.n	800482e <HAL_GPIO_Init+0x206>
 8004820:	2303      	movs	r3, #3
 8004822:	e004      	b.n	800482e <HAL_GPIO_Init+0x206>
 8004824:	2302      	movs	r3, #2
 8004826:	e002      	b.n	800482e <HAL_GPIO_Init+0x206>
 8004828:	2301      	movs	r3, #1
 800482a:	e000      	b.n	800482e <HAL_GPIO_Init+0x206>
 800482c:	2300      	movs	r3, #0
 800482e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004830:	f002 0203 	and.w	r2, r2, #3
 8004834:	0092      	lsls	r2, r2, #2
 8004836:	4093      	lsls	r3, r2
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800483e:	4925      	ldr	r1, [pc, #148]	; (80048d4 <HAL_GPIO_Init+0x2ac>)
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	089b      	lsrs	r3, r3, #2
 8004844:	3302      	adds	r3, #2
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d006      	beq.n	8004866 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004858:	4b25      	ldr	r3, [pc, #148]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 800485a:	689a      	ldr	r2, [r3, #8]
 800485c:	4924      	ldr	r1, [pc, #144]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	4313      	orrs	r3, r2
 8004862:	608b      	str	r3, [r1, #8]
 8004864:	e006      	b.n	8004874 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004866:	4b22      	ldr	r3, [pc, #136]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 8004868:	689a      	ldr	r2, [r3, #8]
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	43db      	mvns	r3, r3
 800486e:	4920      	ldr	r1, [pc, #128]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 8004870:	4013      	ands	r3, r2
 8004872:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d006      	beq.n	800488e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004880:	4b1b      	ldr	r3, [pc, #108]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 8004882:	68da      	ldr	r2, [r3, #12]
 8004884:	491a      	ldr	r1, [pc, #104]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	4313      	orrs	r3, r2
 800488a:	60cb      	str	r3, [r1, #12]
 800488c:	e006      	b.n	800489c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800488e:	4b18      	ldr	r3, [pc, #96]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 8004890:	68da      	ldr	r2, [r3, #12]
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	43db      	mvns	r3, r3
 8004896:	4916      	ldr	r1, [pc, #88]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 8004898:	4013      	ands	r3, r2
 800489a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d025      	beq.n	80048f4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80048a8:	4b11      	ldr	r3, [pc, #68]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	4910      	ldr	r1, [pc, #64]	; (80048f0 <HAL_GPIO_Init+0x2c8>)
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	604b      	str	r3, [r1, #4]
 80048b4:	e025      	b.n	8004902 <HAL_GPIO_Init+0x2da>
 80048b6:	bf00      	nop
 80048b8:	10320000 	.word	0x10320000
 80048bc:	10310000 	.word	0x10310000
 80048c0:	10220000 	.word	0x10220000
 80048c4:	10210000 	.word	0x10210000
 80048c8:	10120000 	.word	0x10120000
 80048cc:	10110000 	.word	0x10110000
 80048d0:	40021000 	.word	0x40021000
 80048d4:	40010000 	.word	0x40010000
 80048d8:	40010800 	.word	0x40010800
 80048dc:	40010c00 	.word	0x40010c00
 80048e0:	40011000 	.word	0x40011000
 80048e4:	40011400 	.word	0x40011400
 80048e8:	40011800 	.word	0x40011800
 80048ec:	40011c00 	.word	0x40011c00
 80048f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80048f4:	4b15      	ldr	r3, [pc, #84]	; (800494c <HAL_GPIO_Init+0x324>)
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	43db      	mvns	r3, r3
 80048fc:	4913      	ldr	r1, [pc, #76]	; (800494c <HAL_GPIO_Init+0x324>)
 80048fe:	4013      	ands	r3, r2
 8004900:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d006      	beq.n	800491c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800490e:	4b0f      	ldr	r3, [pc, #60]	; (800494c <HAL_GPIO_Init+0x324>)
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	490e      	ldr	r1, [pc, #56]	; (800494c <HAL_GPIO_Init+0x324>)
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	4313      	orrs	r3, r2
 8004918:	600b      	str	r3, [r1, #0]
 800491a:	e006      	b.n	800492a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800491c:	4b0b      	ldr	r3, [pc, #44]	; (800494c <HAL_GPIO_Init+0x324>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	43db      	mvns	r3, r3
 8004924:	4909      	ldr	r1, [pc, #36]	; (800494c <HAL_GPIO_Init+0x324>)
 8004926:	4013      	ands	r3, r2
 8004928:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	3301      	adds	r3, #1
 800492e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	fa22 f303 	lsr.w	r3, r2, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	f47f ae7e 	bne.w	800463c <HAL_GPIO_Init+0x14>
  }
}
 8004940:	bf00      	nop
 8004942:	bf00      	nop
 8004944:	372c      	adds	r7, #44	; 0x2c
 8004946:	46bd      	mov	sp, r7
 8004948:	bc80      	pop	{r7}
 800494a:	4770      	bx	lr
 800494c:	40010400 	.word	0x40010400

08004950 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	460b      	mov	r3, r1
 800495a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	887b      	ldrh	r3, [r7, #2]
 8004962:	4013      	ands	r3, r2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
 800496c:	e001      	b.n	8004972 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800496e:	2300      	movs	r3, #0
 8004970:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004972:	7bfb      	ldrb	r3, [r7, #15]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr

0800497e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800497e:	b480      	push	{r7}
 8004980:	b083      	sub	sp, #12
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	460b      	mov	r3, r1
 8004988:	807b      	strh	r3, [r7, #2]
 800498a:	4613      	mov	r3, r2
 800498c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800498e:	787b      	ldrb	r3, [r7, #1]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004994:	887a      	ldrh	r2, [r7, #2]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800499a:	e003      	b.n	80049a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800499c:	887b      	ldrh	r3, [r7, #2]
 800499e:	041a      	lsls	r2, r3, #16
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	611a      	str	r2, [r3, #16]
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr
	...

080049b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e272      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0301 	and.w	r3, r3, #1
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 8087 	beq.w	8004ade <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049d0:	4b92      	ldr	r3, [pc, #584]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f003 030c 	and.w	r3, r3, #12
 80049d8:	2b04      	cmp	r3, #4
 80049da:	d00c      	beq.n	80049f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049dc:	4b8f      	ldr	r3, [pc, #572]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d112      	bne.n	8004a0e <HAL_RCC_OscConfig+0x5e>
 80049e8:	4b8c      	ldr	r3, [pc, #560]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049f4:	d10b      	bne.n	8004a0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f6:	4b89      	ldr	r3, [pc, #548]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d06c      	beq.n	8004adc <HAL_RCC_OscConfig+0x12c>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d168      	bne.n	8004adc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e24c      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a16:	d106      	bne.n	8004a26 <HAL_RCC_OscConfig+0x76>
 8004a18:	4b80      	ldr	r3, [pc, #512]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a7f      	ldr	r2, [pc, #508]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a22:	6013      	str	r3, [r2, #0]
 8004a24:	e02e      	b.n	8004a84 <HAL_RCC_OscConfig+0xd4>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10c      	bne.n	8004a48 <HAL_RCC_OscConfig+0x98>
 8004a2e:	4b7b      	ldr	r3, [pc, #492]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a7a      	ldr	r2, [pc, #488]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a38:	6013      	str	r3, [r2, #0]
 8004a3a:	4b78      	ldr	r3, [pc, #480]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a77      	ldr	r2, [pc, #476]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a44:	6013      	str	r3, [r2, #0]
 8004a46:	e01d      	b.n	8004a84 <HAL_RCC_OscConfig+0xd4>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a50:	d10c      	bne.n	8004a6c <HAL_RCC_OscConfig+0xbc>
 8004a52:	4b72      	ldr	r3, [pc, #456]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a71      	ldr	r2, [pc, #452]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	4b6f      	ldr	r3, [pc, #444]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a6e      	ldr	r2, [pc, #440]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a68:	6013      	str	r3, [r2, #0]
 8004a6a:	e00b      	b.n	8004a84 <HAL_RCC_OscConfig+0xd4>
 8004a6c:	4b6b      	ldr	r3, [pc, #428]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a6a      	ldr	r2, [pc, #424]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a76:	6013      	str	r3, [r2, #0]
 8004a78:	4b68      	ldr	r3, [pc, #416]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a67      	ldr	r2, [pc, #412]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d013      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a8c:	f7fe fbfc 	bl	8003288 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a94:	f7fe fbf8 	bl	8003288 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b64      	cmp	r3, #100	; 0x64
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e200      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aa6:	4b5d      	ldr	r3, [pc, #372]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0f0      	beq.n	8004a94 <HAL_RCC_OscConfig+0xe4>
 8004ab2:	e014      	b.n	8004ade <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab4:	f7fe fbe8 	bl	8003288 <HAL_GetTick>
 8004ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aba:	e008      	b.n	8004ace <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004abc:	f7fe fbe4 	bl	8003288 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	2b64      	cmp	r3, #100	; 0x64
 8004ac8:	d901      	bls.n	8004ace <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e1ec      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ace:	4b53      	ldr	r3, [pc, #332]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1f0      	bne.n	8004abc <HAL_RCC_OscConfig+0x10c>
 8004ada:	e000      	b.n	8004ade <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004adc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d063      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aea:	4b4c      	ldr	r3, [pc, #304]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f003 030c 	and.w	r3, r3, #12
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d00b      	beq.n	8004b0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004af6:	4b49      	ldr	r3, [pc, #292]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f003 030c 	and.w	r3, r3, #12
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	d11c      	bne.n	8004b3c <HAL_RCC_OscConfig+0x18c>
 8004b02:	4b46      	ldr	r3, [pc, #280]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d116      	bne.n	8004b3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b0e:	4b43      	ldr	r3, [pc, #268]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <HAL_RCC_OscConfig+0x176>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d001      	beq.n	8004b26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e1c0      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b26:	4b3d      	ldr	r3, [pc, #244]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	4939      	ldr	r1, [pc, #228]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b3a:	e03a      	b.n	8004bb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d020      	beq.n	8004b86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b44:	4b36      	ldr	r3, [pc, #216]	; (8004c20 <HAL_RCC_OscConfig+0x270>)
 8004b46:	2201      	movs	r2, #1
 8004b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4a:	f7fe fb9d 	bl	8003288 <HAL_GetTick>
 8004b4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b50:	e008      	b.n	8004b64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b52:	f7fe fb99 	bl	8003288 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d901      	bls.n	8004b64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e1a1      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b64:	4b2d      	ldr	r3, [pc, #180]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0f0      	beq.n	8004b52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b70:	4b2a      	ldr	r3, [pc, #168]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	4927      	ldr	r1, [pc, #156]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	600b      	str	r3, [r1, #0]
 8004b84:	e015      	b.n	8004bb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b86:	4b26      	ldr	r3, [pc, #152]	; (8004c20 <HAL_RCC_OscConfig+0x270>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b8c:	f7fe fb7c 	bl	8003288 <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b92:	e008      	b.n	8004ba6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b94:	f7fe fb78 	bl	8003288 <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e180      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ba6:	4b1d      	ldr	r3, [pc, #116]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1f0      	bne.n	8004b94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d03a      	beq.n	8004c34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d019      	beq.n	8004bfa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bc6:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <HAL_RCC_OscConfig+0x274>)
 8004bc8:	2201      	movs	r2, #1
 8004bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bcc:	f7fe fb5c 	bl	8003288 <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bd4:	f7fe fb58 	bl	8003288 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e160      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004be6:	4b0d      	ldr	r3, [pc, #52]	; (8004c1c <HAL_RCC_OscConfig+0x26c>)
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0f0      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004bf2:	2001      	movs	r0, #1
 8004bf4:	f000 face 	bl	8005194 <RCC_Delay>
 8004bf8:	e01c      	b.n	8004c34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bfa:	4b0a      	ldr	r3, [pc, #40]	; (8004c24 <HAL_RCC_OscConfig+0x274>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c00:	f7fe fb42 	bl	8003288 <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c06:	e00f      	b.n	8004c28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c08:	f7fe fb3e 	bl	8003288 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d908      	bls.n	8004c28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e146      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	42420000 	.word	0x42420000
 8004c24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c28:	4b92      	ldr	r3, [pc, #584]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1e9      	bne.n	8004c08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 80a6 	beq.w	8004d8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c42:	2300      	movs	r3, #0
 8004c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c46:	4b8b      	ldr	r3, [pc, #556]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10d      	bne.n	8004c6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c52:	4b88      	ldr	r3, [pc, #544]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	4a87      	ldr	r2, [pc, #540]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	61d3      	str	r3, [r2, #28]
 8004c5e:	4b85      	ldr	r3, [pc, #532]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	60bb      	str	r3, [r7, #8]
 8004c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c6e:	4b82      	ldr	r3, [pc, #520]	; (8004e78 <HAL_RCC_OscConfig+0x4c8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d118      	bne.n	8004cac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c7a:	4b7f      	ldr	r3, [pc, #508]	; (8004e78 <HAL_RCC_OscConfig+0x4c8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a7e      	ldr	r2, [pc, #504]	; (8004e78 <HAL_RCC_OscConfig+0x4c8>)
 8004c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c86:	f7fe faff 	bl	8003288 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c8e:	f7fe fafb 	bl	8003288 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b64      	cmp	r3, #100	; 0x64
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e103      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca0:	4b75      	ldr	r3, [pc, #468]	; (8004e78 <HAL_RCC_OscConfig+0x4c8>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d106      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x312>
 8004cb4:	4b6f      	ldr	r3, [pc, #444]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	4a6e      	ldr	r2, [pc, #440]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	6213      	str	r3, [r2, #32]
 8004cc0:	e02d      	b.n	8004d1e <HAL_RCC_OscConfig+0x36e>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10c      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x334>
 8004cca:	4b6a      	ldr	r3, [pc, #424]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	4a69      	ldr	r2, [pc, #420]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	6213      	str	r3, [r2, #32]
 8004cd6:	4b67      	ldr	r3, [pc, #412]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	4a66      	ldr	r2, [pc, #408]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cdc:	f023 0304 	bic.w	r3, r3, #4
 8004ce0:	6213      	str	r3, [r2, #32]
 8004ce2:	e01c      	b.n	8004d1e <HAL_RCC_OscConfig+0x36e>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	2b05      	cmp	r3, #5
 8004cea:	d10c      	bne.n	8004d06 <HAL_RCC_OscConfig+0x356>
 8004cec:	4b61      	ldr	r3, [pc, #388]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	4a60      	ldr	r2, [pc, #384]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cf2:	f043 0304 	orr.w	r3, r3, #4
 8004cf6:	6213      	str	r3, [r2, #32]
 8004cf8:	4b5e      	ldr	r3, [pc, #376]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	4a5d      	ldr	r2, [pc, #372]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	6213      	str	r3, [r2, #32]
 8004d04:	e00b      	b.n	8004d1e <HAL_RCC_OscConfig+0x36e>
 8004d06:	4b5b      	ldr	r3, [pc, #364]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	4a5a      	ldr	r2, [pc, #360]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d0c:	f023 0301 	bic.w	r3, r3, #1
 8004d10:	6213      	str	r3, [r2, #32]
 8004d12:	4b58      	ldr	r3, [pc, #352]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4a57      	ldr	r2, [pc, #348]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d18:	f023 0304 	bic.w	r3, r3, #4
 8004d1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d015      	beq.n	8004d52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d26:	f7fe faaf 	bl	8003288 <HAL_GetTick>
 8004d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d2c:	e00a      	b.n	8004d44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2e:	f7fe faab 	bl	8003288 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e0b1      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d44:	4b4b      	ldr	r3, [pc, #300]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0ee      	beq.n	8004d2e <HAL_RCC_OscConfig+0x37e>
 8004d50:	e014      	b.n	8004d7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d52:	f7fe fa99 	bl	8003288 <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d58:	e00a      	b.n	8004d70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d5a:	f7fe fa95 	bl	8003288 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e09b      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d70:	4b40      	ldr	r3, [pc, #256]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d72:	6a1b      	ldr	r3, [r3, #32]
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1ee      	bne.n	8004d5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d7c:	7dfb      	ldrb	r3, [r7, #23]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d105      	bne.n	8004d8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d82:	4b3c      	ldr	r3, [pc, #240]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d84:	69db      	ldr	r3, [r3, #28]
 8004d86:	4a3b      	ldr	r2, [pc, #236]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f000 8087 	beq.w	8004ea6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d98:	4b36      	ldr	r3, [pc, #216]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f003 030c 	and.w	r3, r3, #12
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d061      	beq.n	8004e68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	69db      	ldr	r3, [r3, #28]
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d146      	bne.n	8004e3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dac:	4b33      	ldr	r3, [pc, #204]	; (8004e7c <HAL_RCC_OscConfig+0x4cc>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db2:	f7fe fa69 	bl	8003288 <HAL_GetTick>
 8004db6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004db8:	e008      	b.n	8004dcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dba:	f7fe fa65 	bl	8003288 <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d901      	bls.n	8004dcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e06d      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dcc:	4b29      	ldr	r3, [pc, #164]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1f0      	bne.n	8004dba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004de0:	d108      	bne.n	8004df4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004de2:	4b24      	ldr	r3, [pc, #144]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	4921      	ldr	r1, [pc, #132]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004df4:	4b1f      	ldr	r3, [pc, #124]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a19      	ldr	r1, [r3, #32]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	430b      	orrs	r3, r1
 8004e06:	491b      	ldr	r1, [pc, #108]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e0c:	4b1b      	ldr	r3, [pc, #108]	; (8004e7c <HAL_RCC_OscConfig+0x4cc>)
 8004e0e:	2201      	movs	r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e12:	f7fe fa39 	bl	8003288 <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e1a:	f7fe fa35 	bl	8003288 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e03d      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e2c:	4b11      	ldr	r3, [pc, #68]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0f0      	beq.n	8004e1a <HAL_RCC_OscConfig+0x46a>
 8004e38:	e035      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e3a:	4b10      	ldr	r3, [pc, #64]	; (8004e7c <HAL_RCC_OscConfig+0x4cc>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e40:	f7fe fa22 	bl	8003288 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e48:	f7fe fa1e 	bl	8003288 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e026      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e5a:	4b06      	ldr	r3, [pc, #24]	; (8004e74 <HAL_RCC_OscConfig+0x4c4>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f0      	bne.n	8004e48 <HAL_RCC_OscConfig+0x498>
 8004e66:	e01e      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d107      	bne.n	8004e80 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e019      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
 8004e74:	40021000 	.word	0x40021000
 8004e78:	40007000 	.word	0x40007000
 8004e7c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e80:	4b0b      	ldr	r3, [pc, #44]	; (8004eb0 <HAL_RCC_OscConfig+0x500>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a1b      	ldr	r3, [r3, #32]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d106      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d001      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e000      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40021000 	.word	0x40021000

08004eb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e0d0      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ec8:	4b6a      	ldr	r3, [pc, #424]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d910      	bls.n	8004ef8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ed6:	4b67      	ldr	r3, [pc, #412]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f023 0207 	bic.w	r2, r3, #7
 8004ede:	4965      	ldr	r1, [pc, #404]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee6:	4b63      	ldr	r3, [pc, #396]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d001      	beq.n	8004ef8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0b8      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d020      	beq.n	8004f46 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0304 	and.w	r3, r3, #4
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f10:	4b59      	ldr	r3, [pc, #356]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	4a58      	ldr	r2, [pc, #352]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f16:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004f1a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0308 	and.w	r3, r3, #8
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d005      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f28:	4b53      	ldr	r3, [pc, #332]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	4a52      	ldr	r2, [pc, #328]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004f32:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f34:	4b50      	ldr	r3, [pc, #320]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	494d      	ldr	r1, [pc, #308]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d040      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d107      	bne.n	8004f6a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f5a:	4b47      	ldr	r3, [pc, #284]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d115      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e07f      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d107      	bne.n	8004f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f72:	4b41      	ldr	r3, [pc, #260]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d109      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e073      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f82:	4b3d      	ldr	r3, [pc, #244]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d101      	bne.n	8004f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e06b      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f92:	4b39      	ldr	r3, [pc, #228]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f023 0203 	bic.w	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	4936      	ldr	r1, [pc, #216]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa4:	f7fe f970 	bl	8003288 <HAL_GetTick>
 8004fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004faa:	e00a      	b.n	8004fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fac:	f7fe f96c 	bl	8003288 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e053      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc2:	4b2d      	ldr	r3, [pc, #180]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f003 020c 	and.w	r2, r3, #12
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1eb      	bne.n	8004fac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd4:	4b27      	ldr	r3, [pc, #156]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d210      	bcs.n	8005004 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe2:	4b24      	ldr	r3, [pc, #144]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f023 0207 	bic.w	r2, r3, #7
 8004fea:	4922      	ldr	r1, [pc, #136]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff2:	4b20      	ldr	r3, [pc, #128]	; (8005074 <HAL_RCC_ClockConfig+0x1c0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d001      	beq.n	8005004 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e032      	b.n	800506a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0304 	and.w	r3, r3, #4
 800500c:	2b00      	cmp	r3, #0
 800500e:	d008      	beq.n	8005022 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005010:	4b19      	ldr	r3, [pc, #100]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	4916      	ldr	r1, [pc, #88]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 800501e:	4313      	orrs	r3, r2
 8005020:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0308 	and.w	r3, r3, #8
 800502a:	2b00      	cmp	r3, #0
 800502c:	d009      	beq.n	8005042 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800502e:	4b12      	ldr	r3, [pc, #72]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	490e      	ldr	r1, [pc, #56]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 800503e:	4313      	orrs	r3, r2
 8005040:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005042:	f000 f821 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8005046:	4602      	mov	r2, r0
 8005048:	4b0b      	ldr	r3, [pc, #44]	; (8005078 <HAL_RCC_ClockConfig+0x1c4>)
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	091b      	lsrs	r3, r3, #4
 800504e:	f003 030f 	and.w	r3, r3, #15
 8005052:	490a      	ldr	r1, [pc, #40]	; (800507c <HAL_RCC_ClockConfig+0x1c8>)
 8005054:	5ccb      	ldrb	r3, [r1, r3]
 8005056:	fa22 f303 	lsr.w	r3, r2, r3
 800505a:	4a09      	ldr	r2, [pc, #36]	; (8005080 <HAL_RCC_ClockConfig+0x1cc>)
 800505c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800505e:	4b09      	ldr	r3, [pc, #36]	; (8005084 <HAL_RCC_ClockConfig+0x1d0>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4618      	mov	r0, r3
 8005064:	f7fe f8ce 	bl	8003204 <HAL_InitTick>

  return HAL_OK;
 8005068:	2300      	movs	r3, #0
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	40022000 	.word	0x40022000
 8005078:	40021000 	.word	0x40021000
 800507c:	0800a270 	.word	0x0800a270
 8005080:	20000018 	.word	0x20000018
 8005084:	2000001c 	.word	0x2000001c

08005088 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800508e:	2300      	movs	r3, #0
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	2300      	movs	r3, #0
 8005094:	60bb      	str	r3, [r7, #8]
 8005096:	2300      	movs	r3, #0
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	2300      	movs	r3, #0
 800509c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800509e:	2300      	movs	r3, #0
 80050a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80050a2:	4b1e      	ldr	r3, [pc, #120]	; (800511c <HAL_RCC_GetSysClockFreq+0x94>)
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f003 030c 	and.w	r3, r3, #12
 80050ae:	2b04      	cmp	r3, #4
 80050b0:	d002      	beq.n	80050b8 <HAL_RCC_GetSysClockFreq+0x30>
 80050b2:	2b08      	cmp	r3, #8
 80050b4:	d003      	beq.n	80050be <HAL_RCC_GetSysClockFreq+0x36>
 80050b6:	e027      	b.n	8005108 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050b8:	4b19      	ldr	r3, [pc, #100]	; (8005120 <HAL_RCC_GetSysClockFreq+0x98>)
 80050ba:	613b      	str	r3, [r7, #16]
      break;
 80050bc:	e027      	b.n	800510e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	0c9b      	lsrs	r3, r3, #18
 80050c2:	f003 030f 	and.w	r3, r3, #15
 80050c6:	4a17      	ldr	r2, [pc, #92]	; (8005124 <HAL_RCC_GetSysClockFreq+0x9c>)
 80050c8:	5cd3      	ldrb	r3, [r2, r3]
 80050ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d010      	beq.n	80050f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80050d6:	4b11      	ldr	r3, [pc, #68]	; (800511c <HAL_RCC_GetSysClockFreq+0x94>)
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	0c5b      	lsrs	r3, r3, #17
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	4a11      	ldr	r2, [pc, #68]	; (8005128 <HAL_RCC_GetSysClockFreq+0xa0>)
 80050e2:	5cd3      	ldrb	r3, [r2, r3]
 80050e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a0d      	ldr	r2, [pc, #52]	; (8005120 <HAL_RCC_GetSysClockFreq+0x98>)
 80050ea:	fb03 f202 	mul.w	r2, r3, r2
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f4:	617b      	str	r3, [r7, #20]
 80050f6:	e004      	b.n	8005102 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a0c      	ldr	r2, [pc, #48]	; (800512c <HAL_RCC_GetSysClockFreq+0xa4>)
 80050fc:	fb02 f303 	mul.w	r3, r2, r3
 8005100:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	613b      	str	r3, [r7, #16]
      break;
 8005106:	e002      	b.n	800510e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005108:	4b05      	ldr	r3, [pc, #20]	; (8005120 <HAL_RCC_GetSysClockFreq+0x98>)
 800510a:	613b      	str	r3, [r7, #16]
      break;
 800510c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800510e:	693b      	ldr	r3, [r7, #16]
}
 8005110:	4618      	mov	r0, r3
 8005112:	371c      	adds	r7, #28
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	40021000 	.word	0x40021000
 8005120:	007a1200 	.word	0x007a1200
 8005124:	0800a288 	.word	0x0800a288
 8005128:	0800a298 	.word	0x0800a298
 800512c:	003d0900 	.word	0x003d0900

08005130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005134:	4b02      	ldr	r3, [pc, #8]	; (8005140 <HAL_RCC_GetHCLKFreq+0x10>)
 8005136:	681b      	ldr	r3, [r3, #0]
}
 8005138:	4618      	mov	r0, r3
 800513a:	46bd      	mov	sp, r7
 800513c:	bc80      	pop	{r7}
 800513e:	4770      	bx	lr
 8005140:	20000018 	.word	0x20000018

08005144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005148:	f7ff fff2 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 800514c:	4602      	mov	r2, r0
 800514e:	4b05      	ldr	r3, [pc, #20]	; (8005164 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	0a1b      	lsrs	r3, r3, #8
 8005154:	f003 0307 	and.w	r3, r3, #7
 8005158:	4903      	ldr	r1, [pc, #12]	; (8005168 <HAL_RCC_GetPCLK1Freq+0x24>)
 800515a:	5ccb      	ldrb	r3, [r1, r3]
 800515c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005160:	4618      	mov	r0, r3
 8005162:	bd80      	pop	{r7, pc}
 8005164:	40021000 	.word	0x40021000
 8005168:	0800a280 	.word	0x0800a280

0800516c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005170:	f7ff ffde 	bl	8005130 <HAL_RCC_GetHCLKFreq>
 8005174:	4602      	mov	r2, r0
 8005176:	4b05      	ldr	r3, [pc, #20]	; (800518c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	0adb      	lsrs	r3, r3, #11
 800517c:	f003 0307 	and.w	r3, r3, #7
 8005180:	4903      	ldr	r1, [pc, #12]	; (8005190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005182:	5ccb      	ldrb	r3, [r1, r3]
 8005184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005188:	4618      	mov	r0, r3
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40021000 	.word	0x40021000
 8005190:	0800a280 	.word	0x0800a280

08005194 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800519c:	4b0a      	ldr	r3, [pc, #40]	; (80051c8 <RCC_Delay+0x34>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a0a      	ldr	r2, [pc, #40]	; (80051cc <RCC_Delay+0x38>)
 80051a2:	fba2 2303 	umull	r2, r3, r2, r3
 80051a6:	0a5b      	lsrs	r3, r3, #9
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	fb02 f303 	mul.w	r3, r2, r3
 80051ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80051b0:	bf00      	nop
  }
  while (Delay --);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	1e5a      	subs	r2, r3, #1
 80051b6:	60fa      	str	r2, [r7, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1f9      	bne.n	80051b0 <RCC_Delay+0x1c>
}
 80051bc:	bf00      	nop
 80051be:	bf00      	nop
 80051c0:	3714      	adds	r7, #20
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bc80      	pop	{r7}
 80051c6:	4770      	bx	lr
 80051c8:	20000018 	.word	0x20000018
 80051cc:	10624dd3 	.word	0x10624dd3

080051d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b086      	sub	sp, #24
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80051d8:	2300      	movs	r3, #0
 80051da:	613b      	str	r3, [r7, #16]
 80051dc:	2300      	movs	r3, #0
 80051de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d07d      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80051ec:	2300      	movs	r3, #0
 80051ee:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051f0:	4b4f      	ldr	r3, [pc, #316]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10d      	bne.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051fc:	4b4c      	ldr	r3, [pc, #304]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	4a4b      	ldr	r2, [pc, #300]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005206:	61d3      	str	r3, [r2, #28]
 8005208:	4b49      	ldr	r3, [pc, #292]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005210:	60bb      	str	r3, [r7, #8]
 8005212:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005214:	2301      	movs	r3, #1
 8005216:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005218:	4b46      	ldr	r3, [pc, #280]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005220:	2b00      	cmp	r3, #0
 8005222:	d118      	bne.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005224:	4b43      	ldr	r3, [pc, #268]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a42      	ldr	r2, [pc, #264]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800522a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800522e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005230:	f7fe f82a 	bl	8003288 <HAL_GetTick>
 8005234:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005236:	e008      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005238:	f7fe f826 	bl	8003288 <HAL_GetTick>
 800523c:	4602      	mov	r2, r0
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	2b64      	cmp	r3, #100	; 0x64
 8005244:	d901      	bls.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e06d      	b.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800524a:	4b3a      	ldr	r3, [pc, #232]	; (8005334 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0f0      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005256:	4b36      	ldr	r3, [pc, #216]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800525e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d02e      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	429a      	cmp	r2, r3
 8005272:	d027      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005274:	4b2e      	ldr	r3, [pc, #184]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800527c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800527e:	4b2e      	ldr	r3, [pc, #184]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005280:	2201      	movs	r2, #1
 8005282:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005284:	4b2c      	ldr	r3, [pc, #176]	; (8005338 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800528a:	4a29      	ldr	r2, [pc, #164]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	d014      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800529a:	f7fd fff5 	bl	8003288 <HAL_GetTick>
 800529e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a0:	e00a      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052a2:	f7fd fff1 	bl	8003288 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e036      	b.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052b8:	4b1d      	ldr	r3, [pc, #116]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ba:	6a1b      	ldr	r3, [r3, #32]
 80052bc:	f003 0302 	and.w	r3, r3, #2
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0ee      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052c4:	4b1a      	ldr	r3, [pc, #104]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	4917      	ldr	r1, [pc, #92]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052d6:	7dfb      	ldrb	r3, [r7, #23]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d105      	bne.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052dc:	4b14      	ldr	r3, [pc, #80]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052de:	69db      	ldr	r3, [r3, #28]
 80052e0:	4a13      	ldr	r2, [pc, #76]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d008      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052f4:	4b0e      	ldr	r3, [pc, #56]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	490b      	ldr	r1, [pc, #44]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005302:	4313      	orrs	r3, r2
 8005304:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2b00      	cmp	r3, #0
 8005310:	d008      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005312:	4b07      	ldr	r3, [pc, #28]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	4904      	ldr	r1, [pc, #16]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005320:	4313      	orrs	r3, r2
 8005322:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3718      	adds	r7, #24
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	40021000 	.word	0x40021000
 8005334:	40007000 	.word	0x40007000
 8005338:	42420440 	.word	0x42420440

0800533c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b088      	sub	sp, #32
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	617b      	str	r3, [r7, #20]
 8005348:	2300      	movs	r3, #0
 800534a:	61fb      	str	r3, [r7, #28]
 800534c:	2300      	movs	r3, #0
 800534e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005350:	2300      	movs	r3, #0
 8005352:	60fb      	str	r3, [r7, #12]
 8005354:	2300      	movs	r3, #0
 8005356:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	3b01      	subs	r3, #1
 800535c:	2b0f      	cmp	r3, #15
 800535e:	f200 80af 	bhi.w	80054c0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8005362:	a201      	add	r2, pc, #4	; (adr r2, 8005368 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8005364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005368:	0800543f 	.word	0x0800543f
 800536c:	080054a5 	.word	0x080054a5
 8005370:	080054c1 	.word	0x080054c1
 8005374:	0800542f 	.word	0x0800542f
 8005378:	080054c1 	.word	0x080054c1
 800537c:	080054c1 	.word	0x080054c1
 8005380:	080054c1 	.word	0x080054c1
 8005384:	08005437 	.word	0x08005437
 8005388:	080054c1 	.word	0x080054c1
 800538c:	080054c1 	.word	0x080054c1
 8005390:	080054c1 	.word	0x080054c1
 8005394:	080054c1 	.word	0x080054c1
 8005398:	080054c1 	.word	0x080054c1
 800539c:	080054c1 	.word	0x080054c1
 80053a0:	080054c1 	.word	0x080054c1
 80053a4:	080053a9 	.word	0x080053a9
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80053a8:	4b4a      	ldr	r3, [pc, #296]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80053ae:	4b49      	ldr	r3, [pc, #292]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f000 8084 	beq.w	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	0c9b      	lsrs	r3, r3, #18
 80053c0:	f003 030f 	and.w	r3, r3, #15
 80053c4:	4a44      	ldr	r2, [pc, #272]	; (80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80053c6:	5cd3      	ldrb	r3, [r2, r3]
 80053c8:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d015      	beq.n	8005400 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053d4:	4b3f      	ldr	r3, [pc, #252]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	0c5b      	lsrs	r3, r3, #17
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	4a3f      	ldr	r2, [pc, #252]	; (80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80053e0:	5cd3      	ldrb	r3, [r2, r3]
 80053e2:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00d      	beq.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80053ee:	4a3c      	ldr	r2, [pc, #240]	; (80054e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	fb02 f303 	mul.w	r3, r2, r3
 80053fc:	61fb      	str	r3, [r7, #28]
 80053fe:	e004      	b.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	4a38      	ldr	r2, [pc, #224]	; (80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8005404:	fb02 f303 	mul.w	r3, r2, r3
 8005408:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800540a:	4b32      	ldr	r3, [pc, #200]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005412:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005416:	d102      	bne.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800541c:	e052      	b.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	005b      	lsls	r3, r3, #1
 8005422:	4a31      	ldr	r2, [pc, #196]	; (80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8005424:	fba2 2303 	umull	r2, r3, r2, r3
 8005428:	085b      	lsrs	r3, r3, #1
 800542a:	61bb      	str	r3, [r7, #24]
      break;
 800542c:	e04a      	b.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800542e:	f7ff fe2b 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 8005432:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005434:	e049      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005436:	f7ff fe27 	bl	8005088 <HAL_RCC_GetSysClockFreq>
 800543a:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800543c:	e045      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800543e:	4b25      	ldr	r3, [pc, #148]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800544a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800544e:	d108      	bne.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 800545a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800545e:	61bb      	str	r3, [r7, #24]
 8005460:	e01f      	b.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800546c:	d109      	bne.n	8005482 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800546e:	4b19      	ldr	r3, [pc, #100]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 800547a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800547e:	61bb      	str	r3, [r7, #24]
 8005480:	e00f      	b.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005488:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800548c:	d11c      	bne.n	80054c8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 800548e:	4b11      	ldr	r3, [pc, #68]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d016      	beq.n	80054c8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 800549a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800549e:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80054a0:	e012      	b.n	80054c8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80054a2:	e011      	b.n	80054c8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80054a4:	f7ff fe62 	bl	800516c <HAL_RCC_GetPCLK2Freq>
 80054a8:	4602      	mov	r2, r0
 80054aa:	4b0a      	ldr	r3, [pc, #40]	; (80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	0b9b      	lsrs	r3, r3, #14
 80054b0:	f003 0303 	and.w	r3, r3, #3
 80054b4:	3301      	adds	r3, #1
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054bc:	61bb      	str	r3, [r7, #24]
      break;
 80054be:	e004      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80054c0:	bf00      	nop
 80054c2:	e002      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80054c4:	bf00      	nop
 80054c6:	e000      	b.n	80054ca <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80054c8:	bf00      	nop
    }
  }
  return (frequency);
 80054ca:	69bb      	ldr	r3, [r7, #24]
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3720      	adds	r7, #32
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	40021000 	.word	0x40021000
 80054d8:	0800a29c 	.word	0x0800a29c
 80054dc:	0800a2ac 	.word	0x0800a2ac
 80054e0:	007a1200 	.word	0x007a1200
 80054e4:	003d0900 	.word	0x003d0900
 80054e8:	aaaaaaab 	.word	0xaaaaaaab

080054ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d001      	beq.n	8005504 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e03c      	b.n	800557e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a1d      	ldr	r2, [pc, #116]	; (8005588 <HAL_TIM_Base_Start+0x9c>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d018      	beq.n	8005548 <HAL_TIM_Base_Start+0x5c>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a1c      	ldr	r2, [pc, #112]	; (800558c <HAL_TIM_Base_Start+0xa0>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d013      	beq.n	8005548 <HAL_TIM_Base_Start+0x5c>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005528:	d00e      	beq.n	8005548 <HAL_TIM_Base_Start+0x5c>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a18      	ldr	r2, [pc, #96]	; (8005590 <HAL_TIM_Base_Start+0xa4>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d009      	beq.n	8005548 <HAL_TIM_Base_Start+0x5c>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a16      	ldr	r2, [pc, #88]	; (8005594 <HAL_TIM_Base_Start+0xa8>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d004      	beq.n	8005548 <HAL_TIM_Base_Start+0x5c>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a15      	ldr	r2, [pc, #84]	; (8005598 <HAL_TIM_Base_Start+0xac>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d111      	bne.n	800556c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 0307 	and.w	r3, r3, #7
 8005552:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b06      	cmp	r3, #6
 8005558:	d010      	beq.n	800557c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f042 0201 	orr.w	r2, r2, #1
 8005568:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556a:	e007      	b.n	800557c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	bc80      	pop	{r7}
 8005586:	4770      	bx	lr
 8005588:	40012c00 	.word	0x40012c00
 800558c:	40013400 	.word	0x40013400
 8005590:	40000400 	.word	0x40000400
 8005594:	40000800 	.word	0x40000800
 8005598:	40000c00 	.word	0x40000c00

0800559c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d109      	bne.n	80055c0 <HAL_TIM_OC_Start+0x24>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	bf14      	ite	ne
 80055b8:	2301      	movne	r3, #1
 80055ba:	2300      	moveq	r3, #0
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	e022      	b.n	8005606 <HAL_TIM_OC_Start+0x6a>
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d109      	bne.n	80055da <HAL_TIM_OC_Start+0x3e>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	bf14      	ite	ne
 80055d2:	2301      	movne	r3, #1
 80055d4:	2300      	moveq	r3, #0
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	e015      	b.n	8005606 <HAL_TIM_OC_Start+0x6a>
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2b08      	cmp	r3, #8
 80055de:	d109      	bne.n	80055f4 <HAL_TIM_OC_Start+0x58>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	bf14      	ite	ne
 80055ec:	2301      	movne	r3, #1
 80055ee:	2300      	moveq	r3, #0
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	e008      	b.n	8005606 <HAL_TIM_OC_Start+0x6a>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	bf14      	ite	ne
 8005600:	2301      	movne	r3, #1
 8005602:	2300      	moveq	r3, #0
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e072      	b.n	80056f4 <HAL_TIM_OC_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d104      	bne.n	800561e <HAL_TIM_OC_Start+0x82>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800561c:	e013      	b.n	8005646 <HAL_TIM_OC_Start+0xaa>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b04      	cmp	r3, #4
 8005622:	d104      	bne.n	800562e <HAL_TIM_OC_Start+0x92>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800562c:	e00b      	b.n	8005646 <HAL_TIM_OC_Start+0xaa>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2b08      	cmp	r3, #8
 8005632:	d104      	bne.n	800563e <HAL_TIM_OC_Start+0xa2>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800563c:	e003      	b.n	8005646 <HAL_TIM_OC_Start+0xaa>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2202      	movs	r2, #2
 8005642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2201      	movs	r2, #1
 800564c:	6839      	ldr	r1, [r7, #0]
 800564e:	4618      	mov	r0, r3
 8005650:	f000 fcb8 	bl	8005fc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a28      	ldr	r2, [pc, #160]	; (80056fc <HAL_TIM_OC_Start+0x160>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d004      	beq.n	8005668 <HAL_TIM_OC_Start+0xcc>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a27      	ldr	r2, [pc, #156]	; (8005700 <HAL_TIM_OC_Start+0x164>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d101      	bne.n	800566c <HAL_TIM_OC_Start+0xd0>
 8005668:	2301      	movs	r3, #1
 800566a:	e000      	b.n	800566e <HAL_TIM_OC_Start+0xd2>
 800566c:	2300      	movs	r3, #0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d007      	beq.n	8005682 <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005680:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1d      	ldr	r2, [pc, #116]	; (80056fc <HAL_TIM_OC_Start+0x160>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d018      	beq.n	80056be <HAL_TIM_OC_Start+0x122>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a1b      	ldr	r2, [pc, #108]	; (8005700 <HAL_TIM_OC_Start+0x164>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d013      	beq.n	80056be <HAL_TIM_OC_Start+0x122>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800569e:	d00e      	beq.n	80056be <HAL_TIM_OC_Start+0x122>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a17      	ldr	r2, [pc, #92]	; (8005704 <HAL_TIM_OC_Start+0x168>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d009      	beq.n	80056be <HAL_TIM_OC_Start+0x122>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a16      	ldr	r2, [pc, #88]	; (8005708 <HAL_TIM_OC_Start+0x16c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d004      	beq.n	80056be <HAL_TIM_OC_Start+0x122>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a14      	ldr	r2, [pc, #80]	; (800570c <HAL_TIM_OC_Start+0x170>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d111      	bne.n	80056e2 <HAL_TIM_OC_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f003 0307 	and.w	r3, r3, #7
 80056c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2b06      	cmp	r3, #6
 80056ce:	d010      	beq.n	80056f2 <HAL_TIM_OC_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e0:	e007      	b.n	80056f2 <HAL_TIM_OC_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f042 0201 	orr.w	r2, r2, #1
 80056f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3710      	adds	r7, #16
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	40012c00 	.word	0x40012c00
 8005700:	40013400 	.word	0x40013400
 8005704:	40000400 	.word	0x40000400
 8005708:	40000800 	.word	0x40000800
 800570c:	40000c00 	.word	0x40000c00

08005710 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e041      	b.n	80057a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d106      	bne.n	800573c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7fd fb92 	bl	8002e60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3304      	adds	r3, #4
 800574c:	4619      	mov	r1, r3
 800574e:	4610      	mov	r0, r2
 8005750:	f000 fa06 	bl	8005b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d109      	bne.n	80057d4 <HAL_TIM_PWM_Start+0x24>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	bf14      	ite	ne
 80057cc:	2301      	movne	r3, #1
 80057ce:	2300      	moveq	r3, #0
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	e022      	b.n	800581a <HAL_TIM_PWM_Start+0x6a>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d109      	bne.n	80057ee <HAL_TIM_PWM_Start+0x3e>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	bf14      	ite	ne
 80057e6:	2301      	movne	r3, #1
 80057e8:	2300      	moveq	r3, #0
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	e015      	b.n	800581a <HAL_TIM_PWM_Start+0x6a>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d109      	bne.n	8005808 <HAL_TIM_PWM_Start+0x58>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	bf14      	ite	ne
 8005800:	2301      	movne	r3, #1
 8005802:	2300      	moveq	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	e008      	b.n	800581a <HAL_TIM_PWM_Start+0x6a>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b01      	cmp	r3, #1
 8005812:	bf14      	ite	ne
 8005814:	2301      	movne	r3, #1
 8005816:	2300      	moveq	r3, #0
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e072      	b.n	8005908 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d104      	bne.n	8005832 <HAL_TIM_PWM_Start+0x82>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005830:	e013      	b.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	2b04      	cmp	r3, #4
 8005836:	d104      	bne.n	8005842 <HAL_TIM_PWM_Start+0x92>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005840:	e00b      	b.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b08      	cmp	r3, #8
 8005846:	d104      	bne.n	8005852 <HAL_TIM_PWM_Start+0xa2>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005850:	e003      	b.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2202      	movs	r2, #2
 8005856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2201      	movs	r2, #1
 8005860:	6839      	ldr	r1, [r7, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	f000 fbae 	bl	8005fc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a28      	ldr	r2, [pc, #160]	; (8005910 <HAL_TIM_PWM_Start+0x160>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d004      	beq.n	800587c <HAL_TIM_PWM_Start+0xcc>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a27      	ldr	r2, [pc, #156]	; (8005914 <HAL_TIM_PWM_Start+0x164>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d101      	bne.n	8005880 <HAL_TIM_PWM_Start+0xd0>
 800587c:	2301      	movs	r3, #1
 800587e:	e000      	b.n	8005882 <HAL_TIM_PWM_Start+0xd2>
 8005880:	2300      	movs	r3, #0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d007      	beq.n	8005896 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005894:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1d      	ldr	r2, [pc, #116]	; (8005910 <HAL_TIM_PWM_Start+0x160>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d018      	beq.n	80058d2 <HAL_TIM_PWM_Start+0x122>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a1b      	ldr	r2, [pc, #108]	; (8005914 <HAL_TIM_PWM_Start+0x164>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_TIM_PWM_Start+0x122>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b2:	d00e      	beq.n	80058d2 <HAL_TIM_PWM_Start+0x122>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a17      	ldr	r2, [pc, #92]	; (8005918 <HAL_TIM_PWM_Start+0x168>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d009      	beq.n	80058d2 <HAL_TIM_PWM_Start+0x122>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a16      	ldr	r2, [pc, #88]	; (800591c <HAL_TIM_PWM_Start+0x16c>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d004      	beq.n	80058d2 <HAL_TIM_PWM_Start+0x122>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a14      	ldr	r2, [pc, #80]	; (8005920 <HAL_TIM_PWM_Start+0x170>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d111      	bne.n	80058f6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f003 0307 	and.w	r3, r3, #7
 80058dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b06      	cmp	r3, #6
 80058e2:	d010      	beq.n	8005906 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f042 0201 	orr.w	r2, r2, #1
 80058f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f4:	e007      	b.n	8005906 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f042 0201 	orr.w	r2, r2, #1
 8005904:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005906:	2300      	movs	r3, #0
}
 8005908:	4618      	mov	r0, r3
 800590a:	3710      	adds	r7, #16
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40012c00 	.word	0x40012c00
 8005914:	40013400 	.word	0x40013400
 8005918:	40000400 	.word	0x40000400
 800591c:	40000800 	.word	0x40000800
 8005920:	40000c00 	.word	0x40000c00

08005924 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800593a:	2b01      	cmp	r3, #1
 800593c:	d101      	bne.n	8005942 <HAL_TIM_OC_ConfigChannel+0x1e>
 800593e:	2302      	movs	r3, #2
 8005940:	e048      	b.n	80059d4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2b0c      	cmp	r3, #12
 800594e:	d839      	bhi.n	80059c4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005950:	a201      	add	r2, pc, #4	; (adr r2, 8005958 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005956:	bf00      	nop
 8005958:	0800598d 	.word	0x0800598d
 800595c:	080059c5 	.word	0x080059c5
 8005960:	080059c5 	.word	0x080059c5
 8005964:	080059c5 	.word	0x080059c5
 8005968:	0800599b 	.word	0x0800599b
 800596c:	080059c5 	.word	0x080059c5
 8005970:	080059c5 	.word	0x080059c5
 8005974:	080059c5 	.word	0x080059c5
 8005978:	080059a9 	.word	0x080059a9
 800597c:	080059c5 	.word	0x080059c5
 8005980:	080059c5 	.word	0x080059c5
 8005984:	080059c5 	.word	0x080059c5
 8005988:	080059b7 	.word	0x080059b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68b9      	ldr	r1, [r7, #8]
 8005992:	4618      	mov	r0, r3
 8005994:	f000 f96a 	bl	8005c6c <TIM_OC1_SetConfig>
      break;
 8005998:	e017      	b.n	80059ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68b9      	ldr	r1, [r7, #8]
 80059a0:	4618      	mov	r0, r3
 80059a2:	f000 f9d3 	bl	8005d4c <TIM_OC2_SetConfig>
      break;
 80059a6:	e010      	b.n	80059ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f000 fa40 	bl	8005e34 <TIM_OC3_SetConfig>
      break;
 80059b4:	e009      	b.n	80059ca <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68b9      	ldr	r1, [r7, #8]
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 faad 	bl	8005f1c <TIM_OC4_SetConfig>
      break;
 80059c2:	e002      	b.n	80059ca <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	75fb      	strb	r3, [r7, #23]
      break;
 80059c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3718      	adds	r7, #24
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	60f8      	str	r0, [r7, #12]
 80059e4:	60b9      	str	r1, [r7, #8]
 80059e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059e8:	2300      	movs	r3, #0
 80059ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d101      	bne.n	80059fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059f6:	2302      	movs	r3, #2
 80059f8:	e0ae      	b.n	8005b58 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b0c      	cmp	r3, #12
 8005a06:	f200 809f 	bhi.w	8005b48 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005a0a:	a201      	add	r2, pc, #4	; (adr r2, 8005a10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a10:	08005a45 	.word	0x08005a45
 8005a14:	08005b49 	.word	0x08005b49
 8005a18:	08005b49 	.word	0x08005b49
 8005a1c:	08005b49 	.word	0x08005b49
 8005a20:	08005a85 	.word	0x08005a85
 8005a24:	08005b49 	.word	0x08005b49
 8005a28:	08005b49 	.word	0x08005b49
 8005a2c:	08005b49 	.word	0x08005b49
 8005a30:	08005ac7 	.word	0x08005ac7
 8005a34:	08005b49 	.word	0x08005b49
 8005a38:	08005b49 	.word	0x08005b49
 8005a3c:	08005b49 	.word	0x08005b49
 8005a40:	08005b07 	.word	0x08005b07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 f90e 	bl	8005c6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	699a      	ldr	r2, [r3, #24]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0208 	orr.w	r2, r2, #8
 8005a5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699a      	ldr	r2, [r3, #24]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 0204 	bic.w	r2, r2, #4
 8005a6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6999      	ldr	r1, [r3, #24]
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	691a      	ldr	r2, [r3, #16]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	619a      	str	r2, [r3, #24]
      break;
 8005a82:	e064      	b.n	8005b4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68b9      	ldr	r1, [r7, #8]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 f95e 	bl	8005d4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	699a      	ldr	r2, [r3, #24]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	699a      	ldr	r2, [r3, #24]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6999      	ldr	r1, [r3, #24]
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	021a      	lsls	r2, r3, #8
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	430a      	orrs	r2, r1
 8005ac2:	619a      	str	r2, [r3, #24]
      break;
 8005ac4:	e043      	b.n	8005b4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68b9      	ldr	r1, [r7, #8]
 8005acc:	4618      	mov	r0, r3
 8005ace:	f000 f9b1 	bl	8005e34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	69da      	ldr	r2, [r3, #28]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f042 0208 	orr.w	r2, r2, #8
 8005ae0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	69da      	ldr	r2, [r3, #28]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 0204 	bic.w	r2, r2, #4
 8005af0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69d9      	ldr	r1, [r3, #28]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	61da      	str	r2, [r3, #28]
      break;
 8005b04:	e023      	b.n	8005b4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68b9      	ldr	r1, [r7, #8]
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f000 fa05 	bl	8005f1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	69da      	ldr	r2, [r3, #28]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	69da      	ldr	r2, [r3, #28]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	69d9      	ldr	r1, [r3, #28]
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	021a      	lsls	r2, r3, #8
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	61da      	str	r2, [r3, #28]
      break;
 8005b46:	e002      	b.n	8005b4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b56:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3718      	adds	r7, #24
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a39      	ldr	r2, [pc, #228]	; (8005c58 <TIM_Base_SetConfig+0xf8>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d013      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a38      	ldr	r2, [pc, #224]	; (8005c5c <TIM_Base_SetConfig+0xfc>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00f      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b86:	d00b      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a35      	ldr	r2, [pc, #212]	; (8005c60 <TIM_Base_SetConfig+0x100>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d007      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a34      	ldr	r2, [pc, #208]	; (8005c64 <TIM_Base_SetConfig+0x104>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_Base_SetConfig+0x40>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a33      	ldr	r2, [pc, #204]	; (8005c68 <TIM_Base_SetConfig+0x108>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d108      	bne.n	8005bb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a28      	ldr	r2, [pc, #160]	; (8005c58 <TIM_Base_SetConfig+0xf8>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d013      	beq.n	8005be2 <TIM_Base_SetConfig+0x82>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a27      	ldr	r2, [pc, #156]	; (8005c5c <TIM_Base_SetConfig+0xfc>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00f      	beq.n	8005be2 <TIM_Base_SetConfig+0x82>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc8:	d00b      	beq.n	8005be2 <TIM_Base_SetConfig+0x82>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a24      	ldr	r2, [pc, #144]	; (8005c60 <TIM_Base_SetConfig+0x100>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d007      	beq.n	8005be2 <TIM_Base_SetConfig+0x82>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a23      	ldr	r2, [pc, #140]	; (8005c64 <TIM_Base_SetConfig+0x104>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d003      	beq.n	8005be2 <TIM_Base_SetConfig+0x82>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a22      	ldr	r2, [pc, #136]	; (8005c68 <TIM_Base_SetConfig+0x108>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d108      	bne.n	8005bf4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005be8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	695b      	ldr	r3, [r3, #20]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	689a      	ldr	r2, [r3, #8]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a0f      	ldr	r2, [pc, #60]	; (8005c58 <TIM_Base_SetConfig+0xf8>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d003      	beq.n	8005c28 <TIM_Base_SetConfig+0xc8>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a0e      	ldr	r2, [pc, #56]	; (8005c5c <TIM_Base_SetConfig+0xfc>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d103      	bne.n	8005c30 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d005      	beq.n	8005c4e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	691b      	ldr	r3, [r3, #16]
 8005c46:	f023 0201 	bic.w	r2, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	611a      	str	r2, [r3, #16]
  }
}
 8005c4e:	bf00      	nop
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr
 8005c58:	40012c00 	.word	0x40012c00
 8005c5c:	40013400 	.word	0x40013400
 8005c60:	40000400 	.word	0x40000400
 8005c64:	40000800 	.word	0x40000800
 8005c68:	40000c00 	.word	0x40000c00

08005c6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	f023 0201 	bic.w	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f023 0303 	bic.w	r3, r3, #3
 8005ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f023 0302 	bic.w	r3, r3, #2
 8005cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a20      	ldr	r2, [pc, #128]	; (8005d44 <TIM_OC1_SetConfig+0xd8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d003      	beq.n	8005cd0 <TIM_OC1_SetConfig+0x64>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a1f      	ldr	r2, [pc, #124]	; (8005d48 <TIM_OC1_SetConfig+0xdc>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d10c      	bne.n	8005cea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f023 0308 	bic.w	r3, r3, #8
 8005cd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f023 0304 	bic.w	r3, r3, #4
 8005ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a15      	ldr	r2, [pc, #84]	; (8005d44 <TIM_OC1_SetConfig+0xd8>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d003      	beq.n	8005cfa <TIM_OC1_SetConfig+0x8e>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a14      	ldr	r2, [pc, #80]	; (8005d48 <TIM_OC1_SetConfig+0xdc>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d111      	bne.n	8005d1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	693a      	ldr	r2, [r7, #16]
 8005d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	621a      	str	r2, [r3, #32]
}
 8005d38:	bf00      	nop
 8005d3a:	371c      	adds	r7, #28
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	40012c00 	.word	0x40012c00
 8005d48:	40013400 	.word	0x40013400

08005d4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	f023 0210 	bic.w	r2, r3, #16
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	f023 0320 	bic.w	r3, r3, #32
 8005d96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	011b      	lsls	r3, r3, #4
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a21      	ldr	r2, [pc, #132]	; (8005e2c <TIM_OC2_SetConfig+0xe0>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d003      	beq.n	8005db4 <TIM_OC2_SetConfig+0x68>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4a20      	ldr	r2, [pc, #128]	; (8005e30 <TIM_OC2_SetConfig+0xe4>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d10d      	bne.n	8005dd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a16      	ldr	r2, [pc, #88]	; (8005e2c <TIM_OC2_SetConfig+0xe0>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_OC2_SetConfig+0x94>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a15      	ldr	r2, [pc, #84]	; (8005e30 <TIM_OC2_SetConfig+0xe4>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d113      	bne.n	8005e08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005de6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005dee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	693a      	ldr	r2, [r7, #16]
 8005e0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	685a      	ldr	r2, [r3, #4]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	621a      	str	r2, [r3, #32]
}
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bc80      	pop	{r7}
 8005e2a:	4770      	bx	lr
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40013400 	.word	0x40013400

08005e34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b087      	sub	sp, #28
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	69db      	ldr	r3, [r3, #28]
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f023 0303 	bic.w	r3, r3, #3
 8005e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	021b      	lsls	r3, r3, #8
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a21      	ldr	r2, [pc, #132]	; (8005f14 <TIM_OC3_SetConfig+0xe0>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d003      	beq.n	8005e9a <TIM_OC3_SetConfig+0x66>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a20      	ldr	r2, [pc, #128]	; (8005f18 <TIM_OC3_SetConfig+0xe4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d10d      	bne.n	8005eb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ea0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	021b      	lsls	r3, r3, #8
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005eb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a16      	ldr	r2, [pc, #88]	; (8005f14 <TIM_OC3_SetConfig+0xe0>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d003      	beq.n	8005ec6 <TIM_OC3_SetConfig+0x92>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a15      	ldr	r2, [pc, #84]	; (8005f18 <TIM_OC3_SetConfig+0xe4>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d113      	bne.n	8005eee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ecc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	011b      	lsls	r3, r3, #4
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	699b      	ldr	r3, [r3, #24]
 8005ee6:	011b      	lsls	r3, r3, #4
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	685a      	ldr	r2, [r3, #4]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	697a      	ldr	r2, [r7, #20]
 8005f06:	621a      	str	r2, [r3, #32]
}
 8005f08:	bf00      	nop
 8005f0a:	371c      	adds	r7, #28
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bc80      	pop	{r7}
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	40012c00 	.word	0x40012c00
 8005f18:	40013400 	.word	0x40013400

08005f1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	021b      	lsls	r3, r3, #8
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	031b      	lsls	r3, r3, #12
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a11      	ldr	r2, [pc, #68]	; (8005fbc <TIM_OC4_SetConfig+0xa0>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d003      	beq.n	8005f84 <TIM_OC4_SetConfig+0x68>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a10      	ldr	r2, [pc, #64]	; (8005fc0 <TIM_OC4_SetConfig+0xa4>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d109      	bne.n	8005f98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	019b      	lsls	r3, r3, #6
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	685a      	ldr	r2, [r3, #4]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	621a      	str	r2, [r3, #32]
}
 8005fb2:	bf00      	nop
 8005fb4:	371c      	adds	r7, #28
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr
 8005fbc:	40012c00 	.word	0x40012c00
 8005fc0:	40013400 	.word	0x40013400

08005fc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 031f 	and.w	r3, r3, #31
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1a      	ldr	r2, [r3, #32]
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	43db      	mvns	r3, r3
 8005fe6:	401a      	ands	r2, r3
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6a1a      	ldr	r2, [r3, #32]
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	f003 031f 	and.w	r3, r3, #31
 8005ff6:	6879      	ldr	r1, [r7, #4]
 8005ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ffc:	431a      	orrs	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	621a      	str	r2, [r3, #32]
}
 8006002:	bf00      	nop
 8006004:	371c      	adds	r7, #28
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800601c:	2b01      	cmp	r3, #1
 800601e:	d101      	bne.n	8006024 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006020:	2302      	movs	r3, #2
 8006022:	e050      	b.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800604a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	4313      	orrs	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a1b      	ldr	r2, [pc, #108]	; (80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d018      	beq.n	800609a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a19      	ldr	r2, [pc, #100]	; (80060d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d013      	beq.n	800609a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800607a:	d00e      	beq.n	800609a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a15      	ldr	r2, [pc, #84]	; (80060d8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d009      	beq.n	800609a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a14      	ldr	r2, [pc, #80]	; (80060dc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d004      	beq.n	800609a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a12      	ldr	r2, [pc, #72]	; (80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d10c      	bne.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bc80      	pop	{r7}
 80060ce:	4770      	bx	lr
 80060d0:	40012c00 	.word	0x40012c00
 80060d4:	40013400 	.word	0x40013400
 80060d8:	40000400 	.word	0x40000400
 80060dc:	40000800 	.word	0x40000800
 80060e0:	40000c00 	.word	0x40000c00

080060e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b085      	sub	sp, #20
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d101      	bne.n	8006100 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80060fc:	2302      	movs	r3, #2
 80060fe:	e03d      	b.n	800617c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	4313      	orrs	r3, r2
 8006122:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	4313      	orrs	r3, r2
 8006130:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	4313      	orrs	r3, r2
 8006168:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	bc80      	pop	{r7}
 8006184:	4770      	bx	lr

08006186 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b082      	sub	sp, #8
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e042      	b.n	800621e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d106      	bne.n	80061b2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7fc febd 	bl	8002f2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2224      	movs	r2, #36	; 0x24
 80061b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061c8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f972 	bl	80064b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	691a      	ldr	r2, [r3, #16]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061de:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	695a      	ldr	r2, [r3, #20]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061ee:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061fe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2220      	movs	r2, #32
 800620a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2220      	movs	r2, #32
 8006212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3708      	adds	r7, #8
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b08a      	sub	sp, #40	; 0x28
 800622a:	af02      	add	r7, sp, #8
 800622c:	60f8      	str	r0, [r7, #12]
 800622e:	60b9      	str	r1, [r7, #8]
 8006230:	603b      	str	r3, [r7, #0]
 8006232:	4613      	mov	r3, r2
 8006234:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b20      	cmp	r3, #32
 8006244:	d175      	bne.n	8006332 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d002      	beq.n	8006252 <HAL_UART_Transmit+0x2c>
 800624c:	88fb      	ldrh	r3, [r7, #6]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e06e      	b.n	8006334 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2221      	movs	r2, #33	; 0x21
 8006260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006264:	f7fd f810 	bl	8003288 <HAL_GetTick>
 8006268:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	88fa      	ldrh	r2, [r7, #6]
 800626e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	88fa      	ldrh	r2, [r7, #6]
 8006274:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800627e:	d108      	bne.n	8006292 <HAL_UART_Transmit+0x6c>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d104      	bne.n	8006292 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006288:	2300      	movs	r3, #0
 800628a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	61bb      	str	r3, [r7, #24]
 8006290:	e003      	b.n	800629a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800629a:	e02e      	b.n	80062fa <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	9300      	str	r3, [sp, #0]
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	2200      	movs	r2, #0
 80062a4:	2180      	movs	r1, #128	; 0x80
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 f848 	bl	800633c <UART_WaitOnFlagUntilTimeout>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d005      	beq.n	80062be <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2220      	movs	r2, #32
 80062b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80062ba:	2303      	movs	r3, #3
 80062bc:	e03a      	b.n	8006334 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d10b      	bne.n	80062dc <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	881b      	ldrh	r3, [r3, #0]
 80062c8:	461a      	mov	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062d2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	3302      	adds	r3, #2
 80062d8:	61bb      	str	r3, [r7, #24]
 80062da:	e007      	b.n	80062ec <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	781a      	ldrb	r2, [r3, #0]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	3301      	adds	r3, #1
 80062ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	3b01      	subs	r3, #1
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062fe:	b29b      	uxth	r3, r3
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1cb      	bne.n	800629c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	2200      	movs	r2, #0
 800630c:	2140      	movs	r1, #64	; 0x40
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 f814 	bl	800633c <UART_WaitOnFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d005      	beq.n	8006326 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2220      	movs	r2, #32
 800631e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e006      	b.n	8006334 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2220      	movs	r2, #32
 800632a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800632e:	2300      	movs	r3, #0
 8006330:	e000      	b.n	8006334 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006332:	2302      	movs	r3, #2
  }
}
 8006334:	4618      	mov	r0, r3
 8006336:	3720      	adds	r7, #32
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	603b      	str	r3, [r7, #0]
 8006348:	4613      	mov	r3, r2
 800634a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800634c:	e03b      	b.n	80063c6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800634e:	6a3b      	ldr	r3, [r7, #32]
 8006350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006354:	d037      	beq.n	80063c6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006356:	f7fc ff97 	bl	8003288 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	6a3a      	ldr	r2, [r7, #32]
 8006362:	429a      	cmp	r2, r3
 8006364:	d302      	bcc.n	800636c <UART_WaitOnFlagUntilTimeout+0x30>
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800636c:	2303      	movs	r3, #3
 800636e:	e03a      	b.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	f003 0304 	and.w	r3, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	d023      	beq.n	80063c6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	2b80      	cmp	r3, #128	; 0x80
 8006382:	d020      	beq.n	80063c6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	2b40      	cmp	r3, #64	; 0x40
 8006388:	d01d      	beq.n	80063c6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0308 	and.w	r3, r3, #8
 8006394:	2b08      	cmp	r3, #8
 8006396:	d116      	bne.n	80063c6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006398:	2300      	movs	r3, #0
 800639a:	617b      	str	r3, [r7, #20]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	617b      	str	r3, [r7, #20]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	617b      	str	r3, [r7, #20]
 80063ac:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 f81d 	bl	80063ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2208      	movs	r2, #8
 80063b8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e00f      	b.n	80063e6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4013      	ands	r3, r2
 80063d0:	68ba      	ldr	r2, [r7, #8]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	bf0c      	ite	eq
 80063d6:	2301      	moveq	r3, #1
 80063d8:	2300      	movne	r3, #0
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	461a      	mov	r2, r3
 80063de:	79fb      	ldrb	r3, [r7, #7]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d0b4      	beq.n	800634e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3718      	adds	r7, #24
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b095      	sub	sp, #84	; 0x54
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	330c      	adds	r3, #12
 80063fc:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006400:	e853 3f00 	ldrex	r3, [r3]
 8006404:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006408:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800640c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	330c      	adds	r3, #12
 8006414:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006416:	643a      	str	r2, [r7, #64]	; 0x40
 8006418:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800641c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800641e:	e841 2300 	strex	r3, r2, [r1]
 8006422:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1e5      	bne.n	80063f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	3314      	adds	r3, #20
 8006430:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	e853 3f00 	ldrex	r3, [r3]
 8006438:	61fb      	str	r3, [r7, #28]
   return(result);
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	f023 0301 	bic.w	r3, r3, #1
 8006440:	64bb      	str	r3, [r7, #72]	; 0x48
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	3314      	adds	r3, #20
 8006448:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800644a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800644c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006450:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006452:	e841 2300 	strex	r3, r2, [r1]
 8006456:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1e5      	bne.n	800642a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006462:	2b01      	cmp	r3, #1
 8006464:	d119      	bne.n	800649a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	330c      	adds	r3, #12
 800646c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	e853 3f00 	ldrex	r3, [r3]
 8006474:	60bb      	str	r3, [r7, #8]
   return(result);
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f023 0310 	bic.w	r3, r3, #16
 800647c:	647b      	str	r3, [r7, #68]	; 0x44
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	330c      	adds	r3, #12
 8006484:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006486:	61ba      	str	r2, [r7, #24]
 8006488:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	6979      	ldr	r1, [r7, #20]
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	e841 2300 	strex	r3, r2, [r1]
 8006492:	613b      	str	r3, [r7, #16]
   return(result);
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1e5      	bne.n	8006466 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064a8:	bf00      	nop
 80064aa:	3754      	adds	r7, #84	; 0x54
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bc80      	pop	{r7}
 80064b0:	4770      	bx	lr
	...

080064b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68da      	ldr	r2, [r3, #12]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689a      	ldr	r2, [r3, #8]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	431a      	orrs	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	695b      	ldr	r3, [r3, #20]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80064ee:	f023 030c 	bic.w	r3, r3, #12
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6812      	ldr	r2, [r2, #0]
 80064f6:	68b9      	ldr	r1, [r7, #8]
 80064f8:	430b      	orrs	r3, r1
 80064fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	699a      	ldr	r2, [r3, #24]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	430a      	orrs	r2, r1
 8006510:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a2c      	ldr	r2, [pc, #176]	; (80065c8 <UART_SetConfig+0x114>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d103      	bne.n	8006524 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800651c:	f7fe fe26 	bl	800516c <HAL_RCC_GetPCLK2Freq>
 8006520:	60f8      	str	r0, [r7, #12]
 8006522:	e002      	b.n	800652a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fe fe0e 	bl	8005144 <HAL_RCC_GetPCLK1Freq>
 8006528:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4613      	mov	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	4413      	add	r3, r2
 8006532:	009a      	lsls	r2, r3, #2
 8006534:	441a      	add	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006540:	4a22      	ldr	r2, [pc, #136]	; (80065cc <UART_SetConfig+0x118>)
 8006542:	fba2 2303 	umull	r2, r3, r2, r3
 8006546:	095b      	lsrs	r3, r3, #5
 8006548:	0119      	lsls	r1, r3, #4
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009a      	lsls	r2, r3, #2
 8006554:	441a      	add	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006560:	4b1a      	ldr	r3, [pc, #104]	; (80065cc <UART_SetConfig+0x118>)
 8006562:	fba3 0302 	umull	r0, r3, r3, r2
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	2064      	movs	r0, #100	; 0x64
 800656a:	fb00 f303 	mul.w	r3, r0, r3
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	011b      	lsls	r3, r3, #4
 8006572:	3332      	adds	r3, #50	; 0x32
 8006574:	4a15      	ldr	r2, [pc, #84]	; (80065cc <UART_SetConfig+0x118>)
 8006576:	fba2 2303 	umull	r2, r3, r2, r3
 800657a:	095b      	lsrs	r3, r3, #5
 800657c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006580:	4419      	add	r1, r3
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	4613      	mov	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4413      	add	r3, r2
 800658a:	009a      	lsls	r2, r3, #2
 800658c:	441a      	add	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	fbb2 f2f3 	udiv	r2, r2, r3
 8006598:	4b0c      	ldr	r3, [pc, #48]	; (80065cc <UART_SetConfig+0x118>)
 800659a:	fba3 0302 	umull	r0, r3, r3, r2
 800659e:	095b      	lsrs	r3, r3, #5
 80065a0:	2064      	movs	r0, #100	; 0x64
 80065a2:	fb00 f303 	mul.w	r3, r0, r3
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	011b      	lsls	r3, r3, #4
 80065aa:	3332      	adds	r3, #50	; 0x32
 80065ac:	4a07      	ldr	r2, [pc, #28]	; (80065cc <UART_SetConfig+0x118>)
 80065ae:	fba2 2303 	umull	r2, r3, r2, r3
 80065b2:	095b      	lsrs	r3, r3, #5
 80065b4:	f003 020f 	and.w	r2, r3, #15
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	440a      	add	r2, r1
 80065be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80065c0:	bf00      	nop
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	40013800 	.word	0x40013800
 80065cc:	51eb851f 	.word	0x51eb851f

080065d0 <__cvt>:
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065d6:	461f      	mov	r7, r3
 80065d8:	bfbb      	ittet	lt
 80065da:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80065de:	461f      	movlt	r7, r3
 80065e0:	2300      	movge	r3, #0
 80065e2:	232d      	movlt	r3, #45	; 0x2d
 80065e4:	b088      	sub	sp, #32
 80065e6:	4614      	mov	r4, r2
 80065e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80065ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80065ec:	7013      	strb	r3, [r2, #0]
 80065ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065f0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80065f4:	f023 0820 	bic.w	r8, r3, #32
 80065f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065fc:	d005      	beq.n	800660a <__cvt+0x3a>
 80065fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006602:	d100      	bne.n	8006606 <__cvt+0x36>
 8006604:	3501      	adds	r5, #1
 8006606:	2302      	movs	r3, #2
 8006608:	e000      	b.n	800660c <__cvt+0x3c>
 800660a:	2303      	movs	r3, #3
 800660c:	aa07      	add	r2, sp, #28
 800660e:	9204      	str	r2, [sp, #16]
 8006610:	aa06      	add	r2, sp, #24
 8006612:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006616:	e9cd 3500 	strd	r3, r5, [sp]
 800661a:	4622      	mov	r2, r4
 800661c:	463b      	mov	r3, r7
 800661e:	f000 ff53 	bl	80074c8 <_dtoa_r>
 8006622:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006626:	4606      	mov	r6, r0
 8006628:	d102      	bne.n	8006630 <__cvt+0x60>
 800662a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800662c:	07db      	lsls	r3, r3, #31
 800662e:	d522      	bpl.n	8006676 <__cvt+0xa6>
 8006630:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006634:	eb06 0905 	add.w	r9, r6, r5
 8006638:	d110      	bne.n	800665c <__cvt+0x8c>
 800663a:	7833      	ldrb	r3, [r6, #0]
 800663c:	2b30      	cmp	r3, #48	; 0x30
 800663e:	d10a      	bne.n	8006656 <__cvt+0x86>
 8006640:	2200      	movs	r2, #0
 8006642:	2300      	movs	r3, #0
 8006644:	4620      	mov	r0, r4
 8006646:	4639      	mov	r1, r7
 8006648:	f7fa fa1a 	bl	8000a80 <__aeabi_dcmpeq>
 800664c:	b918      	cbnz	r0, 8006656 <__cvt+0x86>
 800664e:	f1c5 0501 	rsb	r5, r5, #1
 8006652:	f8ca 5000 	str.w	r5, [sl]
 8006656:	f8da 3000 	ldr.w	r3, [sl]
 800665a:	4499      	add	r9, r3
 800665c:	2200      	movs	r2, #0
 800665e:	2300      	movs	r3, #0
 8006660:	4620      	mov	r0, r4
 8006662:	4639      	mov	r1, r7
 8006664:	f7fa fa0c 	bl	8000a80 <__aeabi_dcmpeq>
 8006668:	b108      	cbz	r0, 800666e <__cvt+0x9e>
 800666a:	f8cd 901c 	str.w	r9, [sp, #28]
 800666e:	2230      	movs	r2, #48	; 0x30
 8006670:	9b07      	ldr	r3, [sp, #28]
 8006672:	454b      	cmp	r3, r9
 8006674:	d307      	bcc.n	8006686 <__cvt+0xb6>
 8006676:	4630      	mov	r0, r6
 8006678:	9b07      	ldr	r3, [sp, #28]
 800667a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800667c:	1b9b      	subs	r3, r3, r6
 800667e:	6013      	str	r3, [r2, #0]
 8006680:	b008      	add	sp, #32
 8006682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006686:	1c59      	adds	r1, r3, #1
 8006688:	9107      	str	r1, [sp, #28]
 800668a:	701a      	strb	r2, [r3, #0]
 800668c:	e7f0      	b.n	8006670 <__cvt+0xa0>

0800668e <__exponent>:
 800668e:	4603      	mov	r3, r0
 8006690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006692:	2900      	cmp	r1, #0
 8006694:	f803 2b02 	strb.w	r2, [r3], #2
 8006698:	bfb6      	itet	lt
 800669a:	222d      	movlt	r2, #45	; 0x2d
 800669c:	222b      	movge	r2, #43	; 0x2b
 800669e:	4249      	neglt	r1, r1
 80066a0:	2909      	cmp	r1, #9
 80066a2:	7042      	strb	r2, [r0, #1]
 80066a4:	dd2a      	ble.n	80066fc <__exponent+0x6e>
 80066a6:	f10d 0207 	add.w	r2, sp, #7
 80066aa:	4617      	mov	r7, r2
 80066ac:	260a      	movs	r6, #10
 80066ae:	fb91 f5f6 	sdiv	r5, r1, r6
 80066b2:	4694      	mov	ip, r2
 80066b4:	fb06 1415 	mls	r4, r6, r5, r1
 80066b8:	3430      	adds	r4, #48	; 0x30
 80066ba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80066be:	460c      	mov	r4, r1
 80066c0:	2c63      	cmp	r4, #99	; 0x63
 80066c2:	4629      	mov	r1, r5
 80066c4:	f102 32ff 	add.w	r2, r2, #4294967295
 80066c8:	dcf1      	bgt.n	80066ae <__exponent+0x20>
 80066ca:	3130      	adds	r1, #48	; 0x30
 80066cc:	f1ac 0402 	sub.w	r4, ip, #2
 80066d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80066d4:	4622      	mov	r2, r4
 80066d6:	1c41      	adds	r1, r0, #1
 80066d8:	42ba      	cmp	r2, r7
 80066da:	d30a      	bcc.n	80066f2 <__exponent+0x64>
 80066dc:	f10d 0209 	add.w	r2, sp, #9
 80066e0:	eba2 020c 	sub.w	r2, r2, ip
 80066e4:	42bc      	cmp	r4, r7
 80066e6:	bf88      	it	hi
 80066e8:	2200      	movhi	r2, #0
 80066ea:	4413      	add	r3, r2
 80066ec:	1a18      	subs	r0, r3, r0
 80066ee:	b003      	add	sp, #12
 80066f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80066f6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80066fa:	e7ed      	b.n	80066d8 <__exponent+0x4a>
 80066fc:	2330      	movs	r3, #48	; 0x30
 80066fe:	3130      	adds	r1, #48	; 0x30
 8006700:	7083      	strb	r3, [r0, #2]
 8006702:	70c1      	strb	r1, [r0, #3]
 8006704:	1d03      	adds	r3, r0, #4
 8006706:	e7f1      	b.n	80066ec <__exponent+0x5e>

08006708 <_printf_float>:
 8006708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800670c:	b091      	sub	sp, #68	; 0x44
 800670e:	460c      	mov	r4, r1
 8006710:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006714:	4616      	mov	r6, r2
 8006716:	461f      	mov	r7, r3
 8006718:	4605      	mov	r5, r0
 800671a:	f000 fdc7 	bl	80072ac <_localeconv_r>
 800671e:	6803      	ldr	r3, [r0, #0]
 8006720:	4618      	mov	r0, r3
 8006722:	9309      	str	r3, [sp, #36]	; 0x24
 8006724:	f7f9 fd80 	bl	8000228 <strlen>
 8006728:	2300      	movs	r3, #0
 800672a:	930e      	str	r3, [sp, #56]	; 0x38
 800672c:	f8d8 3000 	ldr.w	r3, [r8]
 8006730:	900a      	str	r0, [sp, #40]	; 0x28
 8006732:	3307      	adds	r3, #7
 8006734:	f023 0307 	bic.w	r3, r3, #7
 8006738:	f103 0208 	add.w	r2, r3, #8
 800673c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006740:	f8d4 b000 	ldr.w	fp, [r4]
 8006744:	f8c8 2000 	str.w	r2, [r8]
 8006748:	e9d3 a800 	ldrd	sl, r8, [r3]
 800674c:	4652      	mov	r2, sl
 800674e:	4643      	mov	r3, r8
 8006750:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006754:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006758:	930b      	str	r3, [sp, #44]	; 0x2c
 800675a:	f04f 32ff 	mov.w	r2, #4294967295
 800675e:	4650      	mov	r0, sl
 8006760:	4b9c      	ldr	r3, [pc, #624]	; (80069d4 <_printf_float+0x2cc>)
 8006762:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006764:	f7fa f9be 	bl	8000ae4 <__aeabi_dcmpun>
 8006768:	bb70      	cbnz	r0, 80067c8 <_printf_float+0xc0>
 800676a:	f04f 32ff 	mov.w	r2, #4294967295
 800676e:	4650      	mov	r0, sl
 8006770:	4b98      	ldr	r3, [pc, #608]	; (80069d4 <_printf_float+0x2cc>)
 8006772:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006774:	f7fa f998 	bl	8000aa8 <__aeabi_dcmple>
 8006778:	bb30      	cbnz	r0, 80067c8 <_printf_float+0xc0>
 800677a:	2200      	movs	r2, #0
 800677c:	2300      	movs	r3, #0
 800677e:	4650      	mov	r0, sl
 8006780:	4641      	mov	r1, r8
 8006782:	f7fa f987 	bl	8000a94 <__aeabi_dcmplt>
 8006786:	b110      	cbz	r0, 800678e <_printf_float+0x86>
 8006788:	232d      	movs	r3, #45	; 0x2d
 800678a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800678e:	4a92      	ldr	r2, [pc, #584]	; (80069d8 <_printf_float+0x2d0>)
 8006790:	4b92      	ldr	r3, [pc, #584]	; (80069dc <_printf_float+0x2d4>)
 8006792:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006796:	bf94      	ite	ls
 8006798:	4690      	movls	r8, r2
 800679a:	4698      	movhi	r8, r3
 800679c:	2303      	movs	r3, #3
 800679e:	f04f 0a00 	mov.w	sl, #0
 80067a2:	6123      	str	r3, [r4, #16]
 80067a4:	f02b 0304 	bic.w	r3, fp, #4
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	4633      	mov	r3, r6
 80067ac:	4621      	mov	r1, r4
 80067ae:	4628      	mov	r0, r5
 80067b0:	9700      	str	r7, [sp, #0]
 80067b2:	aa0f      	add	r2, sp, #60	; 0x3c
 80067b4:	f000 f9d6 	bl	8006b64 <_printf_common>
 80067b8:	3001      	adds	r0, #1
 80067ba:	f040 8090 	bne.w	80068de <_printf_float+0x1d6>
 80067be:	f04f 30ff 	mov.w	r0, #4294967295
 80067c2:	b011      	add	sp, #68	; 0x44
 80067c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c8:	4652      	mov	r2, sl
 80067ca:	4643      	mov	r3, r8
 80067cc:	4650      	mov	r0, sl
 80067ce:	4641      	mov	r1, r8
 80067d0:	f7fa f988 	bl	8000ae4 <__aeabi_dcmpun>
 80067d4:	b148      	cbz	r0, 80067ea <_printf_float+0xe2>
 80067d6:	f1b8 0f00 	cmp.w	r8, #0
 80067da:	bfb8      	it	lt
 80067dc:	232d      	movlt	r3, #45	; 0x2d
 80067de:	4a80      	ldr	r2, [pc, #512]	; (80069e0 <_printf_float+0x2d8>)
 80067e0:	bfb8      	it	lt
 80067e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80067e6:	4b7f      	ldr	r3, [pc, #508]	; (80069e4 <_printf_float+0x2dc>)
 80067e8:	e7d3      	b.n	8006792 <_printf_float+0x8a>
 80067ea:	6863      	ldr	r3, [r4, #4]
 80067ec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80067f0:	1c5a      	adds	r2, r3, #1
 80067f2:	d142      	bne.n	800687a <_printf_float+0x172>
 80067f4:	2306      	movs	r3, #6
 80067f6:	6063      	str	r3, [r4, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	9206      	str	r2, [sp, #24]
 80067fc:	aa0e      	add	r2, sp, #56	; 0x38
 80067fe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006802:	aa0d      	add	r2, sp, #52	; 0x34
 8006804:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006808:	9203      	str	r2, [sp, #12]
 800680a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800680e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006812:	6023      	str	r3, [r4, #0]
 8006814:	6863      	ldr	r3, [r4, #4]
 8006816:	4652      	mov	r2, sl
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	4628      	mov	r0, r5
 800681c:	4643      	mov	r3, r8
 800681e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006820:	f7ff fed6 	bl	80065d0 <__cvt>
 8006824:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006826:	4680      	mov	r8, r0
 8006828:	2947      	cmp	r1, #71	; 0x47
 800682a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800682c:	d108      	bne.n	8006840 <_printf_float+0x138>
 800682e:	1cc8      	adds	r0, r1, #3
 8006830:	db02      	blt.n	8006838 <_printf_float+0x130>
 8006832:	6863      	ldr	r3, [r4, #4]
 8006834:	4299      	cmp	r1, r3
 8006836:	dd40      	ble.n	80068ba <_printf_float+0x1b2>
 8006838:	f1a9 0902 	sub.w	r9, r9, #2
 800683c:	fa5f f989 	uxtb.w	r9, r9
 8006840:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006844:	d81f      	bhi.n	8006886 <_printf_float+0x17e>
 8006846:	464a      	mov	r2, r9
 8006848:	3901      	subs	r1, #1
 800684a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800684e:	910d      	str	r1, [sp, #52]	; 0x34
 8006850:	f7ff ff1d 	bl	800668e <__exponent>
 8006854:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006856:	4682      	mov	sl, r0
 8006858:	1813      	adds	r3, r2, r0
 800685a:	2a01      	cmp	r2, #1
 800685c:	6123      	str	r3, [r4, #16]
 800685e:	dc02      	bgt.n	8006866 <_printf_float+0x15e>
 8006860:	6822      	ldr	r2, [r4, #0]
 8006862:	07d2      	lsls	r2, r2, #31
 8006864:	d501      	bpl.n	800686a <_printf_float+0x162>
 8006866:	3301      	adds	r3, #1
 8006868:	6123      	str	r3, [r4, #16]
 800686a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800686e:	2b00      	cmp	r3, #0
 8006870:	d09b      	beq.n	80067aa <_printf_float+0xa2>
 8006872:	232d      	movs	r3, #45	; 0x2d
 8006874:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006878:	e797      	b.n	80067aa <_printf_float+0xa2>
 800687a:	2947      	cmp	r1, #71	; 0x47
 800687c:	d1bc      	bne.n	80067f8 <_printf_float+0xf0>
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1ba      	bne.n	80067f8 <_printf_float+0xf0>
 8006882:	2301      	movs	r3, #1
 8006884:	e7b7      	b.n	80067f6 <_printf_float+0xee>
 8006886:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800688a:	d118      	bne.n	80068be <_printf_float+0x1b6>
 800688c:	2900      	cmp	r1, #0
 800688e:	6863      	ldr	r3, [r4, #4]
 8006890:	dd0b      	ble.n	80068aa <_printf_float+0x1a2>
 8006892:	6121      	str	r1, [r4, #16]
 8006894:	b913      	cbnz	r3, 800689c <_printf_float+0x194>
 8006896:	6822      	ldr	r2, [r4, #0]
 8006898:	07d0      	lsls	r0, r2, #31
 800689a:	d502      	bpl.n	80068a2 <_printf_float+0x19a>
 800689c:	3301      	adds	r3, #1
 800689e:	440b      	add	r3, r1
 80068a0:	6123      	str	r3, [r4, #16]
 80068a2:	f04f 0a00 	mov.w	sl, #0
 80068a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80068a8:	e7df      	b.n	800686a <_printf_float+0x162>
 80068aa:	b913      	cbnz	r3, 80068b2 <_printf_float+0x1aa>
 80068ac:	6822      	ldr	r2, [r4, #0]
 80068ae:	07d2      	lsls	r2, r2, #31
 80068b0:	d501      	bpl.n	80068b6 <_printf_float+0x1ae>
 80068b2:	3302      	adds	r3, #2
 80068b4:	e7f4      	b.n	80068a0 <_printf_float+0x198>
 80068b6:	2301      	movs	r3, #1
 80068b8:	e7f2      	b.n	80068a0 <_printf_float+0x198>
 80068ba:	f04f 0967 	mov.w	r9, #103	; 0x67
 80068be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068c0:	4299      	cmp	r1, r3
 80068c2:	db05      	blt.n	80068d0 <_printf_float+0x1c8>
 80068c4:	6823      	ldr	r3, [r4, #0]
 80068c6:	6121      	str	r1, [r4, #16]
 80068c8:	07d8      	lsls	r0, r3, #31
 80068ca:	d5ea      	bpl.n	80068a2 <_printf_float+0x19a>
 80068cc:	1c4b      	adds	r3, r1, #1
 80068ce:	e7e7      	b.n	80068a0 <_printf_float+0x198>
 80068d0:	2900      	cmp	r1, #0
 80068d2:	bfcc      	ite	gt
 80068d4:	2201      	movgt	r2, #1
 80068d6:	f1c1 0202 	rsble	r2, r1, #2
 80068da:	4413      	add	r3, r2
 80068dc:	e7e0      	b.n	80068a0 <_printf_float+0x198>
 80068de:	6823      	ldr	r3, [r4, #0]
 80068e0:	055a      	lsls	r2, r3, #21
 80068e2:	d407      	bmi.n	80068f4 <_printf_float+0x1ec>
 80068e4:	6923      	ldr	r3, [r4, #16]
 80068e6:	4642      	mov	r2, r8
 80068e8:	4631      	mov	r1, r6
 80068ea:	4628      	mov	r0, r5
 80068ec:	47b8      	blx	r7
 80068ee:	3001      	adds	r0, #1
 80068f0:	d12b      	bne.n	800694a <_printf_float+0x242>
 80068f2:	e764      	b.n	80067be <_printf_float+0xb6>
 80068f4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80068f8:	f240 80dd 	bls.w	8006ab6 <_printf_float+0x3ae>
 80068fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006900:	2200      	movs	r2, #0
 8006902:	2300      	movs	r3, #0
 8006904:	f7fa f8bc 	bl	8000a80 <__aeabi_dcmpeq>
 8006908:	2800      	cmp	r0, #0
 800690a:	d033      	beq.n	8006974 <_printf_float+0x26c>
 800690c:	2301      	movs	r3, #1
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	4a35      	ldr	r2, [pc, #212]	; (80069e8 <_printf_float+0x2e0>)
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	f43f af51 	beq.w	80067be <_printf_float+0xb6>
 800691c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006920:	429a      	cmp	r2, r3
 8006922:	db02      	blt.n	800692a <_printf_float+0x222>
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	07d8      	lsls	r0, r3, #31
 8006928:	d50f      	bpl.n	800694a <_printf_float+0x242>
 800692a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800692e:	4631      	mov	r1, r6
 8006930:	4628      	mov	r0, r5
 8006932:	47b8      	blx	r7
 8006934:	3001      	adds	r0, #1
 8006936:	f43f af42 	beq.w	80067be <_printf_float+0xb6>
 800693a:	f04f 0800 	mov.w	r8, #0
 800693e:	f104 091a 	add.w	r9, r4, #26
 8006942:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006944:	3b01      	subs	r3, #1
 8006946:	4543      	cmp	r3, r8
 8006948:	dc09      	bgt.n	800695e <_printf_float+0x256>
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	079b      	lsls	r3, r3, #30
 800694e:	f100 8104 	bmi.w	8006b5a <_printf_float+0x452>
 8006952:	68e0      	ldr	r0, [r4, #12]
 8006954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006956:	4298      	cmp	r0, r3
 8006958:	bfb8      	it	lt
 800695a:	4618      	movlt	r0, r3
 800695c:	e731      	b.n	80067c2 <_printf_float+0xba>
 800695e:	2301      	movs	r3, #1
 8006960:	464a      	mov	r2, r9
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f af28 	beq.w	80067be <_printf_float+0xb6>
 800696e:	f108 0801 	add.w	r8, r8, #1
 8006972:	e7e6      	b.n	8006942 <_printf_float+0x23a>
 8006974:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006976:	2b00      	cmp	r3, #0
 8006978:	dc38      	bgt.n	80069ec <_printf_float+0x2e4>
 800697a:	2301      	movs	r3, #1
 800697c:	4631      	mov	r1, r6
 800697e:	4628      	mov	r0, r5
 8006980:	4a19      	ldr	r2, [pc, #100]	; (80069e8 <_printf_float+0x2e0>)
 8006982:	47b8      	blx	r7
 8006984:	3001      	adds	r0, #1
 8006986:	f43f af1a 	beq.w	80067be <_printf_float+0xb6>
 800698a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800698e:	4313      	orrs	r3, r2
 8006990:	d102      	bne.n	8006998 <_printf_float+0x290>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	07d9      	lsls	r1, r3, #31
 8006996:	d5d8      	bpl.n	800694a <_printf_float+0x242>
 8006998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800699c:	4631      	mov	r1, r6
 800699e:	4628      	mov	r0, r5
 80069a0:	47b8      	blx	r7
 80069a2:	3001      	adds	r0, #1
 80069a4:	f43f af0b 	beq.w	80067be <_printf_float+0xb6>
 80069a8:	f04f 0900 	mov.w	r9, #0
 80069ac:	f104 0a1a 	add.w	sl, r4, #26
 80069b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069b2:	425b      	negs	r3, r3
 80069b4:	454b      	cmp	r3, r9
 80069b6:	dc01      	bgt.n	80069bc <_printf_float+0x2b4>
 80069b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069ba:	e794      	b.n	80068e6 <_printf_float+0x1de>
 80069bc:	2301      	movs	r3, #1
 80069be:	4652      	mov	r2, sl
 80069c0:	4631      	mov	r1, r6
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	f43f aef9 	beq.w	80067be <_printf_float+0xb6>
 80069cc:	f109 0901 	add.w	r9, r9, #1
 80069d0:	e7ee      	b.n	80069b0 <_printf_float+0x2a8>
 80069d2:	bf00      	nop
 80069d4:	7fefffff 	.word	0x7fefffff
 80069d8:	0800a2ae 	.word	0x0800a2ae
 80069dc:	0800a2b2 	.word	0x0800a2b2
 80069e0:	0800a2b6 	.word	0x0800a2b6
 80069e4:	0800a2ba 	.word	0x0800a2ba
 80069e8:	0800a2be 	.word	0x0800a2be
 80069ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069f0:	429a      	cmp	r2, r3
 80069f2:	bfa8      	it	ge
 80069f4:	461a      	movge	r2, r3
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	4691      	mov	r9, r2
 80069fa:	dc37      	bgt.n	8006a6c <_printf_float+0x364>
 80069fc:	f04f 0b00 	mov.w	fp, #0
 8006a00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a04:	f104 021a 	add.w	r2, r4, #26
 8006a08:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006a0c:	ebaa 0309 	sub.w	r3, sl, r9
 8006a10:	455b      	cmp	r3, fp
 8006a12:	dc33      	bgt.n	8006a7c <_printf_float+0x374>
 8006a14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	db3b      	blt.n	8006a94 <_printf_float+0x38c>
 8006a1c:	6823      	ldr	r3, [r4, #0]
 8006a1e:	07da      	lsls	r2, r3, #31
 8006a20:	d438      	bmi.n	8006a94 <_printf_float+0x38c>
 8006a22:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006a26:	eba2 0903 	sub.w	r9, r2, r3
 8006a2a:	eba2 020a 	sub.w	r2, r2, sl
 8006a2e:	4591      	cmp	r9, r2
 8006a30:	bfa8      	it	ge
 8006a32:	4691      	movge	r9, r2
 8006a34:	f1b9 0f00 	cmp.w	r9, #0
 8006a38:	dc34      	bgt.n	8006aa4 <_printf_float+0x39c>
 8006a3a:	f04f 0800 	mov.w	r8, #0
 8006a3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a42:	f104 0a1a 	add.w	sl, r4, #26
 8006a46:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006a4a:	1a9b      	subs	r3, r3, r2
 8006a4c:	eba3 0309 	sub.w	r3, r3, r9
 8006a50:	4543      	cmp	r3, r8
 8006a52:	f77f af7a 	ble.w	800694a <_printf_float+0x242>
 8006a56:	2301      	movs	r3, #1
 8006a58:	4652      	mov	r2, sl
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	47b8      	blx	r7
 8006a60:	3001      	adds	r0, #1
 8006a62:	f43f aeac 	beq.w	80067be <_printf_float+0xb6>
 8006a66:	f108 0801 	add.w	r8, r8, #1
 8006a6a:	e7ec      	b.n	8006a46 <_printf_float+0x33e>
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	4631      	mov	r1, r6
 8006a70:	4642      	mov	r2, r8
 8006a72:	4628      	mov	r0, r5
 8006a74:	47b8      	blx	r7
 8006a76:	3001      	adds	r0, #1
 8006a78:	d1c0      	bne.n	80069fc <_printf_float+0x2f4>
 8006a7a:	e6a0      	b.n	80067be <_printf_float+0xb6>
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	4631      	mov	r1, r6
 8006a80:	4628      	mov	r0, r5
 8006a82:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a84:	47b8      	blx	r7
 8006a86:	3001      	adds	r0, #1
 8006a88:	f43f ae99 	beq.w	80067be <_printf_float+0xb6>
 8006a8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a8e:	f10b 0b01 	add.w	fp, fp, #1
 8006a92:	e7b9      	b.n	8006a08 <_printf_float+0x300>
 8006a94:	4631      	mov	r1, r6
 8006a96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	47b8      	blx	r7
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	d1bf      	bne.n	8006a22 <_printf_float+0x31a>
 8006aa2:	e68c      	b.n	80067be <_printf_float+0xb6>
 8006aa4:	464b      	mov	r3, r9
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	eb08 020a 	add.w	r2, r8, sl
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d1c2      	bne.n	8006a3a <_printf_float+0x332>
 8006ab4:	e683      	b.n	80067be <_printf_float+0xb6>
 8006ab6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ab8:	2a01      	cmp	r2, #1
 8006aba:	dc01      	bgt.n	8006ac0 <_printf_float+0x3b8>
 8006abc:	07db      	lsls	r3, r3, #31
 8006abe:	d539      	bpl.n	8006b34 <_printf_float+0x42c>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	4642      	mov	r2, r8
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	47b8      	blx	r7
 8006aca:	3001      	adds	r0, #1
 8006acc:	f43f ae77 	beq.w	80067be <_printf_float+0xb6>
 8006ad0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ad4:	4631      	mov	r1, r6
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	f43f ae6f 	beq.w	80067be <_printf_float+0xb6>
 8006ae0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006aec:	f7f9 ffc8 	bl	8000a80 <__aeabi_dcmpeq>
 8006af0:	b9d8      	cbnz	r0, 8006b2a <_printf_float+0x422>
 8006af2:	f109 33ff 	add.w	r3, r9, #4294967295
 8006af6:	f108 0201 	add.w	r2, r8, #1
 8006afa:	4631      	mov	r1, r6
 8006afc:	4628      	mov	r0, r5
 8006afe:	47b8      	blx	r7
 8006b00:	3001      	adds	r0, #1
 8006b02:	d10e      	bne.n	8006b22 <_printf_float+0x41a>
 8006b04:	e65b      	b.n	80067be <_printf_float+0xb6>
 8006b06:	2301      	movs	r3, #1
 8006b08:	464a      	mov	r2, r9
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	47b8      	blx	r7
 8006b10:	3001      	adds	r0, #1
 8006b12:	f43f ae54 	beq.w	80067be <_printf_float+0xb6>
 8006b16:	f108 0801 	add.w	r8, r8, #1
 8006b1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	4543      	cmp	r3, r8
 8006b20:	dcf1      	bgt.n	8006b06 <_printf_float+0x3fe>
 8006b22:	4653      	mov	r3, sl
 8006b24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b28:	e6de      	b.n	80068e8 <_printf_float+0x1e0>
 8006b2a:	f04f 0800 	mov.w	r8, #0
 8006b2e:	f104 091a 	add.w	r9, r4, #26
 8006b32:	e7f2      	b.n	8006b1a <_printf_float+0x412>
 8006b34:	2301      	movs	r3, #1
 8006b36:	4642      	mov	r2, r8
 8006b38:	e7df      	b.n	8006afa <_printf_float+0x3f2>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	464a      	mov	r2, r9
 8006b3e:	4631      	mov	r1, r6
 8006b40:	4628      	mov	r0, r5
 8006b42:	47b8      	blx	r7
 8006b44:	3001      	adds	r0, #1
 8006b46:	f43f ae3a 	beq.w	80067be <_printf_float+0xb6>
 8006b4a:	f108 0801 	add.w	r8, r8, #1
 8006b4e:	68e3      	ldr	r3, [r4, #12]
 8006b50:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b52:	1a5b      	subs	r3, r3, r1
 8006b54:	4543      	cmp	r3, r8
 8006b56:	dcf0      	bgt.n	8006b3a <_printf_float+0x432>
 8006b58:	e6fb      	b.n	8006952 <_printf_float+0x24a>
 8006b5a:	f04f 0800 	mov.w	r8, #0
 8006b5e:	f104 0919 	add.w	r9, r4, #25
 8006b62:	e7f4      	b.n	8006b4e <_printf_float+0x446>

08006b64 <_printf_common>:
 8006b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b68:	4616      	mov	r6, r2
 8006b6a:	4699      	mov	r9, r3
 8006b6c:	688a      	ldr	r2, [r1, #8]
 8006b6e:	690b      	ldr	r3, [r1, #16]
 8006b70:	4607      	mov	r7, r0
 8006b72:	4293      	cmp	r3, r2
 8006b74:	bfb8      	it	lt
 8006b76:	4613      	movlt	r3, r2
 8006b78:	6033      	str	r3, [r6, #0]
 8006b7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b7e:	460c      	mov	r4, r1
 8006b80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b84:	b10a      	cbz	r2, 8006b8a <_printf_common+0x26>
 8006b86:	3301      	adds	r3, #1
 8006b88:	6033      	str	r3, [r6, #0]
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	0699      	lsls	r1, r3, #26
 8006b8e:	bf42      	ittt	mi
 8006b90:	6833      	ldrmi	r3, [r6, #0]
 8006b92:	3302      	addmi	r3, #2
 8006b94:	6033      	strmi	r3, [r6, #0]
 8006b96:	6825      	ldr	r5, [r4, #0]
 8006b98:	f015 0506 	ands.w	r5, r5, #6
 8006b9c:	d106      	bne.n	8006bac <_printf_common+0x48>
 8006b9e:	f104 0a19 	add.w	sl, r4, #25
 8006ba2:	68e3      	ldr	r3, [r4, #12]
 8006ba4:	6832      	ldr	r2, [r6, #0]
 8006ba6:	1a9b      	subs	r3, r3, r2
 8006ba8:	42ab      	cmp	r3, r5
 8006baa:	dc2b      	bgt.n	8006c04 <_printf_common+0xa0>
 8006bac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bb0:	1e13      	subs	r3, r2, #0
 8006bb2:	6822      	ldr	r2, [r4, #0]
 8006bb4:	bf18      	it	ne
 8006bb6:	2301      	movne	r3, #1
 8006bb8:	0692      	lsls	r2, r2, #26
 8006bba:	d430      	bmi.n	8006c1e <_printf_common+0xba>
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bc4:	47c0      	blx	r8
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	d023      	beq.n	8006c12 <_printf_common+0xae>
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	6922      	ldr	r2, [r4, #16]
 8006bce:	f003 0306 	and.w	r3, r3, #6
 8006bd2:	2b04      	cmp	r3, #4
 8006bd4:	bf14      	ite	ne
 8006bd6:	2500      	movne	r5, #0
 8006bd8:	6833      	ldreq	r3, [r6, #0]
 8006bda:	f04f 0600 	mov.w	r6, #0
 8006bde:	bf08      	it	eq
 8006be0:	68e5      	ldreq	r5, [r4, #12]
 8006be2:	f104 041a 	add.w	r4, r4, #26
 8006be6:	bf08      	it	eq
 8006be8:	1aed      	subeq	r5, r5, r3
 8006bea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006bee:	bf08      	it	eq
 8006bf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	bfc4      	itt	gt
 8006bf8:	1a9b      	subgt	r3, r3, r2
 8006bfa:	18ed      	addgt	r5, r5, r3
 8006bfc:	42b5      	cmp	r5, r6
 8006bfe:	d11a      	bne.n	8006c36 <_printf_common+0xd2>
 8006c00:	2000      	movs	r0, #0
 8006c02:	e008      	b.n	8006c16 <_printf_common+0xb2>
 8006c04:	2301      	movs	r3, #1
 8006c06:	4652      	mov	r2, sl
 8006c08:	4649      	mov	r1, r9
 8006c0a:	4638      	mov	r0, r7
 8006c0c:	47c0      	blx	r8
 8006c0e:	3001      	adds	r0, #1
 8006c10:	d103      	bne.n	8006c1a <_printf_common+0xb6>
 8006c12:	f04f 30ff 	mov.w	r0, #4294967295
 8006c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c1a:	3501      	adds	r5, #1
 8006c1c:	e7c1      	b.n	8006ba2 <_printf_common+0x3e>
 8006c1e:	2030      	movs	r0, #48	; 0x30
 8006c20:	18e1      	adds	r1, r4, r3
 8006c22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c2c:	4422      	add	r2, r4
 8006c2e:	3302      	adds	r3, #2
 8006c30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c34:	e7c2      	b.n	8006bbc <_printf_common+0x58>
 8006c36:	2301      	movs	r3, #1
 8006c38:	4622      	mov	r2, r4
 8006c3a:	4649      	mov	r1, r9
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	47c0      	blx	r8
 8006c40:	3001      	adds	r0, #1
 8006c42:	d0e6      	beq.n	8006c12 <_printf_common+0xae>
 8006c44:	3601      	adds	r6, #1
 8006c46:	e7d9      	b.n	8006bfc <_printf_common+0x98>

08006c48 <_printf_i>:
 8006c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c4c:	7e0f      	ldrb	r7, [r1, #24]
 8006c4e:	4691      	mov	r9, r2
 8006c50:	2f78      	cmp	r7, #120	; 0x78
 8006c52:	4680      	mov	r8, r0
 8006c54:	460c      	mov	r4, r1
 8006c56:	469a      	mov	sl, r3
 8006c58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c5e:	d807      	bhi.n	8006c70 <_printf_i+0x28>
 8006c60:	2f62      	cmp	r7, #98	; 0x62
 8006c62:	d80a      	bhi.n	8006c7a <_printf_i+0x32>
 8006c64:	2f00      	cmp	r7, #0
 8006c66:	f000 80d5 	beq.w	8006e14 <_printf_i+0x1cc>
 8006c6a:	2f58      	cmp	r7, #88	; 0x58
 8006c6c:	f000 80c1 	beq.w	8006df2 <_printf_i+0x1aa>
 8006c70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c78:	e03a      	b.n	8006cf0 <_printf_i+0xa8>
 8006c7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c7e:	2b15      	cmp	r3, #21
 8006c80:	d8f6      	bhi.n	8006c70 <_printf_i+0x28>
 8006c82:	a101      	add	r1, pc, #4	; (adr r1, 8006c88 <_printf_i+0x40>)
 8006c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c88:	08006ce1 	.word	0x08006ce1
 8006c8c:	08006cf5 	.word	0x08006cf5
 8006c90:	08006c71 	.word	0x08006c71
 8006c94:	08006c71 	.word	0x08006c71
 8006c98:	08006c71 	.word	0x08006c71
 8006c9c:	08006c71 	.word	0x08006c71
 8006ca0:	08006cf5 	.word	0x08006cf5
 8006ca4:	08006c71 	.word	0x08006c71
 8006ca8:	08006c71 	.word	0x08006c71
 8006cac:	08006c71 	.word	0x08006c71
 8006cb0:	08006c71 	.word	0x08006c71
 8006cb4:	08006dfb 	.word	0x08006dfb
 8006cb8:	08006d21 	.word	0x08006d21
 8006cbc:	08006db5 	.word	0x08006db5
 8006cc0:	08006c71 	.word	0x08006c71
 8006cc4:	08006c71 	.word	0x08006c71
 8006cc8:	08006e1d 	.word	0x08006e1d
 8006ccc:	08006c71 	.word	0x08006c71
 8006cd0:	08006d21 	.word	0x08006d21
 8006cd4:	08006c71 	.word	0x08006c71
 8006cd8:	08006c71 	.word	0x08006c71
 8006cdc:	08006dbd 	.word	0x08006dbd
 8006ce0:	682b      	ldr	r3, [r5, #0]
 8006ce2:	1d1a      	adds	r2, r3, #4
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	602a      	str	r2, [r5, #0]
 8006ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e0a0      	b.n	8006e36 <_printf_i+0x1ee>
 8006cf4:	6820      	ldr	r0, [r4, #0]
 8006cf6:	682b      	ldr	r3, [r5, #0]
 8006cf8:	0607      	lsls	r7, r0, #24
 8006cfa:	f103 0104 	add.w	r1, r3, #4
 8006cfe:	6029      	str	r1, [r5, #0]
 8006d00:	d501      	bpl.n	8006d06 <_printf_i+0xbe>
 8006d02:	681e      	ldr	r6, [r3, #0]
 8006d04:	e003      	b.n	8006d0e <_printf_i+0xc6>
 8006d06:	0646      	lsls	r6, r0, #25
 8006d08:	d5fb      	bpl.n	8006d02 <_printf_i+0xba>
 8006d0a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006d0e:	2e00      	cmp	r6, #0
 8006d10:	da03      	bge.n	8006d1a <_printf_i+0xd2>
 8006d12:	232d      	movs	r3, #45	; 0x2d
 8006d14:	4276      	negs	r6, r6
 8006d16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d1a:	230a      	movs	r3, #10
 8006d1c:	4859      	ldr	r0, [pc, #356]	; (8006e84 <_printf_i+0x23c>)
 8006d1e:	e012      	b.n	8006d46 <_printf_i+0xfe>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	6820      	ldr	r0, [r4, #0]
 8006d24:	1d19      	adds	r1, r3, #4
 8006d26:	6029      	str	r1, [r5, #0]
 8006d28:	0605      	lsls	r5, r0, #24
 8006d2a:	d501      	bpl.n	8006d30 <_printf_i+0xe8>
 8006d2c:	681e      	ldr	r6, [r3, #0]
 8006d2e:	e002      	b.n	8006d36 <_printf_i+0xee>
 8006d30:	0641      	lsls	r1, r0, #25
 8006d32:	d5fb      	bpl.n	8006d2c <_printf_i+0xe4>
 8006d34:	881e      	ldrh	r6, [r3, #0]
 8006d36:	2f6f      	cmp	r7, #111	; 0x6f
 8006d38:	bf0c      	ite	eq
 8006d3a:	2308      	moveq	r3, #8
 8006d3c:	230a      	movne	r3, #10
 8006d3e:	4851      	ldr	r0, [pc, #324]	; (8006e84 <_printf_i+0x23c>)
 8006d40:	2100      	movs	r1, #0
 8006d42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d46:	6865      	ldr	r5, [r4, #4]
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	bfa8      	it	ge
 8006d4c:	6821      	ldrge	r1, [r4, #0]
 8006d4e:	60a5      	str	r5, [r4, #8]
 8006d50:	bfa4      	itt	ge
 8006d52:	f021 0104 	bicge.w	r1, r1, #4
 8006d56:	6021      	strge	r1, [r4, #0]
 8006d58:	b90e      	cbnz	r6, 8006d5e <_printf_i+0x116>
 8006d5a:	2d00      	cmp	r5, #0
 8006d5c:	d04b      	beq.n	8006df6 <_printf_i+0x1ae>
 8006d5e:	4615      	mov	r5, r2
 8006d60:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d64:	fb03 6711 	mls	r7, r3, r1, r6
 8006d68:	5dc7      	ldrb	r7, [r0, r7]
 8006d6a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d6e:	4637      	mov	r7, r6
 8006d70:	42bb      	cmp	r3, r7
 8006d72:	460e      	mov	r6, r1
 8006d74:	d9f4      	bls.n	8006d60 <_printf_i+0x118>
 8006d76:	2b08      	cmp	r3, #8
 8006d78:	d10b      	bne.n	8006d92 <_printf_i+0x14a>
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	07de      	lsls	r6, r3, #31
 8006d7e:	d508      	bpl.n	8006d92 <_printf_i+0x14a>
 8006d80:	6923      	ldr	r3, [r4, #16]
 8006d82:	6861      	ldr	r1, [r4, #4]
 8006d84:	4299      	cmp	r1, r3
 8006d86:	bfde      	ittt	le
 8006d88:	2330      	movle	r3, #48	; 0x30
 8006d8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d92:	1b52      	subs	r2, r2, r5
 8006d94:	6122      	str	r2, [r4, #16]
 8006d96:	464b      	mov	r3, r9
 8006d98:	4621      	mov	r1, r4
 8006d9a:	4640      	mov	r0, r8
 8006d9c:	f8cd a000 	str.w	sl, [sp]
 8006da0:	aa03      	add	r2, sp, #12
 8006da2:	f7ff fedf 	bl	8006b64 <_printf_common>
 8006da6:	3001      	adds	r0, #1
 8006da8:	d14a      	bne.n	8006e40 <_printf_i+0x1f8>
 8006daa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dae:	b004      	add	sp, #16
 8006db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db4:	6823      	ldr	r3, [r4, #0]
 8006db6:	f043 0320 	orr.w	r3, r3, #32
 8006dba:	6023      	str	r3, [r4, #0]
 8006dbc:	2778      	movs	r7, #120	; 0x78
 8006dbe:	4832      	ldr	r0, [pc, #200]	; (8006e88 <_printf_i+0x240>)
 8006dc0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006dc4:	6823      	ldr	r3, [r4, #0]
 8006dc6:	6829      	ldr	r1, [r5, #0]
 8006dc8:	061f      	lsls	r7, r3, #24
 8006dca:	f851 6b04 	ldr.w	r6, [r1], #4
 8006dce:	d402      	bmi.n	8006dd6 <_printf_i+0x18e>
 8006dd0:	065f      	lsls	r7, r3, #25
 8006dd2:	bf48      	it	mi
 8006dd4:	b2b6      	uxthmi	r6, r6
 8006dd6:	07df      	lsls	r7, r3, #31
 8006dd8:	bf48      	it	mi
 8006dda:	f043 0320 	orrmi.w	r3, r3, #32
 8006dde:	6029      	str	r1, [r5, #0]
 8006de0:	bf48      	it	mi
 8006de2:	6023      	strmi	r3, [r4, #0]
 8006de4:	b91e      	cbnz	r6, 8006dee <_printf_i+0x1a6>
 8006de6:	6823      	ldr	r3, [r4, #0]
 8006de8:	f023 0320 	bic.w	r3, r3, #32
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	2310      	movs	r3, #16
 8006df0:	e7a6      	b.n	8006d40 <_printf_i+0xf8>
 8006df2:	4824      	ldr	r0, [pc, #144]	; (8006e84 <_printf_i+0x23c>)
 8006df4:	e7e4      	b.n	8006dc0 <_printf_i+0x178>
 8006df6:	4615      	mov	r5, r2
 8006df8:	e7bd      	b.n	8006d76 <_printf_i+0x12e>
 8006dfa:	682b      	ldr	r3, [r5, #0]
 8006dfc:	6826      	ldr	r6, [r4, #0]
 8006dfe:	1d18      	adds	r0, r3, #4
 8006e00:	6961      	ldr	r1, [r4, #20]
 8006e02:	6028      	str	r0, [r5, #0]
 8006e04:	0635      	lsls	r5, r6, #24
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	d501      	bpl.n	8006e0e <_printf_i+0x1c6>
 8006e0a:	6019      	str	r1, [r3, #0]
 8006e0c:	e002      	b.n	8006e14 <_printf_i+0x1cc>
 8006e0e:	0670      	lsls	r0, r6, #25
 8006e10:	d5fb      	bpl.n	8006e0a <_printf_i+0x1c2>
 8006e12:	8019      	strh	r1, [r3, #0]
 8006e14:	2300      	movs	r3, #0
 8006e16:	4615      	mov	r5, r2
 8006e18:	6123      	str	r3, [r4, #16]
 8006e1a:	e7bc      	b.n	8006d96 <_printf_i+0x14e>
 8006e1c:	682b      	ldr	r3, [r5, #0]
 8006e1e:	2100      	movs	r1, #0
 8006e20:	1d1a      	adds	r2, r3, #4
 8006e22:	602a      	str	r2, [r5, #0]
 8006e24:	681d      	ldr	r5, [r3, #0]
 8006e26:	6862      	ldr	r2, [r4, #4]
 8006e28:	4628      	mov	r0, r5
 8006e2a:	f000 fab6 	bl	800739a <memchr>
 8006e2e:	b108      	cbz	r0, 8006e34 <_printf_i+0x1ec>
 8006e30:	1b40      	subs	r0, r0, r5
 8006e32:	6060      	str	r0, [r4, #4]
 8006e34:	6863      	ldr	r3, [r4, #4]
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	2300      	movs	r3, #0
 8006e3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e3e:	e7aa      	b.n	8006d96 <_printf_i+0x14e>
 8006e40:	462a      	mov	r2, r5
 8006e42:	4649      	mov	r1, r9
 8006e44:	4640      	mov	r0, r8
 8006e46:	6923      	ldr	r3, [r4, #16]
 8006e48:	47d0      	blx	sl
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	d0ad      	beq.n	8006daa <_printf_i+0x162>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	079b      	lsls	r3, r3, #30
 8006e52:	d413      	bmi.n	8006e7c <_printf_i+0x234>
 8006e54:	68e0      	ldr	r0, [r4, #12]
 8006e56:	9b03      	ldr	r3, [sp, #12]
 8006e58:	4298      	cmp	r0, r3
 8006e5a:	bfb8      	it	lt
 8006e5c:	4618      	movlt	r0, r3
 8006e5e:	e7a6      	b.n	8006dae <_printf_i+0x166>
 8006e60:	2301      	movs	r3, #1
 8006e62:	4632      	mov	r2, r6
 8006e64:	4649      	mov	r1, r9
 8006e66:	4640      	mov	r0, r8
 8006e68:	47d0      	blx	sl
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	d09d      	beq.n	8006daa <_printf_i+0x162>
 8006e6e:	3501      	adds	r5, #1
 8006e70:	68e3      	ldr	r3, [r4, #12]
 8006e72:	9903      	ldr	r1, [sp, #12]
 8006e74:	1a5b      	subs	r3, r3, r1
 8006e76:	42ab      	cmp	r3, r5
 8006e78:	dcf2      	bgt.n	8006e60 <_printf_i+0x218>
 8006e7a:	e7eb      	b.n	8006e54 <_printf_i+0x20c>
 8006e7c:	2500      	movs	r5, #0
 8006e7e:	f104 0619 	add.w	r6, r4, #25
 8006e82:	e7f5      	b.n	8006e70 <_printf_i+0x228>
 8006e84:	0800a2c0 	.word	0x0800a2c0
 8006e88:	0800a2d1 	.word	0x0800a2d1

08006e8c <std>:
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	b510      	push	{r4, lr}
 8006e90:	4604      	mov	r4, r0
 8006e92:	e9c0 3300 	strd	r3, r3, [r0]
 8006e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e9a:	6083      	str	r3, [r0, #8]
 8006e9c:	8181      	strh	r1, [r0, #12]
 8006e9e:	6643      	str	r3, [r0, #100]	; 0x64
 8006ea0:	81c2      	strh	r2, [r0, #14]
 8006ea2:	6183      	str	r3, [r0, #24]
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	2208      	movs	r2, #8
 8006ea8:	305c      	adds	r0, #92	; 0x5c
 8006eaa:	f000 f9f7 	bl	800729c <memset>
 8006eae:	4b0d      	ldr	r3, [pc, #52]	; (8006ee4 <std+0x58>)
 8006eb0:	6224      	str	r4, [r4, #32]
 8006eb2:	6263      	str	r3, [r4, #36]	; 0x24
 8006eb4:	4b0c      	ldr	r3, [pc, #48]	; (8006ee8 <std+0x5c>)
 8006eb6:	62a3      	str	r3, [r4, #40]	; 0x28
 8006eb8:	4b0c      	ldr	r3, [pc, #48]	; (8006eec <std+0x60>)
 8006eba:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ebc:	4b0c      	ldr	r3, [pc, #48]	; (8006ef0 <std+0x64>)
 8006ebe:	6323      	str	r3, [r4, #48]	; 0x30
 8006ec0:	4b0c      	ldr	r3, [pc, #48]	; (8006ef4 <std+0x68>)
 8006ec2:	429c      	cmp	r4, r3
 8006ec4:	d006      	beq.n	8006ed4 <std+0x48>
 8006ec6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006eca:	4294      	cmp	r4, r2
 8006ecc:	d002      	beq.n	8006ed4 <std+0x48>
 8006ece:	33d0      	adds	r3, #208	; 0xd0
 8006ed0:	429c      	cmp	r4, r3
 8006ed2:	d105      	bne.n	8006ee0 <std+0x54>
 8006ed4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ed8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006edc:	f000 ba5a 	b.w	8007394 <__retarget_lock_init_recursive>
 8006ee0:	bd10      	pop	{r4, pc}
 8006ee2:	bf00      	nop
 8006ee4:	080070ed 	.word	0x080070ed
 8006ee8:	0800710f 	.word	0x0800710f
 8006eec:	08007147 	.word	0x08007147
 8006ef0:	0800716b 	.word	0x0800716b
 8006ef4:	2000039c 	.word	0x2000039c

08006ef8 <stdio_exit_handler>:
 8006ef8:	4a02      	ldr	r2, [pc, #8]	; (8006f04 <stdio_exit_handler+0xc>)
 8006efa:	4903      	ldr	r1, [pc, #12]	; (8006f08 <stdio_exit_handler+0x10>)
 8006efc:	4803      	ldr	r0, [pc, #12]	; (8006f0c <stdio_exit_handler+0x14>)
 8006efe:	f000 b869 	b.w	8006fd4 <_fwalk_sglue>
 8006f02:	bf00      	nop
 8006f04:	20000024 	.word	0x20000024
 8006f08:	08008d01 	.word	0x08008d01
 8006f0c:	20000030 	.word	0x20000030

08006f10 <cleanup_stdio>:
 8006f10:	6841      	ldr	r1, [r0, #4]
 8006f12:	4b0c      	ldr	r3, [pc, #48]	; (8006f44 <cleanup_stdio+0x34>)
 8006f14:	b510      	push	{r4, lr}
 8006f16:	4299      	cmp	r1, r3
 8006f18:	4604      	mov	r4, r0
 8006f1a:	d001      	beq.n	8006f20 <cleanup_stdio+0x10>
 8006f1c:	f001 fef0 	bl	8008d00 <_fflush_r>
 8006f20:	68a1      	ldr	r1, [r4, #8]
 8006f22:	4b09      	ldr	r3, [pc, #36]	; (8006f48 <cleanup_stdio+0x38>)
 8006f24:	4299      	cmp	r1, r3
 8006f26:	d002      	beq.n	8006f2e <cleanup_stdio+0x1e>
 8006f28:	4620      	mov	r0, r4
 8006f2a:	f001 fee9 	bl	8008d00 <_fflush_r>
 8006f2e:	68e1      	ldr	r1, [r4, #12]
 8006f30:	4b06      	ldr	r3, [pc, #24]	; (8006f4c <cleanup_stdio+0x3c>)
 8006f32:	4299      	cmp	r1, r3
 8006f34:	d004      	beq.n	8006f40 <cleanup_stdio+0x30>
 8006f36:	4620      	mov	r0, r4
 8006f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f3c:	f001 bee0 	b.w	8008d00 <_fflush_r>
 8006f40:	bd10      	pop	{r4, pc}
 8006f42:	bf00      	nop
 8006f44:	2000039c 	.word	0x2000039c
 8006f48:	20000404 	.word	0x20000404
 8006f4c:	2000046c 	.word	0x2000046c

08006f50 <global_stdio_init.part.0>:
 8006f50:	b510      	push	{r4, lr}
 8006f52:	4b0b      	ldr	r3, [pc, #44]	; (8006f80 <global_stdio_init.part.0+0x30>)
 8006f54:	4c0b      	ldr	r4, [pc, #44]	; (8006f84 <global_stdio_init.part.0+0x34>)
 8006f56:	4a0c      	ldr	r2, [pc, #48]	; (8006f88 <global_stdio_init.part.0+0x38>)
 8006f58:	4620      	mov	r0, r4
 8006f5a:	601a      	str	r2, [r3, #0]
 8006f5c:	2104      	movs	r1, #4
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f7ff ff94 	bl	8006e8c <std>
 8006f64:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006f68:	2201      	movs	r2, #1
 8006f6a:	2109      	movs	r1, #9
 8006f6c:	f7ff ff8e 	bl	8006e8c <std>
 8006f70:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006f74:	2202      	movs	r2, #2
 8006f76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f7a:	2112      	movs	r1, #18
 8006f7c:	f7ff bf86 	b.w	8006e8c <std>
 8006f80:	200004d4 	.word	0x200004d4
 8006f84:	2000039c 	.word	0x2000039c
 8006f88:	08006ef9 	.word	0x08006ef9

08006f8c <__sfp_lock_acquire>:
 8006f8c:	4801      	ldr	r0, [pc, #4]	; (8006f94 <__sfp_lock_acquire+0x8>)
 8006f8e:	f000 ba02 	b.w	8007396 <__retarget_lock_acquire_recursive>
 8006f92:	bf00      	nop
 8006f94:	200004dd 	.word	0x200004dd

08006f98 <__sfp_lock_release>:
 8006f98:	4801      	ldr	r0, [pc, #4]	; (8006fa0 <__sfp_lock_release+0x8>)
 8006f9a:	f000 b9fd 	b.w	8007398 <__retarget_lock_release_recursive>
 8006f9e:	bf00      	nop
 8006fa0:	200004dd 	.word	0x200004dd

08006fa4 <__sinit>:
 8006fa4:	b510      	push	{r4, lr}
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	f7ff fff0 	bl	8006f8c <__sfp_lock_acquire>
 8006fac:	6a23      	ldr	r3, [r4, #32]
 8006fae:	b11b      	cbz	r3, 8006fb8 <__sinit+0x14>
 8006fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fb4:	f7ff bff0 	b.w	8006f98 <__sfp_lock_release>
 8006fb8:	4b04      	ldr	r3, [pc, #16]	; (8006fcc <__sinit+0x28>)
 8006fba:	6223      	str	r3, [r4, #32]
 8006fbc:	4b04      	ldr	r3, [pc, #16]	; (8006fd0 <__sinit+0x2c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d1f5      	bne.n	8006fb0 <__sinit+0xc>
 8006fc4:	f7ff ffc4 	bl	8006f50 <global_stdio_init.part.0>
 8006fc8:	e7f2      	b.n	8006fb0 <__sinit+0xc>
 8006fca:	bf00      	nop
 8006fcc:	08006f11 	.word	0x08006f11
 8006fd0:	200004d4 	.word	0x200004d4

08006fd4 <_fwalk_sglue>:
 8006fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd8:	4607      	mov	r7, r0
 8006fda:	4688      	mov	r8, r1
 8006fdc:	4614      	mov	r4, r2
 8006fde:	2600      	movs	r6, #0
 8006fe0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fe4:	f1b9 0901 	subs.w	r9, r9, #1
 8006fe8:	d505      	bpl.n	8006ff6 <_fwalk_sglue+0x22>
 8006fea:	6824      	ldr	r4, [r4, #0]
 8006fec:	2c00      	cmp	r4, #0
 8006fee:	d1f7      	bne.n	8006fe0 <_fwalk_sglue+0xc>
 8006ff0:	4630      	mov	r0, r6
 8006ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ff6:	89ab      	ldrh	r3, [r5, #12]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d907      	bls.n	800700c <_fwalk_sglue+0x38>
 8006ffc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007000:	3301      	adds	r3, #1
 8007002:	d003      	beq.n	800700c <_fwalk_sglue+0x38>
 8007004:	4629      	mov	r1, r5
 8007006:	4638      	mov	r0, r7
 8007008:	47c0      	blx	r8
 800700a:	4306      	orrs	r6, r0
 800700c:	3568      	adds	r5, #104	; 0x68
 800700e:	e7e9      	b.n	8006fe4 <_fwalk_sglue+0x10>

08007010 <iprintf>:
 8007010:	b40f      	push	{r0, r1, r2, r3}
 8007012:	b507      	push	{r0, r1, r2, lr}
 8007014:	4906      	ldr	r1, [pc, #24]	; (8007030 <iprintf+0x20>)
 8007016:	ab04      	add	r3, sp, #16
 8007018:	6808      	ldr	r0, [r1, #0]
 800701a:	f853 2b04 	ldr.w	r2, [r3], #4
 800701e:	6881      	ldr	r1, [r0, #8]
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	f001 fcd1 	bl	80089c8 <_vfiprintf_r>
 8007026:	b003      	add	sp, #12
 8007028:	f85d eb04 	ldr.w	lr, [sp], #4
 800702c:	b004      	add	sp, #16
 800702e:	4770      	bx	lr
 8007030:	2000007c 	.word	0x2000007c

08007034 <_puts_r>:
 8007034:	6a03      	ldr	r3, [r0, #32]
 8007036:	b570      	push	{r4, r5, r6, lr}
 8007038:	4605      	mov	r5, r0
 800703a:	460e      	mov	r6, r1
 800703c:	6884      	ldr	r4, [r0, #8]
 800703e:	b90b      	cbnz	r3, 8007044 <_puts_r+0x10>
 8007040:	f7ff ffb0 	bl	8006fa4 <__sinit>
 8007044:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007046:	07db      	lsls	r3, r3, #31
 8007048:	d405      	bmi.n	8007056 <_puts_r+0x22>
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	0598      	lsls	r0, r3, #22
 800704e:	d402      	bmi.n	8007056 <_puts_r+0x22>
 8007050:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007052:	f000 f9a0 	bl	8007396 <__retarget_lock_acquire_recursive>
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	0719      	lsls	r1, r3, #28
 800705a:	d513      	bpl.n	8007084 <_puts_r+0x50>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	b18b      	cbz	r3, 8007084 <_puts_r+0x50>
 8007060:	3e01      	subs	r6, #1
 8007062:	68a3      	ldr	r3, [r4, #8]
 8007064:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007068:	3b01      	subs	r3, #1
 800706a:	60a3      	str	r3, [r4, #8]
 800706c:	b9e9      	cbnz	r1, 80070aa <_puts_r+0x76>
 800706e:	2b00      	cmp	r3, #0
 8007070:	da2e      	bge.n	80070d0 <_puts_r+0x9c>
 8007072:	4622      	mov	r2, r4
 8007074:	210a      	movs	r1, #10
 8007076:	4628      	mov	r0, r5
 8007078:	f000 f87b 	bl	8007172 <__swbuf_r>
 800707c:	3001      	adds	r0, #1
 800707e:	d007      	beq.n	8007090 <_puts_r+0x5c>
 8007080:	250a      	movs	r5, #10
 8007082:	e007      	b.n	8007094 <_puts_r+0x60>
 8007084:	4621      	mov	r1, r4
 8007086:	4628      	mov	r0, r5
 8007088:	f000 f8b0 	bl	80071ec <__swsetup_r>
 800708c:	2800      	cmp	r0, #0
 800708e:	d0e7      	beq.n	8007060 <_puts_r+0x2c>
 8007090:	f04f 35ff 	mov.w	r5, #4294967295
 8007094:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007096:	07da      	lsls	r2, r3, #31
 8007098:	d405      	bmi.n	80070a6 <_puts_r+0x72>
 800709a:	89a3      	ldrh	r3, [r4, #12]
 800709c:	059b      	lsls	r3, r3, #22
 800709e:	d402      	bmi.n	80070a6 <_puts_r+0x72>
 80070a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070a2:	f000 f979 	bl	8007398 <__retarget_lock_release_recursive>
 80070a6:	4628      	mov	r0, r5
 80070a8:	bd70      	pop	{r4, r5, r6, pc}
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	da04      	bge.n	80070b8 <_puts_r+0x84>
 80070ae:	69a2      	ldr	r2, [r4, #24]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	dc06      	bgt.n	80070c2 <_puts_r+0x8e>
 80070b4:	290a      	cmp	r1, #10
 80070b6:	d004      	beq.n	80070c2 <_puts_r+0x8e>
 80070b8:	6823      	ldr	r3, [r4, #0]
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	6022      	str	r2, [r4, #0]
 80070be:	7019      	strb	r1, [r3, #0]
 80070c0:	e7cf      	b.n	8007062 <_puts_r+0x2e>
 80070c2:	4622      	mov	r2, r4
 80070c4:	4628      	mov	r0, r5
 80070c6:	f000 f854 	bl	8007172 <__swbuf_r>
 80070ca:	3001      	adds	r0, #1
 80070cc:	d1c9      	bne.n	8007062 <_puts_r+0x2e>
 80070ce:	e7df      	b.n	8007090 <_puts_r+0x5c>
 80070d0:	250a      	movs	r5, #10
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	1c5a      	adds	r2, r3, #1
 80070d6:	6022      	str	r2, [r4, #0]
 80070d8:	701d      	strb	r5, [r3, #0]
 80070da:	e7db      	b.n	8007094 <_puts_r+0x60>

080070dc <puts>:
 80070dc:	4b02      	ldr	r3, [pc, #8]	; (80070e8 <puts+0xc>)
 80070de:	4601      	mov	r1, r0
 80070e0:	6818      	ldr	r0, [r3, #0]
 80070e2:	f7ff bfa7 	b.w	8007034 <_puts_r>
 80070e6:	bf00      	nop
 80070e8:	2000007c 	.word	0x2000007c

080070ec <__sread>:
 80070ec:	b510      	push	{r4, lr}
 80070ee:	460c      	mov	r4, r1
 80070f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f4:	f000 f900 	bl	80072f8 <_read_r>
 80070f8:	2800      	cmp	r0, #0
 80070fa:	bfab      	itete	ge
 80070fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007100:	181b      	addge	r3, r3, r0
 8007102:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007106:	bfac      	ite	ge
 8007108:	6563      	strge	r3, [r4, #84]	; 0x54
 800710a:	81a3      	strhlt	r3, [r4, #12]
 800710c:	bd10      	pop	{r4, pc}

0800710e <__swrite>:
 800710e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007112:	461f      	mov	r7, r3
 8007114:	898b      	ldrh	r3, [r1, #12]
 8007116:	4605      	mov	r5, r0
 8007118:	05db      	lsls	r3, r3, #23
 800711a:	460c      	mov	r4, r1
 800711c:	4616      	mov	r6, r2
 800711e:	d505      	bpl.n	800712c <__swrite+0x1e>
 8007120:	2302      	movs	r3, #2
 8007122:	2200      	movs	r2, #0
 8007124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007128:	f000 f8d4 	bl	80072d4 <_lseek_r>
 800712c:	89a3      	ldrh	r3, [r4, #12]
 800712e:	4632      	mov	r2, r6
 8007130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007134:	81a3      	strh	r3, [r4, #12]
 8007136:	4628      	mov	r0, r5
 8007138:	463b      	mov	r3, r7
 800713a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800713e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007142:	f000 b8eb 	b.w	800731c <_write_r>

08007146 <__sseek>:
 8007146:	b510      	push	{r4, lr}
 8007148:	460c      	mov	r4, r1
 800714a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800714e:	f000 f8c1 	bl	80072d4 <_lseek_r>
 8007152:	1c43      	adds	r3, r0, #1
 8007154:	89a3      	ldrh	r3, [r4, #12]
 8007156:	bf15      	itete	ne
 8007158:	6560      	strne	r0, [r4, #84]	; 0x54
 800715a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800715e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007162:	81a3      	strheq	r3, [r4, #12]
 8007164:	bf18      	it	ne
 8007166:	81a3      	strhne	r3, [r4, #12]
 8007168:	bd10      	pop	{r4, pc}

0800716a <__sclose>:
 800716a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716e:	f000 b8a1 	b.w	80072b4 <_close_r>

08007172 <__swbuf_r>:
 8007172:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007174:	460e      	mov	r6, r1
 8007176:	4614      	mov	r4, r2
 8007178:	4605      	mov	r5, r0
 800717a:	b118      	cbz	r0, 8007184 <__swbuf_r+0x12>
 800717c:	6a03      	ldr	r3, [r0, #32]
 800717e:	b90b      	cbnz	r3, 8007184 <__swbuf_r+0x12>
 8007180:	f7ff ff10 	bl	8006fa4 <__sinit>
 8007184:	69a3      	ldr	r3, [r4, #24]
 8007186:	60a3      	str	r3, [r4, #8]
 8007188:	89a3      	ldrh	r3, [r4, #12]
 800718a:	071a      	lsls	r2, r3, #28
 800718c:	d525      	bpl.n	80071da <__swbuf_r+0x68>
 800718e:	6923      	ldr	r3, [r4, #16]
 8007190:	b31b      	cbz	r3, 80071da <__swbuf_r+0x68>
 8007192:	6823      	ldr	r3, [r4, #0]
 8007194:	6922      	ldr	r2, [r4, #16]
 8007196:	b2f6      	uxtb	r6, r6
 8007198:	1a98      	subs	r0, r3, r2
 800719a:	6963      	ldr	r3, [r4, #20]
 800719c:	4637      	mov	r7, r6
 800719e:	4283      	cmp	r3, r0
 80071a0:	dc04      	bgt.n	80071ac <__swbuf_r+0x3a>
 80071a2:	4621      	mov	r1, r4
 80071a4:	4628      	mov	r0, r5
 80071a6:	f001 fdab 	bl	8008d00 <_fflush_r>
 80071aa:	b9e0      	cbnz	r0, 80071e6 <__swbuf_r+0x74>
 80071ac:	68a3      	ldr	r3, [r4, #8]
 80071ae:	3b01      	subs	r3, #1
 80071b0:	60a3      	str	r3, [r4, #8]
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	1c5a      	adds	r2, r3, #1
 80071b6:	6022      	str	r2, [r4, #0]
 80071b8:	701e      	strb	r6, [r3, #0]
 80071ba:	6962      	ldr	r2, [r4, #20]
 80071bc:	1c43      	adds	r3, r0, #1
 80071be:	429a      	cmp	r2, r3
 80071c0:	d004      	beq.n	80071cc <__swbuf_r+0x5a>
 80071c2:	89a3      	ldrh	r3, [r4, #12]
 80071c4:	07db      	lsls	r3, r3, #31
 80071c6:	d506      	bpl.n	80071d6 <__swbuf_r+0x64>
 80071c8:	2e0a      	cmp	r6, #10
 80071ca:	d104      	bne.n	80071d6 <__swbuf_r+0x64>
 80071cc:	4621      	mov	r1, r4
 80071ce:	4628      	mov	r0, r5
 80071d0:	f001 fd96 	bl	8008d00 <_fflush_r>
 80071d4:	b938      	cbnz	r0, 80071e6 <__swbuf_r+0x74>
 80071d6:	4638      	mov	r0, r7
 80071d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071da:	4621      	mov	r1, r4
 80071dc:	4628      	mov	r0, r5
 80071de:	f000 f805 	bl	80071ec <__swsetup_r>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d0d5      	beq.n	8007192 <__swbuf_r+0x20>
 80071e6:	f04f 37ff 	mov.w	r7, #4294967295
 80071ea:	e7f4      	b.n	80071d6 <__swbuf_r+0x64>

080071ec <__swsetup_r>:
 80071ec:	b538      	push	{r3, r4, r5, lr}
 80071ee:	4b2a      	ldr	r3, [pc, #168]	; (8007298 <__swsetup_r+0xac>)
 80071f0:	4605      	mov	r5, r0
 80071f2:	6818      	ldr	r0, [r3, #0]
 80071f4:	460c      	mov	r4, r1
 80071f6:	b118      	cbz	r0, 8007200 <__swsetup_r+0x14>
 80071f8:	6a03      	ldr	r3, [r0, #32]
 80071fa:	b90b      	cbnz	r3, 8007200 <__swsetup_r+0x14>
 80071fc:	f7ff fed2 	bl	8006fa4 <__sinit>
 8007200:	89a3      	ldrh	r3, [r4, #12]
 8007202:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007206:	0718      	lsls	r0, r3, #28
 8007208:	d422      	bmi.n	8007250 <__swsetup_r+0x64>
 800720a:	06d9      	lsls	r1, r3, #27
 800720c:	d407      	bmi.n	800721e <__swsetup_r+0x32>
 800720e:	2309      	movs	r3, #9
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007216:	f04f 30ff 	mov.w	r0, #4294967295
 800721a:	81a3      	strh	r3, [r4, #12]
 800721c:	e034      	b.n	8007288 <__swsetup_r+0x9c>
 800721e:	0758      	lsls	r0, r3, #29
 8007220:	d512      	bpl.n	8007248 <__swsetup_r+0x5c>
 8007222:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007224:	b141      	cbz	r1, 8007238 <__swsetup_r+0x4c>
 8007226:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800722a:	4299      	cmp	r1, r3
 800722c:	d002      	beq.n	8007234 <__swsetup_r+0x48>
 800722e:	4628      	mov	r0, r5
 8007230:	f000 ff2e 	bl	8008090 <_free_r>
 8007234:	2300      	movs	r3, #0
 8007236:	6363      	str	r3, [r4, #52]	; 0x34
 8007238:	89a3      	ldrh	r3, [r4, #12]
 800723a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800723e:	81a3      	strh	r3, [r4, #12]
 8007240:	2300      	movs	r3, #0
 8007242:	6063      	str	r3, [r4, #4]
 8007244:	6923      	ldr	r3, [r4, #16]
 8007246:	6023      	str	r3, [r4, #0]
 8007248:	89a3      	ldrh	r3, [r4, #12]
 800724a:	f043 0308 	orr.w	r3, r3, #8
 800724e:	81a3      	strh	r3, [r4, #12]
 8007250:	6923      	ldr	r3, [r4, #16]
 8007252:	b94b      	cbnz	r3, 8007268 <__swsetup_r+0x7c>
 8007254:	89a3      	ldrh	r3, [r4, #12]
 8007256:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800725a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800725e:	d003      	beq.n	8007268 <__swsetup_r+0x7c>
 8007260:	4621      	mov	r1, r4
 8007262:	4628      	mov	r0, r5
 8007264:	f001 fd99 	bl	8008d9a <__smakebuf_r>
 8007268:	89a0      	ldrh	r0, [r4, #12]
 800726a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800726e:	f010 0301 	ands.w	r3, r0, #1
 8007272:	d00a      	beq.n	800728a <__swsetup_r+0x9e>
 8007274:	2300      	movs	r3, #0
 8007276:	60a3      	str	r3, [r4, #8]
 8007278:	6963      	ldr	r3, [r4, #20]
 800727a:	425b      	negs	r3, r3
 800727c:	61a3      	str	r3, [r4, #24]
 800727e:	6923      	ldr	r3, [r4, #16]
 8007280:	b943      	cbnz	r3, 8007294 <__swsetup_r+0xa8>
 8007282:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007286:	d1c4      	bne.n	8007212 <__swsetup_r+0x26>
 8007288:	bd38      	pop	{r3, r4, r5, pc}
 800728a:	0781      	lsls	r1, r0, #30
 800728c:	bf58      	it	pl
 800728e:	6963      	ldrpl	r3, [r4, #20]
 8007290:	60a3      	str	r3, [r4, #8]
 8007292:	e7f4      	b.n	800727e <__swsetup_r+0x92>
 8007294:	2000      	movs	r0, #0
 8007296:	e7f7      	b.n	8007288 <__swsetup_r+0x9c>
 8007298:	2000007c 	.word	0x2000007c

0800729c <memset>:
 800729c:	4603      	mov	r3, r0
 800729e:	4402      	add	r2, r0
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d100      	bne.n	80072a6 <memset+0xa>
 80072a4:	4770      	bx	lr
 80072a6:	f803 1b01 	strb.w	r1, [r3], #1
 80072aa:	e7f9      	b.n	80072a0 <memset+0x4>

080072ac <_localeconv_r>:
 80072ac:	4800      	ldr	r0, [pc, #0]	; (80072b0 <_localeconv_r+0x4>)
 80072ae:	4770      	bx	lr
 80072b0:	20000170 	.word	0x20000170

080072b4 <_close_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	2300      	movs	r3, #0
 80072b8:	4d05      	ldr	r5, [pc, #20]	; (80072d0 <_close_r+0x1c>)
 80072ba:	4604      	mov	r4, r0
 80072bc:	4608      	mov	r0, r1
 80072be:	602b      	str	r3, [r5, #0]
 80072c0:	f7fb fef8 	bl	80030b4 <_close>
 80072c4:	1c43      	adds	r3, r0, #1
 80072c6:	d102      	bne.n	80072ce <_close_r+0x1a>
 80072c8:	682b      	ldr	r3, [r5, #0]
 80072ca:	b103      	cbz	r3, 80072ce <_close_r+0x1a>
 80072cc:	6023      	str	r3, [r4, #0]
 80072ce:	bd38      	pop	{r3, r4, r5, pc}
 80072d0:	200004d8 	.word	0x200004d8

080072d4 <_lseek_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	4604      	mov	r4, r0
 80072d8:	4608      	mov	r0, r1
 80072da:	4611      	mov	r1, r2
 80072dc:	2200      	movs	r2, #0
 80072de:	4d05      	ldr	r5, [pc, #20]	; (80072f4 <_lseek_r+0x20>)
 80072e0:	602a      	str	r2, [r5, #0]
 80072e2:	461a      	mov	r2, r3
 80072e4:	f7fb ff0a 	bl	80030fc <_lseek>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_lseek_r+0x1e>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_lseek_r+0x1e>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	200004d8 	.word	0x200004d8

080072f8 <_read_r>:
 80072f8:	b538      	push	{r3, r4, r5, lr}
 80072fa:	4604      	mov	r4, r0
 80072fc:	4608      	mov	r0, r1
 80072fe:	4611      	mov	r1, r2
 8007300:	2200      	movs	r2, #0
 8007302:	4d05      	ldr	r5, [pc, #20]	; (8007318 <_read_r+0x20>)
 8007304:	602a      	str	r2, [r5, #0]
 8007306:	461a      	mov	r2, r3
 8007308:	f7fb feb7 	bl	800307a <_read>
 800730c:	1c43      	adds	r3, r0, #1
 800730e:	d102      	bne.n	8007316 <_read_r+0x1e>
 8007310:	682b      	ldr	r3, [r5, #0]
 8007312:	b103      	cbz	r3, 8007316 <_read_r+0x1e>
 8007314:	6023      	str	r3, [r4, #0]
 8007316:	bd38      	pop	{r3, r4, r5, pc}
 8007318:	200004d8 	.word	0x200004d8

0800731c <_write_r>:
 800731c:	b538      	push	{r3, r4, r5, lr}
 800731e:	4604      	mov	r4, r0
 8007320:	4608      	mov	r0, r1
 8007322:	4611      	mov	r1, r2
 8007324:	2200      	movs	r2, #0
 8007326:	4d05      	ldr	r5, [pc, #20]	; (800733c <_write_r+0x20>)
 8007328:	602a      	str	r2, [r5, #0]
 800732a:	461a      	mov	r2, r3
 800732c:	f7fa fa22 	bl	8001774 <_write>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_write_r+0x1e>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_write_r+0x1e>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	200004d8 	.word	0x200004d8

08007340 <__errno>:
 8007340:	4b01      	ldr	r3, [pc, #4]	; (8007348 <__errno+0x8>)
 8007342:	6818      	ldr	r0, [r3, #0]
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	2000007c 	.word	0x2000007c

0800734c <__libc_init_array>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	2600      	movs	r6, #0
 8007350:	4d0c      	ldr	r5, [pc, #48]	; (8007384 <__libc_init_array+0x38>)
 8007352:	4c0d      	ldr	r4, [pc, #52]	; (8007388 <__libc_init_array+0x3c>)
 8007354:	1b64      	subs	r4, r4, r5
 8007356:	10a4      	asrs	r4, r4, #2
 8007358:	42a6      	cmp	r6, r4
 800735a:	d109      	bne.n	8007370 <__libc_init_array+0x24>
 800735c:	f002 fcf0 	bl	8009d40 <_init>
 8007360:	2600      	movs	r6, #0
 8007362:	4d0a      	ldr	r5, [pc, #40]	; (800738c <__libc_init_array+0x40>)
 8007364:	4c0a      	ldr	r4, [pc, #40]	; (8007390 <__libc_init_array+0x44>)
 8007366:	1b64      	subs	r4, r4, r5
 8007368:	10a4      	asrs	r4, r4, #2
 800736a:	42a6      	cmp	r6, r4
 800736c:	d105      	bne.n	800737a <__libc_init_array+0x2e>
 800736e:	bd70      	pop	{r4, r5, r6, pc}
 8007370:	f855 3b04 	ldr.w	r3, [r5], #4
 8007374:	4798      	blx	r3
 8007376:	3601      	adds	r6, #1
 8007378:	e7ee      	b.n	8007358 <__libc_init_array+0xc>
 800737a:	f855 3b04 	ldr.w	r3, [r5], #4
 800737e:	4798      	blx	r3
 8007380:	3601      	adds	r6, #1
 8007382:	e7f2      	b.n	800736a <__libc_init_array+0x1e>
 8007384:	0800a9f4 	.word	0x0800a9f4
 8007388:	0800a9f4 	.word	0x0800a9f4
 800738c:	0800a9f4 	.word	0x0800a9f4
 8007390:	0800a9f8 	.word	0x0800a9f8

08007394 <__retarget_lock_init_recursive>:
 8007394:	4770      	bx	lr

08007396 <__retarget_lock_acquire_recursive>:
 8007396:	4770      	bx	lr

08007398 <__retarget_lock_release_recursive>:
 8007398:	4770      	bx	lr

0800739a <memchr>:
 800739a:	4603      	mov	r3, r0
 800739c:	b510      	push	{r4, lr}
 800739e:	b2c9      	uxtb	r1, r1
 80073a0:	4402      	add	r2, r0
 80073a2:	4293      	cmp	r3, r2
 80073a4:	4618      	mov	r0, r3
 80073a6:	d101      	bne.n	80073ac <memchr+0x12>
 80073a8:	2000      	movs	r0, #0
 80073aa:	e003      	b.n	80073b4 <memchr+0x1a>
 80073ac:	7804      	ldrb	r4, [r0, #0]
 80073ae:	3301      	adds	r3, #1
 80073b0:	428c      	cmp	r4, r1
 80073b2:	d1f6      	bne.n	80073a2 <memchr+0x8>
 80073b4:	bd10      	pop	{r4, pc}

080073b6 <quorem>:
 80073b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ba:	6903      	ldr	r3, [r0, #16]
 80073bc:	690c      	ldr	r4, [r1, #16]
 80073be:	4607      	mov	r7, r0
 80073c0:	42a3      	cmp	r3, r4
 80073c2:	db7f      	blt.n	80074c4 <quorem+0x10e>
 80073c4:	3c01      	subs	r4, #1
 80073c6:	f100 0514 	add.w	r5, r0, #20
 80073ca:	f101 0814 	add.w	r8, r1, #20
 80073ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073d2:	9301      	str	r3, [sp, #4]
 80073d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073dc:	3301      	adds	r3, #1
 80073de:	429a      	cmp	r2, r3
 80073e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80073e4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073ec:	d331      	bcc.n	8007452 <quorem+0x9c>
 80073ee:	f04f 0e00 	mov.w	lr, #0
 80073f2:	4640      	mov	r0, r8
 80073f4:	46ac      	mov	ip, r5
 80073f6:	46f2      	mov	sl, lr
 80073f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80073fc:	b293      	uxth	r3, r2
 80073fe:	fb06 e303 	mla	r3, r6, r3, lr
 8007402:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007406:	0c1a      	lsrs	r2, r3, #16
 8007408:	b29b      	uxth	r3, r3
 800740a:	fb06 220e 	mla	r2, r6, lr, r2
 800740e:	ebaa 0303 	sub.w	r3, sl, r3
 8007412:	f8dc a000 	ldr.w	sl, [ip]
 8007416:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800741a:	fa1f fa8a 	uxth.w	sl, sl
 800741e:	4453      	add	r3, sl
 8007420:	f8dc a000 	ldr.w	sl, [ip]
 8007424:	b292      	uxth	r2, r2
 8007426:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800742a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800742e:	b29b      	uxth	r3, r3
 8007430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007434:	4581      	cmp	r9, r0
 8007436:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800743a:	f84c 3b04 	str.w	r3, [ip], #4
 800743e:	d2db      	bcs.n	80073f8 <quorem+0x42>
 8007440:	f855 300b 	ldr.w	r3, [r5, fp]
 8007444:	b92b      	cbnz	r3, 8007452 <quorem+0x9c>
 8007446:	9b01      	ldr	r3, [sp, #4]
 8007448:	3b04      	subs	r3, #4
 800744a:	429d      	cmp	r5, r3
 800744c:	461a      	mov	r2, r3
 800744e:	d32d      	bcc.n	80074ac <quorem+0xf6>
 8007450:	613c      	str	r4, [r7, #16]
 8007452:	4638      	mov	r0, r7
 8007454:	f001 f992 	bl	800877c <__mcmp>
 8007458:	2800      	cmp	r0, #0
 800745a:	db23      	blt.n	80074a4 <quorem+0xee>
 800745c:	4629      	mov	r1, r5
 800745e:	2000      	movs	r0, #0
 8007460:	3601      	adds	r6, #1
 8007462:	f858 2b04 	ldr.w	r2, [r8], #4
 8007466:	f8d1 c000 	ldr.w	ip, [r1]
 800746a:	b293      	uxth	r3, r2
 800746c:	1ac3      	subs	r3, r0, r3
 800746e:	0c12      	lsrs	r2, r2, #16
 8007470:	fa1f f08c 	uxth.w	r0, ip
 8007474:	4403      	add	r3, r0
 8007476:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800747a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800747e:	b29b      	uxth	r3, r3
 8007480:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007484:	45c1      	cmp	r9, r8
 8007486:	ea4f 4022 	mov.w	r0, r2, asr #16
 800748a:	f841 3b04 	str.w	r3, [r1], #4
 800748e:	d2e8      	bcs.n	8007462 <quorem+0xac>
 8007490:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007494:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007498:	b922      	cbnz	r2, 80074a4 <quorem+0xee>
 800749a:	3b04      	subs	r3, #4
 800749c:	429d      	cmp	r5, r3
 800749e:	461a      	mov	r2, r3
 80074a0:	d30a      	bcc.n	80074b8 <quorem+0x102>
 80074a2:	613c      	str	r4, [r7, #16]
 80074a4:	4630      	mov	r0, r6
 80074a6:	b003      	add	sp, #12
 80074a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ac:	6812      	ldr	r2, [r2, #0]
 80074ae:	3b04      	subs	r3, #4
 80074b0:	2a00      	cmp	r2, #0
 80074b2:	d1cd      	bne.n	8007450 <quorem+0x9a>
 80074b4:	3c01      	subs	r4, #1
 80074b6:	e7c8      	b.n	800744a <quorem+0x94>
 80074b8:	6812      	ldr	r2, [r2, #0]
 80074ba:	3b04      	subs	r3, #4
 80074bc:	2a00      	cmp	r2, #0
 80074be:	d1f0      	bne.n	80074a2 <quorem+0xec>
 80074c0:	3c01      	subs	r4, #1
 80074c2:	e7eb      	b.n	800749c <quorem+0xe6>
 80074c4:	2000      	movs	r0, #0
 80074c6:	e7ee      	b.n	80074a6 <quorem+0xf0>

080074c8 <_dtoa_r>:
 80074c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074cc:	4616      	mov	r6, r2
 80074ce:	461f      	mov	r7, r3
 80074d0:	69c4      	ldr	r4, [r0, #28]
 80074d2:	b099      	sub	sp, #100	; 0x64
 80074d4:	4605      	mov	r5, r0
 80074d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80074da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80074de:	b974      	cbnz	r4, 80074fe <_dtoa_r+0x36>
 80074e0:	2010      	movs	r0, #16
 80074e2:	f000 fe1d 	bl	8008120 <malloc>
 80074e6:	4602      	mov	r2, r0
 80074e8:	61e8      	str	r0, [r5, #28]
 80074ea:	b920      	cbnz	r0, 80074f6 <_dtoa_r+0x2e>
 80074ec:	21ef      	movs	r1, #239	; 0xef
 80074ee:	4bac      	ldr	r3, [pc, #688]	; (80077a0 <_dtoa_r+0x2d8>)
 80074f0:	48ac      	ldr	r0, [pc, #688]	; (80077a4 <_dtoa_r+0x2dc>)
 80074f2:	f001 fccf 	bl	8008e94 <__assert_func>
 80074f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074fa:	6004      	str	r4, [r0, #0]
 80074fc:	60c4      	str	r4, [r0, #12]
 80074fe:	69eb      	ldr	r3, [r5, #28]
 8007500:	6819      	ldr	r1, [r3, #0]
 8007502:	b151      	cbz	r1, 800751a <_dtoa_r+0x52>
 8007504:	685a      	ldr	r2, [r3, #4]
 8007506:	2301      	movs	r3, #1
 8007508:	4093      	lsls	r3, r2
 800750a:	604a      	str	r2, [r1, #4]
 800750c:	608b      	str	r3, [r1, #8]
 800750e:	4628      	mov	r0, r5
 8007510:	f000 fefa 	bl	8008308 <_Bfree>
 8007514:	2200      	movs	r2, #0
 8007516:	69eb      	ldr	r3, [r5, #28]
 8007518:	601a      	str	r2, [r3, #0]
 800751a:	1e3b      	subs	r3, r7, #0
 800751c:	bfaf      	iteee	ge
 800751e:	2300      	movge	r3, #0
 8007520:	2201      	movlt	r2, #1
 8007522:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007526:	9305      	strlt	r3, [sp, #20]
 8007528:	bfa8      	it	ge
 800752a:	f8c8 3000 	strge.w	r3, [r8]
 800752e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007532:	4b9d      	ldr	r3, [pc, #628]	; (80077a8 <_dtoa_r+0x2e0>)
 8007534:	bfb8      	it	lt
 8007536:	f8c8 2000 	strlt.w	r2, [r8]
 800753a:	ea33 0309 	bics.w	r3, r3, r9
 800753e:	d119      	bne.n	8007574 <_dtoa_r+0xac>
 8007540:	f242 730f 	movw	r3, #9999	; 0x270f
 8007544:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800754c:	4333      	orrs	r3, r6
 800754e:	f000 8589 	beq.w	8008064 <_dtoa_r+0xb9c>
 8007552:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007554:	b953      	cbnz	r3, 800756c <_dtoa_r+0xa4>
 8007556:	4b95      	ldr	r3, [pc, #596]	; (80077ac <_dtoa_r+0x2e4>)
 8007558:	e023      	b.n	80075a2 <_dtoa_r+0xda>
 800755a:	4b95      	ldr	r3, [pc, #596]	; (80077b0 <_dtoa_r+0x2e8>)
 800755c:	9303      	str	r3, [sp, #12]
 800755e:	3308      	adds	r3, #8
 8007560:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007562:	6013      	str	r3, [r2, #0]
 8007564:	9803      	ldr	r0, [sp, #12]
 8007566:	b019      	add	sp, #100	; 0x64
 8007568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800756c:	4b8f      	ldr	r3, [pc, #572]	; (80077ac <_dtoa_r+0x2e4>)
 800756e:	9303      	str	r3, [sp, #12]
 8007570:	3303      	adds	r3, #3
 8007572:	e7f5      	b.n	8007560 <_dtoa_r+0x98>
 8007574:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007578:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800757c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007580:	2200      	movs	r2, #0
 8007582:	2300      	movs	r3, #0
 8007584:	f7f9 fa7c 	bl	8000a80 <__aeabi_dcmpeq>
 8007588:	4680      	mov	r8, r0
 800758a:	b160      	cbz	r0, 80075a6 <_dtoa_r+0xde>
 800758c:	2301      	movs	r3, #1
 800758e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007594:	2b00      	cmp	r3, #0
 8007596:	f000 8562 	beq.w	800805e <_dtoa_r+0xb96>
 800759a:	4b86      	ldr	r3, [pc, #536]	; (80077b4 <_dtoa_r+0x2ec>)
 800759c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	3b01      	subs	r3, #1
 80075a2:	9303      	str	r3, [sp, #12]
 80075a4:	e7de      	b.n	8007564 <_dtoa_r+0x9c>
 80075a6:	ab16      	add	r3, sp, #88	; 0x58
 80075a8:	9301      	str	r3, [sp, #4]
 80075aa:	ab17      	add	r3, sp, #92	; 0x5c
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	4628      	mov	r0, r5
 80075b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80075b4:	f001 f98a 	bl	80088cc <__d2b>
 80075b8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80075bc:	4682      	mov	sl, r0
 80075be:	2c00      	cmp	r4, #0
 80075c0:	d07e      	beq.n	80076c0 <_dtoa_r+0x1f8>
 80075c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075c8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80075cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075d0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80075d4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80075d8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80075dc:	4619      	mov	r1, r3
 80075de:	2200      	movs	r2, #0
 80075e0:	4b75      	ldr	r3, [pc, #468]	; (80077b8 <_dtoa_r+0x2f0>)
 80075e2:	f7f8 fe2d 	bl	8000240 <__aeabi_dsub>
 80075e6:	a368      	add	r3, pc, #416	; (adr r3, 8007788 <_dtoa_r+0x2c0>)
 80075e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ec:	f7f8 ffe0 	bl	80005b0 <__aeabi_dmul>
 80075f0:	a367      	add	r3, pc, #412	; (adr r3, 8007790 <_dtoa_r+0x2c8>)
 80075f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f6:	f7f8 fe25 	bl	8000244 <__adddf3>
 80075fa:	4606      	mov	r6, r0
 80075fc:	4620      	mov	r0, r4
 80075fe:	460f      	mov	r7, r1
 8007600:	f7f8 ff6c 	bl	80004dc <__aeabi_i2d>
 8007604:	a364      	add	r3, pc, #400	; (adr r3, 8007798 <_dtoa_r+0x2d0>)
 8007606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760a:	f7f8 ffd1 	bl	80005b0 <__aeabi_dmul>
 800760e:	4602      	mov	r2, r0
 8007610:	460b      	mov	r3, r1
 8007612:	4630      	mov	r0, r6
 8007614:	4639      	mov	r1, r7
 8007616:	f7f8 fe15 	bl	8000244 <__adddf3>
 800761a:	4606      	mov	r6, r0
 800761c:	460f      	mov	r7, r1
 800761e:	f7f9 fa77 	bl	8000b10 <__aeabi_d2iz>
 8007622:	2200      	movs	r2, #0
 8007624:	4683      	mov	fp, r0
 8007626:	2300      	movs	r3, #0
 8007628:	4630      	mov	r0, r6
 800762a:	4639      	mov	r1, r7
 800762c:	f7f9 fa32 	bl	8000a94 <__aeabi_dcmplt>
 8007630:	b148      	cbz	r0, 8007646 <_dtoa_r+0x17e>
 8007632:	4658      	mov	r0, fp
 8007634:	f7f8 ff52 	bl	80004dc <__aeabi_i2d>
 8007638:	4632      	mov	r2, r6
 800763a:	463b      	mov	r3, r7
 800763c:	f7f9 fa20 	bl	8000a80 <__aeabi_dcmpeq>
 8007640:	b908      	cbnz	r0, 8007646 <_dtoa_r+0x17e>
 8007642:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007646:	f1bb 0f16 	cmp.w	fp, #22
 800764a:	d857      	bhi.n	80076fc <_dtoa_r+0x234>
 800764c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007650:	4b5a      	ldr	r3, [pc, #360]	; (80077bc <_dtoa_r+0x2f4>)
 8007652:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765a:	f7f9 fa1b 	bl	8000a94 <__aeabi_dcmplt>
 800765e:	2800      	cmp	r0, #0
 8007660:	d04e      	beq.n	8007700 <_dtoa_r+0x238>
 8007662:	2300      	movs	r3, #0
 8007664:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007668:	930f      	str	r3, [sp, #60]	; 0x3c
 800766a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800766c:	1b1b      	subs	r3, r3, r4
 800766e:	1e5a      	subs	r2, r3, #1
 8007670:	bf46      	itte	mi
 8007672:	f1c3 0901 	rsbmi	r9, r3, #1
 8007676:	2300      	movmi	r3, #0
 8007678:	f04f 0900 	movpl.w	r9, #0
 800767c:	9209      	str	r2, [sp, #36]	; 0x24
 800767e:	bf48      	it	mi
 8007680:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007682:	f1bb 0f00 	cmp.w	fp, #0
 8007686:	db3d      	blt.n	8007704 <_dtoa_r+0x23c>
 8007688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800768a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800768e:	445b      	add	r3, fp
 8007690:	9309      	str	r3, [sp, #36]	; 0x24
 8007692:	2300      	movs	r3, #0
 8007694:	930a      	str	r3, [sp, #40]	; 0x28
 8007696:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007698:	2b09      	cmp	r3, #9
 800769a:	d867      	bhi.n	800776c <_dtoa_r+0x2a4>
 800769c:	2b05      	cmp	r3, #5
 800769e:	bfc4      	itt	gt
 80076a0:	3b04      	subgt	r3, #4
 80076a2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80076a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076a6:	bfc8      	it	gt
 80076a8:	2400      	movgt	r4, #0
 80076aa:	f1a3 0302 	sub.w	r3, r3, #2
 80076ae:	bfd8      	it	le
 80076b0:	2401      	movle	r4, #1
 80076b2:	2b03      	cmp	r3, #3
 80076b4:	f200 8086 	bhi.w	80077c4 <_dtoa_r+0x2fc>
 80076b8:	e8df f003 	tbb	[pc, r3]
 80076bc:	5637392c 	.word	0x5637392c
 80076c0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80076c4:	441c      	add	r4, r3
 80076c6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80076ca:	2b20      	cmp	r3, #32
 80076cc:	bfc1      	itttt	gt
 80076ce:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80076d2:	fa09 f903 	lslgt.w	r9, r9, r3
 80076d6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80076da:	fa26 f303 	lsrgt.w	r3, r6, r3
 80076de:	bfd6      	itet	le
 80076e0:	f1c3 0320 	rsble	r3, r3, #32
 80076e4:	ea49 0003 	orrgt.w	r0, r9, r3
 80076e8:	fa06 f003 	lslle.w	r0, r6, r3
 80076ec:	f7f8 fee6 	bl	80004bc <__aeabi_ui2d>
 80076f0:	2201      	movs	r2, #1
 80076f2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80076f6:	3c01      	subs	r4, #1
 80076f8:	9213      	str	r2, [sp, #76]	; 0x4c
 80076fa:	e76f      	b.n	80075dc <_dtoa_r+0x114>
 80076fc:	2301      	movs	r3, #1
 80076fe:	e7b3      	b.n	8007668 <_dtoa_r+0x1a0>
 8007700:	900f      	str	r0, [sp, #60]	; 0x3c
 8007702:	e7b2      	b.n	800766a <_dtoa_r+0x1a2>
 8007704:	f1cb 0300 	rsb	r3, fp, #0
 8007708:	930a      	str	r3, [sp, #40]	; 0x28
 800770a:	2300      	movs	r3, #0
 800770c:	eba9 090b 	sub.w	r9, r9, fp
 8007710:	930e      	str	r3, [sp, #56]	; 0x38
 8007712:	e7c0      	b.n	8007696 <_dtoa_r+0x1ce>
 8007714:	2300      	movs	r3, #0
 8007716:	930b      	str	r3, [sp, #44]	; 0x2c
 8007718:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800771a:	2b00      	cmp	r3, #0
 800771c:	dc55      	bgt.n	80077ca <_dtoa_r+0x302>
 800771e:	2301      	movs	r3, #1
 8007720:	461a      	mov	r2, r3
 8007722:	9306      	str	r3, [sp, #24]
 8007724:	9308      	str	r3, [sp, #32]
 8007726:	9223      	str	r2, [sp, #140]	; 0x8c
 8007728:	e00b      	b.n	8007742 <_dtoa_r+0x27a>
 800772a:	2301      	movs	r3, #1
 800772c:	e7f3      	b.n	8007716 <_dtoa_r+0x24e>
 800772e:	2300      	movs	r3, #0
 8007730:	930b      	str	r3, [sp, #44]	; 0x2c
 8007732:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007734:	445b      	add	r3, fp
 8007736:	9306      	str	r3, [sp, #24]
 8007738:	3301      	adds	r3, #1
 800773a:	2b01      	cmp	r3, #1
 800773c:	9308      	str	r3, [sp, #32]
 800773e:	bfb8      	it	lt
 8007740:	2301      	movlt	r3, #1
 8007742:	2100      	movs	r1, #0
 8007744:	2204      	movs	r2, #4
 8007746:	69e8      	ldr	r0, [r5, #28]
 8007748:	f102 0614 	add.w	r6, r2, #20
 800774c:	429e      	cmp	r6, r3
 800774e:	d940      	bls.n	80077d2 <_dtoa_r+0x30a>
 8007750:	6041      	str	r1, [r0, #4]
 8007752:	4628      	mov	r0, r5
 8007754:	f000 fd98 	bl	8008288 <_Balloc>
 8007758:	9003      	str	r0, [sp, #12]
 800775a:	2800      	cmp	r0, #0
 800775c:	d13c      	bne.n	80077d8 <_dtoa_r+0x310>
 800775e:	4602      	mov	r2, r0
 8007760:	f240 11af 	movw	r1, #431	; 0x1af
 8007764:	4b16      	ldr	r3, [pc, #88]	; (80077c0 <_dtoa_r+0x2f8>)
 8007766:	e6c3      	b.n	80074f0 <_dtoa_r+0x28>
 8007768:	2301      	movs	r3, #1
 800776a:	e7e1      	b.n	8007730 <_dtoa_r+0x268>
 800776c:	2401      	movs	r4, #1
 800776e:	2300      	movs	r3, #0
 8007770:	940b      	str	r4, [sp, #44]	; 0x2c
 8007772:	9322      	str	r3, [sp, #136]	; 0x88
 8007774:	f04f 33ff 	mov.w	r3, #4294967295
 8007778:	2200      	movs	r2, #0
 800777a:	9306      	str	r3, [sp, #24]
 800777c:	9308      	str	r3, [sp, #32]
 800777e:	2312      	movs	r3, #18
 8007780:	e7d1      	b.n	8007726 <_dtoa_r+0x25e>
 8007782:	bf00      	nop
 8007784:	f3af 8000 	nop.w
 8007788:	636f4361 	.word	0x636f4361
 800778c:	3fd287a7 	.word	0x3fd287a7
 8007790:	8b60c8b3 	.word	0x8b60c8b3
 8007794:	3fc68a28 	.word	0x3fc68a28
 8007798:	509f79fb 	.word	0x509f79fb
 800779c:	3fd34413 	.word	0x3fd34413
 80077a0:	0800a2ef 	.word	0x0800a2ef
 80077a4:	0800a306 	.word	0x0800a306
 80077a8:	7ff00000 	.word	0x7ff00000
 80077ac:	0800a2eb 	.word	0x0800a2eb
 80077b0:	0800a2e2 	.word	0x0800a2e2
 80077b4:	0800a2bf 	.word	0x0800a2bf
 80077b8:	3ff80000 	.word	0x3ff80000
 80077bc:	0800a3f0 	.word	0x0800a3f0
 80077c0:	0800a35e 	.word	0x0800a35e
 80077c4:	2301      	movs	r3, #1
 80077c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80077c8:	e7d4      	b.n	8007774 <_dtoa_r+0x2ac>
 80077ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077cc:	9306      	str	r3, [sp, #24]
 80077ce:	9308      	str	r3, [sp, #32]
 80077d0:	e7b7      	b.n	8007742 <_dtoa_r+0x27a>
 80077d2:	3101      	adds	r1, #1
 80077d4:	0052      	lsls	r2, r2, #1
 80077d6:	e7b7      	b.n	8007748 <_dtoa_r+0x280>
 80077d8:	69eb      	ldr	r3, [r5, #28]
 80077da:	9a03      	ldr	r2, [sp, #12]
 80077dc:	601a      	str	r2, [r3, #0]
 80077de:	9b08      	ldr	r3, [sp, #32]
 80077e0:	2b0e      	cmp	r3, #14
 80077e2:	f200 80a8 	bhi.w	8007936 <_dtoa_r+0x46e>
 80077e6:	2c00      	cmp	r4, #0
 80077e8:	f000 80a5 	beq.w	8007936 <_dtoa_r+0x46e>
 80077ec:	f1bb 0f00 	cmp.w	fp, #0
 80077f0:	dd34      	ble.n	800785c <_dtoa_r+0x394>
 80077f2:	4b9a      	ldr	r3, [pc, #616]	; (8007a5c <_dtoa_r+0x594>)
 80077f4:	f00b 020f 	and.w	r2, fp, #15
 80077f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077fc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007800:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007804:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007808:	ea4f 142b 	mov.w	r4, fp, asr #4
 800780c:	d016      	beq.n	800783c <_dtoa_r+0x374>
 800780e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007812:	4b93      	ldr	r3, [pc, #588]	; (8007a60 <_dtoa_r+0x598>)
 8007814:	2703      	movs	r7, #3
 8007816:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800781a:	f7f8 fff3 	bl	8000804 <__aeabi_ddiv>
 800781e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007822:	f004 040f 	and.w	r4, r4, #15
 8007826:	4e8e      	ldr	r6, [pc, #568]	; (8007a60 <_dtoa_r+0x598>)
 8007828:	b954      	cbnz	r4, 8007840 <_dtoa_r+0x378>
 800782a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800782e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007832:	f7f8 ffe7 	bl	8000804 <__aeabi_ddiv>
 8007836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800783a:	e029      	b.n	8007890 <_dtoa_r+0x3c8>
 800783c:	2702      	movs	r7, #2
 800783e:	e7f2      	b.n	8007826 <_dtoa_r+0x35e>
 8007840:	07e1      	lsls	r1, r4, #31
 8007842:	d508      	bpl.n	8007856 <_dtoa_r+0x38e>
 8007844:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007848:	e9d6 2300 	ldrd	r2, r3, [r6]
 800784c:	f7f8 feb0 	bl	80005b0 <__aeabi_dmul>
 8007850:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007854:	3701      	adds	r7, #1
 8007856:	1064      	asrs	r4, r4, #1
 8007858:	3608      	adds	r6, #8
 800785a:	e7e5      	b.n	8007828 <_dtoa_r+0x360>
 800785c:	f000 80a5 	beq.w	80079aa <_dtoa_r+0x4e2>
 8007860:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007864:	f1cb 0400 	rsb	r4, fp, #0
 8007868:	4b7c      	ldr	r3, [pc, #496]	; (8007a5c <_dtoa_r+0x594>)
 800786a:	f004 020f 	and.w	r2, r4, #15
 800786e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007876:	f7f8 fe9b 	bl	80005b0 <__aeabi_dmul>
 800787a:	2702      	movs	r7, #2
 800787c:	2300      	movs	r3, #0
 800787e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007882:	4e77      	ldr	r6, [pc, #476]	; (8007a60 <_dtoa_r+0x598>)
 8007884:	1124      	asrs	r4, r4, #4
 8007886:	2c00      	cmp	r4, #0
 8007888:	f040 8084 	bne.w	8007994 <_dtoa_r+0x4cc>
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1d2      	bne.n	8007836 <_dtoa_r+0x36e>
 8007890:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007894:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007898:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 8087 	beq.w	80079ae <_dtoa_r+0x4e6>
 80078a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078a4:	2200      	movs	r2, #0
 80078a6:	4b6f      	ldr	r3, [pc, #444]	; (8007a64 <_dtoa_r+0x59c>)
 80078a8:	f7f9 f8f4 	bl	8000a94 <__aeabi_dcmplt>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	d07e      	beq.n	80079ae <_dtoa_r+0x4e6>
 80078b0:	9b08      	ldr	r3, [sp, #32]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d07b      	beq.n	80079ae <_dtoa_r+0x4e6>
 80078b6:	9b06      	ldr	r3, [sp, #24]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	dd38      	ble.n	800792e <_dtoa_r+0x466>
 80078bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078c0:	2200      	movs	r2, #0
 80078c2:	4b69      	ldr	r3, [pc, #420]	; (8007a68 <_dtoa_r+0x5a0>)
 80078c4:	f7f8 fe74 	bl	80005b0 <__aeabi_dmul>
 80078c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078cc:	9c06      	ldr	r4, [sp, #24]
 80078ce:	f10b 38ff 	add.w	r8, fp, #4294967295
 80078d2:	3701      	adds	r7, #1
 80078d4:	4638      	mov	r0, r7
 80078d6:	f7f8 fe01 	bl	80004dc <__aeabi_i2d>
 80078da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078de:	f7f8 fe67 	bl	80005b0 <__aeabi_dmul>
 80078e2:	2200      	movs	r2, #0
 80078e4:	4b61      	ldr	r3, [pc, #388]	; (8007a6c <_dtoa_r+0x5a4>)
 80078e6:	f7f8 fcad 	bl	8000244 <__adddf3>
 80078ea:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80078ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80078f2:	9611      	str	r6, [sp, #68]	; 0x44
 80078f4:	2c00      	cmp	r4, #0
 80078f6:	d15d      	bne.n	80079b4 <_dtoa_r+0x4ec>
 80078f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078fc:	2200      	movs	r2, #0
 80078fe:	4b5c      	ldr	r3, [pc, #368]	; (8007a70 <_dtoa_r+0x5a8>)
 8007900:	f7f8 fc9e 	bl	8000240 <__aeabi_dsub>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800790c:	4633      	mov	r3, r6
 800790e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007910:	f7f9 f8de 	bl	8000ad0 <__aeabi_dcmpgt>
 8007914:	2800      	cmp	r0, #0
 8007916:	f040 8295 	bne.w	8007e44 <_dtoa_r+0x97c>
 800791a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800791e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007920:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007924:	f7f9 f8b6 	bl	8000a94 <__aeabi_dcmplt>
 8007928:	2800      	cmp	r0, #0
 800792a:	f040 8289 	bne.w	8007e40 <_dtoa_r+0x978>
 800792e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007932:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007936:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007938:	2b00      	cmp	r3, #0
 800793a:	f2c0 8151 	blt.w	8007be0 <_dtoa_r+0x718>
 800793e:	f1bb 0f0e 	cmp.w	fp, #14
 8007942:	f300 814d 	bgt.w	8007be0 <_dtoa_r+0x718>
 8007946:	4b45      	ldr	r3, [pc, #276]	; (8007a5c <_dtoa_r+0x594>)
 8007948:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800794c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007950:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007954:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007956:	2b00      	cmp	r3, #0
 8007958:	f280 80da 	bge.w	8007b10 <_dtoa_r+0x648>
 800795c:	9b08      	ldr	r3, [sp, #32]
 800795e:	2b00      	cmp	r3, #0
 8007960:	f300 80d6 	bgt.w	8007b10 <_dtoa_r+0x648>
 8007964:	f040 826b 	bne.w	8007e3e <_dtoa_r+0x976>
 8007968:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800796c:	2200      	movs	r2, #0
 800796e:	4b40      	ldr	r3, [pc, #256]	; (8007a70 <_dtoa_r+0x5a8>)
 8007970:	f7f8 fe1e 	bl	80005b0 <__aeabi_dmul>
 8007974:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007978:	f7f9 f8a0 	bl	8000abc <__aeabi_dcmpge>
 800797c:	9c08      	ldr	r4, [sp, #32]
 800797e:	4626      	mov	r6, r4
 8007980:	2800      	cmp	r0, #0
 8007982:	f040 8241 	bne.w	8007e08 <_dtoa_r+0x940>
 8007986:	2331      	movs	r3, #49	; 0x31
 8007988:	9f03      	ldr	r7, [sp, #12]
 800798a:	f10b 0b01 	add.w	fp, fp, #1
 800798e:	f807 3b01 	strb.w	r3, [r7], #1
 8007992:	e23d      	b.n	8007e10 <_dtoa_r+0x948>
 8007994:	07e2      	lsls	r2, r4, #31
 8007996:	d505      	bpl.n	80079a4 <_dtoa_r+0x4dc>
 8007998:	e9d6 2300 	ldrd	r2, r3, [r6]
 800799c:	f7f8 fe08 	bl	80005b0 <__aeabi_dmul>
 80079a0:	2301      	movs	r3, #1
 80079a2:	3701      	adds	r7, #1
 80079a4:	1064      	asrs	r4, r4, #1
 80079a6:	3608      	adds	r6, #8
 80079a8:	e76d      	b.n	8007886 <_dtoa_r+0x3be>
 80079aa:	2702      	movs	r7, #2
 80079ac:	e770      	b.n	8007890 <_dtoa_r+0x3c8>
 80079ae:	46d8      	mov	r8, fp
 80079b0:	9c08      	ldr	r4, [sp, #32]
 80079b2:	e78f      	b.n	80078d4 <_dtoa_r+0x40c>
 80079b4:	9903      	ldr	r1, [sp, #12]
 80079b6:	4b29      	ldr	r3, [pc, #164]	; (8007a5c <_dtoa_r+0x594>)
 80079b8:	4421      	add	r1, r4
 80079ba:	9112      	str	r1, [sp, #72]	; 0x48
 80079bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079c2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80079c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079ca:	2900      	cmp	r1, #0
 80079cc:	d054      	beq.n	8007a78 <_dtoa_r+0x5b0>
 80079ce:	2000      	movs	r0, #0
 80079d0:	4928      	ldr	r1, [pc, #160]	; (8007a74 <_dtoa_r+0x5ac>)
 80079d2:	f7f8 ff17 	bl	8000804 <__aeabi_ddiv>
 80079d6:	463b      	mov	r3, r7
 80079d8:	4632      	mov	r2, r6
 80079da:	f7f8 fc31 	bl	8000240 <__aeabi_dsub>
 80079de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079e2:	9f03      	ldr	r7, [sp, #12]
 80079e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079e8:	f7f9 f892 	bl	8000b10 <__aeabi_d2iz>
 80079ec:	4604      	mov	r4, r0
 80079ee:	f7f8 fd75 	bl	80004dc <__aeabi_i2d>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079fa:	f7f8 fc21 	bl	8000240 <__aeabi_dsub>
 80079fe:	4602      	mov	r2, r0
 8007a00:	460b      	mov	r3, r1
 8007a02:	3430      	adds	r4, #48	; 0x30
 8007a04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a0c:	f807 4b01 	strb.w	r4, [r7], #1
 8007a10:	f7f9 f840 	bl	8000a94 <__aeabi_dcmplt>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d173      	bne.n	8007b00 <_dtoa_r+0x638>
 8007a18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	4911      	ldr	r1, [pc, #68]	; (8007a64 <_dtoa_r+0x59c>)
 8007a20:	f7f8 fc0e 	bl	8000240 <__aeabi_dsub>
 8007a24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a28:	f7f9 f834 	bl	8000a94 <__aeabi_dcmplt>
 8007a2c:	2800      	cmp	r0, #0
 8007a2e:	f040 80b6 	bne.w	8007b9e <_dtoa_r+0x6d6>
 8007a32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a34:	429f      	cmp	r7, r3
 8007a36:	f43f af7a 	beq.w	800792e <_dtoa_r+0x466>
 8007a3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a3e:	2200      	movs	r2, #0
 8007a40:	4b09      	ldr	r3, [pc, #36]	; (8007a68 <_dtoa_r+0x5a0>)
 8007a42:	f7f8 fdb5 	bl	80005b0 <__aeabi_dmul>
 8007a46:	2200      	movs	r2, #0
 8007a48:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a50:	4b05      	ldr	r3, [pc, #20]	; (8007a68 <_dtoa_r+0x5a0>)
 8007a52:	f7f8 fdad 	bl	80005b0 <__aeabi_dmul>
 8007a56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a5a:	e7c3      	b.n	80079e4 <_dtoa_r+0x51c>
 8007a5c:	0800a3f0 	.word	0x0800a3f0
 8007a60:	0800a3c8 	.word	0x0800a3c8
 8007a64:	3ff00000 	.word	0x3ff00000
 8007a68:	40240000 	.word	0x40240000
 8007a6c:	401c0000 	.word	0x401c0000
 8007a70:	40140000 	.word	0x40140000
 8007a74:	3fe00000 	.word	0x3fe00000
 8007a78:	4630      	mov	r0, r6
 8007a7a:	4639      	mov	r1, r7
 8007a7c:	f7f8 fd98 	bl	80005b0 <__aeabi_dmul>
 8007a80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a82:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a86:	9c03      	ldr	r4, [sp, #12]
 8007a88:	9314      	str	r3, [sp, #80]	; 0x50
 8007a8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a8e:	f7f9 f83f 	bl	8000b10 <__aeabi_d2iz>
 8007a92:	9015      	str	r0, [sp, #84]	; 0x54
 8007a94:	f7f8 fd22 	bl	80004dc <__aeabi_i2d>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007aa0:	f7f8 fbce 	bl	8000240 <__aeabi_dsub>
 8007aa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	3330      	adds	r3, #48	; 0x30
 8007aaa:	f804 3b01 	strb.w	r3, [r4], #1
 8007aae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ab0:	460f      	mov	r7, r1
 8007ab2:	429c      	cmp	r4, r3
 8007ab4:	f04f 0200 	mov.w	r2, #0
 8007ab8:	d124      	bne.n	8007b04 <_dtoa_r+0x63c>
 8007aba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007abe:	4baf      	ldr	r3, [pc, #700]	; (8007d7c <_dtoa_r+0x8b4>)
 8007ac0:	f7f8 fbc0 	bl	8000244 <__adddf3>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	4630      	mov	r0, r6
 8007aca:	4639      	mov	r1, r7
 8007acc:	f7f9 f800 	bl	8000ad0 <__aeabi_dcmpgt>
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	d163      	bne.n	8007b9c <_dtoa_r+0x6d4>
 8007ad4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007ad8:	2000      	movs	r0, #0
 8007ada:	49a8      	ldr	r1, [pc, #672]	; (8007d7c <_dtoa_r+0x8b4>)
 8007adc:	f7f8 fbb0 	bl	8000240 <__aeabi_dsub>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	4639      	mov	r1, r7
 8007ae8:	f7f8 ffd4 	bl	8000a94 <__aeabi_dcmplt>
 8007aec:	2800      	cmp	r0, #0
 8007aee:	f43f af1e 	beq.w	800792e <_dtoa_r+0x466>
 8007af2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007af4:	1e7b      	subs	r3, r7, #1
 8007af6:	9314      	str	r3, [sp, #80]	; 0x50
 8007af8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007afc:	2b30      	cmp	r3, #48	; 0x30
 8007afe:	d0f8      	beq.n	8007af2 <_dtoa_r+0x62a>
 8007b00:	46c3      	mov	fp, r8
 8007b02:	e03b      	b.n	8007b7c <_dtoa_r+0x6b4>
 8007b04:	4b9e      	ldr	r3, [pc, #632]	; (8007d80 <_dtoa_r+0x8b8>)
 8007b06:	f7f8 fd53 	bl	80005b0 <__aeabi_dmul>
 8007b0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b0e:	e7bc      	b.n	8007a8a <_dtoa_r+0x5c2>
 8007b10:	9f03      	ldr	r7, [sp, #12]
 8007b12:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007b16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b1a:	4640      	mov	r0, r8
 8007b1c:	4649      	mov	r1, r9
 8007b1e:	f7f8 fe71 	bl	8000804 <__aeabi_ddiv>
 8007b22:	f7f8 fff5 	bl	8000b10 <__aeabi_d2iz>
 8007b26:	4604      	mov	r4, r0
 8007b28:	f7f8 fcd8 	bl	80004dc <__aeabi_i2d>
 8007b2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b30:	f7f8 fd3e 	bl	80005b0 <__aeabi_dmul>
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	4640      	mov	r0, r8
 8007b3a:	4649      	mov	r1, r9
 8007b3c:	f7f8 fb80 	bl	8000240 <__aeabi_dsub>
 8007b40:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007b44:	f807 6b01 	strb.w	r6, [r7], #1
 8007b48:	9e03      	ldr	r6, [sp, #12]
 8007b4a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007b4e:	1bbe      	subs	r6, r7, r6
 8007b50:	45b4      	cmp	ip, r6
 8007b52:	4602      	mov	r2, r0
 8007b54:	460b      	mov	r3, r1
 8007b56:	d136      	bne.n	8007bc6 <_dtoa_r+0x6fe>
 8007b58:	f7f8 fb74 	bl	8000244 <__adddf3>
 8007b5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b60:	4680      	mov	r8, r0
 8007b62:	4689      	mov	r9, r1
 8007b64:	f7f8 ffb4 	bl	8000ad0 <__aeabi_dcmpgt>
 8007b68:	bb58      	cbnz	r0, 8007bc2 <_dtoa_r+0x6fa>
 8007b6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b6e:	4640      	mov	r0, r8
 8007b70:	4649      	mov	r1, r9
 8007b72:	f7f8 ff85 	bl	8000a80 <__aeabi_dcmpeq>
 8007b76:	b108      	cbz	r0, 8007b7c <_dtoa_r+0x6b4>
 8007b78:	07e3      	lsls	r3, r4, #31
 8007b7a:	d422      	bmi.n	8007bc2 <_dtoa_r+0x6fa>
 8007b7c:	4651      	mov	r1, sl
 8007b7e:	4628      	mov	r0, r5
 8007b80:	f000 fbc2 	bl	8008308 <_Bfree>
 8007b84:	2300      	movs	r3, #0
 8007b86:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007b88:	703b      	strb	r3, [r7, #0]
 8007b8a:	f10b 0301 	add.w	r3, fp, #1
 8007b8e:	6013      	str	r3, [r2, #0]
 8007b90:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	f43f ace6 	beq.w	8007564 <_dtoa_r+0x9c>
 8007b98:	601f      	str	r7, [r3, #0]
 8007b9a:	e4e3      	b.n	8007564 <_dtoa_r+0x9c>
 8007b9c:	4627      	mov	r7, r4
 8007b9e:	463b      	mov	r3, r7
 8007ba0:	461f      	mov	r7, r3
 8007ba2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ba6:	2a39      	cmp	r2, #57	; 0x39
 8007ba8:	d107      	bne.n	8007bba <_dtoa_r+0x6f2>
 8007baa:	9a03      	ldr	r2, [sp, #12]
 8007bac:	429a      	cmp	r2, r3
 8007bae:	d1f7      	bne.n	8007ba0 <_dtoa_r+0x6d8>
 8007bb0:	2230      	movs	r2, #48	; 0x30
 8007bb2:	9903      	ldr	r1, [sp, #12]
 8007bb4:	f108 0801 	add.w	r8, r8, #1
 8007bb8:	700a      	strb	r2, [r1, #0]
 8007bba:	781a      	ldrb	r2, [r3, #0]
 8007bbc:	3201      	adds	r2, #1
 8007bbe:	701a      	strb	r2, [r3, #0]
 8007bc0:	e79e      	b.n	8007b00 <_dtoa_r+0x638>
 8007bc2:	46d8      	mov	r8, fp
 8007bc4:	e7eb      	b.n	8007b9e <_dtoa_r+0x6d6>
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	4b6d      	ldr	r3, [pc, #436]	; (8007d80 <_dtoa_r+0x8b8>)
 8007bca:	f7f8 fcf1 	bl	80005b0 <__aeabi_dmul>
 8007bce:	2200      	movs	r2, #0
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	4680      	mov	r8, r0
 8007bd4:	4689      	mov	r9, r1
 8007bd6:	f7f8 ff53 	bl	8000a80 <__aeabi_dcmpeq>
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	d09b      	beq.n	8007b16 <_dtoa_r+0x64e>
 8007bde:	e7cd      	b.n	8007b7c <_dtoa_r+0x6b4>
 8007be0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007be2:	2a00      	cmp	r2, #0
 8007be4:	f000 80c4 	beq.w	8007d70 <_dtoa_r+0x8a8>
 8007be8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007bea:	2a01      	cmp	r2, #1
 8007bec:	f300 80a8 	bgt.w	8007d40 <_dtoa_r+0x878>
 8007bf0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007bf2:	2a00      	cmp	r2, #0
 8007bf4:	f000 80a0 	beq.w	8007d38 <_dtoa_r+0x870>
 8007bf8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007bfc:	464f      	mov	r7, r9
 8007bfe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007c00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c02:	2101      	movs	r1, #1
 8007c04:	441a      	add	r2, r3
 8007c06:	4628      	mov	r0, r5
 8007c08:	4499      	add	r9, r3
 8007c0a:	9209      	str	r2, [sp, #36]	; 0x24
 8007c0c:	f000 fc32 	bl	8008474 <__i2b>
 8007c10:	4606      	mov	r6, r0
 8007c12:	b15f      	cbz	r7, 8007c2c <_dtoa_r+0x764>
 8007c14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	dd08      	ble.n	8007c2c <_dtoa_r+0x764>
 8007c1a:	42bb      	cmp	r3, r7
 8007c1c:	bfa8      	it	ge
 8007c1e:	463b      	movge	r3, r7
 8007c20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c22:	eba9 0903 	sub.w	r9, r9, r3
 8007c26:	1aff      	subs	r7, r7, r3
 8007c28:	1ad3      	subs	r3, r2, r3
 8007c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c2e:	b1f3      	cbz	r3, 8007c6e <_dtoa_r+0x7a6>
 8007c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 80a0 	beq.w	8007d78 <_dtoa_r+0x8b0>
 8007c38:	2c00      	cmp	r4, #0
 8007c3a:	dd10      	ble.n	8007c5e <_dtoa_r+0x796>
 8007c3c:	4631      	mov	r1, r6
 8007c3e:	4622      	mov	r2, r4
 8007c40:	4628      	mov	r0, r5
 8007c42:	f000 fcd5 	bl	80085f0 <__pow5mult>
 8007c46:	4652      	mov	r2, sl
 8007c48:	4601      	mov	r1, r0
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	f000 fc27 	bl	80084a0 <__multiply>
 8007c52:	4680      	mov	r8, r0
 8007c54:	4651      	mov	r1, sl
 8007c56:	4628      	mov	r0, r5
 8007c58:	f000 fb56 	bl	8008308 <_Bfree>
 8007c5c:	46c2      	mov	sl, r8
 8007c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c60:	1b1a      	subs	r2, r3, r4
 8007c62:	d004      	beq.n	8007c6e <_dtoa_r+0x7a6>
 8007c64:	4651      	mov	r1, sl
 8007c66:	4628      	mov	r0, r5
 8007c68:	f000 fcc2 	bl	80085f0 <__pow5mult>
 8007c6c:	4682      	mov	sl, r0
 8007c6e:	2101      	movs	r1, #1
 8007c70:	4628      	mov	r0, r5
 8007c72:	f000 fbff 	bl	8008474 <__i2b>
 8007c76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c78:	4604      	mov	r4, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f340 8082 	ble.w	8007d84 <_dtoa_r+0x8bc>
 8007c80:	461a      	mov	r2, r3
 8007c82:	4601      	mov	r1, r0
 8007c84:	4628      	mov	r0, r5
 8007c86:	f000 fcb3 	bl	80085f0 <__pow5mult>
 8007c8a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c8c:	4604      	mov	r4, r0
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	dd7b      	ble.n	8007d8a <_dtoa_r+0x8c2>
 8007c92:	f04f 0800 	mov.w	r8, #0
 8007c96:	6923      	ldr	r3, [r4, #16]
 8007c98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c9c:	6918      	ldr	r0, [r3, #16]
 8007c9e:	f000 fb9b 	bl	80083d8 <__hi0bits>
 8007ca2:	f1c0 0020 	rsb	r0, r0, #32
 8007ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca8:	4418      	add	r0, r3
 8007caa:	f010 001f 	ands.w	r0, r0, #31
 8007cae:	f000 8092 	beq.w	8007dd6 <_dtoa_r+0x90e>
 8007cb2:	f1c0 0320 	rsb	r3, r0, #32
 8007cb6:	2b04      	cmp	r3, #4
 8007cb8:	f340 8085 	ble.w	8007dc6 <_dtoa_r+0x8fe>
 8007cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cbe:	f1c0 001c 	rsb	r0, r0, #28
 8007cc2:	4403      	add	r3, r0
 8007cc4:	4481      	add	r9, r0
 8007cc6:	4407      	add	r7, r0
 8007cc8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cca:	f1b9 0f00 	cmp.w	r9, #0
 8007cce:	dd05      	ble.n	8007cdc <_dtoa_r+0x814>
 8007cd0:	4651      	mov	r1, sl
 8007cd2:	464a      	mov	r2, r9
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f000 fce5 	bl	80086a4 <__lshift>
 8007cda:	4682      	mov	sl, r0
 8007cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	dd05      	ble.n	8007cee <_dtoa_r+0x826>
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f000 fcdc 	bl	80086a4 <__lshift>
 8007cec:	4604      	mov	r4, r0
 8007cee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d072      	beq.n	8007dda <_dtoa_r+0x912>
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4650      	mov	r0, sl
 8007cf8:	f000 fd40 	bl	800877c <__mcmp>
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	da6c      	bge.n	8007dda <_dtoa_r+0x912>
 8007d00:	2300      	movs	r3, #0
 8007d02:	4651      	mov	r1, sl
 8007d04:	220a      	movs	r2, #10
 8007d06:	4628      	mov	r0, r5
 8007d08:	f000 fb20 	bl	800834c <__multadd>
 8007d0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d0e:	4682      	mov	sl, r0
 8007d10:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f000 81ac 	beq.w	8008072 <_dtoa_r+0xbaa>
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	4631      	mov	r1, r6
 8007d1e:	220a      	movs	r2, #10
 8007d20:	4628      	mov	r0, r5
 8007d22:	f000 fb13 	bl	800834c <__multadd>
 8007d26:	9b06      	ldr	r3, [sp, #24]
 8007d28:	4606      	mov	r6, r0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f300 8093 	bgt.w	8007e56 <_dtoa_r+0x98e>
 8007d30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d32:	2b02      	cmp	r3, #2
 8007d34:	dc59      	bgt.n	8007dea <_dtoa_r+0x922>
 8007d36:	e08e      	b.n	8007e56 <_dtoa_r+0x98e>
 8007d38:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d3a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d3e:	e75d      	b.n	8007bfc <_dtoa_r+0x734>
 8007d40:	9b08      	ldr	r3, [sp, #32]
 8007d42:	1e5c      	subs	r4, r3, #1
 8007d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d46:	42a3      	cmp	r3, r4
 8007d48:	bfbf      	itttt	lt
 8007d4a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007d4c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007d4e:	1ae3      	sublt	r3, r4, r3
 8007d50:	18d2      	addlt	r2, r2, r3
 8007d52:	bfa8      	it	ge
 8007d54:	1b1c      	subge	r4, r3, r4
 8007d56:	9b08      	ldr	r3, [sp, #32]
 8007d58:	bfbe      	ittt	lt
 8007d5a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007d5c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007d5e:	2400      	movlt	r4, #0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bfb5      	itete	lt
 8007d64:	eba9 0703 	sublt.w	r7, r9, r3
 8007d68:	464f      	movge	r7, r9
 8007d6a:	2300      	movlt	r3, #0
 8007d6c:	9b08      	ldrge	r3, [sp, #32]
 8007d6e:	e747      	b.n	8007c00 <_dtoa_r+0x738>
 8007d70:	464f      	mov	r7, r9
 8007d72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007d74:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007d76:	e74c      	b.n	8007c12 <_dtoa_r+0x74a>
 8007d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d7a:	e773      	b.n	8007c64 <_dtoa_r+0x79c>
 8007d7c:	3fe00000 	.word	0x3fe00000
 8007d80:	40240000 	.word	0x40240000
 8007d84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	dc18      	bgt.n	8007dbc <_dtoa_r+0x8f4>
 8007d8a:	9b04      	ldr	r3, [sp, #16]
 8007d8c:	b9b3      	cbnz	r3, 8007dbc <_dtoa_r+0x8f4>
 8007d8e:	9b05      	ldr	r3, [sp, #20]
 8007d90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d94:	b993      	cbnz	r3, 8007dbc <_dtoa_r+0x8f4>
 8007d96:	9b05      	ldr	r3, [sp, #20]
 8007d98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d9c:	0d1b      	lsrs	r3, r3, #20
 8007d9e:	051b      	lsls	r3, r3, #20
 8007da0:	b17b      	cbz	r3, 8007dc2 <_dtoa_r+0x8fa>
 8007da2:	f04f 0801 	mov.w	r8, #1
 8007da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007da8:	f109 0901 	add.w	r9, r9, #1
 8007dac:	3301      	adds	r3, #1
 8007dae:	9309      	str	r3, [sp, #36]	; 0x24
 8007db0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f47f af6f 	bne.w	8007c96 <_dtoa_r+0x7ce>
 8007db8:	2001      	movs	r0, #1
 8007dba:	e774      	b.n	8007ca6 <_dtoa_r+0x7de>
 8007dbc:	f04f 0800 	mov.w	r8, #0
 8007dc0:	e7f6      	b.n	8007db0 <_dtoa_r+0x8e8>
 8007dc2:	4698      	mov	r8, r3
 8007dc4:	e7f4      	b.n	8007db0 <_dtoa_r+0x8e8>
 8007dc6:	d080      	beq.n	8007cca <_dtoa_r+0x802>
 8007dc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dca:	331c      	adds	r3, #28
 8007dcc:	441a      	add	r2, r3
 8007dce:	4499      	add	r9, r3
 8007dd0:	441f      	add	r7, r3
 8007dd2:	9209      	str	r2, [sp, #36]	; 0x24
 8007dd4:	e779      	b.n	8007cca <_dtoa_r+0x802>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	e7f6      	b.n	8007dc8 <_dtoa_r+0x900>
 8007dda:	9b08      	ldr	r3, [sp, #32]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	dc34      	bgt.n	8007e4a <_dtoa_r+0x982>
 8007de0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	dd31      	ble.n	8007e4a <_dtoa_r+0x982>
 8007de6:	9b08      	ldr	r3, [sp, #32]
 8007de8:	9306      	str	r3, [sp, #24]
 8007dea:	9b06      	ldr	r3, [sp, #24]
 8007dec:	b963      	cbnz	r3, 8007e08 <_dtoa_r+0x940>
 8007dee:	4621      	mov	r1, r4
 8007df0:	2205      	movs	r2, #5
 8007df2:	4628      	mov	r0, r5
 8007df4:	f000 faaa 	bl	800834c <__multadd>
 8007df8:	4601      	mov	r1, r0
 8007dfa:	4604      	mov	r4, r0
 8007dfc:	4650      	mov	r0, sl
 8007dfe:	f000 fcbd 	bl	800877c <__mcmp>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	f73f adbf 	bgt.w	8007986 <_dtoa_r+0x4be>
 8007e08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e0a:	9f03      	ldr	r7, [sp, #12]
 8007e0c:	ea6f 0b03 	mvn.w	fp, r3
 8007e10:	f04f 0800 	mov.w	r8, #0
 8007e14:	4621      	mov	r1, r4
 8007e16:	4628      	mov	r0, r5
 8007e18:	f000 fa76 	bl	8008308 <_Bfree>
 8007e1c:	2e00      	cmp	r6, #0
 8007e1e:	f43f aead 	beq.w	8007b7c <_dtoa_r+0x6b4>
 8007e22:	f1b8 0f00 	cmp.w	r8, #0
 8007e26:	d005      	beq.n	8007e34 <_dtoa_r+0x96c>
 8007e28:	45b0      	cmp	r8, r6
 8007e2a:	d003      	beq.n	8007e34 <_dtoa_r+0x96c>
 8007e2c:	4641      	mov	r1, r8
 8007e2e:	4628      	mov	r0, r5
 8007e30:	f000 fa6a 	bl	8008308 <_Bfree>
 8007e34:	4631      	mov	r1, r6
 8007e36:	4628      	mov	r0, r5
 8007e38:	f000 fa66 	bl	8008308 <_Bfree>
 8007e3c:	e69e      	b.n	8007b7c <_dtoa_r+0x6b4>
 8007e3e:	2400      	movs	r4, #0
 8007e40:	4626      	mov	r6, r4
 8007e42:	e7e1      	b.n	8007e08 <_dtoa_r+0x940>
 8007e44:	46c3      	mov	fp, r8
 8007e46:	4626      	mov	r6, r4
 8007e48:	e59d      	b.n	8007986 <_dtoa_r+0x4be>
 8007e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 80c8 	beq.w	8007fe2 <_dtoa_r+0xb1a>
 8007e52:	9b08      	ldr	r3, [sp, #32]
 8007e54:	9306      	str	r3, [sp, #24]
 8007e56:	2f00      	cmp	r7, #0
 8007e58:	dd05      	ble.n	8007e66 <_dtoa_r+0x99e>
 8007e5a:	4631      	mov	r1, r6
 8007e5c:	463a      	mov	r2, r7
 8007e5e:	4628      	mov	r0, r5
 8007e60:	f000 fc20 	bl	80086a4 <__lshift>
 8007e64:	4606      	mov	r6, r0
 8007e66:	f1b8 0f00 	cmp.w	r8, #0
 8007e6a:	d05b      	beq.n	8007f24 <_dtoa_r+0xa5c>
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	6871      	ldr	r1, [r6, #4]
 8007e70:	f000 fa0a 	bl	8008288 <_Balloc>
 8007e74:	4607      	mov	r7, r0
 8007e76:	b928      	cbnz	r0, 8007e84 <_dtoa_r+0x9bc>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007e7e:	4b81      	ldr	r3, [pc, #516]	; (8008084 <_dtoa_r+0xbbc>)
 8007e80:	f7ff bb36 	b.w	80074f0 <_dtoa_r+0x28>
 8007e84:	6932      	ldr	r2, [r6, #16]
 8007e86:	f106 010c 	add.w	r1, r6, #12
 8007e8a:	3202      	adds	r2, #2
 8007e8c:	0092      	lsls	r2, r2, #2
 8007e8e:	300c      	adds	r0, #12
 8007e90:	f000 fff2 	bl	8008e78 <memcpy>
 8007e94:	2201      	movs	r2, #1
 8007e96:	4639      	mov	r1, r7
 8007e98:	4628      	mov	r0, r5
 8007e9a:	f000 fc03 	bl	80086a4 <__lshift>
 8007e9e:	46b0      	mov	r8, r6
 8007ea0:	4606      	mov	r6, r0
 8007ea2:	9b03      	ldr	r3, [sp, #12]
 8007ea4:	9a03      	ldr	r2, [sp, #12]
 8007ea6:	3301      	adds	r3, #1
 8007ea8:	9308      	str	r3, [sp, #32]
 8007eaa:	9b06      	ldr	r3, [sp, #24]
 8007eac:	4413      	add	r3, r2
 8007eae:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eb0:	9b04      	ldr	r3, [sp, #16]
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	930a      	str	r3, [sp, #40]	; 0x28
 8007eb8:	9b08      	ldr	r3, [sp, #32]
 8007eba:	4621      	mov	r1, r4
 8007ebc:	3b01      	subs	r3, #1
 8007ebe:	4650      	mov	r0, sl
 8007ec0:	9304      	str	r3, [sp, #16]
 8007ec2:	f7ff fa78 	bl	80073b6 <quorem>
 8007ec6:	4641      	mov	r1, r8
 8007ec8:	9006      	str	r0, [sp, #24]
 8007eca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ece:	4650      	mov	r0, sl
 8007ed0:	f000 fc54 	bl	800877c <__mcmp>
 8007ed4:	4632      	mov	r2, r6
 8007ed6:	9009      	str	r0, [sp, #36]	; 0x24
 8007ed8:	4621      	mov	r1, r4
 8007eda:	4628      	mov	r0, r5
 8007edc:	f000 fc6a 	bl	80087b4 <__mdiff>
 8007ee0:	68c2      	ldr	r2, [r0, #12]
 8007ee2:	4607      	mov	r7, r0
 8007ee4:	bb02      	cbnz	r2, 8007f28 <_dtoa_r+0xa60>
 8007ee6:	4601      	mov	r1, r0
 8007ee8:	4650      	mov	r0, sl
 8007eea:	f000 fc47 	bl	800877c <__mcmp>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	4639      	mov	r1, r7
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	920c      	str	r2, [sp, #48]	; 0x30
 8007ef6:	f000 fa07 	bl	8008308 <_Bfree>
 8007efa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007efc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007efe:	9f08      	ldr	r7, [sp, #32]
 8007f00:	ea43 0102 	orr.w	r1, r3, r2
 8007f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f06:	4319      	orrs	r1, r3
 8007f08:	d110      	bne.n	8007f2c <_dtoa_r+0xa64>
 8007f0a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f0e:	d029      	beq.n	8007f64 <_dtoa_r+0xa9c>
 8007f10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	dd02      	ble.n	8007f1c <_dtoa_r+0xa54>
 8007f16:	9b06      	ldr	r3, [sp, #24]
 8007f18:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007f1c:	9b04      	ldr	r3, [sp, #16]
 8007f1e:	f883 9000 	strb.w	r9, [r3]
 8007f22:	e777      	b.n	8007e14 <_dtoa_r+0x94c>
 8007f24:	4630      	mov	r0, r6
 8007f26:	e7ba      	b.n	8007e9e <_dtoa_r+0x9d6>
 8007f28:	2201      	movs	r2, #1
 8007f2a:	e7e1      	b.n	8007ef0 <_dtoa_r+0xa28>
 8007f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	db04      	blt.n	8007f3c <_dtoa_r+0xa74>
 8007f32:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007f34:	430b      	orrs	r3, r1
 8007f36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007f38:	430b      	orrs	r3, r1
 8007f3a:	d120      	bne.n	8007f7e <_dtoa_r+0xab6>
 8007f3c:	2a00      	cmp	r2, #0
 8007f3e:	dded      	ble.n	8007f1c <_dtoa_r+0xa54>
 8007f40:	4651      	mov	r1, sl
 8007f42:	2201      	movs	r2, #1
 8007f44:	4628      	mov	r0, r5
 8007f46:	f000 fbad 	bl	80086a4 <__lshift>
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	4682      	mov	sl, r0
 8007f4e:	f000 fc15 	bl	800877c <__mcmp>
 8007f52:	2800      	cmp	r0, #0
 8007f54:	dc03      	bgt.n	8007f5e <_dtoa_r+0xa96>
 8007f56:	d1e1      	bne.n	8007f1c <_dtoa_r+0xa54>
 8007f58:	f019 0f01 	tst.w	r9, #1
 8007f5c:	d0de      	beq.n	8007f1c <_dtoa_r+0xa54>
 8007f5e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f62:	d1d8      	bne.n	8007f16 <_dtoa_r+0xa4e>
 8007f64:	2339      	movs	r3, #57	; 0x39
 8007f66:	9a04      	ldr	r2, [sp, #16]
 8007f68:	7013      	strb	r3, [r2, #0]
 8007f6a:	463b      	mov	r3, r7
 8007f6c:	461f      	mov	r7, r3
 8007f6e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	2a39      	cmp	r2, #57	; 0x39
 8007f76:	d06b      	beq.n	8008050 <_dtoa_r+0xb88>
 8007f78:	3201      	adds	r2, #1
 8007f7a:	701a      	strb	r2, [r3, #0]
 8007f7c:	e74a      	b.n	8007e14 <_dtoa_r+0x94c>
 8007f7e:	2a00      	cmp	r2, #0
 8007f80:	dd07      	ble.n	8007f92 <_dtoa_r+0xaca>
 8007f82:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f86:	d0ed      	beq.n	8007f64 <_dtoa_r+0xa9c>
 8007f88:	9a04      	ldr	r2, [sp, #16]
 8007f8a:	f109 0301 	add.w	r3, r9, #1
 8007f8e:	7013      	strb	r3, [r2, #0]
 8007f90:	e740      	b.n	8007e14 <_dtoa_r+0x94c>
 8007f92:	9b08      	ldr	r3, [sp, #32]
 8007f94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f96:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d042      	beq.n	8008024 <_dtoa_r+0xb5c>
 8007f9e:	4651      	mov	r1, sl
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	220a      	movs	r2, #10
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	f000 f9d1 	bl	800834c <__multadd>
 8007faa:	45b0      	cmp	r8, r6
 8007fac:	4682      	mov	sl, r0
 8007fae:	f04f 0300 	mov.w	r3, #0
 8007fb2:	f04f 020a 	mov.w	r2, #10
 8007fb6:	4641      	mov	r1, r8
 8007fb8:	4628      	mov	r0, r5
 8007fba:	d107      	bne.n	8007fcc <_dtoa_r+0xb04>
 8007fbc:	f000 f9c6 	bl	800834c <__multadd>
 8007fc0:	4680      	mov	r8, r0
 8007fc2:	4606      	mov	r6, r0
 8007fc4:	9b08      	ldr	r3, [sp, #32]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	9308      	str	r3, [sp, #32]
 8007fca:	e775      	b.n	8007eb8 <_dtoa_r+0x9f0>
 8007fcc:	f000 f9be 	bl	800834c <__multadd>
 8007fd0:	4631      	mov	r1, r6
 8007fd2:	4680      	mov	r8, r0
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	220a      	movs	r2, #10
 8007fd8:	4628      	mov	r0, r5
 8007fda:	f000 f9b7 	bl	800834c <__multadd>
 8007fde:	4606      	mov	r6, r0
 8007fe0:	e7f0      	b.n	8007fc4 <_dtoa_r+0xafc>
 8007fe2:	9b08      	ldr	r3, [sp, #32]
 8007fe4:	9306      	str	r3, [sp, #24]
 8007fe6:	9f03      	ldr	r7, [sp, #12]
 8007fe8:	4621      	mov	r1, r4
 8007fea:	4650      	mov	r0, sl
 8007fec:	f7ff f9e3 	bl	80073b6 <quorem>
 8007ff0:	9b03      	ldr	r3, [sp, #12]
 8007ff2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007ff6:	f807 9b01 	strb.w	r9, [r7], #1
 8007ffa:	1afa      	subs	r2, r7, r3
 8007ffc:	9b06      	ldr	r3, [sp, #24]
 8007ffe:	4293      	cmp	r3, r2
 8008000:	dd07      	ble.n	8008012 <_dtoa_r+0xb4a>
 8008002:	4651      	mov	r1, sl
 8008004:	2300      	movs	r3, #0
 8008006:	220a      	movs	r2, #10
 8008008:	4628      	mov	r0, r5
 800800a:	f000 f99f 	bl	800834c <__multadd>
 800800e:	4682      	mov	sl, r0
 8008010:	e7ea      	b.n	8007fe8 <_dtoa_r+0xb20>
 8008012:	9b06      	ldr	r3, [sp, #24]
 8008014:	f04f 0800 	mov.w	r8, #0
 8008018:	2b00      	cmp	r3, #0
 800801a:	bfcc      	ite	gt
 800801c:	461f      	movgt	r7, r3
 800801e:	2701      	movle	r7, #1
 8008020:	9b03      	ldr	r3, [sp, #12]
 8008022:	441f      	add	r7, r3
 8008024:	4651      	mov	r1, sl
 8008026:	2201      	movs	r2, #1
 8008028:	4628      	mov	r0, r5
 800802a:	f000 fb3b 	bl	80086a4 <__lshift>
 800802e:	4621      	mov	r1, r4
 8008030:	4682      	mov	sl, r0
 8008032:	f000 fba3 	bl	800877c <__mcmp>
 8008036:	2800      	cmp	r0, #0
 8008038:	dc97      	bgt.n	8007f6a <_dtoa_r+0xaa2>
 800803a:	d102      	bne.n	8008042 <_dtoa_r+0xb7a>
 800803c:	f019 0f01 	tst.w	r9, #1
 8008040:	d193      	bne.n	8007f6a <_dtoa_r+0xaa2>
 8008042:	463b      	mov	r3, r7
 8008044:	461f      	mov	r7, r3
 8008046:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800804a:	2a30      	cmp	r2, #48	; 0x30
 800804c:	d0fa      	beq.n	8008044 <_dtoa_r+0xb7c>
 800804e:	e6e1      	b.n	8007e14 <_dtoa_r+0x94c>
 8008050:	9a03      	ldr	r2, [sp, #12]
 8008052:	429a      	cmp	r2, r3
 8008054:	d18a      	bne.n	8007f6c <_dtoa_r+0xaa4>
 8008056:	2331      	movs	r3, #49	; 0x31
 8008058:	f10b 0b01 	add.w	fp, fp, #1
 800805c:	e797      	b.n	8007f8e <_dtoa_r+0xac6>
 800805e:	4b0a      	ldr	r3, [pc, #40]	; (8008088 <_dtoa_r+0xbc0>)
 8008060:	f7ff ba9f 	b.w	80075a2 <_dtoa_r+0xda>
 8008064:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008066:	2b00      	cmp	r3, #0
 8008068:	f47f aa77 	bne.w	800755a <_dtoa_r+0x92>
 800806c:	4b07      	ldr	r3, [pc, #28]	; (800808c <_dtoa_r+0xbc4>)
 800806e:	f7ff ba98 	b.w	80075a2 <_dtoa_r+0xda>
 8008072:	9b06      	ldr	r3, [sp, #24]
 8008074:	2b00      	cmp	r3, #0
 8008076:	dcb6      	bgt.n	8007fe6 <_dtoa_r+0xb1e>
 8008078:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800807a:	2b02      	cmp	r3, #2
 800807c:	f73f aeb5 	bgt.w	8007dea <_dtoa_r+0x922>
 8008080:	e7b1      	b.n	8007fe6 <_dtoa_r+0xb1e>
 8008082:	bf00      	nop
 8008084:	0800a35e 	.word	0x0800a35e
 8008088:	0800a2be 	.word	0x0800a2be
 800808c:	0800a2e2 	.word	0x0800a2e2

08008090 <_free_r>:
 8008090:	b538      	push	{r3, r4, r5, lr}
 8008092:	4605      	mov	r5, r0
 8008094:	2900      	cmp	r1, #0
 8008096:	d040      	beq.n	800811a <_free_r+0x8a>
 8008098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800809c:	1f0c      	subs	r4, r1, #4
 800809e:	2b00      	cmp	r3, #0
 80080a0:	bfb8      	it	lt
 80080a2:	18e4      	addlt	r4, r4, r3
 80080a4:	f000 f8e4 	bl	8008270 <__malloc_lock>
 80080a8:	4a1c      	ldr	r2, [pc, #112]	; (800811c <_free_r+0x8c>)
 80080aa:	6813      	ldr	r3, [r2, #0]
 80080ac:	b933      	cbnz	r3, 80080bc <_free_r+0x2c>
 80080ae:	6063      	str	r3, [r4, #4]
 80080b0:	6014      	str	r4, [r2, #0]
 80080b2:	4628      	mov	r0, r5
 80080b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080b8:	f000 b8e0 	b.w	800827c <__malloc_unlock>
 80080bc:	42a3      	cmp	r3, r4
 80080be:	d908      	bls.n	80080d2 <_free_r+0x42>
 80080c0:	6820      	ldr	r0, [r4, #0]
 80080c2:	1821      	adds	r1, r4, r0
 80080c4:	428b      	cmp	r3, r1
 80080c6:	bf01      	itttt	eq
 80080c8:	6819      	ldreq	r1, [r3, #0]
 80080ca:	685b      	ldreq	r3, [r3, #4]
 80080cc:	1809      	addeq	r1, r1, r0
 80080ce:	6021      	streq	r1, [r4, #0]
 80080d0:	e7ed      	b.n	80080ae <_free_r+0x1e>
 80080d2:	461a      	mov	r2, r3
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	b10b      	cbz	r3, 80080dc <_free_r+0x4c>
 80080d8:	42a3      	cmp	r3, r4
 80080da:	d9fa      	bls.n	80080d2 <_free_r+0x42>
 80080dc:	6811      	ldr	r1, [r2, #0]
 80080de:	1850      	adds	r0, r2, r1
 80080e0:	42a0      	cmp	r0, r4
 80080e2:	d10b      	bne.n	80080fc <_free_r+0x6c>
 80080e4:	6820      	ldr	r0, [r4, #0]
 80080e6:	4401      	add	r1, r0
 80080e8:	1850      	adds	r0, r2, r1
 80080ea:	4283      	cmp	r3, r0
 80080ec:	6011      	str	r1, [r2, #0]
 80080ee:	d1e0      	bne.n	80080b2 <_free_r+0x22>
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	4408      	add	r0, r1
 80080f6:	6010      	str	r0, [r2, #0]
 80080f8:	6053      	str	r3, [r2, #4]
 80080fa:	e7da      	b.n	80080b2 <_free_r+0x22>
 80080fc:	d902      	bls.n	8008104 <_free_r+0x74>
 80080fe:	230c      	movs	r3, #12
 8008100:	602b      	str	r3, [r5, #0]
 8008102:	e7d6      	b.n	80080b2 <_free_r+0x22>
 8008104:	6820      	ldr	r0, [r4, #0]
 8008106:	1821      	adds	r1, r4, r0
 8008108:	428b      	cmp	r3, r1
 800810a:	bf01      	itttt	eq
 800810c:	6819      	ldreq	r1, [r3, #0]
 800810e:	685b      	ldreq	r3, [r3, #4]
 8008110:	1809      	addeq	r1, r1, r0
 8008112:	6021      	streq	r1, [r4, #0]
 8008114:	6063      	str	r3, [r4, #4]
 8008116:	6054      	str	r4, [r2, #4]
 8008118:	e7cb      	b.n	80080b2 <_free_r+0x22>
 800811a:	bd38      	pop	{r3, r4, r5, pc}
 800811c:	200004e0 	.word	0x200004e0

08008120 <malloc>:
 8008120:	4b02      	ldr	r3, [pc, #8]	; (800812c <malloc+0xc>)
 8008122:	4601      	mov	r1, r0
 8008124:	6818      	ldr	r0, [r3, #0]
 8008126:	f000 b823 	b.w	8008170 <_malloc_r>
 800812a:	bf00      	nop
 800812c:	2000007c 	.word	0x2000007c

08008130 <sbrk_aligned>:
 8008130:	b570      	push	{r4, r5, r6, lr}
 8008132:	4e0e      	ldr	r6, [pc, #56]	; (800816c <sbrk_aligned+0x3c>)
 8008134:	460c      	mov	r4, r1
 8008136:	6831      	ldr	r1, [r6, #0]
 8008138:	4605      	mov	r5, r0
 800813a:	b911      	cbnz	r1, 8008142 <sbrk_aligned+0x12>
 800813c:	f000 fe8c 	bl	8008e58 <_sbrk_r>
 8008140:	6030      	str	r0, [r6, #0]
 8008142:	4621      	mov	r1, r4
 8008144:	4628      	mov	r0, r5
 8008146:	f000 fe87 	bl	8008e58 <_sbrk_r>
 800814a:	1c43      	adds	r3, r0, #1
 800814c:	d00a      	beq.n	8008164 <sbrk_aligned+0x34>
 800814e:	1cc4      	adds	r4, r0, #3
 8008150:	f024 0403 	bic.w	r4, r4, #3
 8008154:	42a0      	cmp	r0, r4
 8008156:	d007      	beq.n	8008168 <sbrk_aligned+0x38>
 8008158:	1a21      	subs	r1, r4, r0
 800815a:	4628      	mov	r0, r5
 800815c:	f000 fe7c 	bl	8008e58 <_sbrk_r>
 8008160:	3001      	adds	r0, #1
 8008162:	d101      	bne.n	8008168 <sbrk_aligned+0x38>
 8008164:	f04f 34ff 	mov.w	r4, #4294967295
 8008168:	4620      	mov	r0, r4
 800816a:	bd70      	pop	{r4, r5, r6, pc}
 800816c:	200004e4 	.word	0x200004e4

08008170 <_malloc_r>:
 8008170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008174:	1ccd      	adds	r5, r1, #3
 8008176:	f025 0503 	bic.w	r5, r5, #3
 800817a:	3508      	adds	r5, #8
 800817c:	2d0c      	cmp	r5, #12
 800817e:	bf38      	it	cc
 8008180:	250c      	movcc	r5, #12
 8008182:	2d00      	cmp	r5, #0
 8008184:	4607      	mov	r7, r0
 8008186:	db01      	blt.n	800818c <_malloc_r+0x1c>
 8008188:	42a9      	cmp	r1, r5
 800818a:	d905      	bls.n	8008198 <_malloc_r+0x28>
 800818c:	230c      	movs	r3, #12
 800818e:	2600      	movs	r6, #0
 8008190:	603b      	str	r3, [r7, #0]
 8008192:	4630      	mov	r0, r6
 8008194:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008198:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800826c <_malloc_r+0xfc>
 800819c:	f000 f868 	bl	8008270 <__malloc_lock>
 80081a0:	f8d8 3000 	ldr.w	r3, [r8]
 80081a4:	461c      	mov	r4, r3
 80081a6:	bb5c      	cbnz	r4, 8008200 <_malloc_r+0x90>
 80081a8:	4629      	mov	r1, r5
 80081aa:	4638      	mov	r0, r7
 80081ac:	f7ff ffc0 	bl	8008130 <sbrk_aligned>
 80081b0:	1c43      	adds	r3, r0, #1
 80081b2:	4604      	mov	r4, r0
 80081b4:	d155      	bne.n	8008262 <_malloc_r+0xf2>
 80081b6:	f8d8 4000 	ldr.w	r4, [r8]
 80081ba:	4626      	mov	r6, r4
 80081bc:	2e00      	cmp	r6, #0
 80081be:	d145      	bne.n	800824c <_malloc_r+0xdc>
 80081c0:	2c00      	cmp	r4, #0
 80081c2:	d048      	beq.n	8008256 <_malloc_r+0xe6>
 80081c4:	6823      	ldr	r3, [r4, #0]
 80081c6:	4631      	mov	r1, r6
 80081c8:	4638      	mov	r0, r7
 80081ca:	eb04 0903 	add.w	r9, r4, r3
 80081ce:	f000 fe43 	bl	8008e58 <_sbrk_r>
 80081d2:	4581      	cmp	r9, r0
 80081d4:	d13f      	bne.n	8008256 <_malloc_r+0xe6>
 80081d6:	6821      	ldr	r1, [r4, #0]
 80081d8:	4638      	mov	r0, r7
 80081da:	1a6d      	subs	r5, r5, r1
 80081dc:	4629      	mov	r1, r5
 80081de:	f7ff ffa7 	bl	8008130 <sbrk_aligned>
 80081e2:	3001      	adds	r0, #1
 80081e4:	d037      	beq.n	8008256 <_malloc_r+0xe6>
 80081e6:	6823      	ldr	r3, [r4, #0]
 80081e8:	442b      	add	r3, r5
 80081ea:	6023      	str	r3, [r4, #0]
 80081ec:	f8d8 3000 	ldr.w	r3, [r8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d038      	beq.n	8008266 <_malloc_r+0xf6>
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	42a2      	cmp	r2, r4
 80081f8:	d12b      	bne.n	8008252 <_malloc_r+0xe2>
 80081fa:	2200      	movs	r2, #0
 80081fc:	605a      	str	r2, [r3, #4]
 80081fe:	e00f      	b.n	8008220 <_malloc_r+0xb0>
 8008200:	6822      	ldr	r2, [r4, #0]
 8008202:	1b52      	subs	r2, r2, r5
 8008204:	d41f      	bmi.n	8008246 <_malloc_r+0xd6>
 8008206:	2a0b      	cmp	r2, #11
 8008208:	d917      	bls.n	800823a <_malloc_r+0xca>
 800820a:	1961      	adds	r1, r4, r5
 800820c:	42a3      	cmp	r3, r4
 800820e:	6025      	str	r5, [r4, #0]
 8008210:	bf18      	it	ne
 8008212:	6059      	strne	r1, [r3, #4]
 8008214:	6863      	ldr	r3, [r4, #4]
 8008216:	bf08      	it	eq
 8008218:	f8c8 1000 	streq.w	r1, [r8]
 800821c:	5162      	str	r2, [r4, r5]
 800821e:	604b      	str	r3, [r1, #4]
 8008220:	4638      	mov	r0, r7
 8008222:	f104 060b 	add.w	r6, r4, #11
 8008226:	f000 f829 	bl	800827c <__malloc_unlock>
 800822a:	f026 0607 	bic.w	r6, r6, #7
 800822e:	1d23      	adds	r3, r4, #4
 8008230:	1af2      	subs	r2, r6, r3
 8008232:	d0ae      	beq.n	8008192 <_malloc_r+0x22>
 8008234:	1b9b      	subs	r3, r3, r6
 8008236:	50a3      	str	r3, [r4, r2]
 8008238:	e7ab      	b.n	8008192 <_malloc_r+0x22>
 800823a:	42a3      	cmp	r3, r4
 800823c:	6862      	ldr	r2, [r4, #4]
 800823e:	d1dd      	bne.n	80081fc <_malloc_r+0x8c>
 8008240:	f8c8 2000 	str.w	r2, [r8]
 8008244:	e7ec      	b.n	8008220 <_malloc_r+0xb0>
 8008246:	4623      	mov	r3, r4
 8008248:	6864      	ldr	r4, [r4, #4]
 800824a:	e7ac      	b.n	80081a6 <_malloc_r+0x36>
 800824c:	4634      	mov	r4, r6
 800824e:	6876      	ldr	r6, [r6, #4]
 8008250:	e7b4      	b.n	80081bc <_malloc_r+0x4c>
 8008252:	4613      	mov	r3, r2
 8008254:	e7cc      	b.n	80081f0 <_malloc_r+0x80>
 8008256:	230c      	movs	r3, #12
 8008258:	4638      	mov	r0, r7
 800825a:	603b      	str	r3, [r7, #0]
 800825c:	f000 f80e 	bl	800827c <__malloc_unlock>
 8008260:	e797      	b.n	8008192 <_malloc_r+0x22>
 8008262:	6025      	str	r5, [r4, #0]
 8008264:	e7dc      	b.n	8008220 <_malloc_r+0xb0>
 8008266:	605b      	str	r3, [r3, #4]
 8008268:	deff      	udf	#255	; 0xff
 800826a:	bf00      	nop
 800826c:	200004e0 	.word	0x200004e0

08008270 <__malloc_lock>:
 8008270:	4801      	ldr	r0, [pc, #4]	; (8008278 <__malloc_lock+0x8>)
 8008272:	f7ff b890 	b.w	8007396 <__retarget_lock_acquire_recursive>
 8008276:	bf00      	nop
 8008278:	200004dc 	.word	0x200004dc

0800827c <__malloc_unlock>:
 800827c:	4801      	ldr	r0, [pc, #4]	; (8008284 <__malloc_unlock+0x8>)
 800827e:	f7ff b88b 	b.w	8007398 <__retarget_lock_release_recursive>
 8008282:	bf00      	nop
 8008284:	200004dc 	.word	0x200004dc

08008288 <_Balloc>:
 8008288:	b570      	push	{r4, r5, r6, lr}
 800828a:	69c6      	ldr	r6, [r0, #28]
 800828c:	4604      	mov	r4, r0
 800828e:	460d      	mov	r5, r1
 8008290:	b976      	cbnz	r6, 80082b0 <_Balloc+0x28>
 8008292:	2010      	movs	r0, #16
 8008294:	f7ff ff44 	bl	8008120 <malloc>
 8008298:	4602      	mov	r2, r0
 800829a:	61e0      	str	r0, [r4, #28]
 800829c:	b920      	cbnz	r0, 80082a8 <_Balloc+0x20>
 800829e:	216b      	movs	r1, #107	; 0x6b
 80082a0:	4b17      	ldr	r3, [pc, #92]	; (8008300 <_Balloc+0x78>)
 80082a2:	4818      	ldr	r0, [pc, #96]	; (8008304 <_Balloc+0x7c>)
 80082a4:	f000 fdf6 	bl	8008e94 <__assert_func>
 80082a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082ac:	6006      	str	r6, [r0, #0]
 80082ae:	60c6      	str	r6, [r0, #12]
 80082b0:	69e6      	ldr	r6, [r4, #28]
 80082b2:	68f3      	ldr	r3, [r6, #12]
 80082b4:	b183      	cbz	r3, 80082d8 <_Balloc+0x50>
 80082b6:	69e3      	ldr	r3, [r4, #28]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082be:	b9b8      	cbnz	r0, 80082f0 <_Balloc+0x68>
 80082c0:	2101      	movs	r1, #1
 80082c2:	fa01 f605 	lsl.w	r6, r1, r5
 80082c6:	1d72      	adds	r2, r6, #5
 80082c8:	4620      	mov	r0, r4
 80082ca:	0092      	lsls	r2, r2, #2
 80082cc:	f000 fe00 	bl	8008ed0 <_calloc_r>
 80082d0:	b160      	cbz	r0, 80082ec <_Balloc+0x64>
 80082d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082d6:	e00e      	b.n	80082f6 <_Balloc+0x6e>
 80082d8:	2221      	movs	r2, #33	; 0x21
 80082da:	2104      	movs	r1, #4
 80082dc:	4620      	mov	r0, r4
 80082de:	f000 fdf7 	bl	8008ed0 <_calloc_r>
 80082e2:	69e3      	ldr	r3, [r4, #28]
 80082e4:	60f0      	str	r0, [r6, #12]
 80082e6:	68db      	ldr	r3, [r3, #12]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d1e4      	bne.n	80082b6 <_Balloc+0x2e>
 80082ec:	2000      	movs	r0, #0
 80082ee:	bd70      	pop	{r4, r5, r6, pc}
 80082f0:	6802      	ldr	r2, [r0, #0]
 80082f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082f6:	2300      	movs	r3, #0
 80082f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082fc:	e7f7      	b.n	80082ee <_Balloc+0x66>
 80082fe:	bf00      	nop
 8008300:	0800a2ef 	.word	0x0800a2ef
 8008304:	0800a36f 	.word	0x0800a36f

08008308 <_Bfree>:
 8008308:	b570      	push	{r4, r5, r6, lr}
 800830a:	69c6      	ldr	r6, [r0, #28]
 800830c:	4605      	mov	r5, r0
 800830e:	460c      	mov	r4, r1
 8008310:	b976      	cbnz	r6, 8008330 <_Bfree+0x28>
 8008312:	2010      	movs	r0, #16
 8008314:	f7ff ff04 	bl	8008120 <malloc>
 8008318:	4602      	mov	r2, r0
 800831a:	61e8      	str	r0, [r5, #28]
 800831c:	b920      	cbnz	r0, 8008328 <_Bfree+0x20>
 800831e:	218f      	movs	r1, #143	; 0x8f
 8008320:	4b08      	ldr	r3, [pc, #32]	; (8008344 <_Bfree+0x3c>)
 8008322:	4809      	ldr	r0, [pc, #36]	; (8008348 <_Bfree+0x40>)
 8008324:	f000 fdb6 	bl	8008e94 <__assert_func>
 8008328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800832c:	6006      	str	r6, [r0, #0]
 800832e:	60c6      	str	r6, [r0, #12]
 8008330:	b13c      	cbz	r4, 8008342 <_Bfree+0x3a>
 8008332:	69eb      	ldr	r3, [r5, #28]
 8008334:	6862      	ldr	r2, [r4, #4]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800833c:	6021      	str	r1, [r4, #0]
 800833e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008342:	bd70      	pop	{r4, r5, r6, pc}
 8008344:	0800a2ef 	.word	0x0800a2ef
 8008348:	0800a36f 	.word	0x0800a36f

0800834c <__multadd>:
 800834c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008350:	4607      	mov	r7, r0
 8008352:	460c      	mov	r4, r1
 8008354:	461e      	mov	r6, r3
 8008356:	2000      	movs	r0, #0
 8008358:	690d      	ldr	r5, [r1, #16]
 800835a:	f101 0c14 	add.w	ip, r1, #20
 800835e:	f8dc 3000 	ldr.w	r3, [ip]
 8008362:	3001      	adds	r0, #1
 8008364:	b299      	uxth	r1, r3
 8008366:	fb02 6101 	mla	r1, r2, r1, r6
 800836a:	0c1e      	lsrs	r6, r3, #16
 800836c:	0c0b      	lsrs	r3, r1, #16
 800836e:	fb02 3306 	mla	r3, r2, r6, r3
 8008372:	b289      	uxth	r1, r1
 8008374:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008378:	4285      	cmp	r5, r0
 800837a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800837e:	f84c 1b04 	str.w	r1, [ip], #4
 8008382:	dcec      	bgt.n	800835e <__multadd+0x12>
 8008384:	b30e      	cbz	r6, 80083ca <__multadd+0x7e>
 8008386:	68a3      	ldr	r3, [r4, #8]
 8008388:	42ab      	cmp	r3, r5
 800838a:	dc19      	bgt.n	80083c0 <__multadd+0x74>
 800838c:	6861      	ldr	r1, [r4, #4]
 800838e:	4638      	mov	r0, r7
 8008390:	3101      	adds	r1, #1
 8008392:	f7ff ff79 	bl	8008288 <_Balloc>
 8008396:	4680      	mov	r8, r0
 8008398:	b928      	cbnz	r0, 80083a6 <__multadd+0x5a>
 800839a:	4602      	mov	r2, r0
 800839c:	21ba      	movs	r1, #186	; 0xba
 800839e:	4b0c      	ldr	r3, [pc, #48]	; (80083d0 <__multadd+0x84>)
 80083a0:	480c      	ldr	r0, [pc, #48]	; (80083d4 <__multadd+0x88>)
 80083a2:	f000 fd77 	bl	8008e94 <__assert_func>
 80083a6:	6922      	ldr	r2, [r4, #16]
 80083a8:	f104 010c 	add.w	r1, r4, #12
 80083ac:	3202      	adds	r2, #2
 80083ae:	0092      	lsls	r2, r2, #2
 80083b0:	300c      	adds	r0, #12
 80083b2:	f000 fd61 	bl	8008e78 <memcpy>
 80083b6:	4621      	mov	r1, r4
 80083b8:	4638      	mov	r0, r7
 80083ba:	f7ff ffa5 	bl	8008308 <_Bfree>
 80083be:	4644      	mov	r4, r8
 80083c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083c4:	3501      	adds	r5, #1
 80083c6:	615e      	str	r6, [r3, #20]
 80083c8:	6125      	str	r5, [r4, #16]
 80083ca:	4620      	mov	r0, r4
 80083cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083d0:	0800a35e 	.word	0x0800a35e
 80083d4:	0800a36f 	.word	0x0800a36f

080083d8 <__hi0bits>:
 80083d8:	0c02      	lsrs	r2, r0, #16
 80083da:	0412      	lsls	r2, r2, #16
 80083dc:	4603      	mov	r3, r0
 80083de:	b9ca      	cbnz	r2, 8008414 <__hi0bits+0x3c>
 80083e0:	0403      	lsls	r3, r0, #16
 80083e2:	2010      	movs	r0, #16
 80083e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80083e8:	bf04      	itt	eq
 80083ea:	021b      	lsleq	r3, r3, #8
 80083ec:	3008      	addeq	r0, #8
 80083ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80083f2:	bf04      	itt	eq
 80083f4:	011b      	lsleq	r3, r3, #4
 80083f6:	3004      	addeq	r0, #4
 80083f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80083fc:	bf04      	itt	eq
 80083fe:	009b      	lsleq	r3, r3, #2
 8008400:	3002      	addeq	r0, #2
 8008402:	2b00      	cmp	r3, #0
 8008404:	db05      	blt.n	8008412 <__hi0bits+0x3a>
 8008406:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800840a:	f100 0001 	add.w	r0, r0, #1
 800840e:	bf08      	it	eq
 8008410:	2020      	moveq	r0, #32
 8008412:	4770      	bx	lr
 8008414:	2000      	movs	r0, #0
 8008416:	e7e5      	b.n	80083e4 <__hi0bits+0xc>

08008418 <__lo0bits>:
 8008418:	6803      	ldr	r3, [r0, #0]
 800841a:	4602      	mov	r2, r0
 800841c:	f013 0007 	ands.w	r0, r3, #7
 8008420:	d00b      	beq.n	800843a <__lo0bits+0x22>
 8008422:	07d9      	lsls	r1, r3, #31
 8008424:	d421      	bmi.n	800846a <__lo0bits+0x52>
 8008426:	0798      	lsls	r0, r3, #30
 8008428:	bf49      	itett	mi
 800842a:	085b      	lsrmi	r3, r3, #1
 800842c:	089b      	lsrpl	r3, r3, #2
 800842e:	2001      	movmi	r0, #1
 8008430:	6013      	strmi	r3, [r2, #0]
 8008432:	bf5c      	itt	pl
 8008434:	2002      	movpl	r0, #2
 8008436:	6013      	strpl	r3, [r2, #0]
 8008438:	4770      	bx	lr
 800843a:	b299      	uxth	r1, r3
 800843c:	b909      	cbnz	r1, 8008442 <__lo0bits+0x2a>
 800843e:	2010      	movs	r0, #16
 8008440:	0c1b      	lsrs	r3, r3, #16
 8008442:	b2d9      	uxtb	r1, r3
 8008444:	b909      	cbnz	r1, 800844a <__lo0bits+0x32>
 8008446:	3008      	adds	r0, #8
 8008448:	0a1b      	lsrs	r3, r3, #8
 800844a:	0719      	lsls	r1, r3, #28
 800844c:	bf04      	itt	eq
 800844e:	091b      	lsreq	r3, r3, #4
 8008450:	3004      	addeq	r0, #4
 8008452:	0799      	lsls	r1, r3, #30
 8008454:	bf04      	itt	eq
 8008456:	089b      	lsreq	r3, r3, #2
 8008458:	3002      	addeq	r0, #2
 800845a:	07d9      	lsls	r1, r3, #31
 800845c:	d403      	bmi.n	8008466 <__lo0bits+0x4e>
 800845e:	085b      	lsrs	r3, r3, #1
 8008460:	f100 0001 	add.w	r0, r0, #1
 8008464:	d003      	beq.n	800846e <__lo0bits+0x56>
 8008466:	6013      	str	r3, [r2, #0]
 8008468:	4770      	bx	lr
 800846a:	2000      	movs	r0, #0
 800846c:	4770      	bx	lr
 800846e:	2020      	movs	r0, #32
 8008470:	4770      	bx	lr
	...

08008474 <__i2b>:
 8008474:	b510      	push	{r4, lr}
 8008476:	460c      	mov	r4, r1
 8008478:	2101      	movs	r1, #1
 800847a:	f7ff ff05 	bl	8008288 <_Balloc>
 800847e:	4602      	mov	r2, r0
 8008480:	b928      	cbnz	r0, 800848e <__i2b+0x1a>
 8008482:	f240 1145 	movw	r1, #325	; 0x145
 8008486:	4b04      	ldr	r3, [pc, #16]	; (8008498 <__i2b+0x24>)
 8008488:	4804      	ldr	r0, [pc, #16]	; (800849c <__i2b+0x28>)
 800848a:	f000 fd03 	bl	8008e94 <__assert_func>
 800848e:	2301      	movs	r3, #1
 8008490:	6144      	str	r4, [r0, #20]
 8008492:	6103      	str	r3, [r0, #16]
 8008494:	bd10      	pop	{r4, pc}
 8008496:	bf00      	nop
 8008498:	0800a35e 	.word	0x0800a35e
 800849c:	0800a36f 	.word	0x0800a36f

080084a0 <__multiply>:
 80084a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	4691      	mov	r9, r2
 80084a6:	690a      	ldr	r2, [r1, #16]
 80084a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084ac:	460c      	mov	r4, r1
 80084ae:	429a      	cmp	r2, r3
 80084b0:	bfbe      	ittt	lt
 80084b2:	460b      	movlt	r3, r1
 80084b4:	464c      	movlt	r4, r9
 80084b6:	4699      	movlt	r9, r3
 80084b8:	6927      	ldr	r7, [r4, #16]
 80084ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80084be:	68a3      	ldr	r3, [r4, #8]
 80084c0:	6861      	ldr	r1, [r4, #4]
 80084c2:	eb07 060a 	add.w	r6, r7, sl
 80084c6:	42b3      	cmp	r3, r6
 80084c8:	b085      	sub	sp, #20
 80084ca:	bfb8      	it	lt
 80084cc:	3101      	addlt	r1, #1
 80084ce:	f7ff fedb 	bl	8008288 <_Balloc>
 80084d2:	b930      	cbnz	r0, 80084e2 <__multiply+0x42>
 80084d4:	4602      	mov	r2, r0
 80084d6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80084da:	4b43      	ldr	r3, [pc, #268]	; (80085e8 <__multiply+0x148>)
 80084dc:	4843      	ldr	r0, [pc, #268]	; (80085ec <__multiply+0x14c>)
 80084de:	f000 fcd9 	bl	8008e94 <__assert_func>
 80084e2:	f100 0514 	add.w	r5, r0, #20
 80084e6:	462b      	mov	r3, r5
 80084e8:	2200      	movs	r2, #0
 80084ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80084ee:	4543      	cmp	r3, r8
 80084f0:	d321      	bcc.n	8008536 <__multiply+0x96>
 80084f2:	f104 0314 	add.w	r3, r4, #20
 80084f6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80084fa:	f109 0314 	add.w	r3, r9, #20
 80084fe:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008502:	9202      	str	r2, [sp, #8]
 8008504:	1b3a      	subs	r2, r7, r4
 8008506:	3a15      	subs	r2, #21
 8008508:	f022 0203 	bic.w	r2, r2, #3
 800850c:	3204      	adds	r2, #4
 800850e:	f104 0115 	add.w	r1, r4, #21
 8008512:	428f      	cmp	r7, r1
 8008514:	bf38      	it	cc
 8008516:	2204      	movcc	r2, #4
 8008518:	9201      	str	r2, [sp, #4]
 800851a:	9a02      	ldr	r2, [sp, #8]
 800851c:	9303      	str	r3, [sp, #12]
 800851e:	429a      	cmp	r2, r3
 8008520:	d80c      	bhi.n	800853c <__multiply+0x9c>
 8008522:	2e00      	cmp	r6, #0
 8008524:	dd03      	ble.n	800852e <__multiply+0x8e>
 8008526:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800852a:	2b00      	cmp	r3, #0
 800852c:	d05a      	beq.n	80085e4 <__multiply+0x144>
 800852e:	6106      	str	r6, [r0, #16]
 8008530:	b005      	add	sp, #20
 8008532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008536:	f843 2b04 	str.w	r2, [r3], #4
 800853a:	e7d8      	b.n	80084ee <__multiply+0x4e>
 800853c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008540:	f1ba 0f00 	cmp.w	sl, #0
 8008544:	d023      	beq.n	800858e <__multiply+0xee>
 8008546:	46a9      	mov	r9, r5
 8008548:	f04f 0c00 	mov.w	ip, #0
 800854c:	f104 0e14 	add.w	lr, r4, #20
 8008550:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008554:	f8d9 1000 	ldr.w	r1, [r9]
 8008558:	fa1f fb82 	uxth.w	fp, r2
 800855c:	b289      	uxth	r1, r1
 800855e:	fb0a 110b 	mla	r1, sl, fp, r1
 8008562:	4461      	add	r1, ip
 8008564:	f8d9 c000 	ldr.w	ip, [r9]
 8008568:	0c12      	lsrs	r2, r2, #16
 800856a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800856e:	fb0a c202 	mla	r2, sl, r2, ip
 8008572:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008576:	b289      	uxth	r1, r1
 8008578:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800857c:	4577      	cmp	r7, lr
 800857e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008582:	f849 1b04 	str.w	r1, [r9], #4
 8008586:	d8e3      	bhi.n	8008550 <__multiply+0xb0>
 8008588:	9a01      	ldr	r2, [sp, #4]
 800858a:	f845 c002 	str.w	ip, [r5, r2]
 800858e:	9a03      	ldr	r2, [sp, #12]
 8008590:	3304      	adds	r3, #4
 8008592:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008596:	f1b9 0f00 	cmp.w	r9, #0
 800859a:	d021      	beq.n	80085e0 <__multiply+0x140>
 800859c:	46ae      	mov	lr, r5
 800859e:	f04f 0a00 	mov.w	sl, #0
 80085a2:	6829      	ldr	r1, [r5, #0]
 80085a4:	f104 0c14 	add.w	ip, r4, #20
 80085a8:	f8bc b000 	ldrh.w	fp, [ip]
 80085ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80085b0:	b289      	uxth	r1, r1
 80085b2:	fb09 220b 	mla	r2, r9, fp, r2
 80085b6:	4452      	add	r2, sl
 80085b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80085bc:	f84e 1b04 	str.w	r1, [lr], #4
 80085c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80085c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80085c8:	f8be 1000 	ldrh.w	r1, [lr]
 80085cc:	4567      	cmp	r7, ip
 80085ce:	fb09 110a 	mla	r1, r9, sl, r1
 80085d2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80085d6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80085da:	d8e5      	bhi.n	80085a8 <__multiply+0x108>
 80085dc:	9a01      	ldr	r2, [sp, #4]
 80085de:	50a9      	str	r1, [r5, r2]
 80085e0:	3504      	adds	r5, #4
 80085e2:	e79a      	b.n	800851a <__multiply+0x7a>
 80085e4:	3e01      	subs	r6, #1
 80085e6:	e79c      	b.n	8008522 <__multiply+0x82>
 80085e8:	0800a35e 	.word	0x0800a35e
 80085ec:	0800a36f 	.word	0x0800a36f

080085f0 <__pow5mult>:
 80085f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085f4:	4615      	mov	r5, r2
 80085f6:	f012 0203 	ands.w	r2, r2, #3
 80085fa:	4606      	mov	r6, r0
 80085fc:	460f      	mov	r7, r1
 80085fe:	d007      	beq.n	8008610 <__pow5mult+0x20>
 8008600:	4c25      	ldr	r4, [pc, #148]	; (8008698 <__pow5mult+0xa8>)
 8008602:	3a01      	subs	r2, #1
 8008604:	2300      	movs	r3, #0
 8008606:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800860a:	f7ff fe9f 	bl	800834c <__multadd>
 800860e:	4607      	mov	r7, r0
 8008610:	10ad      	asrs	r5, r5, #2
 8008612:	d03d      	beq.n	8008690 <__pow5mult+0xa0>
 8008614:	69f4      	ldr	r4, [r6, #28]
 8008616:	b97c      	cbnz	r4, 8008638 <__pow5mult+0x48>
 8008618:	2010      	movs	r0, #16
 800861a:	f7ff fd81 	bl	8008120 <malloc>
 800861e:	4602      	mov	r2, r0
 8008620:	61f0      	str	r0, [r6, #28]
 8008622:	b928      	cbnz	r0, 8008630 <__pow5mult+0x40>
 8008624:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008628:	4b1c      	ldr	r3, [pc, #112]	; (800869c <__pow5mult+0xac>)
 800862a:	481d      	ldr	r0, [pc, #116]	; (80086a0 <__pow5mult+0xb0>)
 800862c:	f000 fc32 	bl	8008e94 <__assert_func>
 8008630:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008634:	6004      	str	r4, [r0, #0]
 8008636:	60c4      	str	r4, [r0, #12]
 8008638:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800863c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008640:	b94c      	cbnz	r4, 8008656 <__pow5mult+0x66>
 8008642:	f240 2171 	movw	r1, #625	; 0x271
 8008646:	4630      	mov	r0, r6
 8008648:	f7ff ff14 	bl	8008474 <__i2b>
 800864c:	2300      	movs	r3, #0
 800864e:	4604      	mov	r4, r0
 8008650:	f8c8 0008 	str.w	r0, [r8, #8]
 8008654:	6003      	str	r3, [r0, #0]
 8008656:	f04f 0900 	mov.w	r9, #0
 800865a:	07eb      	lsls	r3, r5, #31
 800865c:	d50a      	bpl.n	8008674 <__pow5mult+0x84>
 800865e:	4639      	mov	r1, r7
 8008660:	4622      	mov	r2, r4
 8008662:	4630      	mov	r0, r6
 8008664:	f7ff ff1c 	bl	80084a0 <__multiply>
 8008668:	4680      	mov	r8, r0
 800866a:	4639      	mov	r1, r7
 800866c:	4630      	mov	r0, r6
 800866e:	f7ff fe4b 	bl	8008308 <_Bfree>
 8008672:	4647      	mov	r7, r8
 8008674:	106d      	asrs	r5, r5, #1
 8008676:	d00b      	beq.n	8008690 <__pow5mult+0xa0>
 8008678:	6820      	ldr	r0, [r4, #0]
 800867a:	b938      	cbnz	r0, 800868c <__pow5mult+0x9c>
 800867c:	4622      	mov	r2, r4
 800867e:	4621      	mov	r1, r4
 8008680:	4630      	mov	r0, r6
 8008682:	f7ff ff0d 	bl	80084a0 <__multiply>
 8008686:	6020      	str	r0, [r4, #0]
 8008688:	f8c0 9000 	str.w	r9, [r0]
 800868c:	4604      	mov	r4, r0
 800868e:	e7e4      	b.n	800865a <__pow5mult+0x6a>
 8008690:	4638      	mov	r0, r7
 8008692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008696:	bf00      	nop
 8008698:	0800a4b8 	.word	0x0800a4b8
 800869c:	0800a2ef 	.word	0x0800a2ef
 80086a0:	0800a36f 	.word	0x0800a36f

080086a4 <__lshift>:
 80086a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a8:	460c      	mov	r4, r1
 80086aa:	4607      	mov	r7, r0
 80086ac:	4691      	mov	r9, r2
 80086ae:	6923      	ldr	r3, [r4, #16]
 80086b0:	6849      	ldr	r1, [r1, #4]
 80086b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086b6:	68a3      	ldr	r3, [r4, #8]
 80086b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086bc:	f108 0601 	add.w	r6, r8, #1
 80086c0:	42b3      	cmp	r3, r6
 80086c2:	db0b      	blt.n	80086dc <__lshift+0x38>
 80086c4:	4638      	mov	r0, r7
 80086c6:	f7ff fddf 	bl	8008288 <_Balloc>
 80086ca:	4605      	mov	r5, r0
 80086cc:	b948      	cbnz	r0, 80086e2 <__lshift+0x3e>
 80086ce:	4602      	mov	r2, r0
 80086d0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80086d4:	4b27      	ldr	r3, [pc, #156]	; (8008774 <__lshift+0xd0>)
 80086d6:	4828      	ldr	r0, [pc, #160]	; (8008778 <__lshift+0xd4>)
 80086d8:	f000 fbdc 	bl	8008e94 <__assert_func>
 80086dc:	3101      	adds	r1, #1
 80086de:	005b      	lsls	r3, r3, #1
 80086e0:	e7ee      	b.n	80086c0 <__lshift+0x1c>
 80086e2:	2300      	movs	r3, #0
 80086e4:	f100 0114 	add.w	r1, r0, #20
 80086e8:	f100 0210 	add.w	r2, r0, #16
 80086ec:	4618      	mov	r0, r3
 80086ee:	4553      	cmp	r3, sl
 80086f0:	db33      	blt.n	800875a <__lshift+0xb6>
 80086f2:	6920      	ldr	r0, [r4, #16]
 80086f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086f8:	f104 0314 	add.w	r3, r4, #20
 80086fc:	f019 091f 	ands.w	r9, r9, #31
 8008700:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008704:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008708:	d02b      	beq.n	8008762 <__lshift+0xbe>
 800870a:	468a      	mov	sl, r1
 800870c:	2200      	movs	r2, #0
 800870e:	f1c9 0e20 	rsb	lr, r9, #32
 8008712:	6818      	ldr	r0, [r3, #0]
 8008714:	fa00 f009 	lsl.w	r0, r0, r9
 8008718:	4310      	orrs	r0, r2
 800871a:	f84a 0b04 	str.w	r0, [sl], #4
 800871e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008722:	459c      	cmp	ip, r3
 8008724:	fa22 f20e 	lsr.w	r2, r2, lr
 8008728:	d8f3      	bhi.n	8008712 <__lshift+0x6e>
 800872a:	ebac 0304 	sub.w	r3, ip, r4
 800872e:	3b15      	subs	r3, #21
 8008730:	f023 0303 	bic.w	r3, r3, #3
 8008734:	3304      	adds	r3, #4
 8008736:	f104 0015 	add.w	r0, r4, #21
 800873a:	4584      	cmp	ip, r0
 800873c:	bf38      	it	cc
 800873e:	2304      	movcc	r3, #4
 8008740:	50ca      	str	r2, [r1, r3]
 8008742:	b10a      	cbz	r2, 8008748 <__lshift+0xa4>
 8008744:	f108 0602 	add.w	r6, r8, #2
 8008748:	3e01      	subs	r6, #1
 800874a:	4638      	mov	r0, r7
 800874c:	4621      	mov	r1, r4
 800874e:	612e      	str	r6, [r5, #16]
 8008750:	f7ff fdda 	bl	8008308 <_Bfree>
 8008754:	4628      	mov	r0, r5
 8008756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800875a:	f842 0f04 	str.w	r0, [r2, #4]!
 800875e:	3301      	adds	r3, #1
 8008760:	e7c5      	b.n	80086ee <__lshift+0x4a>
 8008762:	3904      	subs	r1, #4
 8008764:	f853 2b04 	ldr.w	r2, [r3], #4
 8008768:	459c      	cmp	ip, r3
 800876a:	f841 2f04 	str.w	r2, [r1, #4]!
 800876e:	d8f9      	bhi.n	8008764 <__lshift+0xc0>
 8008770:	e7ea      	b.n	8008748 <__lshift+0xa4>
 8008772:	bf00      	nop
 8008774:	0800a35e 	.word	0x0800a35e
 8008778:	0800a36f 	.word	0x0800a36f

0800877c <__mcmp>:
 800877c:	4603      	mov	r3, r0
 800877e:	690a      	ldr	r2, [r1, #16]
 8008780:	6900      	ldr	r0, [r0, #16]
 8008782:	b530      	push	{r4, r5, lr}
 8008784:	1a80      	subs	r0, r0, r2
 8008786:	d10d      	bne.n	80087a4 <__mcmp+0x28>
 8008788:	3314      	adds	r3, #20
 800878a:	3114      	adds	r1, #20
 800878c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008790:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008794:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008798:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800879c:	4295      	cmp	r5, r2
 800879e:	d002      	beq.n	80087a6 <__mcmp+0x2a>
 80087a0:	d304      	bcc.n	80087ac <__mcmp+0x30>
 80087a2:	2001      	movs	r0, #1
 80087a4:	bd30      	pop	{r4, r5, pc}
 80087a6:	42a3      	cmp	r3, r4
 80087a8:	d3f4      	bcc.n	8008794 <__mcmp+0x18>
 80087aa:	e7fb      	b.n	80087a4 <__mcmp+0x28>
 80087ac:	f04f 30ff 	mov.w	r0, #4294967295
 80087b0:	e7f8      	b.n	80087a4 <__mcmp+0x28>
	...

080087b4 <__mdiff>:
 80087b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b8:	460d      	mov	r5, r1
 80087ba:	4607      	mov	r7, r0
 80087bc:	4611      	mov	r1, r2
 80087be:	4628      	mov	r0, r5
 80087c0:	4614      	mov	r4, r2
 80087c2:	f7ff ffdb 	bl	800877c <__mcmp>
 80087c6:	1e06      	subs	r6, r0, #0
 80087c8:	d111      	bne.n	80087ee <__mdiff+0x3a>
 80087ca:	4631      	mov	r1, r6
 80087cc:	4638      	mov	r0, r7
 80087ce:	f7ff fd5b 	bl	8008288 <_Balloc>
 80087d2:	4602      	mov	r2, r0
 80087d4:	b928      	cbnz	r0, 80087e2 <__mdiff+0x2e>
 80087d6:	f240 2137 	movw	r1, #567	; 0x237
 80087da:	4b3a      	ldr	r3, [pc, #232]	; (80088c4 <__mdiff+0x110>)
 80087dc:	483a      	ldr	r0, [pc, #232]	; (80088c8 <__mdiff+0x114>)
 80087de:	f000 fb59 	bl	8008e94 <__assert_func>
 80087e2:	2301      	movs	r3, #1
 80087e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80087e8:	4610      	mov	r0, r2
 80087ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ee:	bfa4      	itt	ge
 80087f0:	4623      	movge	r3, r4
 80087f2:	462c      	movge	r4, r5
 80087f4:	4638      	mov	r0, r7
 80087f6:	6861      	ldr	r1, [r4, #4]
 80087f8:	bfa6      	itte	ge
 80087fa:	461d      	movge	r5, r3
 80087fc:	2600      	movge	r6, #0
 80087fe:	2601      	movlt	r6, #1
 8008800:	f7ff fd42 	bl	8008288 <_Balloc>
 8008804:	4602      	mov	r2, r0
 8008806:	b918      	cbnz	r0, 8008810 <__mdiff+0x5c>
 8008808:	f240 2145 	movw	r1, #581	; 0x245
 800880c:	4b2d      	ldr	r3, [pc, #180]	; (80088c4 <__mdiff+0x110>)
 800880e:	e7e5      	b.n	80087dc <__mdiff+0x28>
 8008810:	f102 0814 	add.w	r8, r2, #20
 8008814:	46c2      	mov	sl, r8
 8008816:	f04f 0c00 	mov.w	ip, #0
 800881a:	6927      	ldr	r7, [r4, #16]
 800881c:	60c6      	str	r6, [r0, #12]
 800881e:	692e      	ldr	r6, [r5, #16]
 8008820:	f104 0014 	add.w	r0, r4, #20
 8008824:	f105 0914 	add.w	r9, r5, #20
 8008828:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800882c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008830:	3410      	adds	r4, #16
 8008832:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008836:	f859 3b04 	ldr.w	r3, [r9], #4
 800883a:	fa1f f18b 	uxth.w	r1, fp
 800883e:	4461      	add	r1, ip
 8008840:	fa1f fc83 	uxth.w	ip, r3
 8008844:	0c1b      	lsrs	r3, r3, #16
 8008846:	eba1 010c 	sub.w	r1, r1, ip
 800884a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800884e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008852:	b289      	uxth	r1, r1
 8008854:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008858:	454e      	cmp	r6, r9
 800885a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800885e:	f84a 1b04 	str.w	r1, [sl], #4
 8008862:	d8e6      	bhi.n	8008832 <__mdiff+0x7e>
 8008864:	1b73      	subs	r3, r6, r5
 8008866:	3b15      	subs	r3, #21
 8008868:	f023 0303 	bic.w	r3, r3, #3
 800886c:	3515      	adds	r5, #21
 800886e:	3304      	adds	r3, #4
 8008870:	42ae      	cmp	r6, r5
 8008872:	bf38      	it	cc
 8008874:	2304      	movcc	r3, #4
 8008876:	4418      	add	r0, r3
 8008878:	4443      	add	r3, r8
 800887a:	461e      	mov	r6, r3
 800887c:	4605      	mov	r5, r0
 800887e:	4575      	cmp	r5, lr
 8008880:	d30e      	bcc.n	80088a0 <__mdiff+0xec>
 8008882:	f10e 0103 	add.w	r1, lr, #3
 8008886:	1a09      	subs	r1, r1, r0
 8008888:	f021 0103 	bic.w	r1, r1, #3
 800888c:	3803      	subs	r0, #3
 800888e:	4586      	cmp	lr, r0
 8008890:	bf38      	it	cc
 8008892:	2100      	movcc	r1, #0
 8008894:	440b      	add	r3, r1
 8008896:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800889a:	b189      	cbz	r1, 80088c0 <__mdiff+0x10c>
 800889c:	6117      	str	r7, [r2, #16]
 800889e:	e7a3      	b.n	80087e8 <__mdiff+0x34>
 80088a0:	f855 8b04 	ldr.w	r8, [r5], #4
 80088a4:	fa1f f188 	uxth.w	r1, r8
 80088a8:	4461      	add	r1, ip
 80088aa:	140c      	asrs	r4, r1, #16
 80088ac:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80088b0:	b289      	uxth	r1, r1
 80088b2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80088b6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80088ba:	f846 1b04 	str.w	r1, [r6], #4
 80088be:	e7de      	b.n	800887e <__mdiff+0xca>
 80088c0:	3f01      	subs	r7, #1
 80088c2:	e7e8      	b.n	8008896 <__mdiff+0xe2>
 80088c4:	0800a35e 	.word	0x0800a35e
 80088c8:	0800a36f 	.word	0x0800a36f

080088cc <__d2b>:
 80088cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088ce:	2101      	movs	r1, #1
 80088d0:	4617      	mov	r7, r2
 80088d2:	461c      	mov	r4, r3
 80088d4:	9e08      	ldr	r6, [sp, #32]
 80088d6:	f7ff fcd7 	bl	8008288 <_Balloc>
 80088da:	4605      	mov	r5, r0
 80088dc:	b930      	cbnz	r0, 80088ec <__d2b+0x20>
 80088de:	4602      	mov	r2, r0
 80088e0:	f240 310f 	movw	r1, #783	; 0x30f
 80088e4:	4b22      	ldr	r3, [pc, #136]	; (8008970 <__d2b+0xa4>)
 80088e6:	4823      	ldr	r0, [pc, #140]	; (8008974 <__d2b+0xa8>)
 80088e8:	f000 fad4 	bl	8008e94 <__assert_func>
 80088ec:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80088f0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80088f4:	bb24      	cbnz	r4, 8008940 <__d2b+0x74>
 80088f6:	2f00      	cmp	r7, #0
 80088f8:	9301      	str	r3, [sp, #4]
 80088fa:	d026      	beq.n	800894a <__d2b+0x7e>
 80088fc:	4668      	mov	r0, sp
 80088fe:	9700      	str	r7, [sp, #0]
 8008900:	f7ff fd8a 	bl	8008418 <__lo0bits>
 8008904:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008908:	b1e8      	cbz	r0, 8008946 <__d2b+0x7a>
 800890a:	f1c0 0320 	rsb	r3, r0, #32
 800890e:	fa02 f303 	lsl.w	r3, r2, r3
 8008912:	430b      	orrs	r3, r1
 8008914:	40c2      	lsrs	r2, r0
 8008916:	616b      	str	r3, [r5, #20]
 8008918:	9201      	str	r2, [sp, #4]
 800891a:	9b01      	ldr	r3, [sp, #4]
 800891c:	2b00      	cmp	r3, #0
 800891e:	bf14      	ite	ne
 8008920:	2102      	movne	r1, #2
 8008922:	2101      	moveq	r1, #1
 8008924:	61ab      	str	r3, [r5, #24]
 8008926:	6129      	str	r1, [r5, #16]
 8008928:	b1bc      	cbz	r4, 800895a <__d2b+0x8e>
 800892a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800892e:	4404      	add	r4, r0
 8008930:	6034      	str	r4, [r6, #0]
 8008932:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008938:	6018      	str	r0, [r3, #0]
 800893a:	4628      	mov	r0, r5
 800893c:	b003      	add	sp, #12
 800893e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008940:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008944:	e7d7      	b.n	80088f6 <__d2b+0x2a>
 8008946:	6169      	str	r1, [r5, #20]
 8008948:	e7e7      	b.n	800891a <__d2b+0x4e>
 800894a:	a801      	add	r0, sp, #4
 800894c:	f7ff fd64 	bl	8008418 <__lo0bits>
 8008950:	9b01      	ldr	r3, [sp, #4]
 8008952:	2101      	movs	r1, #1
 8008954:	616b      	str	r3, [r5, #20]
 8008956:	3020      	adds	r0, #32
 8008958:	e7e5      	b.n	8008926 <__d2b+0x5a>
 800895a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800895e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008962:	6030      	str	r0, [r6, #0]
 8008964:	6918      	ldr	r0, [r3, #16]
 8008966:	f7ff fd37 	bl	80083d8 <__hi0bits>
 800896a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800896e:	e7e2      	b.n	8008936 <__d2b+0x6a>
 8008970:	0800a35e 	.word	0x0800a35e
 8008974:	0800a36f 	.word	0x0800a36f

08008978 <__sfputc_r>:
 8008978:	6893      	ldr	r3, [r2, #8]
 800897a:	b410      	push	{r4}
 800897c:	3b01      	subs	r3, #1
 800897e:	2b00      	cmp	r3, #0
 8008980:	6093      	str	r3, [r2, #8]
 8008982:	da07      	bge.n	8008994 <__sfputc_r+0x1c>
 8008984:	6994      	ldr	r4, [r2, #24]
 8008986:	42a3      	cmp	r3, r4
 8008988:	db01      	blt.n	800898e <__sfputc_r+0x16>
 800898a:	290a      	cmp	r1, #10
 800898c:	d102      	bne.n	8008994 <__sfputc_r+0x1c>
 800898e:	bc10      	pop	{r4}
 8008990:	f7fe bbef 	b.w	8007172 <__swbuf_r>
 8008994:	6813      	ldr	r3, [r2, #0]
 8008996:	1c58      	adds	r0, r3, #1
 8008998:	6010      	str	r0, [r2, #0]
 800899a:	7019      	strb	r1, [r3, #0]
 800899c:	4608      	mov	r0, r1
 800899e:	bc10      	pop	{r4}
 80089a0:	4770      	bx	lr

080089a2 <__sfputs_r>:
 80089a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089a4:	4606      	mov	r6, r0
 80089a6:	460f      	mov	r7, r1
 80089a8:	4614      	mov	r4, r2
 80089aa:	18d5      	adds	r5, r2, r3
 80089ac:	42ac      	cmp	r4, r5
 80089ae:	d101      	bne.n	80089b4 <__sfputs_r+0x12>
 80089b0:	2000      	movs	r0, #0
 80089b2:	e007      	b.n	80089c4 <__sfputs_r+0x22>
 80089b4:	463a      	mov	r2, r7
 80089b6:	4630      	mov	r0, r6
 80089b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089bc:	f7ff ffdc 	bl	8008978 <__sfputc_r>
 80089c0:	1c43      	adds	r3, r0, #1
 80089c2:	d1f3      	bne.n	80089ac <__sfputs_r+0xa>
 80089c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080089c8 <_vfiprintf_r>:
 80089c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089cc:	460d      	mov	r5, r1
 80089ce:	4614      	mov	r4, r2
 80089d0:	4698      	mov	r8, r3
 80089d2:	4606      	mov	r6, r0
 80089d4:	b09d      	sub	sp, #116	; 0x74
 80089d6:	b118      	cbz	r0, 80089e0 <_vfiprintf_r+0x18>
 80089d8:	6a03      	ldr	r3, [r0, #32]
 80089da:	b90b      	cbnz	r3, 80089e0 <_vfiprintf_r+0x18>
 80089dc:	f7fe fae2 	bl	8006fa4 <__sinit>
 80089e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089e2:	07d9      	lsls	r1, r3, #31
 80089e4:	d405      	bmi.n	80089f2 <_vfiprintf_r+0x2a>
 80089e6:	89ab      	ldrh	r3, [r5, #12]
 80089e8:	059a      	lsls	r2, r3, #22
 80089ea:	d402      	bmi.n	80089f2 <_vfiprintf_r+0x2a>
 80089ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089ee:	f7fe fcd2 	bl	8007396 <__retarget_lock_acquire_recursive>
 80089f2:	89ab      	ldrh	r3, [r5, #12]
 80089f4:	071b      	lsls	r3, r3, #28
 80089f6:	d501      	bpl.n	80089fc <_vfiprintf_r+0x34>
 80089f8:	692b      	ldr	r3, [r5, #16]
 80089fa:	b99b      	cbnz	r3, 8008a24 <_vfiprintf_r+0x5c>
 80089fc:	4629      	mov	r1, r5
 80089fe:	4630      	mov	r0, r6
 8008a00:	f7fe fbf4 	bl	80071ec <__swsetup_r>
 8008a04:	b170      	cbz	r0, 8008a24 <_vfiprintf_r+0x5c>
 8008a06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a08:	07dc      	lsls	r4, r3, #31
 8008a0a:	d504      	bpl.n	8008a16 <_vfiprintf_r+0x4e>
 8008a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a10:	b01d      	add	sp, #116	; 0x74
 8008a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a16:	89ab      	ldrh	r3, [r5, #12]
 8008a18:	0598      	lsls	r0, r3, #22
 8008a1a:	d4f7      	bmi.n	8008a0c <_vfiprintf_r+0x44>
 8008a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a1e:	f7fe fcbb 	bl	8007398 <__retarget_lock_release_recursive>
 8008a22:	e7f3      	b.n	8008a0c <_vfiprintf_r+0x44>
 8008a24:	2300      	movs	r3, #0
 8008a26:	9309      	str	r3, [sp, #36]	; 0x24
 8008a28:	2320      	movs	r3, #32
 8008a2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a2e:	2330      	movs	r3, #48	; 0x30
 8008a30:	f04f 0901 	mov.w	r9, #1
 8008a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a38:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008be8 <_vfiprintf_r+0x220>
 8008a3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a40:	4623      	mov	r3, r4
 8008a42:	469a      	mov	sl, r3
 8008a44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a48:	b10a      	cbz	r2, 8008a4e <_vfiprintf_r+0x86>
 8008a4a:	2a25      	cmp	r2, #37	; 0x25
 8008a4c:	d1f9      	bne.n	8008a42 <_vfiprintf_r+0x7a>
 8008a4e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a52:	d00b      	beq.n	8008a6c <_vfiprintf_r+0xa4>
 8008a54:	465b      	mov	r3, fp
 8008a56:	4622      	mov	r2, r4
 8008a58:	4629      	mov	r1, r5
 8008a5a:	4630      	mov	r0, r6
 8008a5c:	f7ff ffa1 	bl	80089a2 <__sfputs_r>
 8008a60:	3001      	adds	r0, #1
 8008a62:	f000 80a9 	beq.w	8008bb8 <_vfiprintf_r+0x1f0>
 8008a66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a68:	445a      	add	r2, fp
 8008a6a:	9209      	str	r2, [sp, #36]	; 0x24
 8008a6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f000 80a1 	beq.w	8008bb8 <_vfiprintf_r+0x1f0>
 8008a76:	2300      	movs	r3, #0
 8008a78:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a80:	f10a 0a01 	add.w	sl, sl, #1
 8008a84:	9304      	str	r3, [sp, #16]
 8008a86:	9307      	str	r3, [sp, #28]
 8008a88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a8c:	931a      	str	r3, [sp, #104]	; 0x68
 8008a8e:	4654      	mov	r4, sl
 8008a90:	2205      	movs	r2, #5
 8008a92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a96:	4854      	ldr	r0, [pc, #336]	; (8008be8 <_vfiprintf_r+0x220>)
 8008a98:	f7fe fc7f 	bl	800739a <memchr>
 8008a9c:	9a04      	ldr	r2, [sp, #16]
 8008a9e:	b9d8      	cbnz	r0, 8008ad8 <_vfiprintf_r+0x110>
 8008aa0:	06d1      	lsls	r1, r2, #27
 8008aa2:	bf44      	itt	mi
 8008aa4:	2320      	movmi	r3, #32
 8008aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008aaa:	0713      	lsls	r3, r2, #28
 8008aac:	bf44      	itt	mi
 8008aae:	232b      	movmi	r3, #43	; 0x2b
 8008ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8008aba:	d015      	beq.n	8008ae8 <_vfiprintf_r+0x120>
 8008abc:	4654      	mov	r4, sl
 8008abe:	2000      	movs	r0, #0
 8008ac0:	f04f 0c0a 	mov.w	ip, #10
 8008ac4:	9a07      	ldr	r2, [sp, #28]
 8008ac6:	4621      	mov	r1, r4
 8008ac8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008acc:	3b30      	subs	r3, #48	; 0x30
 8008ace:	2b09      	cmp	r3, #9
 8008ad0:	d94d      	bls.n	8008b6e <_vfiprintf_r+0x1a6>
 8008ad2:	b1b0      	cbz	r0, 8008b02 <_vfiprintf_r+0x13a>
 8008ad4:	9207      	str	r2, [sp, #28]
 8008ad6:	e014      	b.n	8008b02 <_vfiprintf_r+0x13a>
 8008ad8:	eba0 0308 	sub.w	r3, r0, r8
 8008adc:	fa09 f303 	lsl.w	r3, r9, r3
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	46a2      	mov	sl, r4
 8008ae4:	9304      	str	r3, [sp, #16]
 8008ae6:	e7d2      	b.n	8008a8e <_vfiprintf_r+0xc6>
 8008ae8:	9b03      	ldr	r3, [sp, #12]
 8008aea:	1d19      	adds	r1, r3, #4
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	9103      	str	r1, [sp, #12]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	bfbb      	ittet	lt
 8008af4:	425b      	neglt	r3, r3
 8008af6:	f042 0202 	orrlt.w	r2, r2, #2
 8008afa:	9307      	strge	r3, [sp, #28]
 8008afc:	9307      	strlt	r3, [sp, #28]
 8008afe:	bfb8      	it	lt
 8008b00:	9204      	strlt	r2, [sp, #16]
 8008b02:	7823      	ldrb	r3, [r4, #0]
 8008b04:	2b2e      	cmp	r3, #46	; 0x2e
 8008b06:	d10c      	bne.n	8008b22 <_vfiprintf_r+0x15a>
 8008b08:	7863      	ldrb	r3, [r4, #1]
 8008b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8008b0c:	d134      	bne.n	8008b78 <_vfiprintf_r+0x1b0>
 8008b0e:	9b03      	ldr	r3, [sp, #12]
 8008b10:	3402      	adds	r4, #2
 8008b12:	1d1a      	adds	r2, r3, #4
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	9203      	str	r2, [sp, #12]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	bfb8      	it	lt
 8008b1c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b20:	9305      	str	r3, [sp, #20]
 8008b22:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008bec <_vfiprintf_r+0x224>
 8008b26:	2203      	movs	r2, #3
 8008b28:	4650      	mov	r0, sl
 8008b2a:	7821      	ldrb	r1, [r4, #0]
 8008b2c:	f7fe fc35 	bl	800739a <memchr>
 8008b30:	b138      	cbz	r0, 8008b42 <_vfiprintf_r+0x17a>
 8008b32:	2240      	movs	r2, #64	; 0x40
 8008b34:	9b04      	ldr	r3, [sp, #16]
 8008b36:	eba0 000a 	sub.w	r0, r0, sl
 8008b3a:	4082      	lsls	r2, r0
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	3401      	adds	r4, #1
 8008b40:	9304      	str	r3, [sp, #16]
 8008b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b46:	2206      	movs	r2, #6
 8008b48:	4829      	ldr	r0, [pc, #164]	; (8008bf0 <_vfiprintf_r+0x228>)
 8008b4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b4e:	f7fe fc24 	bl	800739a <memchr>
 8008b52:	2800      	cmp	r0, #0
 8008b54:	d03f      	beq.n	8008bd6 <_vfiprintf_r+0x20e>
 8008b56:	4b27      	ldr	r3, [pc, #156]	; (8008bf4 <_vfiprintf_r+0x22c>)
 8008b58:	bb1b      	cbnz	r3, 8008ba2 <_vfiprintf_r+0x1da>
 8008b5a:	9b03      	ldr	r3, [sp, #12]
 8008b5c:	3307      	adds	r3, #7
 8008b5e:	f023 0307 	bic.w	r3, r3, #7
 8008b62:	3308      	adds	r3, #8
 8008b64:	9303      	str	r3, [sp, #12]
 8008b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b68:	443b      	add	r3, r7
 8008b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b6c:	e768      	b.n	8008a40 <_vfiprintf_r+0x78>
 8008b6e:	460c      	mov	r4, r1
 8008b70:	2001      	movs	r0, #1
 8008b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b76:	e7a6      	b.n	8008ac6 <_vfiprintf_r+0xfe>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	f04f 0c0a 	mov.w	ip, #10
 8008b7e:	4619      	mov	r1, r3
 8008b80:	3401      	adds	r4, #1
 8008b82:	9305      	str	r3, [sp, #20]
 8008b84:	4620      	mov	r0, r4
 8008b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b8a:	3a30      	subs	r2, #48	; 0x30
 8008b8c:	2a09      	cmp	r2, #9
 8008b8e:	d903      	bls.n	8008b98 <_vfiprintf_r+0x1d0>
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d0c6      	beq.n	8008b22 <_vfiprintf_r+0x15a>
 8008b94:	9105      	str	r1, [sp, #20]
 8008b96:	e7c4      	b.n	8008b22 <_vfiprintf_r+0x15a>
 8008b98:	4604      	mov	r4, r0
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ba0:	e7f0      	b.n	8008b84 <_vfiprintf_r+0x1bc>
 8008ba2:	ab03      	add	r3, sp, #12
 8008ba4:	9300      	str	r3, [sp, #0]
 8008ba6:	462a      	mov	r2, r5
 8008ba8:	4630      	mov	r0, r6
 8008baa:	4b13      	ldr	r3, [pc, #76]	; (8008bf8 <_vfiprintf_r+0x230>)
 8008bac:	a904      	add	r1, sp, #16
 8008bae:	f7fd fdab 	bl	8006708 <_printf_float>
 8008bb2:	4607      	mov	r7, r0
 8008bb4:	1c78      	adds	r0, r7, #1
 8008bb6:	d1d6      	bne.n	8008b66 <_vfiprintf_r+0x19e>
 8008bb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008bba:	07d9      	lsls	r1, r3, #31
 8008bbc:	d405      	bmi.n	8008bca <_vfiprintf_r+0x202>
 8008bbe:	89ab      	ldrh	r3, [r5, #12]
 8008bc0:	059a      	lsls	r2, r3, #22
 8008bc2:	d402      	bmi.n	8008bca <_vfiprintf_r+0x202>
 8008bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008bc6:	f7fe fbe7 	bl	8007398 <__retarget_lock_release_recursive>
 8008bca:	89ab      	ldrh	r3, [r5, #12]
 8008bcc:	065b      	lsls	r3, r3, #25
 8008bce:	f53f af1d 	bmi.w	8008a0c <_vfiprintf_r+0x44>
 8008bd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bd4:	e71c      	b.n	8008a10 <_vfiprintf_r+0x48>
 8008bd6:	ab03      	add	r3, sp, #12
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	462a      	mov	r2, r5
 8008bdc:	4630      	mov	r0, r6
 8008bde:	4b06      	ldr	r3, [pc, #24]	; (8008bf8 <_vfiprintf_r+0x230>)
 8008be0:	a904      	add	r1, sp, #16
 8008be2:	f7fe f831 	bl	8006c48 <_printf_i>
 8008be6:	e7e4      	b.n	8008bb2 <_vfiprintf_r+0x1ea>
 8008be8:	0800a4c4 	.word	0x0800a4c4
 8008bec:	0800a4ca 	.word	0x0800a4ca
 8008bf0:	0800a4ce 	.word	0x0800a4ce
 8008bf4:	08006709 	.word	0x08006709
 8008bf8:	080089a3 	.word	0x080089a3

08008bfc <__sflush_r>:
 8008bfc:	898a      	ldrh	r2, [r1, #12]
 8008bfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c00:	4605      	mov	r5, r0
 8008c02:	0710      	lsls	r0, r2, #28
 8008c04:	460c      	mov	r4, r1
 8008c06:	d457      	bmi.n	8008cb8 <__sflush_r+0xbc>
 8008c08:	684b      	ldr	r3, [r1, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	dc04      	bgt.n	8008c18 <__sflush_r+0x1c>
 8008c0e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	dc01      	bgt.n	8008c18 <__sflush_r+0x1c>
 8008c14:	2000      	movs	r0, #0
 8008c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c1a:	2e00      	cmp	r6, #0
 8008c1c:	d0fa      	beq.n	8008c14 <__sflush_r+0x18>
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008c24:	682f      	ldr	r7, [r5, #0]
 8008c26:	6a21      	ldr	r1, [r4, #32]
 8008c28:	602b      	str	r3, [r5, #0]
 8008c2a:	d032      	beq.n	8008c92 <__sflush_r+0x96>
 8008c2c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c2e:	89a3      	ldrh	r3, [r4, #12]
 8008c30:	075a      	lsls	r2, r3, #29
 8008c32:	d505      	bpl.n	8008c40 <__sflush_r+0x44>
 8008c34:	6863      	ldr	r3, [r4, #4]
 8008c36:	1ac0      	subs	r0, r0, r3
 8008c38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c3a:	b10b      	cbz	r3, 8008c40 <__sflush_r+0x44>
 8008c3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c3e:	1ac0      	subs	r0, r0, r3
 8008c40:	2300      	movs	r3, #0
 8008c42:	4602      	mov	r2, r0
 8008c44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c46:	4628      	mov	r0, r5
 8008c48:	6a21      	ldr	r1, [r4, #32]
 8008c4a:	47b0      	blx	r6
 8008c4c:	1c43      	adds	r3, r0, #1
 8008c4e:	89a3      	ldrh	r3, [r4, #12]
 8008c50:	d106      	bne.n	8008c60 <__sflush_r+0x64>
 8008c52:	6829      	ldr	r1, [r5, #0]
 8008c54:	291d      	cmp	r1, #29
 8008c56:	d82b      	bhi.n	8008cb0 <__sflush_r+0xb4>
 8008c58:	4a28      	ldr	r2, [pc, #160]	; (8008cfc <__sflush_r+0x100>)
 8008c5a:	410a      	asrs	r2, r1
 8008c5c:	07d6      	lsls	r6, r2, #31
 8008c5e:	d427      	bmi.n	8008cb0 <__sflush_r+0xb4>
 8008c60:	2200      	movs	r2, #0
 8008c62:	6062      	str	r2, [r4, #4]
 8008c64:	6922      	ldr	r2, [r4, #16]
 8008c66:	04d9      	lsls	r1, r3, #19
 8008c68:	6022      	str	r2, [r4, #0]
 8008c6a:	d504      	bpl.n	8008c76 <__sflush_r+0x7a>
 8008c6c:	1c42      	adds	r2, r0, #1
 8008c6e:	d101      	bne.n	8008c74 <__sflush_r+0x78>
 8008c70:	682b      	ldr	r3, [r5, #0]
 8008c72:	b903      	cbnz	r3, 8008c76 <__sflush_r+0x7a>
 8008c74:	6560      	str	r0, [r4, #84]	; 0x54
 8008c76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c78:	602f      	str	r7, [r5, #0]
 8008c7a:	2900      	cmp	r1, #0
 8008c7c:	d0ca      	beq.n	8008c14 <__sflush_r+0x18>
 8008c7e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c82:	4299      	cmp	r1, r3
 8008c84:	d002      	beq.n	8008c8c <__sflush_r+0x90>
 8008c86:	4628      	mov	r0, r5
 8008c88:	f7ff fa02 	bl	8008090 <_free_r>
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	6360      	str	r0, [r4, #52]	; 0x34
 8008c90:	e7c1      	b.n	8008c16 <__sflush_r+0x1a>
 8008c92:	2301      	movs	r3, #1
 8008c94:	4628      	mov	r0, r5
 8008c96:	47b0      	blx	r6
 8008c98:	1c41      	adds	r1, r0, #1
 8008c9a:	d1c8      	bne.n	8008c2e <__sflush_r+0x32>
 8008c9c:	682b      	ldr	r3, [r5, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d0c5      	beq.n	8008c2e <__sflush_r+0x32>
 8008ca2:	2b1d      	cmp	r3, #29
 8008ca4:	d001      	beq.n	8008caa <__sflush_r+0xae>
 8008ca6:	2b16      	cmp	r3, #22
 8008ca8:	d101      	bne.n	8008cae <__sflush_r+0xb2>
 8008caa:	602f      	str	r7, [r5, #0]
 8008cac:	e7b2      	b.n	8008c14 <__sflush_r+0x18>
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cb4:	81a3      	strh	r3, [r4, #12]
 8008cb6:	e7ae      	b.n	8008c16 <__sflush_r+0x1a>
 8008cb8:	690f      	ldr	r7, [r1, #16]
 8008cba:	2f00      	cmp	r7, #0
 8008cbc:	d0aa      	beq.n	8008c14 <__sflush_r+0x18>
 8008cbe:	0793      	lsls	r3, r2, #30
 8008cc0:	bf18      	it	ne
 8008cc2:	2300      	movne	r3, #0
 8008cc4:	680e      	ldr	r6, [r1, #0]
 8008cc6:	bf08      	it	eq
 8008cc8:	694b      	ldreq	r3, [r1, #20]
 8008cca:	1bf6      	subs	r6, r6, r7
 8008ccc:	600f      	str	r7, [r1, #0]
 8008cce:	608b      	str	r3, [r1, #8]
 8008cd0:	2e00      	cmp	r6, #0
 8008cd2:	dd9f      	ble.n	8008c14 <__sflush_r+0x18>
 8008cd4:	4633      	mov	r3, r6
 8008cd6:	463a      	mov	r2, r7
 8008cd8:	4628      	mov	r0, r5
 8008cda:	6a21      	ldr	r1, [r4, #32]
 8008cdc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008ce0:	47e0      	blx	ip
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	dc06      	bgt.n	8008cf4 <__sflush_r+0xf8>
 8008ce6:	89a3      	ldrh	r3, [r4, #12]
 8008ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cf0:	81a3      	strh	r3, [r4, #12]
 8008cf2:	e790      	b.n	8008c16 <__sflush_r+0x1a>
 8008cf4:	4407      	add	r7, r0
 8008cf6:	1a36      	subs	r6, r6, r0
 8008cf8:	e7ea      	b.n	8008cd0 <__sflush_r+0xd4>
 8008cfa:	bf00      	nop
 8008cfc:	dfbffffe 	.word	0xdfbffffe

08008d00 <_fflush_r>:
 8008d00:	b538      	push	{r3, r4, r5, lr}
 8008d02:	690b      	ldr	r3, [r1, #16]
 8008d04:	4605      	mov	r5, r0
 8008d06:	460c      	mov	r4, r1
 8008d08:	b913      	cbnz	r3, 8008d10 <_fflush_r+0x10>
 8008d0a:	2500      	movs	r5, #0
 8008d0c:	4628      	mov	r0, r5
 8008d0e:	bd38      	pop	{r3, r4, r5, pc}
 8008d10:	b118      	cbz	r0, 8008d1a <_fflush_r+0x1a>
 8008d12:	6a03      	ldr	r3, [r0, #32]
 8008d14:	b90b      	cbnz	r3, 8008d1a <_fflush_r+0x1a>
 8008d16:	f7fe f945 	bl	8006fa4 <__sinit>
 8008d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d0f3      	beq.n	8008d0a <_fflush_r+0xa>
 8008d22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008d24:	07d0      	lsls	r0, r2, #31
 8008d26:	d404      	bmi.n	8008d32 <_fflush_r+0x32>
 8008d28:	0599      	lsls	r1, r3, #22
 8008d2a:	d402      	bmi.n	8008d32 <_fflush_r+0x32>
 8008d2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d2e:	f7fe fb32 	bl	8007396 <__retarget_lock_acquire_recursive>
 8008d32:	4628      	mov	r0, r5
 8008d34:	4621      	mov	r1, r4
 8008d36:	f7ff ff61 	bl	8008bfc <__sflush_r>
 8008d3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d3c:	4605      	mov	r5, r0
 8008d3e:	07da      	lsls	r2, r3, #31
 8008d40:	d4e4      	bmi.n	8008d0c <_fflush_r+0xc>
 8008d42:	89a3      	ldrh	r3, [r4, #12]
 8008d44:	059b      	lsls	r3, r3, #22
 8008d46:	d4e1      	bmi.n	8008d0c <_fflush_r+0xc>
 8008d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d4a:	f7fe fb25 	bl	8007398 <__retarget_lock_release_recursive>
 8008d4e:	e7dd      	b.n	8008d0c <_fflush_r+0xc>

08008d50 <__swhatbuf_r>:
 8008d50:	b570      	push	{r4, r5, r6, lr}
 8008d52:	460c      	mov	r4, r1
 8008d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d58:	4615      	mov	r5, r2
 8008d5a:	2900      	cmp	r1, #0
 8008d5c:	461e      	mov	r6, r3
 8008d5e:	b096      	sub	sp, #88	; 0x58
 8008d60:	da0c      	bge.n	8008d7c <__swhatbuf_r+0x2c>
 8008d62:	89a3      	ldrh	r3, [r4, #12]
 8008d64:	2100      	movs	r1, #0
 8008d66:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008d6a:	bf0c      	ite	eq
 8008d6c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008d70:	2340      	movne	r3, #64	; 0x40
 8008d72:	2000      	movs	r0, #0
 8008d74:	6031      	str	r1, [r6, #0]
 8008d76:	602b      	str	r3, [r5, #0]
 8008d78:	b016      	add	sp, #88	; 0x58
 8008d7a:	bd70      	pop	{r4, r5, r6, pc}
 8008d7c:	466a      	mov	r2, sp
 8008d7e:	f000 f849 	bl	8008e14 <_fstat_r>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	dbed      	blt.n	8008d62 <__swhatbuf_r+0x12>
 8008d86:	9901      	ldr	r1, [sp, #4]
 8008d88:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008d8c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008d90:	4259      	negs	r1, r3
 8008d92:	4159      	adcs	r1, r3
 8008d94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d98:	e7eb      	b.n	8008d72 <__swhatbuf_r+0x22>

08008d9a <__smakebuf_r>:
 8008d9a:	898b      	ldrh	r3, [r1, #12]
 8008d9c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d9e:	079d      	lsls	r5, r3, #30
 8008da0:	4606      	mov	r6, r0
 8008da2:	460c      	mov	r4, r1
 8008da4:	d507      	bpl.n	8008db6 <__smakebuf_r+0x1c>
 8008da6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008daa:	6023      	str	r3, [r4, #0]
 8008dac:	6123      	str	r3, [r4, #16]
 8008dae:	2301      	movs	r3, #1
 8008db0:	6163      	str	r3, [r4, #20]
 8008db2:	b002      	add	sp, #8
 8008db4:	bd70      	pop	{r4, r5, r6, pc}
 8008db6:	466a      	mov	r2, sp
 8008db8:	ab01      	add	r3, sp, #4
 8008dba:	f7ff ffc9 	bl	8008d50 <__swhatbuf_r>
 8008dbe:	9900      	ldr	r1, [sp, #0]
 8008dc0:	4605      	mov	r5, r0
 8008dc2:	4630      	mov	r0, r6
 8008dc4:	f7ff f9d4 	bl	8008170 <_malloc_r>
 8008dc8:	b948      	cbnz	r0, 8008dde <__smakebuf_r+0x44>
 8008dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dce:	059a      	lsls	r2, r3, #22
 8008dd0:	d4ef      	bmi.n	8008db2 <__smakebuf_r+0x18>
 8008dd2:	f023 0303 	bic.w	r3, r3, #3
 8008dd6:	f043 0302 	orr.w	r3, r3, #2
 8008dda:	81a3      	strh	r3, [r4, #12]
 8008ddc:	e7e3      	b.n	8008da6 <__smakebuf_r+0xc>
 8008dde:	89a3      	ldrh	r3, [r4, #12]
 8008de0:	6020      	str	r0, [r4, #0]
 8008de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008de6:	81a3      	strh	r3, [r4, #12]
 8008de8:	9b00      	ldr	r3, [sp, #0]
 8008dea:	6120      	str	r0, [r4, #16]
 8008dec:	6163      	str	r3, [r4, #20]
 8008dee:	9b01      	ldr	r3, [sp, #4]
 8008df0:	b15b      	cbz	r3, 8008e0a <__smakebuf_r+0x70>
 8008df2:	4630      	mov	r0, r6
 8008df4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008df8:	f000 f81e 	bl	8008e38 <_isatty_r>
 8008dfc:	b128      	cbz	r0, 8008e0a <__smakebuf_r+0x70>
 8008dfe:	89a3      	ldrh	r3, [r4, #12]
 8008e00:	f023 0303 	bic.w	r3, r3, #3
 8008e04:	f043 0301 	orr.w	r3, r3, #1
 8008e08:	81a3      	strh	r3, [r4, #12]
 8008e0a:	89a3      	ldrh	r3, [r4, #12]
 8008e0c:	431d      	orrs	r5, r3
 8008e0e:	81a5      	strh	r5, [r4, #12]
 8008e10:	e7cf      	b.n	8008db2 <__smakebuf_r+0x18>
	...

08008e14 <_fstat_r>:
 8008e14:	b538      	push	{r3, r4, r5, lr}
 8008e16:	2300      	movs	r3, #0
 8008e18:	4d06      	ldr	r5, [pc, #24]	; (8008e34 <_fstat_r+0x20>)
 8008e1a:	4604      	mov	r4, r0
 8008e1c:	4608      	mov	r0, r1
 8008e1e:	4611      	mov	r1, r2
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	f7fa f952 	bl	80030ca <_fstat>
 8008e26:	1c43      	adds	r3, r0, #1
 8008e28:	d102      	bne.n	8008e30 <_fstat_r+0x1c>
 8008e2a:	682b      	ldr	r3, [r5, #0]
 8008e2c:	b103      	cbz	r3, 8008e30 <_fstat_r+0x1c>
 8008e2e:	6023      	str	r3, [r4, #0]
 8008e30:	bd38      	pop	{r3, r4, r5, pc}
 8008e32:	bf00      	nop
 8008e34:	200004d8 	.word	0x200004d8

08008e38 <_isatty_r>:
 8008e38:	b538      	push	{r3, r4, r5, lr}
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	4d05      	ldr	r5, [pc, #20]	; (8008e54 <_isatty_r+0x1c>)
 8008e3e:	4604      	mov	r4, r0
 8008e40:	4608      	mov	r0, r1
 8008e42:	602b      	str	r3, [r5, #0]
 8008e44:	f7fa f950 	bl	80030e8 <_isatty>
 8008e48:	1c43      	adds	r3, r0, #1
 8008e4a:	d102      	bne.n	8008e52 <_isatty_r+0x1a>
 8008e4c:	682b      	ldr	r3, [r5, #0]
 8008e4e:	b103      	cbz	r3, 8008e52 <_isatty_r+0x1a>
 8008e50:	6023      	str	r3, [r4, #0]
 8008e52:	bd38      	pop	{r3, r4, r5, pc}
 8008e54:	200004d8 	.word	0x200004d8

08008e58 <_sbrk_r>:
 8008e58:	b538      	push	{r3, r4, r5, lr}
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	4d05      	ldr	r5, [pc, #20]	; (8008e74 <_sbrk_r+0x1c>)
 8008e5e:	4604      	mov	r4, r0
 8008e60:	4608      	mov	r0, r1
 8008e62:	602b      	str	r3, [r5, #0]
 8008e64:	f7fa f956 	bl	8003114 <_sbrk>
 8008e68:	1c43      	adds	r3, r0, #1
 8008e6a:	d102      	bne.n	8008e72 <_sbrk_r+0x1a>
 8008e6c:	682b      	ldr	r3, [r5, #0]
 8008e6e:	b103      	cbz	r3, 8008e72 <_sbrk_r+0x1a>
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	bd38      	pop	{r3, r4, r5, pc}
 8008e74:	200004d8 	.word	0x200004d8

08008e78 <memcpy>:
 8008e78:	440a      	add	r2, r1
 8008e7a:	4291      	cmp	r1, r2
 8008e7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e80:	d100      	bne.n	8008e84 <memcpy+0xc>
 8008e82:	4770      	bx	lr
 8008e84:	b510      	push	{r4, lr}
 8008e86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e8a:	4291      	cmp	r1, r2
 8008e8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e90:	d1f9      	bne.n	8008e86 <memcpy+0xe>
 8008e92:	bd10      	pop	{r4, pc}

08008e94 <__assert_func>:
 8008e94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e96:	4614      	mov	r4, r2
 8008e98:	461a      	mov	r2, r3
 8008e9a:	4b09      	ldr	r3, [pc, #36]	; (8008ec0 <__assert_func+0x2c>)
 8008e9c:	4605      	mov	r5, r0
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68d8      	ldr	r0, [r3, #12]
 8008ea2:	b14c      	cbz	r4, 8008eb8 <__assert_func+0x24>
 8008ea4:	4b07      	ldr	r3, [pc, #28]	; (8008ec4 <__assert_func+0x30>)
 8008ea6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008eaa:	9100      	str	r1, [sp, #0]
 8008eac:	462b      	mov	r3, r5
 8008eae:	4906      	ldr	r1, [pc, #24]	; (8008ec8 <__assert_func+0x34>)
 8008eb0:	f000 f842 	bl	8008f38 <fiprintf>
 8008eb4:	f000 f852 	bl	8008f5c <abort>
 8008eb8:	4b04      	ldr	r3, [pc, #16]	; (8008ecc <__assert_func+0x38>)
 8008eba:	461c      	mov	r4, r3
 8008ebc:	e7f3      	b.n	8008ea6 <__assert_func+0x12>
 8008ebe:	bf00      	nop
 8008ec0:	2000007c 	.word	0x2000007c
 8008ec4:	0800a4df 	.word	0x0800a4df
 8008ec8:	0800a4ec 	.word	0x0800a4ec
 8008ecc:	0800a51a 	.word	0x0800a51a

08008ed0 <_calloc_r>:
 8008ed0:	b570      	push	{r4, r5, r6, lr}
 8008ed2:	fba1 5402 	umull	r5, r4, r1, r2
 8008ed6:	b934      	cbnz	r4, 8008ee6 <_calloc_r+0x16>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	f7ff f949 	bl	8008170 <_malloc_r>
 8008ede:	4606      	mov	r6, r0
 8008ee0:	b928      	cbnz	r0, 8008eee <_calloc_r+0x1e>
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	bd70      	pop	{r4, r5, r6, pc}
 8008ee6:	220c      	movs	r2, #12
 8008ee8:	2600      	movs	r6, #0
 8008eea:	6002      	str	r2, [r0, #0]
 8008eec:	e7f9      	b.n	8008ee2 <_calloc_r+0x12>
 8008eee:	462a      	mov	r2, r5
 8008ef0:	4621      	mov	r1, r4
 8008ef2:	f7fe f9d3 	bl	800729c <memset>
 8008ef6:	e7f4      	b.n	8008ee2 <_calloc_r+0x12>

08008ef8 <__ascii_mbtowc>:
 8008ef8:	b082      	sub	sp, #8
 8008efa:	b901      	cbnz	r1, 8008efe <__ascii_mbtowc+0x6>
 8008efc:	a901      	add	r1, sp, #4
 8008efe:	b142      	cbz	r2, 8008f12 <__ascii_mbtowc+0x1a>
 8008f00:	b14b      	cbz	r3, 8008f16 <__ascii_mbtowc+0x1e>
 8008f02:	7813      	ldrb	r3, [r2, #0]
 8008f04:	600b      	str	r3, [r1, #0]
 8008f06:	7812      	ldrb	r2, [r2, #0]
 8008f08:	1e10      	subs	r0, r2, #0
 8008f0a:	bf18      	it	ne
 8008f0c:	2001      	movne	r0, #1
 8008f0e:	b002      	add	sp, #8
 8008f10:	4770      	bx	lr
 8008f12:	4610      	mov	r0, r2
 8008f14:	e7fb      	b.n	8008f0e <__ascii_mbtowc+0x16>
 8008f16:	f06f 0001 	mvn.w	r0, #1
 8008f1a:	e7f8      	b.n	8008f0e <__ascii_mbtowc+0x16>

08008f1c <__ascii_wctomb>:
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	4608      	mov	r0, r1
 8008f20:	b141      	cbz	r1, 8008f34 <__ascii_wctomb+0x18>
 8008f22:	2aff      	cmp	r2, #255	; 0xff
 8008f24:	d904      	bls.n	8008f30 <__ascii_wctomb+0x14>
 8008f26:	228a      	movs	r2, #138	; 0x8a
 8008f28:	f04f 30ff 	mov.w	r0, #4294967295
 8008f2c:	601a      	str	r2, [r3, #0]
 8008f2e:	4770      	bx	lr
 8008f30:	2001      	movs	r0, #1
 8008f32:	700a      	strb	r2, [r1, #0]
 8008f34:	4770      	bx	lr
	...

08008f38 <fiprintf>:
 8008f38:	b40e      	push	{r1, r2, r3}
 8008f3a:	b503      	push	{r0, r1, lr}
 8008f3c:	4601      	mov	r1, r0
 8008f3e:	ab03      	add	r3, sp, #12
 8008f40:	4805      	ldr	r0, [pc, #20]	; (8008f58 <fiprintf+0x20>)
 8008f42:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f46:	6800      	ldr	r0, [r0, #0]
 8008f48:	9301      	str	r3, [sp, #4]
 8008f4a:	f7ff fd3d 	bl	80089c8 <_vfiprintf_r>
 8008f4e:	b002      	add	sp, #8
 8008f50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f54:	b003      	add	sp, #12
 8008f56:	4770      	bx	lr
 8008f58:	2000007c 	.word	0x2000007c

08008f5c <abort>:
 8008f5c:	2006      	movs	r0, #6
 8008f5e:	b508      	push	{r3, lr}
 8008f60:	f000 f82c 	bl	8008fbc <raise>
 8008f64:	2001      	movs	r0, #1
 8008f66:	f7fa f87e 	bl	8003066 <_exit>

08008f6a <_raise_r>:
 8008f6a:	291f      	cmp	r1, #31
 8008f6c:	b538      	push	{r3, r4, r5, lr}
 8008f6e:	4604      	mov	r4, r0
 8008f70:	460d      	mov	r5, r1
 8008f72:	d904      	bls.n	8008f7e <_raise_r+0x14>
 8008f74:	2316      	movs	r3, #22
 8008f76:	6003      	str	r3, [r0, #0]
 8008f78:	f04f 30ff 	mov.w	r0, #4294967295
 8008f7c:	bd38      	pop	{r3, r4, r5, pc}
 8008f7e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008f80:	b112      	cbz	r2, 8008f88 <_raise_r+0x1e>
 8008f82:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f86:	b94b      	cbnz	r3, 8008f9c <_raise_r+0x32>
 8008f88:	4620      	mov	r0, r4
 8008f8a:	f000 f831 	bl	8008ff0 <_getpid_r>
 8008f8e:	462a      	mov	r2, r5
 8008f90:	4601      	mov	r1, r0
 8008f92:	4620      	mov	r0, r4
 8008f94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f98:	f000 b818 	b.w	8008fcc <_kill_r>
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d00a      	beq.n	8008fb6 <_raise_r+0x4c>
 8008fa0:	1c59      	adds	r1, r3, #1
 8008fa2:	d103      	bne.n	8008fac <_raise_r+0x42>
 8008fa4:	2316      	movs	r3, #22
 8008fa6:	6003      	str	r3, [r0, #0]
 8008fa8:	2001      	movs	r0, #1
 8008faa:	e7e7      	b.n	8008f7c <_raise_r+0x12>
 8008fac:	2400      	movs	r4, #0
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008fb4:	4798      	blx	r3
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	e7e0      	b.n	8008f7c <_raise_r+0x12>
	...

08008fbc <raise>:
 8008fbc:	4b02      	ldr	r3, [pc, #8]	; (8008fc8 <raise+0xc>)
 8008fbe:	4601      	mov	r1, r0
 8008fc0:	6818      	ldr	r0, [r3, #0]
 8008fc2:	f7ff bfd2 	b.w	8008f6a <_raise_r>
 8008fc6:	bf00      	nop
 8008fc8:	2000007c 	.word	0x2000007c

08008fcc <_kill_r>:
 8008fcc:	b538      	push	{r3, r4, r5, lr}
 8008fce:	2300      	movs	r3, #0
 8008fd0:	4d06      	ldr	r5, [pc, #24]	; (8008fec <_kill_r+0x20>)
 8008fd2:	4604      	mov	r4, r0
 8008fd4:	4608      	mov	r0, r1
 8008fd6:	4611      	mov	r1, r2
 8008fd8:	602b      	str	r3, [r5, #0]
 8008fda:	f7fa f834 	bl	8003046 <_kill>
 8008fde:	1c43      	adds	r3, r0, #1
 8008fe0:	d102      	bne.n	8008fe8 <_kill_r+0x1c>
 8008fe2:	682b      	ldr	r3, [r5, #0]
 8008fe4:	b103      	cbz	r3, 8008fe8 <_kill_r+0x1c>
 8008fe6:	6023      	str	r3, [r4, #0]
 8008fe8:	bd38      	pop	{r3, r4, r5, pc}
 8008fea:	bf00      	nop
 8008fec:	200004d8 	.word	0x200004d8

08008ff0 <_getpid_r>:
 8008ff0:	f7fa b822 	b.w	8003038 <_getpid>

08008ff4 <fmodf>:
 8008ff4:	b570      	push	{r4, r5, r6, lr}
 8008ff6:	4606      	mov	r6, r0
 8008ff8:	460d      	mov	r5, r1
 8008ffa:	f000 f97f 	bl	80092fc <__ieee754_fmodf>
 8008ffe:	4629      	mov	r1, r5
 8009000:	4604      	mov	r4, r0
 8009002:	4630      	mov	r0, r6
 8009004:	f7f8 f880 	bl	8001108 <__aeabi_fcmpun>
 8009008:	b968      	cbnz	r0, 8009026 <fmodf+0x32>
 800900a:	2100      	movs	r1, #0
 800900c:	4628      	mov	r0, r5
 800900e:	f7f8 f849 	bl	80010a4 <__aeabi_fcmpeq>
 8009012:	b140      	cbz	r0, 8009026 <fmodf+0x32>
 8009014:	f7fe f994 	bl	8007340 <__errno>
 8009018:	2321      	movs	r3, #33	; 0x21
 800901a:	2100      	movs	r1, #0
 800901c:	6003      	str	r3, [r0, #0]
 800901e:	4608      	mov	r0, r1
 8009020:	f7f7 ff60 	bl	8000ee4 <__aeabi_fdiv>
 8009024:	4604      	mov	r4, r0
 8009026:	4620      	mov	r0, r4
 8009028:	bd70      	pop	{r4, r5, r6, pc}
	...

0800902c <cosf>:
 800902c:	b507      	push	{r0, r1, r2, lr}
 800902e:	4a1a      	ldr	r2, [pc, #104]	; (8009098 <cosf+0x6c>)
 8009030:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009034:	4293      	cmp	r3, r2
 8009036:	4601      	mov	r1, r0
 8009038:	dc05      	bgt.n	8009046 <cosf+0x1a>
 800903a:	2100      	movs	r1, #0
 800903c:	b003      	add	sp, #12
 800903e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009042:	f000 b865 	b.w	8009110 <__kernel_cosf>
 8009046:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800904a:	db04      	blt.n	8009056 <cosf+0x2a>
 800904c:	f7f7 fd8c 	bl	8000b68 <__aeabi_fsub>
 8009050:	b003      	add	sp, #12
 8009052:	f85d fb04 	ldr.w	pc, [sp], #4
 8009056:	4669      	mov	r1, sp
 8009058:	f000 f9d0 	bl	80093fc <__ieee754_rem_pio2f>
 800905c:	f000 0203 	and.w	r2, r0, #3
 8009060:	2a01      	cmp	r2, #1
 8009062:	d007      	beq.n	8009074 <cosf+0x48>
 8009064:	2a02      	cmp	r2, #2
 8009066:	d00c      	beq.n	8009082 <cosf+0x56>
 8009068:	b982      	cbnz	r2, 800908c <cosf+0x60>
 800906a:	9901      	ldr	r1, [sp, #4]
 800906c:	9800      	ldr	r0, [sp, #0]
 800906e:	f000 f84f 	bl	8009110 <__kernel_cosf>
 8009072:	e7ed      	b.n	8009050 <cosf+0x24>
 8009074:	9901      	ldr	r1, [sp, #4]
 8009076:	9800      	ldr	r0, [sp, #0]
 8009078:	f000 f8ca 	bl	8009210 <__kernel_sinf>
 800907c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009080:	e7e6      	b.n	8009050 <cosf+0x24>
 8009082:	9901      	ldr	r1, [sp, #4]
 8009084:	9800      	ldr	r0, [sp, #0]
 8009086:	f000 f843 	bl	8009110 <__kernel_cosf>
 800908a:	e7f7      	b.n	800907c <cosf+0x50>
 800908c:	2201      	movs	r2, #1
 800908e:	9901      	ldr	r1, [sp, #4]
 8009090:	9800      	ldr	r0, [sp, #0]
 8009092:	f000 f8bd 	bl	8009210 <__kernel_sinf>
 8009096:	e7db      	b.n	8009050 <cosf+0x24>
 8009098:	3f490fd8 	.word	0x3f490fd8

0800909c <sinf>:
 800909c:	b507      	push	{r0, r1, r2, lr}
 800909e:	4a1b      	ldr	r2, [pc, #108]	; (800910c <sinf+0x70>)
 80090a0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80090a4:	4293      	cmp	r3, r2
 80090a6:	4601      	mov	r1, r0
 80090a8:	dc06      	bgt.n	80090b8 <sinf+0x1c>
 80090aa:	2200      	movs	r2, #0
 80090ac:	2100      	movs	r1, #0
 80090ae:	b003      	add	sp, #12
 80090b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80090b4:	f000 b8ac 	b.w	8009210 <__kernel_sinf>
 80090b8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80090bc:	db04      	blt.n	80090c8 <sinf+0x2c>
 80090be:	f7f7 fd53 	bl	8000b68 <__aeabi_fsub>
 80090c2:	b003      	add	sp, #12
 80090c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80090c8:	4669      	mov	r1, sp
 80090ca:	f000 f997 	bl	80093fc <__ieee754_rem_pio2f>
 80090ce:	f000 0003 	and.w	r0, r0, #3
 80090d2:	2801      	cmp	r0, #1
 80090d4:	d008      	beq.n	80090e8 <sinf+0x4c>
 80090d6:	2802      	cmp	r0, #2
 80090d8:	d00b      	beq.n	80090f2 <sinf+0x56>
 80090da:	b990      	cbnz	r0, 8009102 <sinf+0x66>
 80090dc:	2201      	movs	r2, #1
 80090de:	9901      	ldr	r1, [sp, #4]
 80090e0:	9800      	ldr	r0, [sp, #0]
 80090e2:	f000 f895 	bl	8009210 <__kernel_sinf>
 80090e6:	e7ec      	b.n	80090c2 <sinf+0x26>
 80090e8:	9901      	ldr	r1, [sp, #4]
 80090ea:	9800      	ldr	r0, [sp, #0]
 80090ec:	f000 f810 	bl	8009110 <__kernel_cosf>
 80090f0:	e7e7      	b.n	80090c2 <sinf+0x26>
 80090f2:	2201      	movs	r2, #1
 80090f4:	9901      	ldr	r1, [sp, #4]
 80090f6:	9800      	ldr	r0, [sp, #0]
 80090f8:	f000 f88a 	bl	8009210 <__kernel_sinf>
 80090fc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009100:	e7df      	b.n	80090c2 <sinf+0x26>
 8009102:	9901      	ldr	r1, [sp, #4]
 8009104:	9800      	ldr	r0, [sp, #0]
 8009106:	f000 f803 	bl	8009110 <__kernel_cosf>
 800910a:	e7f7      	b.n	80090fc <sinf+0x60>
 800910c:	3f490fd8 	.word	0x3f490fd8

08009110 <__kernel_cosf>:
 8009110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009114:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8009118:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800911c:	4606      	mov	r6, r0
 800911e:	4688      	mov	r8, r1
 8009120:	da03      	bge.n	800912a <__kernel_cosf+0x1a>
 8009122:	f7f8 f807 	bl	8001134 <__aeabi_f2iz>
 8009126:	2800      	cmp	r0, #0
 8009128:	d05c      	beq.n	80091e4 <__kernel_cosf+0xd4>
 800912a:	4631      	mov	r1, r6
 800912c:	4630      	mov	r0, r6
 800912e:	f7f7 fe25 	bl	8000d7c <__aeabi_fmul>
 8009132:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009136:	4605      	mov	r5, r0
 8009138:	f7f7 fe20 	bl	8000d7c <__aeabi_fmul>
 800913c:	492b      	ldr	r1, [pc, #172]	; (80091ec <__kernel_cosf+0xdc>)
 800913e:	4607      	mov	r7, r0
 8009140:	4628      	mov	r0, r5
 8009142:	f7f7 fe1b 	bl	8000d7c <__aeabi_fmul>
 8009146:	492a      	ldr	r1, [pc, #168]	; (80091f0 <__kernel_cosf+0xe0>)
 8009148:	f7f7 fd10 	bl	8000b6c <__addsf3>
 800914c:	4629      	mov	r1, r5
 800914e:	f7f7 fe15 	bl	8000d7c <__aeabi_fmul>
 8009152:	4928      	ldr	r1, [pc, #160]	; (80091f4 <__kernel_cosf+0xe4>)
 8009154:	f7f7 fd08 	bl	8000b68 <__aeabi_fsub>
 8009158:	4629      	mov	r1, r5
 800915a:	f7f7 fe0f 	bl	8000d7c <__aeabi_fmul>
 800915e:	4926      	ldr	r1, [pc, #152]	; (80091f8 <__kernel_cosf+0xe8>)
 8009160:	f7f7 fd04 	bl	8000b6c <__addsf3>
 8009164:	4629      	mov	r1, r5
 8009166:	f7f7 fe09 	bl	8000d7c <__aeabi_fmul>
 800916a:	4924      	ldr	r1, [pc, #144]	; (80091fc <__kernel_cosf+0xec>)
 800916c:	f7f7 fcfc 	bl	8000b68 <__aeabi_fsub>
 8009170:	4629      	mov	r1, r5
 8009172:	f7f7 fe03 	bl	8000d7c <__aeabi_fmul>
 8009176:	4922      	ldr	r1, [pc, #136]	; (8009200 <__kernel_cosf+0xf0>)
 8009178:	f7f7 fcf8 	bl	8000b6c <__addsf3>
 800917c:	4629      	mov	r1, r5
 800917e:	f7f7 fdfd 	bl	8000d7c <__aeabi_fmul>
 8009182:	4629      	mov	r1, r5
 8009184:	f7f7 fdfa 	bl	8000d7c <__aeabi_fmul>
 8009188:	4641      	mov	r1, r8
 800918a:	4605      	mov	r5, r0
 800918c:	4630      	mov	r0, r6
 800918e:	f7f7 fdf5 	bl	8000d7c <__aeabi_fmul>
 8009192:	4601      	mov	r1, r0
 8009194:	4628      	mov	r0, r5
 8009196:	f7f7 fce7 	bl	8000b68 <__aeabi_fsub>
 800919a:	4b1a      	ldr	r3, [pc, #104]	; (8009204 <__kernel_cosf+0xf4>)
 800919c:	4605      	mov	r5, r0
 800919e:	429c      	cmp	r4, r3
 80091a0:	dc0a      	bgt.n	80091b8 <__kernel_cosf+0xa8>
 80091a2:	4601      	mov	r1, r0
 80091a4:	4638      	mov	r0, r7
 80091a6:	f7f7 fcdf 	bl	8000b68 <__aeabi_fsub>
 80091aa:	4601      	mov	r1, r0
 80091ac:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80091b0:	f7f7 fcda 	bl	8000b68 <__aeabi_fsub>
 80091b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b8:	4b13      	ldr	r3, [pc, #76]	; (8009208 <__kernel_cosf+0xf8>)
 80091ba:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80091be:	429c      	cmp	r4, r3
 80091c0:	bfcc      	ite	gt
 80091c2:	4c12      	ldrgt	r4, [pc, #72]	; (800920c <__kernel_cosf+0xfc>)
 80091c4:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 80091c8:	4621      	mov	r1, r4
 80091ca:	f7f7 fccd 	bl	8000b68 <__aeabi_fsub>
 80091ce:	4621      	mov	r1, r4
 80091d0:	4606      	mov	r6, r0
 80091d2:	4638      	mov	r0, r7
 80091d4:	f7f7 fcc8 	bl	8000b68 <__aeabi_fsub>
 80091d8:	4629      	mov	r1, r5
 80091da:	f7f7 fcc5 	bl	8000b68 <__aeabi_fsub>
 80091de:	4601      	mov	r1, r0
 80091e0:	4630      	mov	r0, r6
 80091e2:	e7e5      	b.n	80091b0 <__kernel_cosf+0xa0>
 80091e4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80091e8:	e7e4      	b.n	80091b4 <__kernel_cosf+0xa4>
 80091ea:	bf00      	nop
 80091ec:	ad47d74e 	.word	0xad47d74e
 80091f0:	310f74f6 	.word	0x310f74f6
 80091f4:	3493f27c 	.word	0x3493f27c
 80091f8:	37d00d01 	.word	0x37d00d01
 80091fc:	3ab60b61 	.word	0x3ab60b61
 8009200:	3d2aaaab 	.word	0x3d2aaaab
 8009204:	3e999999 	.word	0x3e999999
 8009208:	3f480000 	.word	0x3f480000
 800920c:	3e900000 	.word	0x3e900000

08009210 <__kernel_sinf>:
 8009210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009214:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009218:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800921c:	4604      	mov	r4, r0
 800921e:	460f      	mov	r7, r1
 8009220:	4691      	mov	r9, r2
 8009222:	da03      	bge.n	800922c <__kernel_sinf+0x1c>
 8009224:	f7f7 ff86 	bl	8001134 <__aeabi_f2iz>
 8009228:	2800      	cmp	r0, #0
 800922a:	d035      	beq.n	8009298 <__kernel_sinf+0x88>
 800922c:	4621      	mov	r1, r4
 800922e:	4620      	mov	r0, r4
 8009230:	f7f7 fda4 	bl	8000d7c <__aeabi_fmul>
 8009234:	4605      	mov	r5, r0
 8009236:	4601      	mov	r1, r0
 8009238:	4620      	mov	r0, r4
 800923a:	f7f7 fd9f 	bl	8000d7c <__aeabi_fmul>
 800923e:	4929      	ldr	r1, [pc, #164]	; (80092e4 <__kernel_sinf+0xd4>)
 8009240:	4606      	mov	r6, r0
 8009242:	4628      	mov	r0, r5
 8009244:	f7f7 fd9a 	bl	8000d7c <__aeabi_fmul>
 8009248:	4927      	ldr	r1, [pc, #156]	; (80092e8 <__kernel_sinf+0xd8>)
 800924a:	f7f7 fc8d 	bl	8000b68 <__aeabi_fsub>
 800924e:	4629      	mov	r1, r5
 8009250:	f7f7 fd94 	bl	8000d7c <__aeabi_fmul>
 8009254:	4925      	ldr	r1, [pc, #148]	; (80092ec <__kernel_sinf+0xdc>)
 8009256:	f7f7 fc89 	bl	8000b6c <__addsf3>
 800925a:	4629      	mov	r1, r5
 800925c:	f7f7 fd8e 	bl	8000d7c <__aeabi_fmul>
 8009260:	4923      	ldr	r1, [pc, #140]	; (80092f0 <__kernel_sinf+0xe0>)
 8009262:	f7f7 fc81 	bl	8000b68 <__aeabi_fsub>
 8009266:	4629      	mov	r1, r5
 8009268:	f7f7 fd88 	bl	8000d7c <__aeabi_fmul>
 800926c:	4921      	ldr	r1, [pc, #132]	; (80092f4 <__kernel_sinf+0xe4>)
 800926e:	f7f7 fc7d 	bl	8000b6c <__addsf3>
 8009272:	4680      	mov	r8, r0
 8009274:	f1b9 0f00 	cmp.w	r9, #0
 8009278:	d111      	bne.n	800929e <__kernel_sinf+0x8e>
 800927a:	4601      	mov	r1, r0
 800927c:	4628      	mov	r0, r5
 800927e:	f7f7 fd7d 	bl	8000d7c <__aeabi_fmul>
 8009282:	491d      	ldr	r1, [pc, #116]	; (80092f8 <__kernel_sinf+0xe8>)
 8009284:	f7f7 fc70 	bl	8000b68 <__aeabi_fsub>
 8009288:	4631      	mov	r1, r6
 800928a:	f7f7 fd77 	bl	8000d7c <__aeabi_fmul>
 800928e:	4601      	mov	r1, r0
 8009290:	4620      	mov	r0, r4
 8009292:	f7f7 fc6b 	bl	8000b6c <__addsf3>
 8009296:	4604      	mov	r4, r0
 8009298:	4620      	mov	r0, r4
 800929a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800929e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80092a2:	4638      	mov	r0, r7
 80092a4:	f7f7 fd6a 	bl	8000d7c <__aeabi_fmul>
 80092a8:	4641      	mov	r1, r8
 80092aa:	4681      	mov	r9, r0
 80092ac:	4630      	mov	r0, r6
 80092ae:	f7f7 fd65 	bl	8000d7c <__aeabi_fmul>
 80092b2:	4601      	mov	r1, r0
 80092b4:	4648      	mov	r0, r9
 80092b6:	f7f7 fc57 	bl	8000b68 <__aeabi_fsub>
 80092ba:	4629      	mov	r1, r5
 80092bc:	f7f7 fd5e 	bl	8000d7c <__aeabi_fmul>
 80092c0:	4639      	mov	r1, r7
 80092c2:	f7f7 fc51 	bl	8000b68 <__aeabi_fsub>
 80092c6:	490c      	ldr	r1, [pc, #48]	; (80092f8 <__kernel_sinf+0xe8>)
 80092c8:	4605      	mov	r5, r0
 80092ca:	4630      	mov	r0, r6
 80092cc:	f7f7 fd56 	bl	8000d7c <__aeabi_fmul>
 80092d0:	4601      	mov	r1, r0
 80092d2:	4628      	mov	r0, r5
 80092d4:	f7f7 fc4a 	bl	8000b6c <__addsf3>
 80092d8:	4601      	mov	r1, r0
 80092da:	4620      	mov	r0, r4
 80092dc:	f7f7 fc44 	bl	8000b68 <__aeabi_fsub>
 80092e0:	e7d9      	b.n	8009296 <__kernel_sinf+0x86>
 80092e2:	bf00      	nop
 80092e4:	2f2ec9d3 	.word	0x2f2ec9d3
 80092e8:	32d72f34 	.word	0x32d72f34
 80092ec:	3638ef1b 	.word	0x3638ef1b
 80092f0:	39500d01 	.word	0x39500d01
 80092f4:	3c088889 	.word	0x3c088889
 80092f8:	3e2aaaab 	.word	0x3e2aaaab

080092fc <__ieee754_fmodf>:
 80092fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fe:	f031 4500 	bics.w	r5, r1, #2147483648	; 0x80000000
 8009302:	460e      	mov	r6, r1
 8009304:	d008      	beq.n	8009318 <__ieee754_fmodf+0x1c>
 8009306:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
 800930a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800930e:	4603      	mov	r3, r0
 8009310:	da02      	bge.n	8009318 <__ieee754_fmodf+0x1c>
 8009312:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009316:	dd05      	ble.n	8009324 <__ieee754_fmodf+0x28>
 8009318:	f7f7 fd30 	bl	8000d7c <__aeabi_fmul>
 800931c:	4601      	mov	r1, r0
 800931e:	f7f7 fde1 	bl	8000ee4 <__aeabi_fdiv>
 8009322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009324:	42af      	cmp	r7, r5
 8009326:	dbfc      	blt.n	8009322 <__ieee754_fmodf+0x26>
 8009328:	f000 4400 	and.w	r4, r0, #2147483648	; 0x80000000
 800932c:	d104      	bne.n	8009338 <__ieee754_fmodf+0x3c>
 800932e:	4b32      	ldr	r3, [pc, #200]	; (80093f8 <__ieee754_fmodf+0xfc>)
 8009330:	0fe4      	lsrs	r4, r4, #31
 8009332:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009336:	e7f4      	b.n	8009322 <__ieee754_fmodf+0x26>
 8009338:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800933c:	d13e      	bne.n	80093bc <__ieee754_fmodf+0xc0>
 800933e:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8009342:	023a      	lsls	r2, r7, #8
 8009344:	2a00      	cmp	r2, #0
 8009346:	dc36      	bgt.n	80093b6 <__ieee754_fmodf+0xba>
 8009348:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800934c:	d13c      	bne.n	80093c8 <__ieee754_fmodf+0xcc>
 800934e:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8009352:	0228      	lsls	r0, r5, #8
 8009354:	2800      	cmp	r0, #0
 8009356:	da34      	bge.n	80093c2 <__ieee754_fmodf+0xc6>
 8009358:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800935c:	bfb5      	itete	lt
 800935e:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8009362:	f3c3 0316 	ubfxge	r3, r3, #0, #23
 8009366:	1a5b      	sublt	r3, r3, r1
 8009368:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800936c:	bfb8      	it	lt
 800936e:	fa07 f303 	lsllt.w	r3, r7, r3
 8009372:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009376:	bfb5      	itete	lt
 8009378:	f06f 007d 	mvnlt.w	r0, #125	; 0x7d
 800937c:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 8009380:	1a80      	sublt	r0, r0, r2
 8009382:	f446 0500 	orrge.w	r5, r6, #8388608	; 0x800000
 8009386:	bfb8      	it	lt
 8009388:	4085      	lsllt	r5, r0
 800938a:	1a89      	subs	r1, r1, r2
 800938c:	1b58      	subs	r0, r3, r5
 800938e:	b9f1      	cbnz	r1, 80093ce <__ieee754_fmodf+0xd2>
 8009390:	ea13 0320 	ands.w	r3, r3, r0, asr #32
 8009394:	bf38      	it	cc
 8009396:	4603      	movcc	r3, r0
 8009398:	2b00      	cmp	r3, #0
 800939a:	d0c8      	beq.n	800932e <__ieee754_fmodf+0x32>
 800939c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80093a0:	db1d      	blt.n	80093de <__ieee754_fmodf+0xe2>
 80093a2:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 80093a6:	db1d      	blt.n	80093e4 <__ieee754_fmodf+0xe8>
 80093a8:	f5a3 0000 	sub.w	r0, r3, #8388608	; 0x800000
 80093ac:	327f      	adds	r2, #127	; 0x7f
 80093ae:	4320      	orrs	r0, r4
 80093b0:	ea40 50c2 	orr.w	r0, r0, r2, lsl #23
 80093b4:	e7b5      	b.n	8009322 <__ieee754_fmodf+0x26>
 80093b6:	3901      	subs	r1, #1
 80093b8:	0052      	lsls	r2, r2, #1
 80093ba:	e7c3      	b.n	8009344 <__ieee754_fmodf+0x48>
 80093bc:	15f9      	asrs	r1, r7, #23
 80093be:	397f      	subs	r1, #127	; 0x7f
 80093c0:	e7c2      	b.n	8009348 <__ieee754_fmodf+0x4c>
 80093c2:	3a01      	subs	r2, #1
 80093c4:	0040      	lsls	r0, r0, #1
 80093c6:	e7c5      	b.n	8009354 <__ieee754_fmodf+0x58>
 80093c8:	15ea      	asrs	r2, r5, #23
 80093ca:	3a7f      	subs	r2, #127	; 0x7f
 80093cc:	e7c4      	b.n	8009358 <__ieee754_fmodf+0x5c>
 80093ce:	2800      	cmp	r0, #0
 80093d0:	da02      	bge.n	80093d8 <__ieee754_fmodf+0xdc>
 80093d2:	005b      	lsls	r3, r3, #1
 80093d4:	3901      	subs	r1, #1
 80093d6:	e7d9      	b.n	800938c <__ieee754_fmodf+0x90>
 80093d8:	d0a9      	beq.n	800932e <__ieee754_fmodf+0x32>
 80093da:	0043      	lsls	r3, r0, #1
 80093dc:	e7fa      	b.n	80093d4 <__ieee754_fmodf+0xd8>
 80093de:	005b      	lsls	r3, r3, #1
 80093e0:	3a01      	subs	r2, #1
 80093e2:	e7db      	b.n	800939c <__ieee754_fmodf+0xa0>
 80093e4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80093e8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80093ec:	3282      	adds	r2, #130	; 0x82
 80093ee:	fa43 f002 	asr.w	r0, r3, r2
 80093f2:	4320      	orrs	r0, r4
 80093f4:	e795      	b.n	8009322 <__ieee754_fmodf+0x26>
 80093f6:	bf00      	nop
 80093f8:	0800a61c 	.word	0x0800a61c

080093fc <__ieee754_rem_pio2f>:
 80093fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	4aa0      	ldr	r2, [pc, #640]	; (8009684 <__ieee754_rem_pio2f+0x288>)
 8009402:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8009406:	4296      	cmp	r6, r2
 8009408:	460c      	mov	r4, r1
 800940a:	4682      	mov	sl, r0
 800940c:	b087      	sub	sp, #28
 800940e:	dc04      	bgt.n	800941a <__ieee754_rem_pio2f+0x1e>
 8009410:	2300      	movs	r3, #0
 8009412:	6008      	str	r0, [r1, #0]
 8009414:	604b      	str	r3, [r1, #4]
 8009416:	2500      	movs	r5, #0
 8009418:	e01a      	b.n	8009450 <__ieee754_rem_pio2f+0x54>
 800941a:	4a9b      	ldr	r2, [pc, #620]	; (8009688 <__ieee754_rem_pio2f+0x28c>)
 800941c:	4296      	cmp	r6, r2
 800941e:	dc4b      	bgt.n	80094b8 <__ieee754_rem_pio2f+0xbc>
 8009420:	2800      	cmp	r0, #0
 8009422:	499a      	ldr	r1, [pc, #616]	; (800968c <__ieee754_rem_pio2f+0x290>)
 8009424:	4f9a      	ldr	r7, [pc, #616]	; (8009690 <__ieee754_rem_pio2f+0x294>)
 8009426:	f026 060f 	bic.w	r6, r6, #15
 800942a:	dd23      	ble.n	8009474 <__ieee754_rem_pio2f+0x78>
 800942c:	f7f7 fb9c 	bl	8000b68 <__aeabi_fsub>
 8009430:	42be      	cmp	r6, r7
 8009432:	4605      	mov	r5, r0
 8009434:	d010      	beq.n	8009458 <__ieee754_rem_pio2f+0x5c>
 8009436:	4997      	ldr	r1, [pc, #604]	; (8009694 <__ieee754_rem_pio2f+0x298>)
 8009438:	f7f7 fb96 	bl	8000b68 <__aeabi_fsub>
 800943c:	4601      	mov	r1, r0
 800943e:	6020      	str	r0, [r4, #0]
 8009440:	4628      	mov	r0, r5
 8009442:	f7f7 fb91 	bl	8000b68 <__aeabi_fsub>
 8009446:	4993      	ldr	r1, [pc, #588]	; (8009694 <__ieee754_rem_pio2f+0x298>)
 8009448:	f7f7 fb8e 	bl	8000b68 <__aeabi_fsub>
 800944c:	2501      	movs	r5, #1
 800944e:	6060      	str	r0, [r4, #4]
 8009450:	4628      	mov	r0, r5
 8009452:	b007      	add	sp, #28
 8009454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009458:	498f      	ldr	r1, [pc, #572]	; (8009698 <__ieee754_rem_pio2f+0x29c>)
 800945a:	f7f7 fb85 	bl	8000b68 <__aeabi_fsub>
 800945e:	498f      	ldr	r1, [pc, #572]	; (800969c <__ieee754_rem_pio2f+0x2a0>)
 8009460:	4605      	mov	r5, r0
 8009462:	f7f7 fb81 	bl	8000b68 <__aeabi_fsub>
 8009466:	4601      	mov	r1, r0
 8009468:	6020      	str	r0, [r4, #0]
 800946a:	4628      	mov	r0, r5
 800946c:	f7f7 fb7c 	bl	8000b68 <__aeabi_fsub>
 8009470:	498a      	ldr	r1, [pc, #552]	; (800969c <__ieee754_rem_pio2f+0x2a0>)
 8009472:	e7e9      	b.n	8009448 <__ieee754_rem_pio2f+0x4c>
 8009474:	f7f7 fb7a 	bl	8000b6c <__addsf3>
 8009478:	42be      	cmp	r6, r7
 800947a:	4605      	mov	r5, r0
 800947c:	d00e      	beq.n	800949c <__ieee754_rem_pio2f+0xa0>
 800947e:	4985      	ldr	r1, [pc, #532]	; (8009694 <__ieee754_rem_pio2f+0x298>)
 8009480:	f7f7 fb74 	bl	8000b6c <__addsf3>
 8009484:	4601      	mov	r1, r0
 8009486:	6020      	str	r0, [r4, #0]
 8009488:	4628      	mov	r0, r5
 800948a:	f7f7 fb6d 	bl	8000b68 <__aeabi_fsub>
 800948e:	4981      	ldr	r1, [pc, #516]	; (8009694 <__ieee754_rem_pio2f+0x298>)
 8009490:	f7f7 fb6c 	bl	8000b6c <__addsf3>
 8009494:	f04f 35ff 	mov.w	r5, #4294967295
 8009498:	6060      	str	r0, [r4, #4]
 800949a:	e7d9      	b.n	8009450 <__ieee754_rem_pio2f+0x54>
 800949c:	497e      	ldr	r1, [pc, #504]	; (8009698 <__ieee754_rem_pio2f+0x29c>)
 800949e:	f7f7 fb65 	bl	8000b6c <__addsf3>
 80094a2:	497e      	ldr	r1, [pc, #504]	; (800969c <__ieee754_rem_pio2f+0x2a0>)
 80094a4:	4605      	mov	r5, r0
 80094a6:	f7f7 fb61 	bl	8000b6c <__addsf3>
 80094aa:	4601      	mov	r1, r0
 80094ac:	6020      	str	r0, [r4, #0]
 80094ae:	4628      	mov	r0, r5
 80094b0:	f7f7 fb5a 	bl	8000b68 <__aeabi_fsub>
 80094b4:	4979      	ldr	r1, [pc, #484]	; (800969c <__ieee754_rem_pio2f+0x2a0>)
 80094b6:	e7eb      	b.n	8009490 <__ieee754_rem_pio2f+0x94>
 80094b8:	4a79      	ldr	r2, [pc, #484]	; (80096a0 <__ieee754_rem_pio2f+0x2a4>)
 80094ba:	4296      	cmp	r6, r2
 80094bc:	f300 8091 	bgt.w	80095e2 <__ieee754_rem_pio2f+0x1e6>
 80094c0:	f000 f8fa 	bl	80096b8 <fabsf>
 80094c4:	4977      	ldr	r1, [pc, #476]	; (80096a4 <__ieee754_rem_pio2f+0x2a8>)
 80094c6:	4607      	mov	r7, r0
 80094c8:	f7f7 fc58 	bl	8000d7c <__aeabi_fmul>
 80094cc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80094d0:	f7f7 fb4c 	bl	8000b6c <__addsf3>
 80094d4:	f7f7 fe2e 	bl	8001134 <__aeabi_f2iz>
 80094d8:	4605      	mov	r5, r0
 80094da:	f7f7 fbfb 	bl	8000cd4 <__aeabi_i2f>
 80094de:	496b      	ldr	r1, [pc, #428]	; (800968c <__ieee754_rem_pio2f+0x290>)
 80094e0:	4681      	mov	r9, r0
 80094e2:	f7f7 fc4b 	bl	8000d7c <__aeabi_fmul>
 80094e6:	4601      	mov	r1, r0
 80094e8:	4638      	mov	r0, r7
 80094ea:	f7f7 fb3d 	bl	8000b68 <__aeabi_fsub>
 80094ee:	4969      	ldr	r1, [pc, #420]	; (8009694 <__ieee754_rem_pio2f+0x298>)
 80094f0:	4680      	mov	r8, r0
 80094f2:	4648      	mov	r0, r9
 80094f4:	f7f7 fc42 	bl	8000d7c <__aeabi_fmul>
 80094f8:	2d1f      	cmp	r5, #31
 80094fa:	4607      	mov	r7, r0
 80094fc:	dc0c      	bgt.n	8009518 <__ieee754_rem_pio2f+0x11c>
 80094fe:	4a6a      	ldr	r2, [pc, #424]	; (80096a8 <__ieee754_rem_pio2f+0x2ac>)
 8009500:	1e69      	subs	r1, r5, #1
 8009502:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8009506:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800950a:	4293      	cmp	r3, r2
 800950c:	d004      	beq.n	8009518 <__ieee754_rem_pio2f+0x11c>
 800950e:	4639      	mov	r1, r7
 8009510:	4640      	mov	r0, r8
 8009512:	f7f7 fb29 	bl	8000b68 <__aeabi_fsub>
 8009516:	e00b      	b.n	8009530 <__ieee754_rem_pio2f+0x134>
 8009518:	4639      	mov	r1, r7
 800951a:	4640      	mov	r0, r8
 800951c:	f7f7 fb24 	bl	8000b68 <__aeabi_fsub>
 8009520:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009524:	ebc3 53d6 	rsb	r3, r3, r6, lsr #23
 8009528:	2b08      	cmp	r3, #8
 800952a:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800952e:	dc01      	bgt.n	8009534 <__ieee754_rem_pio2f+0x138>
 8009530:	6020      	str	r0, [r4, #0]
 8009532:	e026      	b.n	8009582 <__ieee754_rem_pio2f+0x186>
 8009534:	4958      	ldr	r1, [pc, #352]	; (8009698 <__ieee754_rem_pio2f+0x29c>)
 8009536:	4648      	mov	r0, r9
 8009538:	f7f7 fc20 	bl	8000d7c <__aeabi_fmul>
 800953c:	4607      	mov	r7, r0
 800953e:	4601      	mov	r1, r0
 8009540:	4640      	mov	r0, r8
 8009542:	f7f7 fb11 	bl	8000b68 <__aeabi_fsub>
 8009546:	4601      	mov	r1, r0
 8009548:	4606      	mov	r6, r0
 800954a:	4640      	mov	r0, r8
 800954c:	f7f7 fb0c 	bl	8000b68 <__aeabi_fsub>
 8009550:	4639      	mov	r1, r7
 8009552:	f7f7 fb09 	bl	8000b68 <__aeabi_fsub>
 8009556:	4607      	mov	r7, r0
 8009558:	4950      	ldr	r1, [pc, #320]	; (800969c <__ieee754_rem_pio2f+0x2a0>)
 800955a:	4648      	mov	r0, r9
 800955c:	f7f7 fc0e 	bl	8000d7c <__aeabi_fmul>
 8009560:	4639      	mov	r1, r7
 8009562:	f7f7 fb01 	bl	8000b68 <__aeabi_fsub>
 8009566:	4601      	mov	r1, r0
 8009568:	4607      	mov	r7, r0
 800956a:	4630      	mov	r0, r6
 800956c:	f7f7 fafc 	bl	8000b68 <__aeabi_fsub>
 8009570:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009574:	ebab 0b03 	sub.w	fp, fp, r3
 8009578:	f1bb 0f19 	cmp.w	fp, #25
 800957c:	dc16      	bgt.n	80095ac <__ieee754_rem_pio2f+0x1b0>
 800957e:	46b0      	mov	r8, r6
 8009580:	6020      	str	r0, [r4, #0]
 8009582:	6826      	ldr	r6, [r4, #0]
 8009584:	4640      	mov	r0, r8
 8009586:	4631      	mov	r1, r6
 8009588:	f7f7 faee 	bl	8000b68 <__aeabi_fsub>
 800958c:	4639      	mov	r1, r7
 800958e:	f7f7 faeb 	bl	8000b68 <__aeabi_fsub>
 8009592:	f1ba 0f00 	cmp.w	sl, #0
 8009596:	6060      	str	r0, [r4, #4]
 8009598:	f6bf af5a 	bge.w	8009450 <__ieee754_rem_pio2f+0x54>
 800959c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80095a0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80095a4:	6026      	str	r6, [r4, #0]
 80095a6:	6060      	str	r0, [r4, #4]
 80095a8:	426d      	negs	r5, r5
 80095aa:	e751      	b.n	8009450 <__ieee754_rem_pio2f+0x54>
 80095ac:	493f      	ldr	r1, [pc, #252]	; (80096ac <__ieee754_rem_pio2f+0x2b0>)
 80095ae:	4648      	mov	r0, r9
 80095b0:	f7f7 fbe4 	bl	8000d7c <__aeabi_fmul>
 80095b4:	4607      	mov	r7, r0
 80095b6:	4601      	mov	r1, r0
 80095b8:	4630      	mov	r0, r6
 80095ba:	f7f7 fad5 	bl	8000b68 <__aeabi_fsub>
 80095be:	4601      	mov	r1, r0
 80095c0:	4680      	mov	r8, r0
 80095c2:	4630      	mov	r0, r6
 80095c4:	f7f7 fad0 	bl	8000b68 <__aeabi_fsub>
 80095c8:	4639      	mov	r1, r7
 80095ca:	f7f7 facd 	bl	8000b68 <__aeabi_fsub>
 80095ce:	4606      	mov	r6, r0
 80095d0:	4937      	ldr	r1, [pc, #220]	; (80096b0 <__ieee754_rem_pio2f+0x2b4>)
 80095d2:	4648      	mov	r0, r9
 80095d4:	f7f7 fbd2 	bl	8000d7c <__aeabi_fmul>
 80095d8:	4631      	mov	r1, r6
 80095da:	f7f7 fac5 	bl	8000b68 <__aeabi_fsub>
 80095de:	4607      	mov	r7, r0
 80095e0:	e795      	b.n	800950e <__ieee754_rem_pio2f+0x112>
 80095e2:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 80095e6:	db05      	blt.n	80095f4 <__ieee754_rem_pio2f+0x1f8>
 80095e8:	4601      	mov	r1, r0
 80095ea:	f7f7 fabd 	bl	8000b68 <__aeabi_fsub>
 80095ee:	6060      	str	r0, [r4, #4]
 80095f0:	6020      	str	r0, [r4, #0]
 80095f2:	e710      	b.n	8009416 <__ieee754_rem_pio2f+0x1a>
 80095f4:	15f7      	asrs	r7, r6, #23
 80095f6:	3f86      	subs	r7, #134	; 0x86
 80095f8:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 80095fc:	4630      	mov	r0, r6
 80095fe:	f7f7 fd99 	bl	8001134 <__aeabi_f2iz>
 8009602:	f7f7 fb67 	bl	8000cd4 <__aeabi_i2f>
 8009606:	4601      	mov	r1, r0
 8009608:	9003      	str	r0, [sp, #12]
 800960a:	4630      	mov	r0, r6
 800960c:	f7f7 faac 	bl	8000b68 <__aeabi_fsub>
 8009610:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009614:	f7f7 fbb2 	bl	8000d7c <__aeabi_fmul>
 8009618:	4606      	mov	r6, r0
 800961a:	f7f7 fd8b 	bl	8001134 <__aeabi_f2iz>
 800961e:	f7f7 fb59 	bl	8000cd4 <__aeabi_i2f>
 8009622:	4601      	mov	r1, r0
 8009624:	9004      	str	r0, [sp, #16]
 8009626:	4605      	mov	r5, r0
 8009628:	4630      	mov	r0, r6
 800962a:	f7f7 fa9d 	bl	8000b68 <__aeabi_fsub>
 800962e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009632:	f7f7 fba3 	bl	8000d7c <__aeabi_fmul>
 8009636:	2100      	movs	r1, #0
 8009638:	9005      	str	r0, [sp, #20]
 800963a:	f7f7 fd33 	bl	80010a4 <__aeabi_fcmpeq>
 800963e:	b1f0      	cbz	r0, 800967e <__ieee754_rem_pio2f+0x282>
 8009640:	2100      	movs	r1, #0
 8009642:	4628      	mov	r0, r5
 8009644:	f7f7 fd2e 	bl	80010a4 <__aeabi_fcmpeq>
 8009648:	2800      	cmp	r0, #0
 800964a:	bf14      	ite	ne
 800964c:	2301      	movne	r3, #1
 800964e:	2302      	moveq	r3, #2
 8009650:	4a18      	ldr	r2, [pc, #96]	; (80096b4 <__ieee754_rem_pio2f+0x2b8>)
 8009652:	4621      	mov	r1, r4
 8009654:	9201      	str	r2, [sp, #4]
 8009656:	2202      	movs	r2, #2
 8009658:	a803      	add	r0, sp, #12
 800965a:	9200      	str	r2, [sp, #0]
 800965c:	463a      	mov	r2, r7
 800965e:	f000 f82f 	bl	80096c0 <__kernel_rem_pio2f>
 8009662:	f1ba 0f00 	cmp.w	sl, #0
 8009666:	4605      	mov	r5, r0
 8009668:	f6bf aef2 	bge.w	8009450 <__ieee754_rem_pio2f+0x54>
 800966c:	6823      	ldr	r3, [r4, #0]
 800966e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009672:	6023      	str	r3, [r4, #0]
 8009674:	6863      	ldr	r3, [r4, #4]
 8009676:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800967a:	6063      	str	r3, [r4, #4]
 800967c:	e794      	b.n	80095a8 <__ieee754_rem_pio2f+0x1ac>
 800967e:	2303      	movs	r3, #3
 8009680:	e7e6      	b.n	8009650 <__ieee754_rem_pio2f+0x254>
 8009682:	bf00      	nop
 8009684:	3f490fd8 	.word	0x3f490fd8
 8009688:	4016cbe3 	.word	0x4016cbe3
 800968c:	3fc90f80 	.word	0x3fc90f80
 8009690:	3fc90fd0 	.word	0x3fc90fd0
 8009694:	37354443 	.word	0x37354443
 8009698:	37354400 	.word	0x37354400
 800969c:	2e85a308 	.word	0x2e85a308
 80096a0:	43490f80 	.word	0x43490f80
 80096a4:	3f22f984 	.word	0x3f22f984
 80096a8:	0800a624 	.word	0x0800a624
 80096ac:	2e85a300 	.word	0x2e85a300
 80096b0:	248d3132 	.word	0x248d3132
 80096b4:	0800a6a4 	.word	0x0800a6a4

080096b8 <fabsf>:
 80096b8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80096bc:	4770      	bx	lr
	...

080096c0 <__kernel_rem_pio2f>:
 80096c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c4:	b0db      	sub	sp, #364	; 0x16c
 80096c6:	9202      	str	r2, [sp, #8]
 80096c8:	9304      	str	r3, [sp, #16]
 80096ca:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80096cc:	4bbb      	ldr	r3, [pc, #748]	; (80099bc <__kernel_rem_pio2f+0x2fc>)
 80096ce:	9005      	str	r0, [sp, #20]
 80096d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d4:	9100      	str	r1, [sp, #0]
 80096d6:	9301      	str	r3, [sp, #4]
 80096d8:	9b04      	ldr	r3, [sp, #16]
 80096da:	3b01      	subs	r3, #1
 80096dc:	9303      	str	r3, [sp, #12]
 80096de:	9b02      	ldr	r3, [sp, #8]
 80096e0:	1d1a      	adds	r2, r3, #4
 80096e2:	f2c0 809b 	blt.w	800981c <__kernel_rem_pio2f+0x15c>
 80096e6:	1edc      	subs	r4, r3, #3
 80096e8:	bf48      	it	mi
 80096ea:	1d1c      	addmi	r4, r3, #4
 80096ec:	10e4      	asrs	r4, r4, #3
 80096ee:	2500      	movs	r5, #0
 80096f0:	f04f 0b00 	mov.w	fp, #0
 80096f4:	1c67      	adds	r7, r4, #1
 80096f6:	00fb      	lsls	r3, r7, #3
 80096f8:	9306      	str	r3, [sp, #24]
 80096fa:	9b02      	ldr	r3, [sp, #8]
 80096fc:	9a03      	ldr	r2, [sp, #12]
 80096fe:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8009702:	9b01      	ldr	r3, [sp, #4]
 8009704:	eba4 0802 	sub.w	r8, r4, r2
 8009708:	eb03 0902 	add.w	r9, r3, r2
 800970c:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800970e:	ae1e      	add	r6, sp, #120	; 0x78
 8009710:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8009714:	454d      	cmp	r5, r9
 8009716:	f340 8083 	ble.w	8009820 <__kernel_rem_pio2f+0x160>
 800971a:	9a04      	ldr	r2, [sp, #16]
 800971c:	ab1e      	add	r3, sp, #120	; 0x78
 800971e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8009722:	f04f 0900 	mov.w	r9, #0
 8009726:	2300      	movs	r3, #0
 8009728:	f50d 7b8c 	add.w	fp, sp, #280	; 0x118
 800972c:	9a01      	ldr	r2, [sp, #4]
 800972e:	4591      	cmp	r9, r2
 8009730:	f340 809e 	ble.w	8009870 <__kernel_rem_pio2f+0x1b0>
 8009734:	4613      	mov	r3, r2
 8009736:	aa0a      	add	r2, sp, #40	; 0x28
 8009738:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800973c:	9308      	str	r3, [sp, #32]
 800973e:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8009740:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009744:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009748:	9307      	str	r3, [sp, #28]
 800974a:	ac0a      	add	r4, sp, #40	; 0x28
 800974c:	4626      	mov	r6, r4
 800974e:	46c3      	mov	fp, r8
 8009750:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 8009754:	ab5a      	add	r3, sp, #360	; 0x168
 8009756:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800975a:	f853 5c50 	ldr.w	r5, [r3, #-80]
 800975e:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 8009762:	f1bb 0f00 	cmp.w	fp, #0
 8009766:	f300 8088 	bgt.w	800987a <__kernel_rem_pio2f+0x1ba>
 800976a:	4639      	mov	r1, r7
 800976c:	4628      	mov	r0, r5
 800976e:	f000 fa5b 	bl	8009c28 <scalbnf>
 8009772:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8009776:	4605      	mov	r5, r0
 8009778:	f7f7 fb00 	bl	8000d7c <__aeabi_fmul>
 800977c:	f000 faa0 	bl	8009cc0 <floorf>
 8009780:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8009784:	f7f7 fafa 	bl	8000d7c <__aeabi_fmul>
 8009788:	4601      	mov	r1, r0
 800978a:	4628      	mov	r0, r5
 800978c:	f7f7 f9ec 	bl	8000b68 <__aeabi_fsub>
 8009790:	4605      	mov	r5, r0
 8009792:	f7f7 fccf 	bl	8001134 <__aeabi_f2iz>
 8009796:	4606      	mov	r6, r0
 8009798:	f7f7 fa9c 	bl	8000cd4 <__aeabi_i2f>
 800979c:	4601      	mov	r1, r0
 800979e:	4628      	mov	r0, r5
 80097a0:	f7f7 f9e2 	bl	8000b68 <__aeabi_fsub>
 80097a4:	2f00      	cmp	r7, #0
 80097a6:	4681      	mov	r9, r0
 80097a8:	f340 8086 	ble.w	80098b8 <__kernel_rem_pio2f+0x1f8>
 80097ac:	f108 32ff 	add.w	r2, r8, #4294967295
 80097b0:	ab0a      	add	r3, sp, #40	; 0x28
 80097b2:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 80097b6:	f1c7 0108 	rsb	r1, r7, #8
 80097ba:	fa45 f301 	asr.w	r3, r5, r1
 80097be:	441e      	add	r6, r3
 80097c0:	408b      	lsls	r3, r1
 80097c2:	1aed      	subs	r5, r5, r3
 80097c4:	ab0a      	add	r3, sp, #40	; 0x28
 80097c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80097ca:	f1c7 0307 	rsb	r3, r7, #7
 80097ce:	411d      	asrs	r5, r3
 80097d0:	2d00      	cmp	r5, #0
 80097d2:	dd7f      	ble.n	80098d4 <__kernel_rem_pio2f+0x214>
 80097d4:	2200      	movs	r2, #0
 80097d6:	4692      	mov	sl, r2
 80097d8:	3601      	adds	r6, #1
 80097da:	4590      	cmp	r8, r2
 80097dc:	f300 80b0 	bgt.w	8009940 <__kernel_rem_pio2f+0x280>
 80097e0:	2f00      	cmp	r7, #0
 80097e2:	dd05      	ble.n	80097f0 <__kernel_rem_pio2f+0x130>
 80097e4:	2f01      	cmp	r7, #1
 80097e6:	f000 80bd 	beq.w	8009964 <__kernel_rem_pio2f+0x2a4>
 80097ea:	2f02      	cmp	r7, #2
 80097ec:	f000 80c5 	beq.w	800997a <__kernel_rem_pio2f+0x2ba>
 80097f0:	2d02      	cmp	r5, #2
 80097f2:	d16f      	bne.n	80098d4 <__kernel_rem_pio2f+0x214>
 80097f4:	4649      	mov	r1, r9
 80097f6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80097fa:	f7f7 f9b5 	bl	8000b68 <__aeabi_fsub>
 80097fe:	4681      	mov	r9, r0
 8009800:	f1ba 0f00 	cmp.w	sl, #0
 8009804:	d066      	beq.n	80098d4 <__kernel_rem_pio2f+0x214>
 8009806:	4639      	mov	r1, r7
 8009808:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800980c:	f000 fa0c 	bl	8009c28 <scalbnf>
 8009810:	4601      	mov	r1, r0
 8009812:	4648      	mov	r0, r9
 8009814:	f7f7 f9a8 	bl	8000b68 <__aeabi_fsub>
 8009818:	4681      	mov	r9, r0
 800981a:	e05b      	b.n	80098d4 <__kernel_rem_pio2f+0x214>
 800981c:	2400      	movs	r4, #0
 800981e:	e766      	b.n	80096ee <__kernel_rem_pio2f+0x2e>
 8009820:	eb18 0f05 	cmn.w	r8, r5
 8009824:	d407      	bmi.n	8009836 <__kernel_rem_pio2f+0x176>
 8009826:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800982a:	f7f7 fa53 	bl	8000cd4 <__aeabi_i2f>
 800982e:	f846 0b04 	str.w	r0, [r6], #4
 8009832:	3501      	adds	r5, #1
 8009834:	e76e      	b.n	8009714 <__kernel_rem_pio2f+0x54>
 8009836:	4658      	mov	r0, fp
 8009838:	e7f9      	b.n	800982e <__kernel_rem_pio2f+0x16e>
 800983a:	9307      	str	r3, [sp, #28]
 800983c:	9b05      	ldr	r3, [sp, #20]
 800983e:	f8da 1000 	ldr.w	r1, [sl]
 8009842:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009846:	f7f7 fa99 	bl	8000d7c <__aeabi_fmul>
 800984a:	4601      	mov	r1, r0
 800984c:	4630      	mov	r0, r6
 800984e:	f7f7 f98d 	bl	8000b6c <__addsf3>
 8009852:	4606      	mov	r6, r0
 8009854:	9b07      	ldr	r3, [sp, #28]
 8009856:	f108 0801 	add.w	r8, r8, #1
 800985a:	9a03      	ldr	r2, [sp, #12]
 800985c:	f1aa 0a04 	sub.w	sl, sl, #4
 8009860:	4590      	cmp	r8, r2
 8009862:	ddea      	ble.n	800983a <__kernel_rem_pio2f+0x17a>
 8009864:	f84b 6b04 	str.w	r6, [fp], #4
 8009868:	f109 0901 	add.w	r9, r9, #1
 800986c:	3504      	adds	r5, #4
 800986e:	e75d      	b.n	800972c <__kernel_rem_pio2f+0x6c>
 8009870:	46aa      	mov	sl, r5
 8009872:	461e      	mov	r6, r3
 8009874:	f04f 0800 	mov.w	r8, #0
 8009878:	e7ef      	b.n	800985a <__kernel_rem_pio2f+0x19a>
 800987a:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800987e:	4628      	mov	r0, r5
 8009880:	f7f7 fa7c 	bl	8000d7c <__aeabi_fmul>
 8009884:	f7f7 fc56 	bl	8001134 <__aeabi_f2iz>
 8009888:	f7f7 fa24 	bl	8000cd4 <__aeabi_i2f>
 800988c:	4649      	mov	r1, r9
 800988e:	9009      	str	r0, [sp, #36]	; 0x24
 8009890:	f7f7 fa74 	bl	8000d7c <__aeabi_fmul>
 8009894:	4601      	mov	r1, r0
 8009896:	4628      	mov	r0, r5
 8009898:	f7f7 f966 	bl	8000b68 <__aeabi_fsub>
 800989c:	f7f7 fc4a 	bl	8001134 <__aeabi_f2iz>
 80098a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80098a6:	f846 0b04 	str.w	r0, [r6], #4
 80098aa:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7f7 f95c 	bl	8000b6c <__addsf3>
 80098b4:	4605      	mov	r5, r0
 80098b6:	e754      	b.n	8009762 <__kernel_rem_pio2f+0xa2>
 80098b8:	d106      	bne.n	80098c8 <__kernel_rem_pio2f+0x208>
 80098ba:	f108 33ff 	add.w	r3, r8, #4294967295
 80098be:	aa0a      	add	r2, sp, #40	; 0x28
 80098c0:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80098c4:	11ed      	asrs	r5, r5, #7
 80098c6:	e783      	b.n	80097d0 <__kernel_rem_pio2f+0x110>
 80098c8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80098cc:	f7f7 fc08 	bl	80010e0 <__aeabi_fcmpge>
 80098d0:	4605      	mov	r5, r0
 80098d2:	bb98      	cbnz	r0, 800993c <__kernel_rem_pio2f+0x27c>
 80098d4:	2100      	movs	r1, #0
 80098d6:	4648      	mov	r0, r9
 80098d8:	f7f7 fbe4 	bl	80010a4 <__aeabi_fcmpeq>
 80098dc:	2800      	cmp	r0, #0
 80098de:	f000 8098 	beq.w	8009a12 <__kernel_rem_pio2f+0x352>
 80098e2:	f108 34ff 	add.w	r4, r8, #4294967295
 80098e6:	4623      	mov	r3, r4
 80098e8:	2200      	movs	r2, #0
 80098ea:	9901      	ldr	r1, [sp, #4]
 80098ec:	428b      	cmp	r3, r1
 80098ee:	da4c      	bge.n	800998a <__kernel_rem_pio2f+0x2ca>
 80098f0:	2a00      	cmp	r2, #0
 80098f2:	d067      	beq.n	80099c4 <__kernel_rem_pio2f+0x304>
 80098f4:	ab0a      	add	r3, sp, #40	; 0x28
 80098f6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80098fa:	3f08      	subs	r7, #8
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	f000 8086 	beq.w	8009a0e <__kernel_rem_pio2f+0x34e>
 8009902:	4639      	mov	r1, r7
 8009904:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009908:	f000 f98e 	bl	8009c28 <scalbnf>
 800990c:	46a2      	mov	sl, r4
 800990e:	4681      	mov	r9, r0
 8009910:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 8009914:	af46      	add	r7, sp, #280	; 0x118
 8009916:	f1ba 0f00 	cmp.w	sl, #0
 800991a:	f280 80af 	bge.w	8009a7c <__kernel_rem_pio2f+0x3bc>
 800991e:	4627      	mov	r7, r4
 8009920:	2200      	movs	r2, #0
 8009922:	2f00      	cmp	r7, #0
 8009924:	f2c0 80d9 	blt.w	8009ada <__kernel_rem_pio2f+0x41a>
 8009928:	a946      	add	r1, sp, #280	; 0x118
 800992a:	4690      	mov	r8, r2
 800992c:	f04f 0a00 	mov.w	sl, #0
 8009930:	4b23      	ldr	r3, [pc, #140]	; (80099c0 <__kernel_rem_pio2f+0x300>)
 8009932:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 8009936:	eba4 0907 	sub.w	r9, r4, r7
 800993a:	e0c2      	b.n	8009ac2 <__kernel_rem_pio2f+0x402>
 800993c:	2502      	movs	r5, #2
 800993e:	e749      	b.n	80097d4 <__kernel_rem_pio2f+0x114>
 8009940:	6823      	ldr	r3, [r4, #0]
 8009942:	f1ba 0f00 	cmp.w	sl, #0
 8009946:	d108      	bne.n	800995a <__kernel_rem_pio2f+0x29a>
 8009948:	b11b      	cbz	r3, 8009952 <__kernel_rem_pio2f+0x292>
 800994a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800994e:	6023      	str	r3, [r4, #0]
 8009950:	2301      	movs	r3, #1
 8009952:	469a      	mov	sl, r3
 8009954:	3201      	adds	r2, #1
 8009956:	3404      	adds	r4, #4
 8009958:	e73f      	b.n	80097da <__kernel_rem_pio2f+0x11a>
 800995a:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800995e:	6023      	str	r3, [r4, #0]
 8009960:	4653      	mov	r3, sl
 8009962:	e7f6      	b.n	8009952 <__kernel_rem_pio2f+0x292>
 8009964:	f108 32ff 	add.w	r2, r8, #4294967295
 8009968:	ab0a      	add	r3, sp, #40	; 0x28
 800996a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800996e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009972:	a90a      	add	r1, sp, #40	; 0x28
 8009974:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009978:	e73a      	b.n	80097f0 <__kernel_rem_pio2f+0x130>
 800997a:	f108 32ff 	add.w	r2, r8, #4294967295
 800997e:	ab0a      	add	r3, sp, #40	; 0x28
 8009980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009984:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009988:	e7f3      	b.n	8009972 <__kernel_rem_pio2f+0x2b2>
 800998a:	a90a      	add	r1, sp, #40	; 0x28
 800998c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009990:	3b01      	subs	r3, #1
 8009992:	430a      	orrs	r2, r1
 8009994:	e7a9      	b.n	80098ea <__kernel_rem_pio2f+0x22a>
 8009996:	3401      	adds	r4, #1
 8009998:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800999c:	2a00      	cmp	r2, #0
 800999e:	d0fa      	beq.n	8009996 <__kernel_rem_pio2f+0x2d6>
 80099a0:	9b04      	ldr	r3, [sp, #16]
 80099a2:	aa1e      	add	r2, sp, #120	; 0x78
 80099a4:	4443      	add	r3, r8
 80099a6:	f108 0601 	add.w	r6, r8, #1
 80099aa:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80099ae:	4444      	add	r4, r8
 80099b0:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 80099b4:	42b4      	cmp	r4, r6
 80099b6:	da08      	bge.n	80099ca <__kernel_rem_pio2f+0x30a>
 80099b8:	46a0      	mov	r8, r4
 80099ba:	e6c6      	b.n	800974a <__kernel_rem_pio2f+0x8a>
 80099bc:	0800a9e8 	.word	0x0800a9e8
 80099c0:	0800a9bc 	.word	0x0800a9bc
 80099c4:	2401      	movs	r4, #1
 80099c6:	9b08      	ldr	r3, [sp, #32]
 80099c8:	e7e6      	b.n	8009998 <__kernel_rem_pio2f+0x2d8>
 80099ca:	9b07      	ldr	r3, [sp, #28]
 80099cc:	46ab      	mov	fp, r5
 80099ce:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80099d2:	f7f7 f97f 	bl	8000cd4 <__aeabi_i2f>
 80099d6:	f04f 0a00 	mov.w	sl, #0
 80099da:	f04f 0800 	mov.w	r8, #0
 80099de:	6028      	str	r0, [r5, #0]
 80099e0:	9b03      	ldr	r3, [sp, #12]
 80099e2:	459a      	cmp	sl, r3
 80099e4:	dd04      	ble.n	80099f0 <__kernel_rem_pio2f+0x330>
 80099e6:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 80099ea:	3504      	adds	r5, #4
 80099ec:	3601      	adds	r6, #1
 80099ee:	e7e1      	b.n	80099b4 <__kernel_rem_pio2f+0x2f4>
 80099f0:	9b05      	ldr	r3, [sp, #20]
 80099f2:	f85b 0904 	ldr.w	r0, [fp], #-4
 80099f6:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80099fa:	f7f7 f9bf 	bl	8000d7c <__aeabi_fmul>
 80099fe:	4601      	mov	r1, r0
 8009a00:	4640      	mov	r0, r8
 8009a02:	f7f7 f8b3 	bl	8000b6c <__addsf3>
 8009a06:	f10a 0a01 	add.w	sl, sl, #1
 8009a0a:	4680      	mov	r8, r0
 8009a0c:	e7e8      	b.n	80099e0 <__kernel_rem_pio2f+0x320>
 8009a0e:	3c01      	subs	r4, #1
 8009a10:	e770      	b.n	80098f4 <__kernel_rem_pio2f+0x234>
 8009a12:	9b06      	ldr	r3, [sp, #24]
 8009a14:	9a02      	ldr	r2, [sp, #8]
 8009a16:	4648      	mov	r0, r9
 8009a18:	1a99      	subs	r1, r3, r2
 8009a1a:	f000 f905 	bl	8009c28 <scalbnf>
 8009a1e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009a22:	4604      	mov	r4, r0
 8009a24:	f7f7 fb5c 	bl	80010e0 <__aeabi_fcmpge>
 8009a28:	b300      	cbz	r0, 8009a6c <__kernel_rem_pio2f+0x3ac>
 8009a2a:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f7f7 f9a4 	bl	8000d7c <__aeabi_fmul>
 8009a34:	f7f7 fb7e 	bl	8001134 <__aeabi_f2iz>
 8009a38:	f7f7 f94c 	bl	8000cd4 <__aeabi_i2f>
 8009a3c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009a40:	4681      	mov	r9, r0
 8009a42:	f7f7 f99b 	bl	8000d7c <__aeabi_fmul>
 8009a46:	4601      	mov	r1, r0
 8009a48:	4620      	mov	r0, r4
 8009a4a:	f7f7 f88d 	bl	8000b68 <__aeabi_fsub>
 8009a4e:	f7f7 fb71 	bl	8001134 <__aeabi_f2iz>
 8009a52:	ab0a      	add	r3, sp, #40	; 0x28
 8009a54:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009a58:	4648      	mov	r0, r9
 8009a5a:	f7f7 fb6b 	bl	8001134 <__aeabi_f2iz>
 8009a5e:	f108 0401 	add.w	r4, r8, #1
 8009a62:	ab0a      	add	r3, sp, #40	; 0x28
 8009a64:	3708      	adds	r7, #8
 8009a66:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009a6a:	e74a      	b.n	8009902 <__kernel_rem_pio2f+0x242>
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f7f7 fb61 	bl	8001134 <__aeabi_f2iz>
 8009a72:	ab0a      	add	r3, sp, #40	; 0x28
 8009a74:	4644      	mov	r4, r8
 8009a76:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8009a7a:	e742      	b.n	8009902 <__kernel_rem_pio2f+0x242>
 8009a7c:	ab0a      	add	r3, sp, #40	; 0x28
 8009a7e:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8009a82:	f7f7 f927 	bl	8000cd4 <__aeabi_i2f>
 8009a86:	4649      	mov	r1, r9
 8009a88:	f7f7 f978 	bl	8000d7c <__aeabi_fmul>
 8009a8c:	4641      	mov	r1, r8
 8009a8e:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 8009a92:	4648      	mov	r0, r9
 8009a94:	f7f7 f972 	bl	8000d7c <__aeabi_fmul>
 8009a98:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a9c:	4681      	mov	r9, r0
 8009a9e:	e73a      	b.n	8009916 <__kernel_rem_pio2f+0x256>
 8009aa0:	f853 0b04 	ldr.w	r0, [r3], #4
 8009aa4:	f85b 1b04 	ldr.w	r1, [fp], #4
 8009aa8:	9203      	str	r2, [sp, #12]
 8009aaa:	9302      	str	r3, [sp, #8]
 8009aac:	f7f7 f966 	bl	8000d7c <__aeabi_fmul>
 8009ab0:	4601      	mov	r1, r0
 8009ab2:	4640      	mov	r0, r8
 8009ab4:	f7f7 f85a 	bl	8000b6c <__addsf3>
 8009ab8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009abc:	4680      	mov	r8, r0
 8009abe:	f10a 0a01 	add.w	sl, sl, #1
 8009ac2:	9901      	ldr	r1, [sp, #4]
 8009ac4:	458a      	cmp	sl, r1
 8009ac6:	dc01      	bgt.n	8009acc <__kernel_rem_pio2f+0x40c>
 8009ac8:	45ca      	cmp	sl, r9
 8009aca:	dde9      	ble.n	8009aa0 <__kernel_rem_pio2f+0x3e0>
 8009acc:	ab5a      	add	r3, sp, #360	; 0x168
 8009ace:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8009ad2:	f849 8ca0 	str.w	r8, [r9, #-160]
 8009ad6:	3f01      	subs	r7, #1
 8009ad8:	e723      	b.n	8009922 <__kernel_rem_pio2f+0x262>
 8009ada:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	dc07      	bgt.n	8009af0 <__kernel_rem_pio2f+0x430>
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	dc4e      	bgt.n	8009b82 <__kernel_rem_pio2f+0x4c2>
 8009ae4:	d02e      	beq.n	8009b44 <__kernel_rem_pio2f+0x484>
 8009ae6:	f006 0007 	and.w	r0, r6, #7
 8009aea:	b05b      	add	sp, #364	; 0x16c
 8009aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af0:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8009af2:	2b03      	cmp	r3, #3
 8009af4:	d1f7      	bne.n	8009ae6 <__kernel_rem_pio2f+0x426>
 8009af6:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 8009afa:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8009afe:	46b8      	mov	r8, r7
 8009b00:	46a2      	mov	sl, r4
 8009b02:	f1ba 0f00 	cmp.w	sl, #0
 8009b06:	dc49      	bgt.n	8009b9c <__kernel_rem_pio2f+0x4dc>
 8009b08:	46a1      	mov	r9, r4
 8009b0a:	f1b9 0f01 	cmp.w	r9, #1
 8009b0e:	dc60      	bgt.n	8009bd2 <__kernel_rem_pio2f+0x512>
 8009b10:	2000      	movs	r0, #0
 8009b12:	2c01      	cmp	r4, #1
 8009b14:	dc76      	bgt.n	8009c04 <__kernel_rem_pio2f+0x544>
 8009b16:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8009b18:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8009b1a:	2d00      	cmp	r5, #0
 8009b1c:	d178      	bne.n	8009c10 <__kernel_rem_pio2f+0x550>
 8009b1e:	9900      	ldr	r1, [sp, #0]
 8009b20:	600a      	str	r2, [r1, #0]
 8009b22:	460a      	mov	r2, r1
 8009b24:	604b      	str	r3, [r1, #4]
 8009b26:	6090      	str	r0, [r2, #8]
 8009b28:	e7dd      	b.n	8009ae6 <__kernel_rem_pio2f+0x426>
 8009b2a:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8009b2e:	f7f7 f81d 	bl	8000b6c <__addsf3>
 8009b32:	3c01      	subs	r4, #1
 8009b34:	2c00      	cmp	r4, #0
 8009b36:	daf8      	bge.n	8009b2a <__kernel_rem_pio2f+0x46a>
 8009b38:	b10d      	cbz	r5, 8009b3e <__kernel_rem_pio2f+0x47e>
 8009b3a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009b3e:	9b00      	ldr	r3, [sp, #0]
 8009b40:	6018      	str	r0, [r3, #0]
 8009b42:	e7d0      	b.n	8009ae6 <__kernel_rem_pio2f+0x426>
 8009b44:	2000      	movs	r0, #0
 8009b46:	af32      	add	r7, sp, #200	; 0xc8
 8009b48:	e7f4      	b.n	8009b34 <__kernel_rem_pio2f+0x474>
 8009b4a:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8009b4e:	f7f7 f80d 	bl	8000b6c <__addsf3>
 8009b52:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b56:	f1b8 0f00 	cmp.w	r8, #0
 8009b5a:	daf6      	bge.n	8009b4a <__kernel_rem_pio2f+0x48a>
 8009b5c:	b1ad      	cbz	r5, 8009b8a <__kernel_rem_pio2f+0x4ca>
 8009b5e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8009b62:	9a00      	ldr	r2, [sp, #0]
 8009b64:	4601      	mov	r1, r0
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8009b6a:	f7f6 fffd 	bl	8000b68 <__aeabi_fsub>
 8009b6e:	f04f 0801 	mov.w	r8, #1
 8009b72:	4544      	cmp	r4, r8
 8009b74:	da0b      	bge.n	8009b8e <__kernel_rem_pio2f+0x4ce>
 8009b76:	b10d      	cbz	r5, 8009b7c <__kernel_rem_pio2f+0x4bc>
 8009b78:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009b7c:	9b00      	ldr	r3, [sp, #0]
 8009b7e:	6058      	str	r0, [r3, #4]
 8009b80:	e7b1      	b.n	8009ae6 <__kernel_rem_pio2f+0x426>
 8009b82:	46a0      	mov	r8, r4
 8009b84:	2000      	movs	r0, #0
 8009b86:	af32      	add	r7, sp, #200	; 0xc8
 8009b88:	e7e5      	b.n	8009b56 <__kernel_rem_pio2f+0x496>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	e7e9      	b.n	8009b62 <__kernel_rem_pio2f+0x4a2>
 8009b8e:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8009b92:	f7f6 ffeb 	bl	8000b6c <__addsf3>
 8009b96:	f108 0801 	add.w	r8, r8, #1
 8009b9a:	e7ea      	b.n	8009b72 <__kernel_rem_pio2f+0x4b2>
 8009b9c:	f8d8 3000 	ldr.w	r3, [r8]
 8009ba0:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	4610      	mov	r0, r2
 8009ba8:	9302      	str	r3, [sp, #8]
 8009baa:	9201      	str	r2, [sp, #4]
 8009bac:	f7f6 ffde 	bl	8000b6c <__addsf3>
 8009bb0:	9a01      	ldr	r2, [sp, #4]
 8009bb2:	4601      	mov	r1, r0
 8009bb4:	4681      	mov	r9, r0
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	f7f6 ffd6 	bl	8000b68 <__aeabi_fsub>
 8009bbc:	9b02      	ldr	r3, [sp, #8]
 8009bbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	f7f6 ffd2 	bl	8000b6c <__addsf3>
 8009bc8:	f848 0904 	str.w	r0, [r8], #-4
 8009bcc:	f8c8 9000 	str.w	r9, [r8]
 8009bd0:	e797      	b.n	8009b02 <__kernel_rem_pio2f+0x442>
 8009bd2:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8009bd6:	f8d7 a000 	ldr.w	sl, [r7]
 8009bda:	4618      	mov	r0, r3
 8009bdc:	4651      	mov	r1, sl
 8009bde:	9301      	str	r3, [sp, #4]
 8009be0:	f7f6 ffc4 	bl	8000b6c <__addsf3>
 8009be4:	9b01      	ldr	r3, [sp, #4]
 8009be6:	4601      	mov	r1, r0
 8009be8:	4680      	mov	r8, r0
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7f6 ffbc 	bl	8000b68 <__aeabi_fsub>
 8009bf0:	4651      	mov	r1, sl
 8009bf2:	f7f6 ffbb 	bl	8000b6c <__addsf3>
 8009bf6:	f847 0904 	str.w	r0, [r7], #-4
 8009bfa:	f109 39ff 	add.w	r9, r9, #4294967295
 8009bfe:	f8c7 8000 	str.w	r8, [r7]
 8009c02:	e782      	b.n	8009b0a <__kernel_rem_pio2f+0x44a>
 8009c04:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8009c08:	f7f6 ffb0 	bl	8000b6c <__addsf3>
 8009c0c:	3c01      	subs	r4, #1
 8009c0e:	e780      	b.n	8009b12 <__kernel_rem_pio2f+0x452>
 8009c10:	9900      	ldr	r1, [sp, #0]
 8009c12:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8009c16:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009c1a:	600a      	str	r2, [r1, #0]
 8009c1c:	604b      	str	r3, [r1, #4]
 8009c1e:	460a      	mov	r2, r1
 8009c20:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8009c24:	e77f      	b.n	8009b26 <__kernel_rem_pio2f+0x466>
 8009c26:	bf00      	nop

08009c28 <scalbnf>:
 8009c28:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8009c2c:	b538      	push	{r3, r4, r5, lr}
 8009c2e:	4603      	mov	r3, r0
 8009c30:	460d      	mov	r5, r1
 8009c32:	4604      	mov	r4, r0
 8009c34:	d02e      	beq.n	8009c94 <scalbnf+0x6c>
 8009c36:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009c3a:	d304      	bcc.n	8009c46 <scalbnf+0x1e>
 8009c3c:	4601      	mov	r1, r0
 8009c3e:	f7f6 ff95 	bl	8000b6c <__addsf3>
 8009c42:	4603      	mov	r3, r0
 8009c44:	e026      	b.n	8009c94 <scalbnf+0x6c>
 8009c46:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8009c4a:	d118      	bne.n	8009c7e <scalbnf+0x56>
 8009c4c:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8009c50:	f7f7 f894 	bl	8000d7c <__aeabi_fmul>
 8009c54:	4a17      	ldr	r2, [pc, #92]	; (8009cb4 <scalbnf+0x8c>)
 8009c56:	4603      	mov	r3, r0
 8009c58:	4295      	cmp	r5, r2
 8009c5a:	db0c      	blt.n	8009c76 <scalbnf+0x4e>
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009c62:	3a19      	subs	r2, #25
 8009c64:	f24c 3150 	movw	r1, #50000	; 0xc350
 8009c68:	428d      	cmp	r5, r1
 8009c6a:	dd0a      	ble.n	8009c82 <scalbnf+0x5a>
 8009c6c:	4912      	ldr	r1, [pc, #72]	; (8009cb8 <scalbnf+0x90>)
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f361 001e 	bfi	r0, r1, #0, #31
 8009c74:	e000      	b.n	8009c78 <scalbnf+0x50>
 8009c76:	4911      	ldr	r1, [pc, #68]	; (8009cbc <scalbnf+0x94>)
 8009c78:	f7f7 f880 	bl	8000d7c <__aeabi_fmul>
 8009c7c:	e7e1      	b.n	8009c42 <scalbnf+0x1a>
 8009c7e:	0dd2      	lsrs	r2, r2, #23
 8009c80:	e7f0      	b.n	8009c64 <scalbnf+0x3c>
 8009c82:	1951      	adds	r1, r2, r5
 8009c84:	29fe      	cmp	r1, #254	; 0xfe
 8009c86:	dcf1      	bgt.n	8009c6c <scalbnf+0x44>
 8009c88:	2900      	cmp	r1, #0
 8009c8a:	dd05      	ble.n	8009c98 <scalbnf+0x70>
 8009c8c:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8009c90:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8009c94:	4618      	mov	r0, r3
 8009c96:	bd38      	pop	{r3, r4, r5, pc}
 8009c98:	f111 0f16 	cmn.w	r1, #22
 8009c9c:	da01      	bge.n	8009ca2 <scalbnf+0x7a>
 8009c9e:	4907      	ldr	r1, [pc, #28]	; (8009cbc <scalbnf+0x94>)
 8009ca0:	e7e5      	b.n	8009c6e <scalbnf+0x46>
 8009ca2:	f101 0019 	add.w	r0, r1, #25
 8009ca6:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8009caa:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8009cae:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8009cb2:	e7e1      	b.n	8009c78 <scalbnf+0x50>
 8009cb4:	ffff3cb0 	.word	0xffff3cb0
 8009cb8:	7149f2ca 	.word	0x7149f2ca
 8009cbc:	0da24260 	.word	0x0da24260

08009cc0 <floorf>:
 8009cc0:	b570      	push	{r4, r5, r6, lr}
 8009cc2:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8009cc6:	3d7f      	subs	r5, #127	; 0x7f
 8009cc8:	2d16      	cmp	r5, #22
 8009cca:	4601      	mov	r1, r0
 8009ccc:	4604      	mov	r4, r0
 8009cce:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8009cd2:	dc25      	bgt.n	8009d20 <floorf+0x60>
 8009cd4:	2d00      	cmp	r5, #0
 8009cd6:	da0e      	bge.n	8009cf6 <floorf+0x36>
 8009cd8:	4916      	ldr	r1, [pc, #88]	; (8009d34 <floorf+0x74>)
 8009cda:	f7f6 ff47 	bl	8000b6c <__addsf3>
 8009cde:	2100      	movs	r1, #0
 8009ce0:	f7f7 fa08 	bl	80010f4 <__aeabi_fcmpgt>
 8009ce4:	b128      	cbz	r0, 8009cf2 <floorf+0x32>
 8009ce6:	2c00      	cmp	r4, #0
 8009ce8:	da22      	bge.n	8009d30 <floorf+0x70>
 8009cea:	4b13      	ldr	r3, [pc, #76]	; (8009d38 <floorf+0x78>)
 8009cec:	2e00      	cmp	r6, #0
 8009cee:	bf18      	it	ne
 8009cf0:	461c      	movne	r4, r3
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	e01a      	b.n	8009d2c <floorf+0x6c>
 8009cf6:	4e11      	ldr	r6, [pc, #68]	; (8009d3c <floorf+0x7c>)
 8009cf8:	412e      	asrs	r6, r5
 8009cfa:	4230      	tst	r0, r6
 8009cfc:	d016      	beq.n	8009d2c <floorf+0x6c>
 8009cfe:	490d      	ldr	r1, [pc, #52]	; (8009d34 <floorf+0x74>)
 8009d00:	f7f6 ff34 	bl	8000b6c <__addsf3>
 8009d04:	2100      	movs	r1, #0
 8009d06:	f7f7 f9f5 	bl	80010f4 <__aeabi_fcmpgt>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	d0f1      	beq.n	8009cf2 <floorf+0x32>
 8009d0e:	2c00      	cmp	r4, #0
 8009d10:	bfbe      	ittt	lt
 8009d12:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8009d16:	412b      	asrlt	r3, r5
 8009d18:	18e4      	addlt	r4, r4, r3
 8009d1a:	ea24 0406 	bic.w	r4, r4, r6
 8009d1e:	e7e8      	b.n	8009cf2 <floorf+0x32>
 8009d20:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009d24:	d302      	bcc.n	8009d2c <floorf+0x6c>
 8009d26:	f7f6 ff21 	bl	8000b6c <__addsf3>
 8009d2a:	4601      	mov	r1, r0
 8009d2c:	4608      	mov	r0, r1
 8009d2e:	bd70      	pop	{r4, r5, r6, pc}
 8009d30:	2400      	movs	r4, #0
 8009d32:	e7de      	b.n	8009cf2 <floorf+0x32>
 8009d34:	7149f2ca 	.word	0x7149f2ca
 8009d38:	bf800000 	.word	0xbf800000
 8009d3c:	007fffff 	.word	0x007fffff

08009d40 <_init>:
 8009d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d42:	bf00      	nop
 8009d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d46:	bc08      	pop	{r3}
 8009d48:	469e      	mov	lr, r3
 8009d4a:	4770      	bx	lr

08009d4c <_fini>:
 8009d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d4e:	bf00      	nop
 8009d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d52:	bc08      	pop	{r3}
 8009d54:	469e      	mov	lr, r3
 8009d56:	4770      	bx	lr
