// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module GpcTile(
  input         clock,
                reset,
                auto_buffer_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_buffer_out_b_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_buffer_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_buffer_out_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [5:0]  auto_buffer_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_buffer_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_buffer_out_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_buffer_out_b_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_buffer_out_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_buffer_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_buffer_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [5:0]  auto_buffer_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_buffer_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_buffer_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_buffer_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_buffer_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_int_local_in_3_0,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_int_local_in_2_0,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_int_local_in_1_0,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_int_local_in_1_1,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_int_local_in_0_0,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_hartid_in,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_buffer_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_buffer_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_buffer_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [5:0]  auto_buffer_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_buffer_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_buffer_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_buffer_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_buffer_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_buffer_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_buffer_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [5:0]  auto_buffer_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_buffer_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_buffer_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_buffer_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_buffer_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_buffer_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_wfi_out_0	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire         intSinkNodeIn_4;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intSinkNodeIn_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intSinkNodeIn_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intSinkNodeIn_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intSinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeOut_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  widget_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   widget_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]   widget_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   widget_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   widget_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   widget_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  widget_nodeOut_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   widget_nodeOut_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  widget_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]   widget_nodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   widget_nodeOut_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   widget_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   widget_nodeOut_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         widget_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         _core_io_imem_might_request;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_req_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [39:0]  _core_io_imem_req_bits_pc;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_req_bits_speculative;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_sfence_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_sfence_bits_rs1;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_sfence_bits_rs2;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [38:0]  _core_io_imem_sfence_bits_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_resp_0_ready;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_resp_1_ready;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_btb_update_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [2:0]   _core_io_imem_btb_update_bits_prediction_cfiType;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_btb_update_bits_prediction_taken;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [3:0]   _core_io_imem_btb_update_bits_prediction_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_imem_btb_update_bits_prediction_bridx;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [38:0]  _core_io_imem_btb_update_bits_prediction_target;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [4:0]   _core_io_imem_btb_update_bits_prediction_entry;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [19:0]  _core_io_imem_btb_update_bits_prediction_bht_history;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_imem_btb_update_bits_prediction_bht_value;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_btb_update_bits_prediction_bht_hasBias;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [38:0]  _core_io_imem_btb_update_bits_pc;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_btb_update_bits_isValid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [38:0]  _core_io_imem_btb_update_bits_br_pc;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [2:0]   _core_io_imem_btb_update_bits_cfiType;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_bht_update_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [19:0]  _core_io_imem_bht_update_bits_prediction_history;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_imem_bht_update_bits_prediction_value;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_bht_update_bits_prediction_hasBias;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [38:0]  _core_io_imem_bht_update_bits_pc;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_bht_update_bits_branch;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_bht_update_bits_taken;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_bht_update_bits_mispredict;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_flush_icache;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_imem_progress;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_dmem_req_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [39:0]  _core_io_dmem_req_bits_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [6:0]   _core_io_dmem_req_bits_tag;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [4:0]   _core_io_dmem_req_bits_cmd;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_dmem_req_bits_size;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_dmem_req_bits_signed;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_dmem_req_bits_dprv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_dmem_req_bits_dv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_dmem_s1_kill;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_dmem_asid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_dmem_s1_data_data;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [3:0]   _core_io_ptw_ptbr_mode;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [43:0]  _core_io_ptw_ptbr_ppn;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_sfence_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_sfence_bits_rs1;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_debug;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_cease;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_wfi;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_status_isa;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_status_dprv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_dv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_status_prv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_v;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_sd;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_mpv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_gva;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_tsr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_tw;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_tvm;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_mxr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_sum;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_mprv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_status_fs;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_status_mpp;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_status_vs;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_spp;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_mpie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_spie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_mie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_status_sie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_hstatus_spvp;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_hstatus_spv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_hstatus_gva;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_debug;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_cease;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_wfi;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_gstatus_isa;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_gstatus_dprv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_dv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_gstatus_prv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_v;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_sd;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [22:0]  _core_io_ptw_gstatus_zero2;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_mpv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_gva;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_mbe;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_sbe;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_gstatus_sxl;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [7:0]   _core_io_ptw_gstatus_zero1;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_tsr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_tw;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_tvm;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_mxr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_sum;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_mprv;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_gstatus_fs;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_gstatus_mpp;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_spp;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_mpie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_ube;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_spie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_upie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_mie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_hie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_sie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_gstatus_uie;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_0_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_0_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_0_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_0_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_0_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_0_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_0_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_0_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_1_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_1_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_1_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_1_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_1_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_1_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_1_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_1_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_2_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_2_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_2_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_2_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_2_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_2_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_2_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_2_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_3_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_3_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_3_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_3_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_3_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_3_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_3_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_3_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_4_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_4_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_4_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_4_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_4_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_4_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_4_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_4_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_5_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_5_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_5_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_5_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_5_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_5_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_5_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_5_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_6_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_6_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_6_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_6_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_6_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_6_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_6_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_6_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_7_cfg_l;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_7_cfg_res;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [1:0]   _core_io_ptw_pmp_7_cfg_a;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_7_cfg_x;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_7_cfg_w;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_pmp_7_cfg_r;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [29:0]  _core_io_ptw_pmp_7_addr;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_ptw_pmp_7_mask;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_0_ren;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_0_wen;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_ptw_customCSRs_csrs_0_wdata;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_ptw_customCSRs_csrs_0_value;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_1_ren;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_1_wen;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_ptw_customCSRs_csrs_1_wdata;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_2_ren;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_2_wen;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_ptw_customCSRs_csrs_2_wdata;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_3_ren;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_ptw_customCSRs_csrs_3_wen;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_ptw_customCSRs_csrs_3_wdata;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_fpu_hartid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_fpu_time;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  _core_io_fpu_inst;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_fpu_fromint_data;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [2:0]   _core_io_fpu_fcsr_rm;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_fpu_dmem_resp_val;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [2:0]   _core_io_fpu_dmem_resp_type;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [4:0]   _core_io_fpu_dmem_resp_tag;	// src/main/scala/tile/GpcTile.scala:132:20
  wire [63:0]  _core_io_fpu_dmem_resp_data;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_fpu_valid;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_fpu_killx;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_fpu_killm;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _core_io_wfi;	// src/main/scala/tile/GpcTile.scala:132:20
  wire         _ptw_io_requestor_0_req_ready;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_valid;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_ae_ptw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_ae_final;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pf;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_gf;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_hr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_hw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_hx;	// src/main/scala/rocket/PTW.scala:806:19
  wire [9:0]   _ptw_io_requestor_0_resp_bits_pte_reserved_for_future;	// src/main/scala/rocket/PTW.scala:806:19
  wire [43:0]  _ptw_io_requestor_0_resp_bits_pte_ppn;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_resp_bits_pte_reserved_for_software;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_d;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_g;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_u;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_pte_v;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_resp_bits_level;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_homogeneous;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_gpa_valid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [38:0]  _ptw_io_requestor_0_resp_bits_gpa_bits;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_resp_bits_gpa_is_pte;	// src/main/scala/rocket/PTW.scala:806:19
  wire [3:0]   _ptw_io_requestor_0_ptbr_mode;	// src/main/scala/rocket/PTW.scala:806:19
  wire [15:0]  _ptw_io_requestor_0_ptbr_asid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [43:0]  _ptw_io_requestor_0_ptbr_ppn;	// src/main/scala/rocket/PTW.scala:806:19
  wire [3:0]   _ptw_io_requestor_0_hgatp_mode;	// src/main/scala/rocket/PTW.scala:806:19
  wire [15:0]  _ptw_io_requestor_0_hgatp_asid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [43:0]  _ptw_io_requestor_0_hgatp_ppn;	// src/main/scala/rocket/PTW.scala:806:19
  wire [3:0]   _ptw_io_requestor_0_vsatp_mode;	// src/main/scala/rocket/PTW.scala:806:19
  wire [15:0]  _ptw_io_requestor_0_vsatp_asid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [43:0]  _ptw_io_requestor_0_vsatp_ppn;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_debug;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_cease;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_wfi;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_status_isa;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_status_dprv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_dv;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_status_prv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_v;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_sd;	// src/main/scala/rocket/PTW.scala:806:19
  wire [22:0]  _ptw_io_requestor_0_status_zero2;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_mpv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_gva;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_mbe;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_sbe;	// src/main/scala/rocket/PTW.scala:806:19
  wire [7:0]   _ptw_io_requestor_0_status_zero1;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_tsr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_tw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_tvm;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_mxr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_sum;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_mprv;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_status_xs;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_status_fs;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_status_mpp;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_status_vs;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_spp;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_mpie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_ube;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_spie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_upie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_mie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_hie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_sie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_status_uie;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_hstatus_zero6;	// src/main/scala/rocket/PTW.scala:806:19
  wire [8:0]   _ptw_io_requestor_0_hstatus_zero5;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_vtsr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_vtw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_vtvm;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_hstatus_zero3;	// src/main/scala/rocket/PTW.scala:806:19
  wire [5:0]   _ptw_io_requestor_0_hstatus_vgein;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_hstatus_zero2;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_hu;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_spvp;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_spv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_gva;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_hstatus_vsbe;	// src/main/scala/rocket/PTW.scala:806:19
  wire [4:0]   _ptw_io_requestor_0_hstatus_zero1;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_debug;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_cease;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_wfi;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_gstatus_isa;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_dprv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_dv;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_prv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_v;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_sd;	// src/main/scala/rocket/PTW.scala:806:19
  wire [22:0]  _ptw_io_requestor_0_gstatus_zero2;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_mpv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_gva;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_mbe;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_sbe;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_sxl;	// src/main/scala/rocket/PTW.scala:806:19
  wire [7:0]   _ptw_io_requestor_0_gstatus_zero1;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_tsr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_tw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_tvm;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_mxr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_sum;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_mprv;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_xs;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_fs;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_mpp;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_gstatus_vs;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_spp;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_mpie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_ube;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_spie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_upie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_mie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_hie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_sie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_gstatus_uie;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_0_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_0_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_0_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_0_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_0_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_0_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_0_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_0_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_1_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_1_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_1_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_1_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_1_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_1_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_1_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_1_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_2_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_2_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_2_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_2_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_2_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_2_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_2_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_2_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_3_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_3_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_3_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_3_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_3_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_3_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_3_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_3_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_4_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_4_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_4_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_4_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_4_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_4_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_4_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_4_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_5_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_5_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_5_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_5_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_5_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_5_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_5_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_5_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_6_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_6_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_6_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_6_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_6_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_6_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_6_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_6_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_7_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_7_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_0_pmp_7_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_7_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_7_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_pmp_7_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_0_pmp_7_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_0_pmp_7_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_0_ren;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_0_wen;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_0_wdata;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_0_value;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_1_ren;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_1_wen;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_1_wdata;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_1_value;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_2_ren;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_2_wen;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_2_wdata;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_2_value;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_3_ren;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_0_customCSRs_csrs_3_wen;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_3_wdata;	// src/main/scala/rocket/PTW.scala:806:19
  wire [63:0]  _ptw_io_requestor_0_customCSRs_csrs_3_value;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_req_ready;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_valid;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_ae_ptw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_ae_final;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pf;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_gf;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_hr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_hw;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_hx;	// src/main/scala/rocket/PTW.scala:806:19
  wire [43:0]  _ptw_io_requestor_1_resp_bits_pte_ppn;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_d;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_g;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_u;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_pte_v;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_resp_bits_level;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_homogeneous;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_gpa_valid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [38:0]  _ptw_io_requestor_1_resp_bits_gpa_bits;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_resp_bits_gpa_is_pte;	// src/main/scala/rocket/PTW.scala:806:19
  wire [3:0]   _ptw_io_requestor_1_ptbr_mode;	// src/main/scala/rocket/PTW.scala:806:19
  wire [15:0]  _ptw_io_requestor_1_ptbr_asid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [43:0]  _ptw_io_requestor_1_ptbr_ppn;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_status_debug;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_status_prv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_status_mxr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_status_sum;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_0_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_0_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_0_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_0_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_0_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_0_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_0_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_0_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_1_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_1_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_1_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_1_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_1_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_1_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_1_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_1_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_2_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_2_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_2_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_2_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_2_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_2_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_2_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_2_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_3_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_3_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_3_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_3_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_3_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_3_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_3_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_3_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_4_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_4_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_4_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_4_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_4_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_4_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_4_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_4_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_5_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_5_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_5_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_5_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_5_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_5_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_5_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_5_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_6_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_6_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_6_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_6_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_6_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_6_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_6_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_6_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_7_cfg_l;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_7_cfg_res;	// src/main/scala/rocket/PTW.scala:806:19
  wire [1:0]   _ptw_io_requestor_1_pmp_7_cfg_a;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_7_cfg_x;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_7_cfg_w;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_requestor_1_pmp_7_cfg_r;	// src/main/scala/rocket/PTW.scala:806:19
  wire [29:0]  _ptw_io_requestor_1_pmp_7_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire [31:0]  _ptw_io_requestor_1_pmp_7_mask;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_mem_req_valid;	// src/main/scala/rocket/PTW.scala:806:19
  wire [39:0]  _ptw_io_mem_req_bits_addr;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_mem_req_bits_dv;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _ptw_io_mem_s1_kill;	// src/main/scala/rocket/PTW.scala:806:19
  wire         _dcacheArb_io_requestor_0_req_ready;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_0_s2_nack;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_0_resp_valid;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [63:0]  _dcacheArb_io_requestor_0_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_req_ready;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_nack;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_resp_valid;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [6:0]   _dcacheArb_io_requestor_1_resp_bits_tag;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [1:0]   _dcacheArb_io_requestor_1_resp_bits_size;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_resp_bits_replay;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_resp_bits_has_data;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [63:0]  _dcacheArb_io_requestor_1_resp_bits_data_word_bypass;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_replay_next;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ma_ld;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ma_st;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_xcpt_pf_ld;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_xcpt_pf_st;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_s2_xcpt_ae_st;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_requestor_1_ordered;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_mem_req_valid;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [39:0]  _dcacheArb_io_mem_req_bits_addr;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [6:0]   _dcacheArb_io_mem_req_bits_tag;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [4:0]   _dcacheArb_io_mem_req_bits_cmd;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [1:0]   _dcacheArb_io_mem_req_bits_size;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_mem_req_bits_signed;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [1:0]   _dcacheArb_io_mem_req_bits_dprv;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_mem_req_bits_dv;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_mem_req_bits_phys;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_mem_s1_kill;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _dcacheArb_io_mem_asid;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire [63:0]  _dcacheArb_io_mem_s1_data_data;	// src/main/scala/rocket/HellaCache.scala:287:25
  wire         _fpuOpt_io_fcsr_flags_valid;	// src/main/scala/tile/GpcTile.scala:238:62
  wire [4:0]   _fpuOpt_io_fcsr_flags_bits;	// src/main/scala/tile/GpcTile.scala:238:62
  wire [63:0]  _fpuOpt_io_store_data;	// src/main/scala/tile/GpcTile.scala:238:62
  wire [63:0]  _fpuOpt_io_toint_data;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_fcsr_rdy;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_nack_mem;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_illegal_rm;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_dec_wen;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_dec_ren1;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_dec_ren2;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_dec_ren3;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_sboard_set;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _fpuOpt_io_sboard_clr;	// src/main/scala/tile/GpcTile.scala:238:62
  wire [4:0]   _fpuOpt_io_sboard_clra;	// src/main/scala/tile/GpcTile.scala:238:62
  wire         _widget_1_auto_in_a_ready;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _widget_1_auto_in_d_valid;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]   _widget_1_auto_in_d_bits_opcode;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]   _widget_1_auto_in_d_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]   _widget_1_auto_in_d_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]   _widget_1_auto_in_d_bits_sink;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _widget_1_auto_in_d_bits_denied;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [127:0] _widget_1_auto_in_d_bits_data;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _widget_1_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _widget_1_auto_out_a_valid;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]   _widget_1_auto_out_a_bits_opcode;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]   _widget_1_auto_out_a_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [3:0]   _widget_1_auto_out_a_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _widget_1_auto_out_a_bits_source;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [31:0]  _widget_1_auto_out_a_bits_address;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [7:0]   _widget_1_auto_out_a_bits_mask;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [63:0]  _widget_1_auto_out_a_bits_data;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _widget_1_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/WidthWidget.scala:220:28
  wire         _frontend_auto_icache_master_out_a_valid;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  _frontend_auto_icache_master_out_a_bits_address;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_valid;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [2:0]   _frontend_io_cpu_resp_0_bits_btb_cfiType;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_bits_btb_taken;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [3:0]   _frontend_io_cpu_resp_0_bits_btb_mask;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [1:0]   _frontend_io_cpu_resp_0_bits_btb_bridx;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [38:0]  _frontend_io_cpu_resp_0_bits_btb_target;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [4:0]   _frontend_io_cpu_resp_0_bits_btb_entry;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [19:0]  _frontend_io_cpu_resp_0_bits_btb_bht_history;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [1:0]   _frontend_io_cpu_resp_0_bits_btb_bht_value;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [39:0]  _frontend_io_cpu_resp_0_bits_pc;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [39:0]  _frontend_io_cpu_resp_0_bits_next_pc;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  _frontend_io_cpu_resp_0_bits_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  _frontend_io_cpu_resp_0_bits_raw_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_bits_rvc;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_0_bits_replay;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_valid;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [2:0]   _frontend_io_cpu_resp_1_bits_btb_cfiType;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_bits_btb_taken;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [3:0]   _frontend_io_cpu_resp_1_bits_btb_mask;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [1:0]   _frontend_io_cpu_resp_1_bits_btb_bridx;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [38:0]  _frontend_io_cpu_resp_1_bits_btb_target;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [4:0]   _frontend_io_cpu_resp_1_bits_btb_entry;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [19:0]  _frontend_io_cpu_resp_1_bits_btb_bht_history;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [1:0]   _frontend_io_cpu_resp_1_bits_btb_bht_value;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_bits_btb_bht_hasBias;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [39:0]  _frontend_io_cpu_resp_1_bits_pc;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [39:0]  _frontend_io_cpu_resp_1_bits_next_pc;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  _frontend_io_cpu_resp_1_bits_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  _frontend_io_cpu_resp_1_bits_raw_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_bits_rvc;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_bits_xcpt_pf_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_bits_xcpt_ae_inst;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_cpu_resp_1_bits_replay;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_ptw_req_valid;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_ptw_req_bits_valid;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [26:0]  _frontend_io_ptw_req_bits_bits_addr;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _frontend_io_ptw_req_bits_bits_need_gpa;	// src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire         _dcache_io_cpu_req_ready;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_nack;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_resp_valid;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire [6:0]   _dcache_io_cpu_resp_bits_tag;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire [1:0]   _dcache_io_cpu_resp_bits_size;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire [63:0]  _dcache_io_cpu_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_resp_bits_replay;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_resp_bits_has_data;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire [63:0]  _dcache_io_cpu_resp_bits_data_word_bypass;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_replay_next;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_xcpt_ma_ld;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_xcpt_ma_st;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_xcpt_pf_ld;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_xcpt_pf_st;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_s2_xcpt_ae_st;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_cpu_ordered;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_ptw_req_valid;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_ptw_req_bits_valid;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire [26:0]  _dcache_io_ptw_req_bits_bits_addr;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_ptw_req_bits_bits_need_gpa;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_ptw_req_bits_bits_vstage1;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _dcache_io_ptw_req_bits_bits_stage2;	// src/main/scala/rocket/HellaCache.scala:270:43
  wire         _tlMasterXbar_auto_in_1_a_ready;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire         _tlMasterXbar_auto_in_1_d_valid;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire [2:0]   _tlMasterXbar_auto_in_1_d_bits_opcode;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire [1:0]   _tlMasterXbar_auto_in_1_d_bits_param;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire [3:0]   _tlMasterXbar_auto_in_1_d_bits_size;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire [1:0]   _tlMasterXbar_auto_in_1_d_bits_sink;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire         _tlMasterXbar_auto_in_1_d_bits_denied;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire [63:0]  _tlMasterXbar_auto_in_1_d_bits_data;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire         _tlMasterXbar_auto_in_1_d_bits_corrupt;	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
  wire         buffer_nodeOut_a_ready = auto_buffer_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_b_valid = auto_buffer_out_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   buffer_nodeOut_b_bits_opcode = auto_buffer_out_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   buffer_nodeOut_b_bits_param = auto_buffer_out_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   buffer_nodeOut_b_bits_size = auto_buffer_out_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]   buffer_nodeOut_b_bits_source = auto_buffer_out_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  buffer_nodeOut_b_bits_address = auto_buffer_out_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   buffer_nodeOut_b_bits_mask = auto_buffer_out_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  buffer_nodeOut_b_bits_data = auto_buffer_out_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_b_bits_corrupt = auto_buffer_out_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_c_ready = auto_buffer_out_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_d_valid = auto_buffer_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   buffer_nodeOut_d_bits_opcode = auto_buffer_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   buffer_nodeOut_d_bits_param = auto_buffer_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   buffer_nodeOut_d_bits_size = auto_buffer_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]   buffer_nodeOut_d_bits_source = auto_buffer_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   buffer_nodeOut_d_bits_sink = auto_buffer_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_d_bits_denied = auto_buffer_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  buffer_nodeOut_d_bits_data = auto_buffer_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_d_bits_corrupt = auto_buffer_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_e_ready = auto_buffer_out_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         hartidIn = auto_hartid_in;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_localIn_0 = auto_int_local_in_0_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         x1_int_localIn_0 = auto_int_local_in_1_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         x1_int_localIn_1 = auto_int_local_in_1_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         x1_int_localIn_1_0 = auto_int_local_in_2_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         x1_int_localIn_2_0 = auto_int_local_in_3_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         broadcast_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         broadcast_1_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         broadcast_1_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         nexus_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         nexus_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         nexus_1_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         nexus_1_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         nexus_1_x1_bundleOut_x_sourceOpt_enable = 1'h0;	// src/main/scala/tile/BaseTile.scala:276:19
  wire         nexus_1_x1_bundleOut_x_sourceOpt_stall = 1'h0;	// src/main/scala/tile/BaseTile.scala:276:19
  wire         nexus_1_nodeOut_enable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nexus_1_nodeOut_stall = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nexus_1_defaultWireOpt_enable = 1'h0;	// src/main/scala/tile/BaseTile.scala:276:19
  wire         nexus_1_defaultWireOpt_stall = 1'h0;	// src/main/scala/tile/BaseTile.scala:276:19
  wire         broadcast_2_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         broadcast_2_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         broadcast_2_nodeIn_0_valid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_valid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_rvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_rvalid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_wvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_wvalid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_ivalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_2_nodeIn_0_ivalid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         traceSourceNodeOut_insns_0_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceSourceNodeOut_insns_0_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceSourceNodeOut_insns_0_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceSourceNodeOut_insns_1_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceSourceNodeOut_insns_1_exception = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceSourceNodeOut_insns_1_interrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceCoreSourceNodeOut_group_0_iretire = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         traceCoreSourceNodeOut_group_0_ilastsize = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bundleIn_x_sourceOpt_enable = 1'h0;	// src/main/scala/tile/BaseTile.scala:276:19
  wire         bundleIn_x_sourceOpt_stall = 1'h0;	// src/main/scala/tile/BaseTile.scala:276:19
  wire         traceAuxSinkNodeIn_enable = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         traceAuxSinkNodeIn_stall = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         bpwatchSourceNodeOut_0_valid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_valid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_rvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_rvalid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_wvalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_wvalid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_ivalid_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         bpwatchSourceNodeOut_0_ivalid_1 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         haltNodeOut_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ceaseNodeOut_0 = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  broadcast_1_nodeIn = 32'h10000;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  broadcast_1_nodeOut = 32'h10000;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  broadcast_1_x1_nodeOut = 32'h10000;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  resetVectorSinkNodeIn = 32'h10000;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  reset_vectorOut = 32'h10000;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [31:0]  reset_vectorIn = 32'h10000;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28
  wire [63:0]  traceSourceNodeOut_insns_0_cause = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20, :238:62
  wire [63:0]  traceSourceNodeOut_insns_1_cause = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20, :238:62
  wire [63:0]  traceSourceNodeOut_time = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20, :238:62
  wire [2:0]   broadcast_2_nodeIn_0_action = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/tile/GpcTile.scala:132:20, :238:62, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]   traceSourceNodeOut_insns_0_priv = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/tile/GpcTile.scala:132:20, :238:62, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]   traceSourceNodeOut_insns_1_priv = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/tile/GpcTile.scala:132:20, :238:62, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [2:0]   bpwatchSourceNodeOut_0_action = 3'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/tile/GpcTile.scala:132:20, :238:62, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [39:0]  traceSourceNodeOut_insns_0_iaddr = 40'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [39:0]  traceSourceNodeOut_insns_0_tval = 40'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [39:0]  traceSourceNodeOut_insns_1_iaddr = 40'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [39:0]  traceSourceNodeOut_insns_1_tval = 40'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [3:0]   traceCoreSourceNodeOut_group_0_itype = 4'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   traceCoreSourceNodeOut_priv = 4'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  traceSourceNodeOut_insns_0_insn = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  traceSourceNodeOut_insns_1_insn = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  traceCoreSourceNodeOut_group_0_iaddr = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  traceCoreSourceNodeOut_tval = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire [31:0]  traceCoreSourceNodeOut_cause = 32'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/GpcTile.scala:132:20
  wire         hartidOut;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         broadcast_nodeIn;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         broadcast_nodeOut = broadcast_nodeIn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         hartIdSinkNodeIn = broadcast_nodeOut;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_a_ready = widget_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   widget_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   widget_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   widget_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]   widget_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  widget_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   widget_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  widget_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeIn_b_valid = widget_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   widget_nodeIn_b_bits_opcode = widget_nodeOut_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   widget_nodeIn_b_bits_param = widget_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   widget_nodeIn_b_bits_size = widget_nodeOut_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]   widget_nodeIn_b_bits_source = widget_nodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  widget_nodeIn_b_bits_address = widget_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   widget_nodeIn_b_bits_mask = widget_nodeOut_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  widget_nodeIn_b_bits_data = widget_nodeOut_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_b_bits_corrupt = widget_nodeOut_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_c_ready = widget_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   widget_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   widget_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   widget_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]   widget_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  widget_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  widget_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeIn_d_valid = widget_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   widget_nodeIn_d_bits_opcode = widget_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   widget_nodeIn_d_bits_param = widget_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   widget_nodeIn_d_bits_size = widget_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]   widget_nodeIn_d_bits_source = widget_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   widget_nodeIn_d_bits_sink = widget_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_d_bits_denied = widget_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  widget_nodeIn_d_bits_data = widget_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_d_bits_corrupt = widget_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_e_ready = widget_nodeOut_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   widget_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         widget_nodeOut_a_valid = widget_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   widget_nodeOut_a_bits_opcode = widget_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   widget_nodeOut_a_bits_param = widget_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   widget_nodeOut_a_bits_size = widget_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]   widget_nodeOut_a_bits_source = widget_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  widget_nodeOut_a_bits_address = widget_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   widget_nodeOut_a_bits_mask = widget_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  widget_nodeOut_a_bits_data = widget_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeOut_a_bits_corrupt = widget_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeOut_b_ready = widget_nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeOut_c_valid = widget_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   widget_nodeOut_c_bits_opcode = widget_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   widget_nodeOut_c_bits_param = widget_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   widget_nodeOut_c_bits_size = widget_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [4:0]   widget_nodeOut_c_bits_source = widget_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  widget_nodeOut_c_bits_address = widget_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  widget_nodeOut_c_bits_data = widget_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeOut_c_bits_corrupt = widget_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeOut_d_ready = widget_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         widget_nodeOut_e_valid = widget_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   widget_nodeOut_e_bits_sink = widget_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_a_ready = buffer_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   buffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   buffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   buffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   buffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  buffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   buffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  buffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         buffer_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         buffer_nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         buffer_nodeIn_b_valid = buffer_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   buffer_nodeIn_b_bits_opcode = buffer_nodeOut_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   buffer_nodeIn_b_bits_param = buffer_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   buffer_nodeIn_b_bits_size = buffer_nodeOut_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   buffer_nodeIn_b_bits_source = buffer_nodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  buffer_nodeIn_b_bits_address = buffer_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   buffer_nodeIn_b_bits_mask = buffer_nodeOut_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  buffer_nodeIn_b_bits_data = buffer_nodeOut_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_b_bits_corrupt = buffer_nodeOut_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_c_ready = buffer_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   buffer_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   buffer_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   buffer_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [5:0]   buffer_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  buffer_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  buffer_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         buffer_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         buffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         buffer_nodeIn_d_valid = buffer_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   buffer_nodeIn_d_bits_opcode = buffer_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   buffer_nodeIn_d_bits_param = buffer_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   buffer_nodeIn_d_bits_size = buffer_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   buffer_nodeIn_d_bits_source = buffer_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   buffer_nodeIn_d_bits_sink = buffer_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_d_bits_denied = buffer_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  buffer_nodeIn_d_bits_data = buffer_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_d_bits_corrupt = buffer_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_e_ready = buffer_nodeOut_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         buffer_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   buffer_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tlOtherMastersNodeOut_a_ready = buffer_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_a_valid = buffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   buffer_nodeOut_a_bits_opcode = buffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   buffer_nodeOut_a_bits_param = buffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   buffer_nodeOut_a_bits_size = buffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]   buffer_nodeOut_a_bits_source = buffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  tlOtherMastersNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  buffer_nodeOut_a_bits_address = buffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   tlOtherMastersNodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   buffer_nodeOut_a_bits_mask = buffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  buffer_nodeOut_a_bits_data = buffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_a_bits_corrupt = buffer_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_b_ready = buffer_nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_b_valid = buffer_nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeOut_b_bits_opcode = buffer_nodeIn_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeOut_b_bits_param = buffer_nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeOut_b_bits_size = buffer_nodeIn_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeOut_b_bits_source = buffer_nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  tlOtherMastersNodeOut_b_bits_address = buffer_nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   tlOtherMastersNodeOut_b_bits_mask = buffer_nodeIn_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeOut_b_bits_data = buffer_nodeIn_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_b_bits_corrupt = buffer_nodeIn_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_c_ready = buffer_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_c_valid = buffer_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   buffer_nodeOut_c_bits_opcode = buffer_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   buffer_nodeOut_c_bits_param = buffer_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   buffer_nodeOut_c_bits_size = buffer_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [5:0]   buffer_nodeOut_c_bits_source = buffer_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  tlOtherMastersNodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  buffer_nodeOut_c_bits_address = buffer_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  buffer_nodeOut_c_bits_data = buffer_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_c_bits_corrupt = buffer_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_d_ready = buffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_d_valid = buffer_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeOut_d_bits_opcode = buffer_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeOut_d_bits_param = buffer_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeOut_d_bits_size = buffer_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeOut_d_bits_source = buffer_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeOut_d_bits_sink = buffer_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_d_bits_denied = buffer_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeOut_d_bits_data = buffer_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_d_bits_corrupt = buffer_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_e_ready = buffer_nodeIn_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         buffer_nodeOut_e_valid = buffer_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   buffer_nodeOut_e_bits_sink = buffer_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_a_ready = tlOtherMastersNodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_valid = tlOtherMastersNodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_opcode = tlOtherMastersNodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_param = tlOtherMastersNodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_size = tlOtherMastersNodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_source = tlOtherMastersNodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  tlOtherMastersNodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_address = tlOtherMastersNodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   tlOtherMastersNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_mask = tlOtherMastersNodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_data = tlOtherMastersNodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_a_bits_corrupt = tlOtherMastersNodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_b_ready = tlOtherMastersNodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_b_valid = tlOtherMastersNodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeIn_b_bits_opcode = tlOtherMastersNodeOut_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeIn_b_bits_param = tlOtherMastersNodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeIn_b_bits_size = tlOtherMastersNodeOut_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeIn_b_bits_source = tlOtherMastersNodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  tlOtherMastersNodeIn_b_bits_address = tlOtherMastersNodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]   tlOtherMastersNodeIn_b_bits_mask = tlOtherMastersNodeOut_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeIn_b_bits_data = tlOtherMastersNodeOut_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_b_bits_corrupt = tlOtherMastersNodeOut_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_c_ready = tlOtherMastersNodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_valid = tlOtherMastersNodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_opcode = tlOtherMastersNodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_param = tlOtherMastersNodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_size = tlOtherMastersNodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_source = tlOtherMastersNodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  tlOtherMastersNodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_address = tlOtherMastersNodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_data = tlOtherMastersNodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_c_bits_corrupt = tlOtherMastersNodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_d_ready = tlOtherMastersNodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_d_valid = tlOtherMastersNodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   tlOtherMastersNodeIn_d_bits_opcode = tlOtherMastersNodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeIn_d_bits_param = tlOtherMastersNodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   tlOtherMastersNodeIn_d_bits_size = tlOtherMastersNodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [5:0]   tlOtherMastersNodeIn_d_bits_source = tlOtherMastersNodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeIn_d_bits_sink = tlOtherMastersNodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_d_bits_denied = tlOtherMastersNodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  tlOtherMastersNodeIn_d_bits_data = tlOtherMastersNodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_d_bits_corrupt = tlOtherMastersNodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_e_ready = tlOtherMastersNodeOut_e_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         tlOtherMastersNodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_e_valid = tlOtherMastersNodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   tlOtherMastersNodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign buffer_nodeIn_e_bits_sink = tlOtherMastersNodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_valid = tlOtherMastersNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_opcode = tlOtherMastersNodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_param = tlOtherMastersNodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_size = tlOtherMastersNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_source = tlOtherMastersNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_address = tlOtherMastersNodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_mask = tlOtherMastersNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_data = tlOtherMastersNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_a_bits_corrupt = tlOtherMastersNodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_b_ready = tlOtherMastersNodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_valid = tlOtherMastersNodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_opcode = tlOtherMastersNodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_param = tlOtherMastersNodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_size = tlOtherMastersNodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_source = tlOtherMastersNodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_address = tlOtherMastersNodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_data = tlOtherMastersNodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_c_bits_corrupt = tlOtherMastersNodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_d_ready = tlOtherMastersNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_e_valid = tlOtherMastersNodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign tlOtherMastersNodeOut_e_bits_sink = tlOtherMastersNodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign broadcast_nodeIn = hartidOut;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign hartidOut = hartidIn;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         int_localOut_0 = int_localIn_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_int_localOut_0 = x1_int_localIn_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_int_localOut_1 = x1_int_localIn_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_int_localOut_1_0 = x1_int_localIn_1_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_int_localOut_2_0 = x1_int_localIn_2_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  reg          wfiNodeOut_0_REG;	// src/main/scala/tile/Interrupts.scala:126:36
  wire         wfiNodeOut_0 = wfiNodeOut_0_REG;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tile/Interrupts.scala:126:36
  always @(posedge clock) begin
    if (reset)
      wfiNodeOut_0_REG <= 1'h0;	// src/main/scala/tile/Interrupts.scala:126:36
    else
      wfiNodeOut_0_REG <= _core_io_wfi;	// src/main/scala/tile/GpcTile.scala:132:20, src/main/scala/tile/Interrupts.scala:126:36
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        wfiNodeOut_0_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/tile/Interrupts.scala:126:36
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLXbar_8 tlMasterXbar (	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_valid        (_widget_1_auto_out_a_valid),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_opcode  (_widget_1_auto_out_a_bits_opcode),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_param   (_widget_1_auto_out_a_bits_param),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_size    (_widget_1_auto_out_a_bits_size),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_source  (_widget_1_auto_out_a_bits_source),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_address (_widget_1_auto_out_a_bits_address),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_mask    (_widget_1_auto_out_a_bits_mask),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_data    (_widget_1_auto_out_a_bits_data),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_1_a_bits_corrupt (_widget_1_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_in_0_a_valid        (widget_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_opcode  (widget_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_param   (widget_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_size    (widget_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_source  (widget_nodeOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_address (widget_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_mask    (widget_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_data    (widget_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_a_bits_corrupt (widget_nodeOut_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_b_ready        (widget_nodeOut_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_valid        (widget_nodeOut_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_opcode  (widget_nodeOut_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_param   (widget_nodeOut_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_size    (widget_nodeOut_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_source  (widget_nodeOut_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_address (widget_nodeOut_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_data    (widget_nodeOut_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_c_bits_corrupt (widget_nodeOut_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_d_ready        (widget_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_e_valid        (widget_nodeOut_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_0_e_bits_sink    (widget_nodeOut_e_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_a_ready         (tlOtherMastersNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_valid         (tlOtherMastersNodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_opcode   (tlOtherMastersNodeIn_b_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_param    (tlOtherMastersNodeIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_size     (tlOtherMastersNodeIn_b_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_source   (tlOtherMastersNodeIn_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_address  (tlOtherMastersNodeIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_mask     (tlOtherMastersNodeIn_b_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_data     (tlOtherMastersNodeIn_b_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_b_bits_corrupt  (tlOtherMastersNodeIn_b_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_c_ready         (tlOtherMastersNodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_valid         (tlOtherMastersNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode   (tlOtherMastersNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param    (tlOtherMastersNodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size     (tlOtherMastersNodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source   (tlOtherMastersNodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink     (tlOtherMastersNodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied   (tlOtherMastersNodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data     (tlOtherMastersNodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt  (tlOtherMastersNodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_e_ready         (tlOtherMastersNodeIn_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_in_1_a_ready        (_tlMasterXbar_auto_in_1_a_ready),
    .auto_in_1_d_valid        (_tlMasterXbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_param   (_tlMasterXbar_auto_in_1_d_bits_param),
    .auto_in_1_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_sink    (_tlMasterXbar_auto_in_1_d_bits_sink),
    .auto_in_1_d_bits_denied  (_tlMasterXbar_auto_in_1_d_bits_denied),
    .auto_in_1_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt (_tlMasterXbar_auto_in_1_d_bits_corrupt),
    .auto_in_0_a_ready        (widget_nodeOut_a_ready),
    .auto_in_0_b_valid        (widget_nodeOut_b_valid),
    .auto_in_0_b_bits_opcode  (widget_nodeOut_b_bits_opcode),
    .auto_in_0_b_bits_param   (widget_nodeOut_b_bits_param),
    .auto_in_0_b_bits_size    (widget_nodeOut_b_bits_size),
    .auto_in_0_b_bits_source  (widget_nodeOut_b_bits_source),
    .auto_in_0_b_bits_address (widget_nodeOut_b_bits_address),
    .auto_in_0_b_bits_mask    (widget_nodeOut_b_bits_mask),
    .auto_in_0_b_bits_data    (widget_nodeOut_b_bits_data),
    .auto_in_0_b_bits_corrupt (widget_nodeOut_b_bits_corrupt),
    .auto_in_0_c_ready        (widget_nodeOut_c_ready),
    .auto_in_0_d_valid        (widget_nodeOut_d_valid),
    .auto_in_0_d_bits_opcode  (widget_nodeOut_d_bits_opcode),
    .auto_in_0_d_bits_param   (widget_nodeOut_d_bits_param),
    .auto_in_0_d_bits_size    (widget_nodeOut_d_bits_size),
    .auto_in_0_d_bits_source  (widget_nodeOut_d_bits_source),
    .auto_in_0_d_bits_sink    (widget_nodeOut_d_bits_sink),
    .auto_in_0_d_bits_denied  (widget_nodeOut_d_bits_denied),
    .auto_in_0_d_bits_data    (widget_nodeOut_d_bits_data),
    .auto_in_0_d_bits_corrupt (widget_nodeOut_d_bits_corrupt),
    .auto_in_0_e_ready        (widget_nodeOut_e_ready),
    .auto_out_a_valid         (tlOtherMastersNodeIn_a_valid),
    .auto_out_a_bits_opcode   (tlOtherMastersNodeIn_a_bits_opcode),
    .auto_out_a_bits_param    (tlOtherMastersNodeIn_a_bits_param),
    .auto_out_a_bits_size     (tlOtherMastersNodeIn_a_bits_size),
    .auto_out_a_bits_source   (tlOtherMastersNodeIn_a_bits_source),
    .auto_out_a_bits_address  (tlOtherMastersNodeIn_a_bits_address),
    .auto_out_a_bits_mask     (tlOtherMastersNodeIn_a_bits_mask),
    .auto_out_a_bits_data     (tlOtherMastersNodeIn_a_bits_data),
    .auto_out_a_bits_corrupt  (tlOtherMastersNodeIn_a_bits_corrupt),
    .auto_out_b_ready         (tlOtherMastersNodeIn_b_ready),
    .auto_out_c_valid         (tlOtherMastersNodeIn_c_valid),
    .auto_out_c_bits_opcode   (tlOtherMastersNodeIn_c_bits_opcode),
    .auto_out_c_bits_param    (tlOtherMastersNodeIn_c_bits_param),
    .auto_out_c_bits_size     (tlOtherMastersNodeIn_c_bits_size),
    .auto_out_c_bits_source   (tlOtherMastersNodeIn_c_bits_source),
    .auto_out_c_bits_address  (tlOtherMastersNodeIn_c_bits_address),
    .auto_out_c_bits_data     (tlOtherMastersNodeIn_c_bits_data),
    .auto_out_c_bits_corrupt  (tlOtherMastersNodeIn_c_bits_corrupt),
    .auto_out_d_ready         (tlOtherMastersNodeIn_d_ready),
    .auto_out_e_valid         (tlOtherMastersNodeIn_e_valid),
    .auto_out_e_bits_sink     (tlOtherMastersNodeIn_e_bits_sink)
  );
  IntXbar_1 intXbar (	// src/main/scala/subsystem/HierarchicalElement.scala:58:37
    .auto_int_in_3_0 (x1_int_localOut_2_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_2_0 (x1_int_localOut_1_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_1_0 (x1_int_localOut_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_1_1 (x1_int_localOut_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_0_0 (int_localOut_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_out_0  (intSinkNodeIn_0),
    .auto_int_out_1  (intSinkNodeIn_1),
    .auto_int_out_2  (intSinkNodeIn_2),
    .auto_int_out_3  (intSinkNodeIn_3),
    .auto_int_out_4  (intSinkNodeIn_4)
  );
  GPCDCacheWrapper dcache (	// src/main/scala/rocket/HellaCache.scala:270:43
    .clock                                      (clock),
    .reset                                      (reset),
    .auto_dcacheClient_out_a_ready              (widget_nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_valid              (widget_nodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_opcode        (widget_nodeIn_b_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_param         (widget_nodeIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_size          (widget_nodeIn_b_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_source        (widget_nodeIn_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_address       (widget_nodeIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_mask          (widget_nodeIn_b_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_data          (widget_nodeIn_b_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_b_bits_corrupt       (widget_nodeIn_b_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_c_ready              (widget_nodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_valid              (widget_nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_opcode        (widget_nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_param         (widget_nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_size          (widget_nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_source        (widget_nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_sink          (widget_nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_denied        (widget_nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_data          (widget_nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_d_bits_corrupt       (widget_nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_dcacheClient_out_e_ready              (widget_nodeIn_e_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_cpu_req_valid                           (_dcacheArb_io_mem_req_valid),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_addr                       (_dcacheArb_io_mem_req_bits_addr),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_tag                        (_dcacheArb_io_mem_req_bits_tag),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_cmd                        (_dcacheArb_io_mem_req_bits_cmd),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_size                       (_dcacheArb_io_mem_req_bits_size),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_signed                     (_dcacheArb_io_mem_req_bits_signed),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_dprv                       (_dcacheArb_io_mem_req_bits_dprv),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_dv                         (_dcacheArb_io_mem_req_bits_dv),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_phys                       (_dcacheArb_io_mem_req_bits_phys),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_req_bits_no_alloc                   (1'h0),
    .io_cpu_req_bits_no_xcpt                    (1'h0),
    .io_cpu_req_bits_data                       (64'h0),	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20, :238:62
    .io_cpu_req_bits_mask                       (8'h0),	// src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_s1_kill                             (_dcacheArb_io_mem_s1_kill),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_asid                                (_dcacheArb_io_mem_asid),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_s1_data_data                        (_dcacheArb_io_mem_s1_data_data),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_cpu_s1_data_mask                        (8'h0),	// src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_s2_kill                             (1'h0),
    .io_cpu_keep_clock_enabled                  (1'h1),
    .io_ptw_req_ready                           (_ptw_io_requestor_0_req_ready),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_valid                          (_ptw_io_requestor_0_resp_valid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_ae_ptw                    (_ptw_io_requestor_0_resp_bits_ae_ptw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_ae_final                  (_ptw_io_requestor_0_resp_bits_ae_final),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pf                        (_ptw_io_requestor_0_resp_bits_pf),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gf                        (_ptw_io_requestor_0_resp_bits_gf),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_hr                        (_ptw_io_requestor_0_resp_bits_hr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_hw                        (_ptw_io_requestor_0_resp_bits_hw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_hx                        (_ptw_io_requestor_0_resp_bits_hx),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_reserved_for_future
      (_ptw_io_requestor_0_resp_bits_pte_reserved_for_future),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_ppn                   (_ptw_io_requestor_0_resp_bits_pte_ppn),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_reserved_for_software
      (_ptw_io_requestor_0_resp_bits_pte_reserved_for_software),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_d                     (_ptw_io_requestor_0_resp_bits_pte_d),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_a                     (_ptw_io_requestor_0_resp_bits_pte_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_g                     (_ptw_io_requestor_0_resp_bits_pte_g),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_u                     (_ptw_io_requestor_0_resp_bits_pte_u),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_x                     (_ptw_io_requestor_0_resp_bits_pte_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_w                     (_ptw_io_requestor_0_resp_bits_pte_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_r                     (_ptw_io_requestor_0_resp_bits_pte_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_v                     (_ptw_io_requestor_0_resp_bits_pte_v),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_level                     (_ptw_io_requestor_0_resp_bits_level),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_fragmented_superpage      (1'h0),
    .io_ptw_resp_bits_homogeneous
      (_ptw_io_requestor_0_resp_bits_homogeneous),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gpa_valid                 (_ptw_io_requestor_0_resp_bits_gpa_valid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gpa_bits                  (_ptw_io_requestor_0_resp_bits_gpa_bits),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gpa_is_pte
      (_ptw_io_requestor_0_resp_bits_gpa_is_pte),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_ptbr_mode                           (_ptw_io_requestor_0_ptbr_mode),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_ptbr_asid                           (_ptw_io_requestor_0_ptbr_asid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_ptbr_ppn                            (_ptw_io_requestor_0_ptbr_ppn),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hgatp_mode                          (_ptw_io_requestor_0_hgatp_mode),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hgatp_asid                          (_ptw_io_requestor_0_hgatp_asid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hgatp_ppn                           (_ptw_io_requestor_0_hgatp_ppn),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_vsatp_mode                          (_ptw_io_requestor_0_vsatp_mode),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_vsatp_asid                          (_ptw_io_requestor_0_vsatp_asid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_vsatp_ppn                           (_ptw_io_requestor_0_vsatp_ppn),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_debug                        (_ptw_io_requestor_0_status_debug),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_cease                        (_ptw_io_requestor_0_status_cease),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_wfi                          (_ptw_io_requestor_0_status_wfi),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_isa                          (_ptw_io_requestor_0_status_isa),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_dprv                         (_ptw_io_requestor_0_status_dprv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_dv                           (_ptw_io_requestor_0_status_dv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_prv                          (_ptw_io_requestor_0_status_prv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_v                            (_ptw_io_requestor_0_status_v),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_sd                           (_ptw_io_requestor_0_status_sd),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_zero2                        (_ptw_io_requestor_0_status_zero2),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mpv                          (_ptw_io_requestor_0_status_mpv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_gva                          (_ptw_io_requestor_0_status_gva),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mbe                          (_ptw_io_requestor_0_status_mbe),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_sbe                          (_ptw_io_requestor_0_status_sbe),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_sxl                          (2'h2),	// src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_ptw_status_uxl                          (2'h2),	// src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_ptw_status_sd_rv32                      (1'h0),
    .io_ptw_status_zero1                        (_ptw_io_requestor_0_status_zero1),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_tsr                          (_ptw_io_requestor_0_status_tsr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_tw                           (_ptw_io_requestor_0_status_tw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_tvm                          (_ptw_io_requestor_0_status_tvm),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mxr                          (_ptw_io_requestor_0_status_mxr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_sum                          (_ptw_io_requestor_0_status_sum),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mprv                         (_ptw_io_requestor_0_status_mprv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_xs                           (_ptw_io_requestor_0_status_xs),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_fs                           (_ptw_io_requestor_0_status_fs),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mpp                          (_ptw_io_requestor_0_status_mpp),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_vs                           (_ptw_io_requestor_0_status_vs),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_spp                          (_ptw_io_requestor_0_status_spp),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mpie                         (_ptw_io_requestor_0_status_mpie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_ube                          (_ptw_io_requestor_0_status_ube),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_spie                         (_ptw_io_requestor_0_status_spie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_upie                         (_ptw_io_requestor_0_status_upie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mie                          (_ptw_io_requestor_0_status_mie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_hie                          (_ptw_io_requestor_0_status_hie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_sie                          (_ptw_io_requestor_0_status_sie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_uie                          (_ptw_io_requestor_0_status_uie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_zero6                       (_ptw_io_requestor_0_hstatus_zero6),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_vsxl                        (2'h2),	// src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_ptw_hstatus_zero5                       (_ptw_io_requestor_0_hstatus_zero5),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_vtsr                        (_ptw_io_requestor_0_hstatus_vtsr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_vtw                         (_ptw_io_requestor_0_hstatus_vtw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_vtvm                        (_ptw_io_requestor_0_hstatus_vtvm),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_zero3                       (_ptw_io_requestor_0_hstatus_zero3),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_vgein                       (_ptw_io_requestor_0_hstatus_vgein),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_zero2                       (_ptw_io_requestor_0_hstatus_zero2),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_hu                          (_ptw_io_requestor_0_hstatus_hu),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_spvp                        (_ptw_io_requestor_0_hstatus_spvp),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_spv                         (_ptw_io_requestor_0_hstatus_spv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_gva                         (_ptw_io_requestor_0_hstatus_gva),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_vsbe                        (_ptw_io_requestor_0_hstatus_vsbe),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_hstatus_zero1                       (_ptw_io_requestor_0_hstatus_zero1),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_debug                       (_ptw_io_requestor_0_gstatus_debug),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_cease                       (_ptw_io_requestor_0_gstatus_cease),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_wfi                         (_ptw_io_requestor_0_gstatus_wfi),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_isa                         (_ptw_io_requestor_0_gstatus_isa),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_dprv                        (_ptw_io_requestor_0_gstatus_dprv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_dv                          (_ptw_io_requestor_0_gstatus_dv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_prv                         (_ptw_io_requestor_0_gstatus_prv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_v                           (_ptw_io_requestor_0_gstatus_v),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_sd                          (_ptw_io_requestor_0_gstatus_sd),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_zero2                       (_ptw_io_requestor_0_gstatus_zero2),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mpv                         (_ptw_io_requestor_0_gstatus_mpv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_gva                         (_ptw_io_requestor_0_gstatus_gva),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mbe                         (_ptw_io_requestor_0_gstatus_mbe),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_sbe                         (_ptw_io_requestor_0_gstatus_sbe),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_sxl                         (_ptw_io_requestor_0_gstatus_sxl),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_uxl                         (2'h2),	// src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_ptw_gstatus_sd_rv32                     (1'h0),
    .io_ptw_gstatus_zero1                       (_ptw_io_requestor_0_gstatus_zero1),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_tsr                         (_ptw_io_requestor_0_gstatus_tsr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_tw                          (_ptw_io_requestor_0_gstatus_tw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_tvm                         (_ptw_io_requestor_0_gstatus_tvm),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mxr                         (_ptw_io_requestor_0_gstatus_mxr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_sum                         (_ptw_io_requestor_0_gstatus_sum),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mprv                        (_ptw_io_requestor_0_gstatus_mprv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_xs                          (_ptw_io_requestor_0_gstatus_xs),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_fs                          (_ptw_io_requestor_0_gstatus_fs),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mpp                         (_ptw_io_requestor_0_gstatus_mpp),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_vs                          (_ptw_io_requestor_0_gstatus_vs),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_spp                         (_ptw_io_requestor_0_gstatus_spp),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mpie                        (_ptw_io_requestor_0_gstatus_mpie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_ube                         (_ptw_io_requestor_0_gstatus_ube),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_spie                        (_ptw_io_requestor_0_gstatus_spie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_upie                        (_ptw_io_requestor_0_gstatus_upie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_mie                         (_ptw_io_requestor_0_gstatus_mie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_hie                         (_ptw_io_requestor_0_gstatus_hie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_sie                         (_ptw_io_requestor_0_gstatus_sie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_gstatus_uie                         (_ptw_io_requestor_0_gstatus_uie),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_l                         (_ptw_io_requestor_0_pmp_0_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_res                       (_ptw_io_requestor_0_pmp_0_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_a                         (_ptw_io_requestor_0_pmp_0_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_x                         (_ptw_io_requestor_0_pmp_0_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_w                         (_ptw_io_requestor_0_pmp_0_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_r                         (_ptw_io_requestor_0_pmp_0_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_addr                          (_ptw_io_requestor_0_pmp_0_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_mask                          (_ptw_io_requestor_0_pmp_0_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_l                         (_ptw_io_requestor_0_pmp_1_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_res                       (_ptw_io_requestor_0_pmp_1_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_a                         (_ptw_io_requestor_0_pmp_1_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_x                         (_ptw_io_requestor_0_pmp_1_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_w                         (_ptw_io_requestor_0_pmp_1_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_r                         (_ptw_io_requestor_0_pmp_1_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_addr                          (_ptw_io_requestor_0_pmp_1_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_mask                          (_ptw_io_requestor_0_pmp_1_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_l                         (_ptw_io_requestor_0_pmp_2_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_res                       (_ptw_io_requestor_0_pmp_2_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_a                         (_ptw_io_requestor_0_pmp_2_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_x                         (_ptw_io_requestor_0_pmp_2_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_w                         (_ptw_io_requestor_0_pmp_2_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_r                         (_ptw_io_requestor_0_pmp_2_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_addr                          (_ptw_io_requestor_0_pmp_2_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_mask                          (_ptw_io_requestor_0_pmp_2_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_l                         (_ptw_io_requestor_0_pmp_3_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_res                       (_ptw_io_requestor_0_pmp_3_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_a                         (_ptw_io_requestor_0_pmp_3_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_x                         (_ptw_io_requestor_0_pmp_3_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_w                         (_ptw_io_requestor_0_pmp_3_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_r                         (_ptw_io_requestor_0_pmp_3_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_addr                          (_ptw_io_requestor_0_pmp_3_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_mask                          (_ptw_io_requestor_0_pmp_3_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_l                         (_ptw_io_requestor_0_pmp_4_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_res                       (_ptw_io_requestor_0_pmp_4_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_a                         (_ptw_io_requestor_0_pmp_4_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_x                         (_ptw_io_requestor_0_pmp_4_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_w                         (_ptw_io_requestor_0_pmp_4_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_r                         (_ptw_io_requestor_0_pmp_4_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_addr                          (_ptw_io_requestor_0_pmp_4_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_mask                          (_ptw_io_requestor_0_pmp_4_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_l                         (_ptw_io_requestor_0_pmp_5_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_res                       (_ptw_io_requestor_0_pmp_5_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_a                         (_ptw_io_requestor_0_pmp_5_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_x                         (_ptw_io_requestor_0_pmp_5_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_w                         (_ptw_io_requestor_0_pmp_5_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_r                         (_ptw_io_requestor_0_pmp_5_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_addr                          (_ptw_io_requestor_0_pmp_5_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_mask                          (_ptw_io_requestor_0_pmp_5_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_l                         (_ptw_io_requestor_0_pmp_6_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_res                       (_ptw_io_requestor_0_pmp_6_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_a                         (_ptw_io_requestor_0_pmp_6_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_x                         (_ptw_io_requestor_0_pmp_6_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_w                         (_ptw_io_requestor_0_pmp_6_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_r                         (_ptw_io_requestor_0_pmp_6_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_addr                          (_ptw_io_requestor_0_pmp_6_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_mask                          (_ptw_io_requestor_0_pmp_6_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_l                         (_ptw_io_requestor_0_pmp_7_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_res                       (_ptw_io_requestor_0_pmp_7_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_a                         (_ptw_io_requestor_0_pmp_7_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_x                         (_ptw_io_requestor_0_pmp_7_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_w                         (_ptw_io_requestor_0_pmp_7_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_r                         (_ptw_io_requestor_0_pmp_7_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_addr                          (_ptw_io_requestor_0_pmp_7_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_mask                          (_ptw_io_requestor_0_pmp_7_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_0_ren
      (_ptw_io_requestor_0_customCSRs_csrs_0_ren),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_0_wen
      (_ptw_io_requestor_0_customCSRs_csrs_0_wen),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_0_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_0_wdata),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_0_value
      (_ptw_io_requestor_0_customCSRs_csrs_0_value),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_1_ren
      (_ptw_io_requestor_0_customCSRs_csrs_1_ren),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_1_wen
      (_ptw_io_requestor_0_customCSRs_csrs_1_wen),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_1_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_1_wdata),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_1_value
      (_ptw_io_requestor_0_customCSRs_csrs_1_value),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_2_ren
      (_ptw_io_requestor_0_customCSRs_csrs_2_ren),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_2_wen
      (_ptw_io_requestor_0_customCSRs_csrs_2_wen),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_2_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_2_wdata),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_2_value
      (_ptw_io_requestor_0_customCSRs_csrs_2_value),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_3_ren
      (_ptw_io_requestor_0_customCSRs_csrs_3_ren),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_3_wen
      (_ptw_io_requestor_0_customCSRs_csrs_3_wen),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_3_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_3_wdata),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_customCSRs_csrs_3_value
      (_ptw_io_requestor_0_customCSRs_csrs_3_value),	// src/main/scala/rocket/PTW.scala:806:19
    .auto_dcacheClient_out_a_valid              (widget_nodeIn_a_valid),
    .auto_dcacheClient_out_a_bits_opcode        (widget_nodeIn_a_bits_opcode),
    .auto_dcacheClient_out_a_bits_param         (widget_nodeIn_a_bits_param),
    .auto_dcacheClient_out_a_bits_size          (widget_nodeIn_a_bits_size),
    .auto_dcacheClient_out_a_bits_source        (widget_nodeIn_a_bits_source),
    .auto_dcacheClient_out_a_bits_address       (widget_nodeIn_a_bits_address),
    .auto_dcacheClient_out_a_bits_mask          (widget_nodeIn_a_bits_mask),
    .auto_dcacheClient_out_a_bits_data          (widget_nodeIn_a_bits_data),
    .auto_dcacheClient_out_a_bits_corrupt       (widget_nodeIn_a_bits_corrupt),
    .auto_dcacheClient_out_b_ready              (widget_nodeIn_b_ready),
    .auto_dcacheClient_out_c_valid              (widget_nodeIn_c_valid),
    .auto_dcacheClient_out_c_bits_opcode        (widget_nodeIn_c_bits_opcode),
    .auto_dcacheClient_out_c_bits_param         (widget_nodeIn_c_bits_param),
    .auto_dcacheClient_out_c_bits_size          (widget_nodeIn_c_bits_size),
    .auto_dcacheClient_out_c_bits_source        (widget_nodeIn_c_bits_source),
    .auto_dcacheClient_out_c_bits_address       (widget_nodeIn_c_bits_address),
    .auto_dcacheClient_out_c_bits_data          (widget_nodeIn_c_bits_data),
    .auto_dcacheClient_out_c_bits_corrupt       (widget_nodeIn_c_bits_corrupt),
    .auto_dcacheClient_out_d_ready              (widget_nodeIn_d_ready),
    .auto_dcacheClient_out_e_valid              (widget_nodeIn_e_valid),
    .auto_dcacheClient_out_e_bits_sink          (widget_nodeIn_e_bits_sink),
    .io_cpu_req_ready                           (_dcache_io_cpu_req_ready),
    .io_cpu_s2_nack                             (_dcache_io_cpu_s2_nack),
    .io_cpu_s2_nack_cause_raw                   (/* unused */),
    .io_cpu_s2_uncached                         (/* unused */),
    .io_cpu_s2_paddr                            (/* unused */),
    .io_cpu_resp_valid                          (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr                      (/* unused */),
    .io_cpu_resp_bits_tag                       (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd                       (/* unused */),
    .io_cpu_resp_bits_size                      (_dcache_io_cpu_resp_bits_size),
    .io_cpu_resp_bits_signed                    (/* unused */),
    .io_cpu_resp_bits_dprv                      (/* unused */),
    .io_cpu_resp_bits_dv                        (/* unused */),
    .io_cpu_resp_bits_data                      (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask                      (/* unused */),
    .io_cpu_resp_bits_replay                    (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data                  (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass
      (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw                  (/* unused */),
    .io_cpu_resp_bits_store_data                (/* unused */),
    .io_cpu_replay_next                         (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld                       (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st                       (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld                       (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st                       (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_gf_ld                       (/* unused */),
    .io_cpu_s2_xcpt_gf_st                       (/* unused */),
    .io_cpu_s2_xcpt_ae_ld                       (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st                       (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_s2_gpa                              (/* unused */),
    .io_cpu_s2_gpa_is_pte                       (/* unused */),
    .io_cpu_ordered                             (_dcache_io_cpu_ordered),
    .io_cpu_perf_acquire                        (/* unused */),
    .io_cpu_perf_release                        (/* unused */),
    .io_cpu_perf_grant                          (/* unused */),
    .io_cpu_perf_tlbMiss                        (/* unused */),
    .io_cpu_perf_blocked                        (/* unused */),
    .io_cpu_perf_canAcceptStoreThenLoad         (/* unused */),
    .io_cpu_perf_canAcceptStoreThenRMW          (/* unused */),
    .io_cpu_perf_canAcceptLoadThenLoad          (/* unused */),
    .io_cpu_perf_storeBufferEmptyAfterLoad      (/* unused */),
    .io_cpu_perf_storeBufferEmptyAfterStore     (/* unused */),
    .io_cpu_clock_enabled                       (/* unused */),
    .io_ptw_req_valid                           (_dcache_io_ptw_req_valid),
    .io_ptw_req_bits_valid                      (_dcache_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                  (_dcache_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa              (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1               (_dcache_io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2                (_dcache_io_ptw_req_bits_bits_stage2),
    .io_ptw_customCSRs_csrs_0_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_0_set               (/* unused */),
    .io_ptw_customCSRs_csrs_0_sdata             (/* unused */),
    .io_ptw_customCSRs_csrs_1_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_1_set               (/* unused */),
    .io_ptw_customCSRs_csrs_1_sdata             (/* unused */),
    .io_ptw_customCSRs_csrs_2_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_2_set               (/* unused */),
    .io_ptw_customCSRs_csrs_2_sdata             (/* unused */),
    .io_ptw_customCSRs_csrs_3_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_3_set               (/* unused */),
    .io_ptw_customCSRs_csrs_3_sdata             (/* unused */),
    .io_errors_bus_valid                        (/* unused */),
    .io_errors_bus_bits                         (/* unused */)
  );
  FrontendGpc frontend (	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .clock                                         (clock),
    .reset                                         (reset),
    .auto_icache_master_out_a_ready                (_widget_1_auto_in_a_ready),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_valid                (_widget_1_auto_in_d_valid),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_opcode          (_widget_1_auto_in_d_bits_opcode),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_param           (_widget_1_auto_in_d_bits_param),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_size            (_widget_1_auto_in_d_bits_size),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_sink            (_widget_1_auto_in_d_bits_sink),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_denied          (_widget_1_auto_in_d_bits_denied),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_data            (_widget_1_auto_in_d_bits_data),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .auto_icache_master_out_d_bits_corrupt         (_widget_1_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .io_cpu_might_request                          (_core_io_imem_might_request),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_req_valid                              (_core_io_imem_req_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_req_bits_pc                            (_core_io_imem_req_bits_pc),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_req_bits_speculative                   (_core_io_imem_req_bits_speculative),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_sfence_valid                           (_core_io_imem_sfence_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_sfence_bits_rs1                        (_core_io_imem_sfence_bits_rs1),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_sfence_bits_rs2                        (_core_io_imem_sfence_bits_rs2),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_sfence_bits_addr                       (_core_io_imem_sfence_bits_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_resp_0_ready                           (_core_io_imem_resp_0_ready),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_resp_1_ready                           (_core_io_imem_resp_1_ready),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_valid                       (_core_io_imem_btb_update_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_cfiType
      (_core_io_imem_btb_update_bits_prediction_cfiType),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_taken
      (_core_io_imem_btb_update_bits_prediction_taken),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_mask
      (_core_io_imem_btb_update_bits_prediction_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_bridx
      (_core_io_imem_btb_update_bits_prediction_bridx),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_target
      (_core_io_imem_btb_update_bits_prediction_target),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_entry
      (_core_io_imem_btb_update_bits_prediction_entry),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_bht_history
      (_core_io_imem_btb_update_bits_prediction_bht_history),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_bht_value
      (_core_io_imem_btb_update_bits_prediction_bht_value),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_prediction_bht_hasBias
      (_core_io_imem_btb_update_bits_prediction_bht_hasBias),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_pc                     (_core_io_imem_btb_update_bits_pc),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_isValid
      (_core_io_imem_btb_update_bits_isValid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_br_pc                  (_core_io_imem_btb_update_bits_br_pc),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_btb_update_bits_cfiType
      (_core_io_imem_btb_update_bits_cfiType),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_valid                       (_core_io_imem_bht_update_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_prediction_history
      (_core_io_imem_bht_update_bits_prediction_history),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_prediction_value
      (_core_io_imem_bht_update_bits_prediction_value),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_prediction_hasBias
      (_core_io_imem_bht_update_bits_prediction_hasBias),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_pc                     (_core_io_imem_bht_update_bits_pc),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_branch                 (_core_io_imem_bht_update_bits_branch),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_taken                  (_core_io_imem_bht_update_bits_taken),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_bht_update_bits_mispredict
      (_core_io_imem_bht_update_bits_mispredict),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_flush_icache                           (_core_io_imem_flush_icache),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_cpu_progress                               (_core_io_imem_progress),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_ptw_req_ready                              (_ptw_io_requestor_1_req_ready),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_valid                             (_ptw_io_requestor_1_resp_valid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_ae_ptw                       (_ptw_io_requestor_1_resp_bits_ae_ptw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_ae_final
      (_ptw_io_requestor_1_resp_bits_ae_final),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pf                           (_ptw_io_requestor_1_resp_bits_pf),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gf                           (_ptw_io_requestor_1_resp_bits_gf),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_hr                           (_ptw_io_requestor_1_resp_bits_hr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_hw                           (_ptw_io_requestor_1_resp_bits_hw),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_hx                           (_ptw_io_requestor_1_resp_bits_hx),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_ppn
      (_ptw_io_requestor_1_resp_bits_pte_ppn),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_d                        (_ptw_io_requestor_1_resp_bits_pte_d),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_a                        (_ptw_io_requestor_1_resp_bits_pte_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_g                        (_ptw_io_requestor_1_resp_bits_pte_g),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_u                        (_ptw_io_requestor_1_resp_bits_pte_u),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_x                        (_ptw_io_requestor_1_resp_bits_pte_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_w                        (_ptw_io_requestor_1_resp_bits_pte_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_r                        (_ptw_io_requestor_1_resp_bits_pte_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_pte_v                        (_ptw_io_requestor_1_resp_bits_pte_v),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_level                        (_ptw_io_requestor_1_resp_bits_level),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_homogeneous
      (_ptw_io_requestor_1_resp_bits_homogeneous),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gpa_valid
      (_ptw_io_requestor_1_resp_bits_gpa_valid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gpa_bits
      (_ptw_io_requestor_1_resp_bits_gpa_bits),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_resp_bits_gpa_is_pte
      (_ptw_io_requestor_1_resp_bits_gpa_is_pte),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_ptbr_mode                              (_ptw_io_requestor_1_ptbr_mode),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_ptbr_asid                              (_ptw_io_requestor_1_ptbr_asid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_ptbr_ppn                               (_ptw_io_requestor_1_ptbr_ppn),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_debug                           (_ptw_io_requestor_1_status_debug),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_prv                             (_ptw_io_requestor_1_status_prv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_mxr                             (_ptw_io_requestor_1_status_mxr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_status_sum                             (_ptw_io_requestor_1_status_sum),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_l                            (_ptw_io_requestor_1_pmp_0_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_res                          (_ptw_io_requestor_1_pmp_0_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_a                            (_ptw_io_requestor_1_pmp_0_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_x                            (_ptw_io_requestor_1_pmp_0_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_w                            (_ptw_io_requestor_1_pmp_0_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_cfg_r                            (_ptw_io_requestor_1_pmp_0_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_addr                             (_ptw_io_requestor_1_pmp_0_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_0_mask                             (_ptw_io_requestor_1_pmp_0_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_l                            (_ptw_io_requestor_1_pmp_1_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_res                          (_ptw_io_requestor_1_pmp_1_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_a                            (_ptw_io_requestor_1_pmp_1_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_x                            (_ptw_io_requestor_1_pmp_1_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_w                            (_ptw_io_requestor_1_pmp_1_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_cfg_r                            (_ptw_io_requestor_1_pmp_1_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_addr                             (_ptw_io_requestor_1_pmp_1_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_1_mask                             (_ptw_io_requestor_1_pmp_1_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_l                            (_ptw_io_requestor_1_pmp_2_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_res                          (_ptw_io_requestor_1_pmp_2_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_a                            (_ptw_io_requestor_1_pmp_2_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_x                            (_ptw_io_requestor_1_pmp_2_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_w                            (_ptw_io_requestor_1_pmp_2_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_cfg_r                            (_ptw_io_requestor_1_pmp_2_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_addr                             (_ptw_io_requestor_1_pmp_2_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_2_mask                             (_ptw_io_requestor_1_pmp_2_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_l                            (_ptw_io_requestor_1_pmp_3_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_res                          (_ptw_io_requestor_1_pmp_3_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_a                            (_ptw_io_requestor_1_pmp_3_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_x                            (_ptw_io_requestor_1_pmp_3_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_w                            (_ptw_io_requestor_1_pmp_3_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_cfg_r                            (_ptw_io_requestor_1_pmp_3_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_addr                             (_ptw_io_requestor_1_pmp_3_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_3_mask                             (_ptw_io_requestor_1_pmp_3_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_l                            (_ptw_io_requestor_1_pmp_4_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_res                          (_ptw_io_requestor_1_pmp_4_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_a                            (_ptw_io_requestor_1_pmp_4_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_x                            (_ptw_io_requestor_1_pmp_4_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_w                            (_ptw_io_requestor_1_pmp_4_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_cfg_r                            (_ptw_io_requestor_1_pmp_4_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_addr                             (_ptw_io_requestor_1_pmp_4_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_4_mask                             (_ptw_io_requestor_1_pmp_4_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_l                            (_ptw_io_requestor_1_pmp_5_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_res                          (_ptw_io_requestor_1_pmp_5_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_a                            (_ptw_io_requestor_1_pmp_5_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_x                            (_ptw_io_requestor_1_pmp_5_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_w                            (_ptw_io_requestor_1_pmp_5_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_cfg_r                            (_ptw_io_requestor_1_pmp_5_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_addr                             (_ptw_io_requestor_1_pmp_5_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_5_mask                             (_ptw_io_requestor_1_pmp_5_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_l                            (_ptw_io_requestor_1_pmp_6_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_res                          (_ptw_io_requestor_1_pmp_6_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_a                            (_ptw_io_requestor_1_pmp_6_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_x                            (_ptw_io_requestor_1_pmp_6_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_w                            (_ptw_io_requestor_1_pmp_6_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_cfg_r                            (_ptw_io_requestor_1_pmp_6_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_addr                             (_ptw_io_requestor_1_pmp_6_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_6_mask                             (_ptw_io_requestor_1_pmp_6_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_l                            (_ptw_io_requestor_1_pmp_7_cfg_l),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_res                          (_ptw_io_requestor_1_pmp_7_cfg_res),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_a                            (_ptw_io_requestor_1_pmp_7_cfg_a),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_x                            (_ptw_io_requestor_1_pmp_7_cfg_x),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_w                            (_ptw_io_requestor_1_pmp_7_cfg_w),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_cfg_r                            (_ptw_io_requestor_1_pmp_7_cfg_r),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_addr                             (_ptw_io_requestor_1_pmp_7_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_ptw_pmp_7_mask                             (_ptw_io_requestor_1_pmp_7_mask),	// src/main/scala/rocket/PTW.scala:806:19
    .auto_icache_master_out_a_valid
      (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address
      (_frontend_auto_icache_master_out_a_bits_address),
    .io_cpu_resp_0_valid                           (_frontend_io_cpu_resp_0_valid),
    .io_cpu_resp_0_bits_btb_cfiType
      (_frontend_io_cpu_resp_0_bits_btb_cfiType),
    .io_cpu_resp_0_bits_btb_taken
      (_frontend_io_cpu_resp_0_bits_btb_taken),
    .io_cpu_resp_0_bits_btb_mask
      (_frontend_io_cpu_resp_0_bits_btb_mask),
    .io_cpu_resp_0_bits_btb_bridx
      (_frontend_io_cpu_resp_0_bits_btb_bridx),
    .io_cpu_resp_0_bits_btb_target
      (_frontend_io_cpu_resp_0_bits_btb_target),
    .io_cpu_resp_0_bits_btb_entry
      (_frontend_io_cpu_resp_0_bits_btb_entry),
    .io_cpu_resp_0_bits_btb_bht_history
      (_frontend_io_cpu_resp_0_bits_btb_bht_history),
    .io_cpu_resp_0_bits_btb_bht_value
      (_frontend_io_cpu_resp_0_bits_btb_bht_value),
    .io_cpu_resp_0_bits_btb_bht_hasBias
      (_frontend_io_cpu_resp_0_bits_btb_bht_hasBias),
    .io_cpu_resp_0_bits_pc                         (_frontend_io_cpu_resp_0_bits_pc),
    .io_cpu_resp_0_bits_next_pc                    (_frontend_io_cpu_resp_0_bits_next_pc),
    .io_cpu_resp_0_bits_inst                       (_frontend_io_cpu_resp_0_bits_inst),
    .io_cpu_resp_0_bits_raw_inst
      (_frontend_io_cpu_resp_0_bits_raw_inst),
    .io_cpu_resp_0_bits_rvc                        (_frontend_io_cpu_resp_0_bits_rvc),
    .io_cpu_resp_0_bits_xcpt_pf_inst
      (_frontend_io_cpu_resp_0_bits_xcpt_pf_inst),
    .io_cpu_resp_0_bits_xcpt_ae_inst
      (_frontend_io_cpu_resp_0_bits_xcpt_ae_inst),
    .io_cpu_resp_0_bits_replay                     (_frontend_io_cpu_resp_0_bits_replay),
    .io_cpu_resp_1_valid                           (_frontend_io_cpu_resp_1_valid),
    .io_cpu_resp_1_bits_btb_cfiType
      (_frontend_io_cpu_resp_1_bits_btb_cfiType),
    .io_cpu_resp_1_bits_btb_taken
      (_frontend_io_cpu_resp_1_bits_btb_taken),
    .io_cpu_resp_1_bits_btb_mask
      (_frontend_io_cpu_resp_1_bits_btb_mask),
    .io_cpu_resp_1_bits_btb_bridx
      (_frontend_io_cpu_resp_1_bits_btb_bridx),
    .io_cpu_resp_1_bits_btb_target
      (_frontend_io_cpu_resp_1_bits_btb_target),
    .io_cpu_resp_1_bits_btb_entry
      (_frontend_io_cpu_resp_1_bits_btb_entry),
    .io_cpu_resp_1_bits_btb_bht_history
      (_frontend_io_cpu_resp_1_bits_btb_bht_history),
    .io_cpu_resp_1_bits_btb_bht_value
      (_frontend_io_cpu_resp_1_bits_btb_bht_value),
    .io_cpu_resp_1_bits_btb_bht_hasBias
      (_frontend_io_cpu_resp_1_bits_btb_bht_hasBias),
    .io_cpu_resp_1_bits_pc                         (_frontend_io_cpu_resp_1_bits_pc),
    .io_cpu_resp_1_bits_next_pc                    (_frontend_io_cpu_resp_1_bits_next_pc),
    .io_cpu_resp_1_bits_inst                       (_frontend_io_cpu_resp_1_bits_inst),
    .io_cpu_resp_1_bits_raw_inst
      (_frontend_io_cpu_resp_1_bits_raw_inst),
    .io_cpu_resp_1_bits_rvc                        (_frontend_io_cpu_resp_1_bits_rvc),
    .io_cpu_resp_1_bits_xcpt_pf_inst
      (_frontend_io_cpu_resp_1_bits_xcpt_pf_inst),
    .io_cpu_resp_1_bits_xcpt_ae_inst
      (_frontend_io_cpu_resp_1_bits_xcpt_ae_inst),
    .io_cpu_resp_1_bits_replay                     (_frontend_io_cpu_resp_1_bits_replay),
    .io_ptw_req_valid                              (_frontend_io_ptw_req_valid),
    .io_ptw_req_bits_valid                         (_frontend_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                     (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa
      (_frontend_io_ptw_req_bits_bits_need_gpa)
  );
  TLWidthWidget_10 widget_1 (	// src/main/scala/tilelink/WidthWidget.scala:220:28
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (_frontend_auto_icache_master_out_a_valid),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .auto_in_a_bits_address  (_frontend_auto_icache_master_out_a_bits_address),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .auto_out_a_ready        (_tlMasterXbar_auto_in_1_a_ready),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_valid        (_tlMasterXbar_auto_in_1_d_valid),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_param   (_tlMasterXbar_auto_in_1_d_bits_param),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_sink    (_tlMasterXbar_auto_in_1_d_bits_sink),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_denied  (_tlMasterXbar_auto_in_1_d_bits_denied),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_out_d_bits_corrupt (_tlMasterXbar_auto_in_1_d_bits_corrupt),	// src/main/scala/subsystem/HierarchicalElement.scala:56:42
    .auto_in_a_ready         (_widget_1_auto_in_a_ready),
    .auto_in_d_valid         (_widget_1_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_widget_1_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_widget_1_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_widget_1_auto_in_d_bits_size),
    .auto_in_d_bits_sink     (_widget_1_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_widget_1_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_widget_1_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_widget_1_auto_in_d_bits_corrupt),
    .auto_out_a_valid        (_widget_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_widget_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_widget_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_widget_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_widget_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_widget_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_widget_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_widget_1_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_widget_1_auto_out_a_bits_corrupt)
  );
  FPU fpuOpt (	// src/main/scala/tile/GpcTile.scala:238:62
    .clock               (clock),
    .reset               (reset),
    .io_hartid           (_core_io_fpu_hartid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_time             (_core_io_fpu_time),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_inst             (_core_io_fpu_inst),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_fromint_data     (_core_io_fpu_fromint_data),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_fcsr_rm          (_core_io_fpu_fcsr_rm),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dmem_resp_val    (_core_io_fpu_dmem_resp_val),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dmem_resp_type   (_core_io_fpu_dmem_resp_type),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dmem_resp_tag    (_core_io_fpu_dmem_resp_tag),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dmem_resp_data   (_core_io_fpu_dmem_resp_data),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_valid            (_core_io_fpu_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_killx            (_core_io_fpu_killx),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_killm            (_core_io_fpu_killm),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_fcsr_flags_valid (_fpuOpt_io_fcsr_flags_valid),
    .io_fcsr_flags_bits  (_fpuOpt_io_fcsr_flags_bits),
    .io_store_data       (_fpuOpt_io_store_data),
    .io_toint_data       (_fpuOpt_io_toint_data),
    .io_fcsr_rdy         (_fpuOpt_io_fcsr_rdy),
    .io_nack_mem         (_fpuOpt_io_nack_mem),
    .io_illegal_rm       (_fpuOpt_io_illegal_rm),
    .io_dec_wen          (_fpuOpt_io_dec_wen),
    .io_dec_ren1         (_fpuOpt_io_dec_ren1),
    .io_dec_ren2         (_fpuOpt_io_dec_ren2),
    .io_dec_ren3         (_fpuOpt_io_dec_ren3),
    .io_sboard_set       (_fpuOpt_io_sboard_set),
    .io_sboard_clr       (_fpuOpt_io_sboard_clr),
    .io_sboard_clra      (_fpuOpt_io_sboard_clra)
  );
  HellaCacheArbiter dcacheArb (	// src/main/scala/rocket/HellaCache.scala:287:25
    .clock                                     (clock),
    .io_requestor_0_req_valid                  (_ptw_io_mem_req_valid),	// src/main/scala/rocket/PTW.scala:806:19
    .io_requestor_0_req_bits_addr              (_ptw_io_mem_req_bits_addr),	// src/main/scala/rocket/PTW.scala:806:19
    .io_requestor_0_req_bits_dv                (_ptw_io_mem_req_bits_dv),	// src/main/scala/rocket/PTW.scala:806:19
    .io_requestor_0_s1_kill                    (_ptw_io_mem_s1_kill),	// src/main/scala/rocket/PTW.scala:806:19
    .io_requestor_1_req_valid                  (_core_io_dmem_req_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_addr              (_core_io_dmem_req_bits_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_tag               (_core_io_dmem_req_bits_tag),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_size              (_core_io_dmem_req_bits_size),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_signed            (_core_io_dmem_req_bits_signed),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_dprv              (_core_io_dmem_req_bits_dprv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_req_bits_dv                (_core_io_dmem_req_bits_dv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_s1_kill                    (_core_io_dmem_s1_kill),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_asid                       (_core_io_dmem_asid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_1_s1_data_data               (_core_io_dmem_s1_data_data),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_bits_size                     (_dcache_io_cpu_resp_bits_size),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_resp_bits_data_word_bypass
      (_dcache_io_cpu_resp_bits_data_word_bypass),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_1_req_ready                  (_dcacheArb_io_requestor_1_req_ready),
    .io_requestor_1_s2_nack                    (_dcacheArb_io_requestor_1_s2_nack),
    .io_requestor_1_resp_valid                 (_dcacheArb_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_tag              (_dcacheArb_io_requestor_1_resp_bits_tag),
    .io_requestor_1_resp_bits_size             (_dcacheArb_io_requestor_1_resp_bits_size),
    .io_requestor_1_resp_bits_data             (_dcacheArb_io_requestor_1_resp_bits_data),
    .io_requestor_1_resp_bits_replay
      (_dcacheArb_io_requestor_1_resp_bits_replay),
    .io_requestor_1_resp_bits_has_data
      (_dcacheArb_io_requestor_1_resp_bits_has_data),
    .io_requestor_1_resp_bits_data_word_bypass
      (_dcacheArb_io_requestor_1_resp_bits_data_word_bypass),
    .io_requestor_1_replay_next                (_dcacheArb_io_requestor_1_replay_next),
    .io_requestor_1_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),
    .io_requestor_1_s2_xcpt_ma_st              (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),
    .io_requestor_1_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),
    .io_requestor_1_s2_xcpt_pf_st              (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),
    .io_requestor_1_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),
    .io_requestor_1_s2_xcpt_ae_st              (_dcacheArb_io_requestor_1_s2_xcpt_ae_st),
    .io_requestor_1_ordered                    (_dcacheArb_io_requestor_1_ordered),
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dprv                      (_dcacheArb_io_mem_req_bits_dprv),
    .io_mem_req_bits_dv                        (_dcacheArb_io_mem_req_bits_dv),
    .io_mem_req_bits_phys                      (_dcacheArb_io_mem_req_bits_phys),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_asid                               (_dcacheArb_io_mem_asid),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data)
  );
  PTW ptw (	// src/main/scala/rocket/PTW.scala:806:19
    .clock                                              (clock),
    .reset                                              (reset),
    .io_requestor_0_req_valid                           (_dcache_io_ptw_req_valid),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_0_req_bits_valid                      (_dcache_io_ptw_req_bits_valid),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_0_req_bits_bits_addr
      (_dcache_io_ptw_req_bits_bits_addr),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_0_req_bits_bits_need_gpa
      (_dcache_io_ptw_req_bits_bits_need_gpa),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_0_req_bits_bits_vstage1
      (_dcache_io_ptw_req_bits_bits_vstage1),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_0_req_bits_bits_stage2
      (_dcache_io_ptw_req_bits_bits_stage2),	// src/main/scala/rocket/HellaCache.scala:270:43
    .io_requestor_1_req_valid                           (_frontend_io_ptw_req_valid),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_requestor_1_req_bits_valid                      (_frontend_io_ptw_req_bits_valid),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_requestor_1_req_bits_bits_addr
      (_frontend_io_ptw_req_bits_bits_addr),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_requestor_1_req_bits_bits_need_gpa
      (_frontend_io_ptw_req_bits_bits_need_gpa),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_requestor_1_req_bits_bits_vstage1               (1'h0),
    .io_requestor_1_req_bits_bits_stage2                (1'h0),
    .io_mem_req_ready
      (_dcacheArb_io_requestor_0_req_ready),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_mem_s2_nack
      (_dcacheArb_io_requestor_0_s2_nack),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_mem_resp_valid
      (_dcacheArb_io_requestor_0_resp_valid),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_mem_resp_bits_data
      (_dcacheArb_io_requestor_0_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_mem_s2_xcpt_ae_ld
      (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dpath_ptbr_mode                                 (_core_io_ptw_ptbr_mode),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_ptbr_asid                                 (16'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_ptbr_ppn                                  (_core_io_ptw_ptbr_ppn),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hgatp_mode                                (4'h0),	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_dpath_hgatp_asid                                (16'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hgatp_ppn                                 (44'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_vsatp_mode                                (4'h0),	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_dpath_vsatp_asid                                (16'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_vsatp_ppn                                 (44'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_sfence_valid                              (_core_io_ptw_sfence_valid),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_sfence_bits_rs1                           (_core_io_ptw_sfence_bits_rs1),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_debug                              (_core_io_ptw_status_debug),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_cease                              (_core_io_ptw_status_cease),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_wfi                                (_core_io_ptw_status_wfi),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_isa                                (_core_io_ptw_status_isa),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_dprv                               (_core_io_ptw_status_dprv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_dv                                 (_core_io_ptw_status_dv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_prv                                (_core_io_ptw_status_prv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_v                                  (_core_io_ptw_status_v),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_sd                                 (_core_io_ptw_status_sd),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_zero2                              (23'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_mpv                                (_core_io_ptw_status_mpv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_gva                                (_core_io_ptw_status_gva),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_mbe                                (1'h0),
    .io_dpath_status_sbe                                (1'h0),
    .io_dpath_status_zero1                              (8'h0),	// src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_tsr                                (_core_io_ptw_status_tsr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_tw                                 (_core_io_ptw_status_tw),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_tvm                                (_core_io_ptw_status_tvm),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_mxr                                (_core_io_ptw_status_mxr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_sum                                (_core_io_ptw_status_sum),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_mprv                               (_core_io_ptw_status_mprv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_xs                                 (2'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_fs                                 (_core_io_ptw_status_fs),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_mpp                                (_core_io_ptw_status_mpp),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_vs                                 (_core_io_ptw_status_vs),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_spp                                (_core_io_ptw_status_spp),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_mpie                               (_core_io_ptw_status_mpie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_ube                                (1'h0),
    .io_dpath_status_spie                               (_core_io_ptw_status_spie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_upie                               (1'h0),
    .io_dpath_status_mie                                (_core_io_ptw_status_mie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_hie                                (1'h0),
    .io_dpath_status_sie                                (_core_io_ptw_status_sie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_status_uie                                (1'h0),
    .io_dpath_hstatus_zero6                             (30'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_zero5                             (9'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_vtsr                              (1'h0),
    .io_dpath_hstatus_vtw                               (1'h0),
    .io_dpath_hstatus_vtvm                              (1'h0),
    .io_dpath_hstatus_zero3                             (2'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_vgein                             (6'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_zero2                             (2'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_hu                                (1'h0),
    .io_dpath_hstatus_spvp                              (_core_io_ptw_hstatus_spvp),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_spv                               (_core_io_ptw_hstatus_spv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_gva                               (_core_io_ptw_hstatus_gva),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_hstatus_vsbe                              (1'h0),
    .io_dpath_hstatus_zero1                             (5'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_debug                             (_core_io_ptw_gstatus_debug),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_cease                             (_core_io_ptw_gstatus_cease),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_wfi                               (_core_io_ptw_gstatus_wfi),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_isa                               (_core_io_ptw_gstatus_isa),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_dprv                              (_core_io_ptw_gstatus_dprv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_dv                                (_core_io_ptw_gstatus_dv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_prv                               (_core_io_ptw_gstatus_prv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_v                                 (_core_io_ptw_gstatus_v),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_sd                                (_core_io_ptw_gstatus_sd),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_zero2                             (_core_io_ptw_gstatus_zero2),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mpv                               (_core_io_ptw_gstatus_mpv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_gva                               (_core_io_ptw_gstatus_gva),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mbe                               (_core_io_ptw_gstatus_mbe),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_sbe                               (_core_io_ptw_gstatus_sbe),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_sxl                               (_core_io_ptw_gstatus_sxl),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_zero1                             (_core_io_ptw_gstatus_zero1),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_tsr                               (_core_io_ptw_gstatus_tsr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_tw                                (_core_io_ptw_gstatus_tw),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_tvm                               (_core_io_ptw_gstatus_tvm),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mxr                               (_core_io_ptw_gstatus_mxr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_sum                               (_core_io_ptw_gstatus_sum),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mprv                              (_core_io_ptw_gstatus_mprv),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_xs                                (2'h0),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_fs                                (_core_io_ptw_gstatus_fs),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mpp                               (_core_io_ptw_gstatus_mpp),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_vs                                (2'h3),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_spp                               (_core_io_ptw_gstatus_spp),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mpie                              (_core_io_ptw_gstatus_mpie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_ube                               (_core_io_ptw_gstatus_ube),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_spie                              (_core_io_ptw_gstatus_spie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_upie                              (_core_io_ptw_gstatus_upie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_mie                               (_core_io_ptw_gstatus_mie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_hie                               (_core_io_ptw_gstatus_hie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_sie                               (_core_io_ptw_gstatus_sie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_gstatus_uie                               (_core_io_ptw_gstatus_uie),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_cfg_l                               (_core_io_ptw_pmp_0_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_cfg_res                             (_core_io_ptw_pmp_0_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_cfg_a                               (_core_io_ptw_pmp_0_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_cfg_x                               (_core_io_ptw_pmp_0_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_cfg_w                               (_core_io_ptw_pmp_0_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_cfg_r                               (_core_io_ptw_pmp_0_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_addr                                (_core_io_ptw_pmp_0_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_0_mask                                (_core_io_ptw_pmp_0_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_cfg_l                               (_core_io_ptw_pmp_1_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_cfg_res                             (_core_io_ptw_pmp_1_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_cfg_a                               (_core_io_ptw_pmp_1_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_cfg_x                               (_core_io_ptw_pmp_1_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_cfg_w                               (_core_io_ptw_pmp_1_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_cfg_r                               (_core_io_ptw_pmp_1_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_addr                                (_core_io_ptw_pmp_1_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_1_mask                                (_core_io_ptw_pmp_1_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_cfg_l                               (_core_io_ptw_pmp_2_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_cfg_res                             (_core_io_ptw_pmp_2_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_cfg_a                               (_core_io_ptw_pmp_2_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_cfg_x                               (_core_io_ptw_pmp_2_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_cfg_w                               (_core_io_ptw_pmp_2_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_cfg_r                               (_core_io_ptw_pmp_2_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_addr                                (_core_io_ptw_pmp_2_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_2_mask                                (_core_io_ptw_pmp_2_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_cfg_l                               (_core_io_ptw_pmp_3_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_cfg_res                             (_core_io_ptw_pmp_3_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_cfg_a                               (_core_io_ptw_pmp_3_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_cfg_x                               (_core_io_ptw_pmp_3_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_cfg_w                               (_core_io_ptw_pmp_3_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_cfg_r                               (_core_io_ptw_pmp_3_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_addr                                (_core_io_ptw_pmp_3_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_3_mask                                (_core_io_ptw_pmp_3_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_cfg_l                               (_core_io_ptw_pmp_4_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_cfg_res                             (_core_io_ptw_pmp_4_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_cfg_a                               (_core_io_ptw_pmp_4_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_cfg_x                               (_core_io_ptw_pmp_4_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_cfg_w                               (_core_io_ptw_pmp_4_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_cfg_r                               (_core_io_ptw_pmp_4_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_addr                                (_core_io_ptw_pmp_4_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_4_mask                                (_core_io_ptw_pmp_4_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_cfg_l                               (_core_io_ptw_pmp_5_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_cfg_res                             (_core_io_ptw_pmp_5_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_cfg_a                               (_core_io_ptw_pmp_5_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_cfg_x                               (_core_io_ptw_pmp_5_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_cfg_w                               (_core_io_ptw_pmp_5_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_cfg_r                               (_core_io_ptw_pmp_5_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_addr                                (_core_io_ptw_pmp_5_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_5_mask                                (_core_io_ptw_pmp_5_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_cfg_l                               (_core_io_ptw_pmp_6_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_cfg_res                             (_core_io_ptw_pmp_6_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_cfg_a                               (_core_io_ptw_pmp_6_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_cfg_x                               (_core_io_ptw_pmp_6_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_cfg_w                               (_core_io_ptw_pmp_6_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_cfg_r                               (_core_io_ptw_pmp_6_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_addr                                (_core_io_ptw_pmp_6_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_6_mask                                (_core_io_ptw_pmp_6_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_cfg_l                               (_core_io_ptw_pmp_7_cfg_l),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_cfg_res                             (_core_io_ptw_pmp_7_cfg_res),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_cfg_a                               (_core_io_ptw_pmp_7_cfg_a),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_cfg_x                               (_core_io_ptw_pmp_7_cfg_x),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_cfg_w                               (_core_io_ptw_pmp_7_cfg_w),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_cfg_r                               (_core_io_ptw_pmp_7_cfg_r),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_addr                                (_core_io_ptw_pmp_7_addr),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_pmp_7_mask                                (_core_io_ptw_pmp_7_mask),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_0_ren
      (_core_io_ptw_customCSRs_csrs_0_ren),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_0_wen
      (_core_io_ptw_customCSRs_csrs_0_wen),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_0_wdata
      (_core_io_ptw_customCSRs_csrs_0_wdata),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_0_value
      (_core_io_ptw_customCSRs_csrs_0_value),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_1_ren
      (_core_io_ptw_customCSRs_csrs_1_ren),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_1_wen
      (_core_io_ptw_customCSRs_csrs_1_wen),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_1_wdata
      (_core_io_ptw_customCSRs_csrs_1_wdata),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_1_value                   (64'h1),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_2_ren
      (_core_io_ptw_customCSRs_csrs_2_ren),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_2_wen
      (_core_io_ptw_customCSRs_csrs_2_wen),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_2_wdata
      (_core_io_ptw_customCSRs_csrs_2_wdata),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_2_value                   (64'h0),	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/gpcFrontend/Frontend.scala:277:28, src/main/scala/rocket/HellaCache.scala:270:43, :287:25, src/main/scala/rocket/PTW.scala:806:19, src/main/scala/tile/GpcTile.scala:132:20, :238:62
    .io_dpath_customCSRs_csrs_3_ren
      (_core_io_ptw_customCSRs_csrs_3_ren),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_3_wen
      (_core_io_ptw_customCSRs_csrs_3_wen),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_3_wdata
      (_core_io_ptw_customCSRs_csrs_3_wdata),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_dpath_customCSRs_csrs_3_value                   (64'h20181004),	// src/main/scala/tile/GpcTile.scala:132:20
    .io_requestor_0_req_ready                           (_ptw_io_requestor_0_req_ready),
    .io_requestor_0_resp_valid                          (_ptw_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_ae_ptw
      (_ptw_io_requestor_0_resp_bits_ae_ptw),
    .io_requestor_0_resp_bits_ae_final
      (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pf
      (_ptw_io_requestor_0_resp_bits_pf),
    .io_requestor_0_resp_bits_gf
      (_ptw_io_requestor_0_resp_bits_gf),
    .io_requestor_0_resp_bits_hr
      (_ptw_io_requestor_0_resp_bits_hr),
    .io_requestor_0_resp_bits_hw
      (_ptw_io_requestor_0_resp_bits_hw),
    .io_requestor_0_resp_bits_hx
      (_ptw_io_requestor_0_resp_bits_hx),
    .io_requestor_0_resp_bits_pte_reserved_for_future
      (_ptw_io_requestor_0_resp_bits_pte_reserved_for_future),
    .io_requestor_0_resp_bits_pte_ppn
      (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_reserved_for_software
      (_ptw_io_requestor_0_resp_bits_pte_reserved_for_software),
    .io_requestor_0_resp_bits_pte_d
      (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a
      (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g
      (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u
      (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x
      (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w
      (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r
      (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v
      (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_level
      (_ptw_io_requestor_0_resp_bits_level),
    .io_requestor_0_resp_bits_homogeneous
      (_ptw_io_requestor_0_resp_bits_homogeneous),
    .io_requestor_0_resp_bits_gpa_valid
      (_ptw_io_requestor_0_resp_bits_gpa_valid),
    .io_requestor_0_resp_bits_gpa_bits
      (_ptw_io_requestor_0_resp_bits_gpa_bits),
    .io_requestor_0_resp_bits_gpa_is_pte
      (_ptw_io_requestor_0_resp_bits_gpa_is_pte),
    .io_requestor_0_ptbr_mode                           (_ptw_io_requestor_0_ptbr_mode),
    .io_requestor_0_ptbr_asid                           (_ptw_io_requestor_0_ptbr_asid),
    .io_requestor_0_ptbr_ppn                            (_ptw_io_requestor_0_ptbr_ppn),
    .io_requestor_0_hgatp_mode                          (_ptw_io_requestor_0_hgatp_mode),
    .io_requestor_0_hgatp_asid                          (_ptw_io_requestor_0_hgatp_asid),
    .io_requestor_0_hgatp_ppn                           (_ptw_io_requestor_0_hgatp_ppn),
    .io_requestor_0_vsatp_mode                          (_ptw_io_requestor_0_vsatp_mode),
    .io_requestor_0_vsatp_asid                          (_ptw_io_requestor_0_vsatp_asid),
    .io_requestor_0_vsatp_ppn                           (_ptw_io_requestor_0_vsatp_ppn),
    .io_requestor_0_status_debug
      (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_status_cease
      (_ptw_io_requestor_0_status_cease),
    .io_requestor_0_status_wfi                          (_ptw_io_requestor_0_status_wfi),
    .io_requestor_0_status_isa                          (_ptw_io_requestor_0_status_isa),
    .io_requestor_0_status_dprv                         (_ptw_io_requestor_0_status_dprv),
    .io_requestor_0_status_dv                           (_ptw_io_requestor_0_status_dv),
    .io_requestor_0_status_prv                          (_ptw_io_requestor_0_status_prv),
    .io_requestor_0_status_v                            (_ptw_io_requestor_0_status_v),
    .io_requestor_0_status_sd                           (_ptw_io_requestor_0_status_sd),
    .io_requestor_0_status_zero2
      (_ptw_io_requestor_0_status_zero2),
    .io_requestor_0_status_mpv                          (_ptw_io_requestor_0_status_mpv),
    .io_requestor_0_status_gva                          (_ptw_io_requestor_0_status_gva),
    .io_requestor_0_status_mbe                          (_ptw_io_requestor_0_status_mbe),
    .io_requestor_0_status_sbe                          (_ptw_io_requestor_0_status_sbe),
    .io_requestor_0_status_zero1
      (_ptw_io_requestor_0_status_zero1),
    .io_requestor_0_status_tsr                          (_ptw_io_requestor_0_status_tsr),
    .io_requestor_0_status_tw                           (_ptw_io_requestor_0_status_tw),
    .io_requestor_0_status_tvm                          (_ptw_io_requestor_0_status_tvm),
    .io_requestor_0_status_mxr                          (_ptw_io_requestor_0_status_mxr),
    .io_requestor_0_status_sum                          (_ptw_io_requestor_0_status_sum),
    .io_requestor_0_status_mprv                         (_ptw_io_requestor_0_status_mprv),
    .io_requestor_0_status_xs                           (_ptw_io_requestor_0_status_xs),
    .io_requestor_0_status_fs                           (_ptw_io_requestor_0_status_fs),
    .io_requestor_0_status_mpp                          (_ptw_io_requestor_0_status_mpp),
    .io_requestor_0_status_vs                           (_ptw_io_requestor_0_status_vs),
    .io_requestor_0_status_spp                          (_ptw_io_requestor_0_status_spp),
    .io_requestor_0_status_mpie                         (_ptw_io_requestor_0_status_mpie),
    .io_requestor_0_status_ube                          (_ptw_io_requestor_0_status_ube),
    .io_requestor_0_status_spie                         (_ptw_io_requestor_0_status_spie),
    .io_requestor_0_status_upie                         (_ptw_io_requestor_0_status_upie),
    .io_requestor_0_status_mie                          (_ptw_io_requestor_0_status_mie),
    .io_requestor_0_status_hie                          (_ptw_io_requestor_0_status_hie),
    .io_requestor_0_status_sie                          (_ptw_io_requestor_0_status_sie),
    .io_requestor_0_status_uie                          (_ptw_io_requestor_0_status_uie),
    .io_requestor_0_hstatus_zero6
      (_ptw_io_requestor_0_hstatus_zero6),
    .io_requestor_0_hstatus_zero5
      (_ptw_io_requestor_0_hstatus_zero5),
    .io_requestor_0_hstatus_vtsr
      (_ptw_io_requestor_0_hstatus_vtsr),
    .io_requestor_0_hstatus_vtw                         (_ptw_io_requestor_0_hstatus_vtw),
    .io_requestor_0_hstatus_vtvm
      (_ptw_io_requestor_0_hstatus_vtvm),
    .io_requestor_0_hstatus_zero3
      (_ptw_io_requestor_0_hstatus_zero3),
    .io_requestor_0_hstatus_vgein
      (_ptw_io_requestor_0_hstatus_vgein),
    .io_requestor_0_hstatus_zero2
      (_ptw_io_requestor_0_hstatus_zero2),
    .io_requestor_0_hstatus_hu                          (_ptw_io_requestor_0_hstatus_hu),
    .io_requestor_0_hstatus_spvp
      (_ptw_io_requestor_0_hstatus_spvp),
    .io_requestor_0_hstatus_spv                         (_ptw_io_requestor_0_hstatus_spv),
    .io_requestor_0_hstatus_gva                         (_ptw_io_requestor_0_hstatus_gva),
    .io_requestor_0_hstatus_vsbe
      (_ptw_io_requestor_0_hstatus_vsbe),
    .io_requestor_0_hstatus_zero1
      (_ptw_io_requestor_0_hstatus_zero1),
    .io_requestor_0_gstatus_debug
      (_ptw_io_requestor_0_gstatus_debug),
    .io_requestor_0_gstatus_cease
      (_ptw_io_requestor_0_gstatus_cease),
    .io_requestor_0_gstatus_wfi                         (_ptw_io_requestor_0_gstatus_wfi),
    .io_requestor_0_gstatus_isa                         (_ptw_io_requestor_0_gstatus_isa),
    .io_requestor_0_gstatus_dprv
      (_ptw_io_requestor_0_gstatus_dprv),
    .io_requestor_0_gstatus_dv                          (_ptw_io_requestor_0_gstatus_dv),
    .io_requestor_0_gstatus_prv                         (_ptw_io_requestor_0_gstatus_prv),
    .io_requestor_0_gstatus_v                           (_ptw_io_requestor_0_gstatus_v),
    .io_requestor_0_gstatus_sd                          (_ptw_io_requestor_0_gstatus_sd),
    .io_requestor_0_gstatus_zero2
      (_ptw_io_requestor_0_gstatus_zero2),
    .io_requestor_0_gstatus_mpv                         (_ptw_io_requestor_0_gstatus_mpv),
    .io_requestor_0_gstatus_gva                         (_ptw_io_requestor_0_gstatus_gva),
    .io_requestor_0_gstatus_mbe                         (_ptw_io_requestor_0_gstatus_mbe),
    .io_requestor_0_gstatus_sbe                         (_ptw_io_requestor_0_gstatus_sbe),
    .io_requestor_0_gstatus_sxl                         (_ptw_io_requestor_0_gstatus_sxl),
    .io_requestor_0_gstatus_zero1
      (_ptw_io_requestor_0_gstatus_zero1),
    .io_requestor_0_gstatus_tsr                         (_ptw_io_requestor_0_gstatus_tsr),
    .io_requestor_0_gstatus_tw                          (_ptw_io_requestor_0_gstatus_tw),
    .io_requestor_0_gstatus_tvm                         (_ptw_io_requestor_0_gstatus_tvm),
    .io_requestor_0_gstatus_mxr                         (_ptw_io_requestor_0_gstatus_mxr),
    .io_requestor_0_gstatus_sum                         (_ptw_io_requestor_0_gstatus_sum),
    .io_requestor_0_gstatus_mprv
      (_ptw_io_requestor_0_gstatus_mprv),
    .io_requestor_0_gstatus_xs                          (_ptw_io_requestor_0_gstatus_xs),
    .io_requestor_0_gstatus_fs                          (_ptw_io_requestor_0_gstatus_fs),
    .io_requestor_0_gstatus_mpp                         (_ptw_io_requestor_0_gstatus_mpp),
    .io_requestor_0_gstatus_vs                          (_ptw_io_requestor_0_gstatus_vs),
    .io_requestor_0_gstatus_spp                         (_ptw_io_requestor_0_gstatus_spp),
    .io_requestor_0_gstatus_mpie
      (_ptw_io_requestor_0_gstatus_mpie),
    .io_requestor_0_gstatus_ube                         (_ptw_io_requestor_0_gstatus_ube),
    .io_requestor_0_gstatus_spie
      (_ptw_io_requestor_0_gstatus_spie),
    .io_requestor_0_gstatus_upie
      (_ptw_io_requestor_0_gstatus_upie),
    .io_requestor_0_gstatus_mie                         (_ptw_io_requestor_0_gstatus_mie),
    .io_requestor_0_gstatus_hie                         (_ptw_io_requestor_0_gstatus_hie),
    .io_requestor_0_gstatus_sie                         (_ptw_io_requestor_0_gstatus_sie),
    .io_requestor_0_gstatus_uie                         (_ptw_io_requestor_0_gstatus_uie),
    .io_requestor_0_pmp_0_cfg_l                         (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_res
      (_ptw_io_requestor_0_pmp_0_cfg_res),
    .io_requestor_0_pmp_0_cfg_a                         (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x                         (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w                         (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r                         (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr                          (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask                          (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l                         (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_res
      (_ptw_io_requestor_0_pmp_1_cfg_res),
    .io_requestor_0_pmp_1_cfg_a                         (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x                         (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w                         (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r                         (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr                          (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask                          (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l                         (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_res
      (_ptw_io_requestor_0_pmp_2_cfg_res),
    .io_requestor_0_pmp_2_cfg_a                         (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x                         (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w                         (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r                         (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr                          (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask                          (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l                         (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_res
      (_ptw_io_requestor_0_pmp_3_cfg_res),
    .io_requestor_0_pmp_3_cfg_a                         (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x                         (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w                         (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r                         (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr                          (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask                          (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l                         (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_res
      (_ptw_io_requestor_0_pmp_4_cfg_res),
    .io_requestor_0_pmp_4_cfg_a                         (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x                         (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w                         (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r                         (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr                          (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask                          (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l                         (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_res
      (_ptw_io_requestor_0_pmp_5_cfg_res),
    .io_requestor_0_pmp_5_cfg_a                         (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x                         (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w                         (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r                         (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr                          (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask                          (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l                         (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_res
      (_ptw_io_requestor_0_pmp_6_cfg_res),
    .io_requestor_0_pmp_6_cfg_a                         (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x                         (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w                         (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r                         (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr                          (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask                          (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l                         (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_res
      (_ptw_io_requestor_0_pmp_7_cfg_res),
    .io_requestor_0_pmp_7_cfg_a                         (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x                         (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w                         (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r                         (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr                          (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask                          (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_0_customCSRs_csrs_0_ren
      (_ptw_io_requestor_0_customCSRs_csrs_0_ren),
    .io_requestor_0_customCSRs_csrs_0_wen
      (_ptw_io_requestor_0_customCSRs_csrs_0_wen),
    .io_requestor_0_customCSRs_csrs_0_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_0_wdata),
    .io_requestor_0_customCSRs_csrs_0_value
      (_ptw_io_requestor_0_customCSRs_csrs_0_value),
    .io_requestor_0_customCSRs_csrs_1_ren
      (_ptw_io_requestor_0_customCSRs_csrs_1_ren),
    .io_requestor_0_customCSRs_csrs_1_wen
      (_ptw_io_requestor_0_customCSRs_csrs_1_wen),
    .io_requestor_0_customCSRs_csrs_1_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_1_wdata),
    .io_requestor_0_customCSRs_csrs_1_value
      (_ptw_io_requestor_0_customCSRs_csrs_1_value),
    .io_requestor_0_customCSRs_csrs_2_ren
      (_ptw_io_requestor_0_customCSRs_csrs_2_ren),
    .io_requestor_0_customCSRs_csrs_2_wen
      (_ptw_io_requestor_0_customCSRs_csrs_2_wen),
    .io_requestor_0_customCSRs_csrs_2_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_2_wdata),
    .io_requestor_0_customCSRs_csrs_2_value
      (_ptw_io_requestor_0_customCSRs_csrs_2_value),
    .io_requestor_0_customCSRs_csrs_3_ren
      (_ptw_io_requestor_0_customCSRs_csrs_3_ren),
    .io_requestor_0_customCSRs_csrs_3_wen
      (_ptw_io_requestor_0_customCSRs_csrs_3_wen),
    .io_requestor_0_customCSRs_csrs_3_wdata
      (_ptw_io_requestor_0_customCSRs_csrs_3_wdata),
    .io_requestor_0_customCSRs_csrs_3_value
      (_ptw_io_requestor_0_customCSRs_csrs_3_value),
    .io_requestor_1_req_ready                           (_ptw_io_requestor_1_req_ready),
    .io_requestor_1_resp_valid                          (_ptw_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_ae_ptw
      (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final
      (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf
      (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf
      (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr
      (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw
      (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx
      (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn
      (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d
      (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a
      (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g
      (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u
      (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x
      (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w
      (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r
      (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v
      (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_level
      (_ptw_io_requestor_1_resp_bits_level),
    .io_requestor_1_resp_bits_homogeneous
      (_ptw_io_requestor_1_resp_bits_homogeneous),
    .io_requestor_1_resp_bits_gpa_valid
      (_ptw_io_requestor_1_resp_bits_gpa_valid),
    .io_requestor_1_resp_bits_gpa_bits
      (_ptw_io_requestor_1_resp_bits_gpa_bits),
    .io_requestor_1_resp_bits_gpa_is_pte
      (_ptw_io_requestor_1_resp_bits_gpa_is_pte),
    .io_requestor_1_ptbr_mode                           (_ptw_io_requestor_1_ptbr_mode),
    .io_requestor_1_ptbr_asid                           (_ptw_io_requestor_1_ptbr_asid),
    .io_requestor_1_ptbr_ppn                            (_ptw_io_requestor_1_ptbr_ppn),
    .io_requestor_1_status_debug
      (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_status_prv                          (_ptw_io_requestor_1_status_prv),
    .io_requestor_1_status_mxr                          (_ptw_io_requestor_1_status_mxr),
    .io_requestor_1_status_sum                          (_ptw_io_requestor_1_status_sum),
    .io_requestor_1_pmp_0_cfg_l                         (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_res
      (_ptw_io_requestor_1_pmp_0_cfg_res),
    .io_requestor_1_pmp_0_cfg_a                         (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x                         (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w                         (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r                         (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr                          (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask                          (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l                         (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_res
      (_ptw_io_requestor_1_pmp_1_cfg_res),
    .io_requestor_1_pmp_1_cfg_a                         (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x                         (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w                         (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r                         (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr                          (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask                          (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l                         (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_res
      (_ptw_io_requestor_1_pmp_2_cfg_res),
    .io_requestor_1_pmp_2_cfg_a                         (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x                         (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w                         (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r                         (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr                          (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask                          (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l                         (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_res
      (_ptw_io_requestor_1_pmp_3_cfg_res),
    .io_requestor_1_pmp_3_cfg_a                         (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x                         (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w                         (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r                         (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr                          (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask                          (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l                         (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_res
      (_ptw_io_requestor_1_pmp_4_cfg_res),
    .io_requestor_1_pmp_4_cfg_a                         (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x                         (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w                         (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r                         (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr                          (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask                          (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l                         (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_res
      (_ptw_io_requestor_1_pmp_5_cfg_res),
    .io_requestor_1_pmp_5_cfg_a                         (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x                         (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w                         (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r                         (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr                          (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask                          (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l                         (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_res
      (_ptw_io_requestor_1_pmp_6_cfg_res),
    .io_requestor_1_pmp_6_cfg_a                         (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x                         (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w                         (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r                         (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr                          (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask                          (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l                         (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_res
      (_ptw_io_requestor_1_pmp_7_cfg_res),
    .io_requestor_1_pmp_7_cfg_a                         (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x                         (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w                         (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r                         (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr                          (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask                          (_ptw_io_requestor_1_pmp_7_mask),
    .io_mem_req_valid                                   (_ptw_io_mem_req_valid),
    .io_mem_req_bits_addr                               (_ptw_io_mem_req_bits_addr),
    .io_mem_req_bits_dv                                 (_ptw_io_mem_req_bits_dv),
    .io_mem_s1_kill                                     (_ptw_io_mem_s1_kill)
  );
  Gpc core (	// src/main/scala/tile/GpcTile.scala:132:20
    .clock                                          (clock),
    .reset                                          (reset),
    .io_hartid                                      (hartIdSinkNodeIn),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_debug                            (intSinkNodeIn_0),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_mtip                             (intSinkNodeIn_2),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_msip                             (intSinkNodeIn_1),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_meip                             (intSinkNodeIn_3),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_interrupts_seip                             (intSinkNodeIn_4),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_imem_resp_0_valid                           (_frontend_io_cpu_resp_0_valid),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_cfiType
      (_frontend_io_cpu_resp_0_bits_btb_cfiType),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_taken
      (_frontend_io_cpu_resp_0_bits_btb_taken),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_mask
      (_frontend_io_cpu_resp_0_bits_btb_mask),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_bridx
      (_frontend_io_cpu_resp_0_bits_btb_bridx),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_target
      (_frontend_io_cpu_resp_0_bits_btb_target),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_entry
      (_frontend_io_cpu_resp_0_bits_btb_entry),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_bht_history
      (_frontend_io_cpu_resp_0_bits_btb_bht_history),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_bht_value
      (_frontend_io_cpu_resp_0_bits_btb_bht_value),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_btb_bht_hasBias
      (_frontend_io_cpu_resp_0_bits_btb_bht_hasBias),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_pc                         (_frontend_io_cpu_resp_0_bits_pc),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_next_pc
      (_frontend_io_cpu_resp_0_bits_next_pc),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_inst                       (_frontend_io_cpu_resp_0_bits_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_raw_inst
      (_frontend_io_cpu_resp_0_bits_raw_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_rvc                        (_frontend_io_cpu_resp_0_bits_rvc),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_xcpt_pf_inst
      (_frontend_io_cpu_resp_0_bits_xcpt_pf_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_xcpt_ae_inst
      (_frontend_io_cpu_resp_0_bits_xcpt_ae_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_0_bits_replay                     (_frontend_io_cpu_resp_0_bits_replay),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_valid                           (_frontend_io_cpu_resp_1_valid),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_cfiType
      (_frontend_io_cpu_resp_1_bits_btb_cfiType),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_taken
      (_frontend_io_cpu_resp_1_bits_btb_taken),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_mask
      (_frontend_io_cpu_resp_1_bits_btb_mask),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_bridx
      (_frontend_io_cpu_resp_1_bits_btb_bridx),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_target
      (_frontend_io_cpu_resp_1_bits_btb_target),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_entry
      (_frontend_io_cpu_resp_1_bits_btb_entry),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_bht_history
      (_frontend_io_cpu_resp_1_bits_btb_bht_history),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_bht_value
      (_frontend_io_cpu_resp_1_bits_btb_bht_value),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_btb_bht_hasBias
      (_frontend_io_cpu_resp_1_bits_btb_bht_hasBias),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_pc                         (_frontend_io_cpu_resp_1_bits_pc),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_next_pc
      (_frontend_io_cpu_resp_1_bits_next_pc),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_inst                       (_frontend_io_cpu_resp_1_bits_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_raw_inst
      (_frontend_io_cpu_resp_1_bits_raw_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_rvc                        (_frontend_io_cpu_resp_1_bits_rvc),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_xcpt_pf_inst
      (_frontend_io_cpu_resp_1_bits_xcpt_pf_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_xcpt_ae_inst
      (_frontend_io_cpu_resp_1_bits_xcpt_ae_inst),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_imem_resp_1_bits_replay                     (_frontend_io_cpu_resp_1_bits_replay),	// src/main/scala/gpcFrontend/Frontend.scala:277:28
    .io_dmem_req_ready                              (_dcacheArb_io_requestor_1_req_ready),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_nack                                (_dcacheArb_io_requestor_1_s2_nack),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_valid
      (_dcacheArb_io_requestor_1_resp_valid),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_bits_tag
      (_dcacheArb_io_requestor_1_resp_bits_tag),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_bits_size
      (_dcacheArb_io_requestor_1_resp_bits_size),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_bits_data
      (_dcacheArb_io_requestor_1_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_bits_replay
      (_dcacheArb_io_requestor_1_resp_bits_replay),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_bits_has_data
      (_dcacheArb_io_requestor_1_resp_bits_has_data),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_resp_bits_data_word_bypass
      (_dcacheArb_io_requestor_1_resp_bits_data_word_bypass),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_replay_next
      (_dcacheArb_io_requestor_1_replay_next),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_xcpt_ma_ld
      (_dcacheArb_io_requestor_1_s2_xcpt_ma_ld),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_xcpt_ma_st
      (_dcacheArb_io_requestor_1_s2_xcpt_ma_st),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_xcpt_pf_ld
      (_dcacheArb_io_requestor_1_s2_xcpt_pf_ld),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_xcpt_pf_st
      (_dcacheArb_io_requestor_1_s2_xcpt_pf_st),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_xcpt_ae_ld
      (_dcacheArb_io_requestor_1_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_s2_xcpt_ae_st
      (_dcacheArb_io_requestor_1_s2_xcpt_ae_st),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_dmem_ordered                                (_dcacheArb_io_requestor_1_ordered),	// src/main/scala/rocket/HellaCache.scala:287:25
    .io_fpu_fcsr_flags_valid                        (_fpuOpt_io_fcsr_flags_valid),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_fcsr_flags_bits                         (_fpuOpt_io_fcsr_flags_bits),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_store_data                              (_fpuOpt_io_store_data),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_toint_data                              (_fpuOpt_io_toint_data),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_fcsr_rdy                                (_fpuOpt_io_fcsr_rdy),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_nack_mem                                (_fpuOpt_io_nack_mem),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_illegal_rm                              (_fpuOpt_io_illegal_rm),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_dec_wen                                 (_fpuOpt_io_dec_wen),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_dec_ren1                                (_fpuOpt_io_dec_ren1),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_dec_ren2                                (_fpuOpt_io_dec_ren2),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_dec_ren3                                (_fpuOpt_io_dec_ren3),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_sboard_set                              (_fpuOpt_io_sboard_set),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_sboard_clr                              (_fpuOpt_io_sboard_clr),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_fpu_sboard_clra                             (_fpuOpt_io_sboard_clra),	// src/main/scala/tile/GpcTile.scala:238:62
    .io_imem_might_request                          (_core_io_imem_might_request),
    .io_imem_req_valid                              (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                            (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative                   (_core_io_imem_req_bits_speculative),
    .io_imem_sfence_valid                           (_core_io_imem_sfence_valid),
    .io_imem_sfence_bits_rs1                        (_core_io_imem_sfence_bits_rs1),
    .io_imem_sfence_bits_rs2                        (_core_io_imem_sfence_bits_rs2),
    .io_imem_sfence_bits_addr                       (_core_io_imem_sfence_bits_addr),
    .io_imem_resp_0_ready                           (_core_io_imem_resp_0_ready),
    .io_imem_resp_1_ready                           (_core_io_imem_resp_1_ready),
    .io_imem_btb_update_valid                       (_core_io_imem_btb_update_valid),
    .io_imem_btb_update_bits_prediction_cfiType
      (_core_io_imem_btb_update_bits_prediction_cfiType),
    .io_imem_btb_update_bits_prediction_taken
      (_core_io_imem_btb_update_bits_prediction_taken),
    .io_imem_btb_update_bits_prediction_mask
      (_core_io_imem_btb_update_bits_prediction_mask),
    .io_imem_btb_update_bits_prediction_bridx
      (_core_io_imem_btb_update_bits_prediction_bridx),
    .io_imem_btb_update_bits_prediction_target
      (_core_io_imem_btb_update_bits_prediction_target),
    .io_imem_btb_update_bits_prediction_entry
      (_core_io_imem_btb_update_bits_prediction_entry),
    .io_imem_btb_update_bits_prediction_bht_history
      (_core_io_imem_btb_update_bits_prediction_bht_history),
    .io_imem_btb_update_bits_prediction_bht_value
      (_core_io_imem_btb_update_bits_prediction_bht_value),
    .io_imem_btb_update_bits_prediction_bht_hasBias
      (_core_io_imem_btb_update_bits_prediction_bht_hasBias),
    .io_imem_btb_update_bits_pc                     (_core_io_imem_btb_update_bits_pc),
    .io_imem_btb_update_bits_isValid
      (_core_io_imem_btb_update_bits_isValid),
    .io_imem_btb_update_bits_br_pc                  (_core_io_imem_btb_update_bits_br_pc),
    .io_imem_btb_update_bits_cfiType
      (_core_io_imem_btb_update_bits_cfiType),
    .io_imem_bht_update_valid                       (_core_io_imem_bht_update_valid),
    .io_imem_bht_update_bits_prediction_history
      (_core_io_imem_bht_update_bits_prediction_history),
    .io_imem_bht_update_bits_prediction_value
      (_core_io_imem_bht_update_bits_prediction_value),
    .io_imem_bht_update_bits_prediction_hasBias
      (_core_io_imem_bht_update_bits_prediction_hasBias),
    .io_imem_bht_update_bits_pc                     (_core_io_imem_bht_update_bits_pc),
    .io_imem_bht_update_bits_branch
      (_core_io_imem_bht_update_bits_branch),
    .io_imem_bht_update_bits_taken                  (_core_io_imem_bht_update_bits_taken),
    .io_imem_bht_update_bits_mispredict
      (_core_io_imem_bht_update_bits_mispredict),
    .io_imem_flush_icache                           (_core_io_imem_flush_icache),
    .io_imem_progress                               (_core_io_imem_progress),
    .io_dmem_req_valid                              (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr                          (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag                           (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd                           (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size                          (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed                        (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dprv                          (_core_io_dmem_req_bits_dprv),
    .io_dmem_req_bits_dv                            (_core_io_dmem_req_bits_dv),
    .io_dmem_s1_kill                                (_core_io_dmem_s1_kill),
    .io_dmem_asid                                   (_core_io_dmem_asid),
    .io_dmem_s1_data_data                           (_core_io_dmem_s1_data_data),
    .io_ptw_ptbr_mode                               (_core_io_ptw_ptbr_mode),
    .io_ptw_ptbr_ppn                                (_core_io_ptw_ptbr_ppn),
    .io_ptw_sfence_valid                            (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1                         (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_status_debug                            (_core_io_ptw_status_debug),
    .io_ptw_status_cease                            (_core_io_ptw_status_cease),
    .io_ptw_status_wfi                              (_core_io_ptw_status_wfi),
    .io_ptw_status_isa                              (_core_io_ptw_status_isa),
    .io_ptw_status_dprv                             (_core_io_ptw_status_dprv),
    .io_ptw_status_dv                               (_core_io_ptw_status_dv),
    .io_ptw_status_prv                              (_core_io_ptw_status_prv),
    .io_ptw_status_v                                (_core_io_ptw_status_v),
    .io_ptw_status_sd                               (_core_io_ptw_status_sd),
    .io_ptw_status_mpv                              (_core_io_ptw_status_mpv),
    .io_ptw_status_gva                              (_core_io_ptw_status_gva),
    .io_ptw_status_tsr                              (_core_io_ptw_status_tsr),
    .io_ptw_status_tw                               (_core_io_ptw_status_tw),
    .io_ptw_status_tvm                              (_core_io_ptw_status_tvm),
    .io_ptw_status_mxr                              (_core_io_ptw_status_mxr),
    .io_ptw_status_sum                              (_core_io_ptw_status_sum),
    .io_ptw_status_mprv                             (_core_io_ptw_status_mprv),
    .io_ptw_status_fs                               (_core_io_ptw_status_fs),
    .io_ptw_status_mpp                              (_core_io_ptw_status_mpp),
    .io_ptw_status_vs                               (_core_io_ptw_status_vs),
    .io_ptw_status_spp                              (_core_io_ptw_status_spp),
    .io_ptw_status_mpie                             (_core_io_ptw_status_mpie),
    .io_ptw_status_spie                             (_core_io_ptw_status_spie),
    .io_ptw_status_mie                              (_core_io_ptw_status_mie),
    .io_ptw_status_sie                              (_core_io_ptw_status_sie),
    .io_ptw_hstatus_spvp                            (_core_io_ptw_hstatus_spvp),
    .io_ptw_hstatus_spv                             (_core_io_ptw_hstatus_spv),
    .io_ptw_hstatus_gva                             (_core_io_ptw_hstatus_gva),
    .io_ptw_gstatus_debug                           (_core_io_ptw_gstatus_debug),
    .io_ptw_gstatus_cease                           (_core_io_ptw_gstatus_cease),
    .io_ptw_gstatus_wfi                             (_core_io_ptw_gstatus_wfi),
    .io_ptw_gstatus_isa                             (_core_io_ptw_gstatus_isa),
    .io_ptw_gstatus_dprv                            (_core_io_ptw_gstatus_dprv),
    .io_ptw_gstatus_dv                              (_core_io_ptw_gstatus_dv),
    .io_ptw_gstatus_prv                             (_core_io_ptw_gstatus_prv),
    .io_ptw_gstatus_v                               (_core_io_ptw_gstatus_v),
    .io_ptw_gstatus_sd                              (_core_io_ptw_gstatus_sd),
    .io_ptw_gstatus_zero2                           (_core_io_ptw_gstatus_zero2),
    .io_ptw_gstatus_mpv                             (_core_io_ptw_gstatus_mpv),
    .io_ptw_gstatus_gva                             (_core_io_ptw_gstatus_gva),
    .io_ptw_gstatus_mbe                             (_core_io_ptw_gstatus_mbe),
    .io_ptw_gstatus_sbe                             (_core_io_ptw_gstatus_sbe),
    .io_ptw_gstatus_sxl                             (_core_io_ptw_gstatus_sxl),
    .io_ptw_gstatus_zero1                           (_core_io_ptw_gstatus_zero1),
    .io_ptw_gstatus_tsr                             (_core_io_ptw_gstatus_tsr),
    .io_ptw_gstatus_tw                              (_core_io_ptw_gstatus_tw),
    .io_ptw_gstatus_tvm                             (_core_io_ptw_gstatus_tvm),
    .io_ptw_gstatus_mxr                             (_core_io_ptw_gstatus_mxr),
    .io_ptw_gstatus_sum                             (_core_io_ptw_gstatus_sum),
    .io_ptw_gstatus_mprv                            (_core_io_ptw_gstatus_mprv),
    .io_ptw_gstatus_fs                              (_core_io_ptw_gstatus_fs),
    .io_ptw_gstatus_mpp                             (_core_io_ptw_gstatus_mpp),
    .io_ptw_gstatus_spp                             (_core_io_ptw_gstatus_spp),
    .io_ptw_gstatus_mpie                            (_core_io_ptw_gstatus_mpie),
    .io_ptw_gstatus_ube                             (_core_io_ptw_gstatus_ube),
    .io_ptw_gstatus_spie                            (_core_io_ptw_gstatus_spie),
    .io_ptw_gstatus_upie                            (_core_io_ptw_gstatus_upie),
    .io_ptw_gstatus_mie                             (_core_io_ptw_gstatus_mie),
    .io_ptw_gstatus_hie                             (_core_io_ptw_gstatus_hie),
    .io_ptw_gstatus_sie                             (_core_io_ptw_gstatus_sie),
    .io_ptw_gstatus_uie                             (_core_io_ptw_gstatus_uie),
    .io_ptw_pmp_0_cfg_l                             (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_res                           (_core_io_ptw_pmp_0_cfg_res),
    .io_ptw_pmp_0_cfg_a                             (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                             (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                             (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                             (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                              (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                              (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                             (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_res                           (_core_io_ptw_pmp_1_cfg_res),
    .io_ptw_pmp_1_cfg_a                             (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                             (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                             (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                             (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                              (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                              (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                             (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_res                           (_core_io_ptw_pmp_2_cfg_res),
    .io_ptw_pmp_2_cfg_a                             (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                             (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                             (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                             (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                              (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                              (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                             (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_res                           (_core_io_ptw_pmp_3_cfg_res),
    .io_ptw_pmp_3_cfg_a                             (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                             (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                             (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                             (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                              (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                              (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                             (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_res                           (_core_io_ptw_pmp_4_cfg_res),
    .io_ptw_pmp_4_cfg_a                             (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                             (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                             (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                             (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                              (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                              (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                             (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_res                           (_core_io_ptw_pmp_5_cfg_res),
    .io_ptw_pmp_5_cfg_a                             (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                             (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                             (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                             (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                              (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                              (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                             (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_res                           (_core_io_ptw_pmp_6_cfg_res),
    .io_ptw_pmp_6_cfg_a                             (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                             (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                             (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                             (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                              (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                              (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                             (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_res                           (_core_io_ptw_pmp_7_cfg_res),
    .io_ptw_pmp_7_cfg_a                             (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                             (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                             (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                             (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                              (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                              (_core_io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_ren                   (_core_io_ptw_customCSRs_csrs_0_ren),
    .io_ptw_customCSRs_csrs_0_wen                   (_core_io_ptw_customCSRs_csrs_0_wen),
    .io_ptw_customCSRs_csrs_0_wdata
      (_core_io_ptw_customCSRs_csrs_0_wdata),
    .io_ptw_customCSRs_csrs_0_value
      (_core_io_ptw_customCSRs_csrs_0_value),
    .io_ptw_customCSRs_csrs_1_ren                   (_core_io_ptw_customCSRs_csrs_1_ren),
    .io_ptw_customCSRs_csrs_1_wen                   (_core_io_ptw_customCSRs_csrs_1_wen),
    .io_ptw_customCSRs_csrs_1_wdata
      (_core_io_ptw_customCSRs_csrs_1_wdata),
    .io_ptw_customCSRs_csrs_2_ren                   (_core_io_ptw_customCSRs_csrs_2_ren),
    .io_ptw_customCSRs_csrs_2_wen                   (_core_io_ptw_customCSRs_csrs_2_wen),
    .io_ptw_customCSRs_csrs_2_wdata
      (_core_io_ptw_customCSRs_csrs_2_wdata),
    .io_ptw_customCSRs_csrs_3_ren                   (_core_io_ptw_customCSRs_csrs_3_ren),
    .io_ptw_customCSRs_csrs_3_wen                   (_core_io_ptw_customCSRs_csrs_3_wen),
    .io_ptw_customCSRs_csrs_3_wdata
      (_core_io_ptw_customCSRs_csrs_3_wdata),
    .io_fpu_hartid                                  (_core_io_fpu_hartid),
    .io_fpu_time                                    (_core_io_fpu_time),
    .io_fpu_inst                                    (_core_io_fpu_inst),
    .io_fpu_fromint_data                            (_core_io_fpu_fromint_data),
    .io_fpu_fcsr_rm                                 (_core_io_fpu_fcsr_rm),
    .io_fpu_dmem_resp_val                           (_core_io_fpu_dmem_resp_val),
    .io_fpu_dmem_resp_type                          (_core_io_fpu_dmem_resp_type),
    .io_fpu_dmem_resp_tag                           (_core_io_fpu_dmem_resp_tag),
    .io_fpu_dmem_resp_data                          (_core_io_fpu_dmem_resp_data),
    .io_fpu_valid                                   (_core_io_fpu_valid),
    .io_fpu_killx                                   (_core_io_fpu_killx),
    .io_fpu_killm                                   (_core_io_fpu_killm),
    .io_wfi                                         (_core_io_wfi),
    .io_verif_commit_valid                          (/* unused */),
    .io_verif_commit_currPc                         (/* unused */),
    .io_verif_commit_insn                           (/* unused */),
    .io_verif_sim_halt                              (/* unused */),
    .io_verif_trap_valid                            (/* unused */),
    .io_verif_trap_code                             (/* unused */),
    .io_verif_reg_gpr                               (/* unused */),
    .io_verif_reg_fpr                               (/* unused */),
    .io_verif_reg_vpr                               (/* unused */),
    .io_verif_csr_mstatus                           (/* unused */),
    .io_verif_csr_mepc                              (/* unused */),
    .io_verif_csr_mtval                             (/* unused */),
    .io_verif_csr_mtvec                             (/* unused */),
    .io_verif_csr_mcause                            (/* unused */),
    .io_verif_csr_mip                               (/* unused */),
    .io_verif_csr_mie                               (/* unused */),
    .io_verif_csr_mscratch                          (/* unused */),
    .io_verif_csr_mideleg                           (/* unused */),
    .io_verif_csr_medeleg                           (/* unused */),
    .io_verif_csr_minstret                          (/* unused */),
    .io_verif_csr_sstatus                           (/* unused */),
    .io_verif_csr_sepc                              (/* unused */),
    .io_verif_csr_stval                             (/* unused */),
    .io_verif_csr_stvec                             (/* unused */),
    .io_verif_csr_scause                            (/* unused */),
    .io_verif_csr_satp                              (/* unused */),
    .io_verif_csr_sscratch                          (/* unused */),
    .io_verif_csr_vtype                             (/* unused */),
    .io_verif_csr_vcsr                              (/* unused */),
    .io_verif_csr_vl                                (/* unused */),
    .io_verif_csr_vstart                            (/* unused */)
  );
  assign auto_buffer_out_a_valid = buffer_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_opcode = buffer_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_param = buffer_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_size = buffer_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_source = buffer_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_address = buffer_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_mask = buffer_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_data = buffer_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_a_bits_corrupt = buffer_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_b_ready = buffer_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_valid = buffer_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_opcode = buffer_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_param = buffer_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_size = buffer_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_source = buffer_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_address = buffer_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_data = buffer_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_c_bits_corrupt = buffer_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_d_ready = buffer_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_e_valid = buffer_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_buffer_out_e_bits_sink = buffer_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_wfi_out_0 = wfiNodeOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
endmodule

