

================================================================
== Vivado HLS Report for 'rgb2yuv'
================================================================
* Date:           Sun Oct  9 14:05:07 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.77|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40010|  2457610|  40010|  2457610|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40008|  2457608|        10|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: in_height_read11 (9)  [1/1] 0.00ns
:0  %in_height_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_3 (10)  [1/1] 0.00ns
:1  %in_width_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: cast (11)  [1/1] 0.00ns
:2  %cast = zext i16 %in_width_read_3 to i32

ST_1: cast1 (12)  [1/1] 0.00ns
:3  %cast1 = zext i16 %in_height_read11 to i32

ST_1: bound (13)  [1/1] 6.38ns
:4  %bound = mul i32 %cast1, %cast

ST_1: StgValue_18 (14)  [1/1] 1.59ns  loc: yuv_filter.c:49
:5  br label %1


 <State 2>: 5.10ns
ST_2: indvar_flatten (16)  [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: x (17)  [1/1] 0.00ns  loc: yuv_filter.c:54
:1  %x = phi i16 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: y (18)  [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_3, %.reset ]

ST_2: StgValue_22 (19)  [1/1] 0.00ns  loc: yuv_filter.c:50
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: exitcond_flatten (20)  [1/1] 3.26ns
:4  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next (21)  [1/1] 2.90ns
:5  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: StgValue_25 (22)  [1/1] 0.00ns
:6  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: x_3 (24)  [1/1] 2.39ns  loc: yuv_filter.c:49
.reset:0  %x_3 = add i16 1, %x

ST_2: exitcond9 (28)  [1/1] 3.03ns  loc: yuv_filter.c:52
.reset:4  %exitcond9 = icmp eq i16 %y, %in_height_read11

ST_2: y_mid2 (29)  [1/1] 2.07ns  loc: yuv_filter.c:52
.reset:5  %y_mid2 = select i1 %exitcond9, i16 0, i16 %y

ST_2: tmp_mid2_v (31)  [1/1] 2.07ns  loc: yuv_filter.c:54
.reset:7  %tmp_mid2_v = select i1 %exitcond9, i16 %x_3, i16 %x

ST_2: tmp (32)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:8  %tmp = trunc i16 %tmp_mid2_v to i13

ST_2: tmp_21 (34)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:10  %tmp_21 = trunc i16 %tmp_mid2_v to i15


 <State 3>: 4.11ns
ST_3: p_shl_cast (33)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:9  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_3: p_shl7_cast (35)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:11  %p_shl7_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_21, i8 0)

ST_3: tmp_s (36)  [1/1] 2.05ns  loc: yuv_filter.c:54
.reset:12  %tmp_s = add i23 %p_shl_cast, %p_shl7_cast

ST_3: tmp_cast (38)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:14  %tmp_cast = zext i16 %y_mid2 to i23

ST_3: tmp_19 (39)  [1/1] 2.05ns  loc: yuv_filter.c:54
.reset:15  %tmp_19 = add i23 %tmp_cast, %tmp_s

ST_3: y_3 (102)  [1/1] 2.39ns  loc: yuv_filter.c:52
.reset:78  %y_3 = add i16 1, %y_mid2


 <State 4>: 3.25ns
ST_4: tmp_42_cast (40)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:16  %tmp_42_cast = zext i23 %tmp_19 to i32

ST_4: in_channels_ch1_addr (41)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i32 0, i32 %tmp_42_cast

ST_4: in_channels_ch2_addr (42)  [1/1] 0.00ns  loc: yuv_filter.c:55
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i32 0, i32 %tmp_42_cast

ST_4: in_channels_ch3_addr (43)  [1/1] 0.00ns  loc: yuv_filter.c:56
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i32 0, i32 %tmp_42_cast

ST_4: R (47)  [4/4] 3.25ns  loc: yuv_filter.c:54
.reset:23  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G (48)  [4/4] 3.25ns  loc: yuv_filter.c:55
.reset:24  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B (49)  [4/4] 3.25ns  loc: yuv_filter.c:56
.reset:25  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 3.25ns
ST_5: R (47)  [3/4] 3.25ns  loc: yuv_filter.c:54
.reset:23  %R = load i8* %in_channels_ch1_addr, align 1

ST_5: G (48)  [3/4] 3.25ns  loc: yuv_filter.c:55
.reset:24  %G = load i8* %in_channels_ch2_addr, align 1

ST_5: B (49)  [3/4] 3.25ns  loc: yuv_filter.c:56
.reset:25  %B = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 3.25ns
ST_6: R (47)  [2/4] 3.25ns  loc: yuv_filter.c:54
.reset:23  %R = load i8* %in_channels_ch1_addr, align 1

ST_6: G (48)  [2/4] 3.25ns  loc: yuv_filter.c:55
.reset:24  %G = load i8* %in_channels_ch2_addr, align 1

ST_6: B (49)  [2/4] 3.25ns  loc: yuv_filter.c:56
.reset:25  %B = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 5.58ns
ST_7: R (47)  [1/4] 3.25ns  loc: yuv_filter.c:54
.reset:23  %R = load i8* %in_channels_ch1_addr, align 1

ST_7: G (48)  [1/4] 3.25ns  loc: yuv_filter.c:55
.reset:24  %G = load i8* %in_channels_ch2_addr, align 1

ST_7: B (49)  [1/4] 3.25ns  loc: yuv_filter.c:56
.reset:25  %B = load i8* %in_channels_ch3_addr, align 1

ST_7: tmp_42_cast2 (57)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:33  %tmp_42_cast2 = zext i8 %G to i9

ST_7: tmp4 (65)  [1/1] 2.32ns  loc: yuv_filter.c:57
.reset:41  %tmp4 = add i9 128, %tmp_42_cast2


 <State 8>: 8.33ns
ST_8: tmp_40_cast1 (50)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:26  %tmp_40_cast1 = zext i8 %R to i16

ST_8: p_shl5 (52)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:28  %p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_8: p_shl5_cast (53)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:29  %p_shl5_cast = zext i14 %p_shl5 to i15

ST_8: p_shl6 (54)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:30  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_8: p_shl6_cast (55)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:31  %p_shl6_cast = zext i9 %p_shl6 to i15

ST_8: tmp_42_cast1 (56)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:32  %tmp_42_cast1 = zext i8 %G to i16

ST_8: p_shl4 (58)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:34  %p_shl4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_8: p_shl4_cast (59)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:35  %p_shl4_cast = zext i15 %p_shl4 to i16

ST_8: tmp_44_cast1 (60)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:36  %tmp_44_cast1 = zext i8 %B to i13

ST_8: tmp_20 (61)  [1/1] 3.36ns  loc: yuv_filter.c:57
.reset:37  %tmp_20 = mul i13 25, %tmp_44_cast1

ST_8: tmp2 (62)  [1/1] 2.34ns  loc: yuv_filter.c:57
.reset:38  %tmp2 = add i15 %p_shl6_cast, %p_shl5_cast

ST_8: tmp2_cast (63)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:39  %tmp2_cast = zext i15 %tmp2 to i16

ST_8: tmp1 (64)  [1/1] 1.95ns  loc: yuv_filter.c:57
.reset:40  %tmp1 = add i16 %tmp2_cast, %p_shl4_cast

ST_8: tmp4_cast (66)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:42  %tmp4_cast = zext i9 %tmp4 to i13

ST_8: tmp3 (67)  [1/1] 3.02ns  loc: yuv_filter.c:57
.reset:43  %tmp3 = add i13 %tmp4_cast, %tmp_20

ST_8: tmp3_cast (68)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:44  %tmp3_cast = zext i13 %tmp3 to i16

ST_8: tmp_22 (69)  [1/1] 1.95ns  loc: yuv_filter.c:57
.reset:45  %tmp_22 = add i16 %tmp3_cast, %tmp1

ST_8: tmp_23 (70)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:46  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_22, i32 8, i32 15)

ST_8: tmp_25 (74)  [1/1] 6.43ns  loc: yuv_filter.c:58
.reset:50  %tmp_25 = mul i16 -74, %tmp_42_cast1

ST_8: p_shl2 (75)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:51  %p_shl2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_8: p_shl2_cast (76)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:52  %p_shl2_cast = zext i15 %p_shl2 to i16

ST_8: p_shl3 (77)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:53  %p_shl3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_8: p_shl3_cast9 (78)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:54  %p_shl3_cast9 = zext i12 %p_shl3 to i13

ST_8: p_shl3_cast (79)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:55  %p_shl3_cast = zext i12 %p_shl3 to i16

ST_8: tmp_26 (80)  [1/1] 2.35ns  loc: yuv_filter.c:58
.reset:56  %tmp_26 = sub i16 %p_shl2_cast, %p_shl3_cast

ST_8: tmp_29 (86)  [1/1] 6.43ns  loc: yuv_filter.c:59
.reset:62  %tmp_29 = mul i16 122, %tmp_40_cast1

ST_8: p_neg (88)  [1/1] 2.33ns  loc: yuv_filter.c:58
.reset:64  %p_neg = sub i13 0, %p_shl3_cast9

ST_8: p_neg_cast (89)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:65  %p_neg_cast = sext i13 %p_neg to i14

ST_8: p_shl1 (90)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:66  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_8: p_shl1_cast (91)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:67  %p_shl1_cast = zext i9 %p_shl1 to i14

ST_8: tmp_31 (92)  [1/1] 1.92ns  loc: yuv_filter.c:59
.reset:68  %tmp_31 = sub i14 %p_neg_cast, %p_shl1_cast

ST_8: tmp8 (94)  [1/1] 1.92ns  loc: yuv_filter.c:59
.reset:70  %tmp8 = add i14 128, %tmp_31


 <State 9>: 8.77ns
ST_9: out_channels_ch1_add (44)  [1/1] 0.00ns  loc: yuv_filter.c:60
.reset:20  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i32 0, i32 %tmp_42_cast

ST_9: tmp_40_cast2 (51)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:27  %tmp_40_cast2 = zext i8 %R to i15

ST_9: Y (71)  [1/1] 2.32ns  loc: yuv_filter.c:57
.reset:47  %Y = add i8 16, %tmp_23

ST_9: tmp_24 (72)  [1/1] 3.36ns  loc: yuv_filter.c:58
.reset:48  %tmp_24 = mul i15 -38, %tmp_40_cast2

ST_9: tmp_51_cast (73)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:49  %tmp_51_cast = sext i15 %tmp_24 to i16

ST_9: tmp5 (81)  [1/1] 3.02ns  loc: yuv_filter.c:58
.reset:57  %tmp5 = add i16 %tmp_51_cast, %tmp_25

ST_9: tmp6 (82)  [1/1] 1.95ns  loc: yuv_filter.c:58
.reset:58  %tmp6 = add i16 128, %tmp_26

ST_9: tmp_27 (83)  [1/1] 1.95ns  loc: yuv_filter.c:58
.reset:59  %tmp_27 = add i16 %tmp6, %tmp5

ST_9: tmp_28 (84)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:60  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_27, i32 8, i32 15)

ST_9: tmp_30 (87)  [1/1] 3.36ns  loc: yuv_filter.c:59
.reset:63  %tmp_30 = mul i16 -94, %tmp_42_cast1

ST_9: tmp7 (93)  [1/1] 3.02ns  loc: yuv_filter.c:59
.reset:69  %tmp7 = add i16 %tmp_29, %tmp_30

ST_9: tmp8_cast (95)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:71  %tmp8_cast = sext i14 %tmp8 to i16

ST_9: tmp_32 (96)  [1/1] 2.39ns  loc: yuv_filter.c:59
.reset:72  %tmp_32 = add i16 %tmp8_cast, %tmp7

ST_9: tmp_33 (97)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:73  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_32, i32 8, i32 15)

ST_9: StgValue_102 (99)  [2/2] 3.25ns  loc: yuv_filter.c:60
.reset:75  store i8 %Y, i8* %out_channels_ch1_add, align 1


 <State 10>: 5.32ns
ST_10: out_channels_ch2_add (45)  [1/1] 0.00ns  loc: yuv_filter.c:61
.reset:21  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i32 0, i32 %tmp_42_cast

ST_10: out_channels_ch3_add (46)  [1/1] 0.00ns  loc: yuv_filter.c:62
.reset:22  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i32 0, i32 %tmp_42_cast

ST_10: U (85)  [1/1] 2.07ns  loc: yuv_filter.c:58
.reset:61  %U = xor i8 %tmp_28, -128

ST_10: V (98)  [1/1] 2.07ns  loc: yuv_filter.c:59
.reset:74  %V = xor i8 %tmp_33, -128

ST_10: StgValue_107 (99)  [1/2] 3.25ns  loc: yuv_filter.c:60
.reset:75  store i8 %Y, i8* %out_channels_ch1_add, align 1

ST_10: StgValue_108 (100)  [2/2] 3.25ns  loc: yuv_filter.c:61
.reset:76  store i8 %U, i8* %out_channels_ch2_add, align 1

ST_10: StgValue_109 (101)  [2/2] 3.25ns  loc: yuv_filter.c:62
.reset:77  store i8 %V, i8* %out_channels_ch3_add, align 1


 <State 11>: 3.25ns
ST_11: StgValue_110 (25)  [1/1] 0.00ns  loc: yuv_filter.c:50
.reset:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: StgValue_111 (26)  [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @RGB2YUV_LOOP_X_RGB2Y)

ST_11: StgValue_112 (27)  [1/1] 0.00ns
.reset:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_11: StgValue_113 (30)  [1/1] 0.00ns  loc: yuv_filter.c:50
.reset:6  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: StgValue_114 (37)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:13  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_11: StgValue_115 (100)  [1/2] 3.25ns  loc: yuv_filter.c:61
.reset:76  store i8 %U, i8* %out_channels_ch2_add, align 1

ST_11: StgValue_116 (101)  [1/2] 3.25ns  loc: yuv_filter.c:62
.reset:77  store i8 %V, i8* %out_channels_ch3_add, align 1

ST_11: StgValue_117 (103)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:79  br label %1


 <State 12>: 0.00ns
ST_12: mrv (105)  [1/1] 0.00ns  loc: yuv_filter.c:65
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_3, 0

ST_12: mrv_1 (106)  [1/1] 0.00ns  loc: yuv_filter.c:65
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read11, 1

ST_12: StgValue_120 (107)  [1/1] 0.00ns  loc: yuv_filter.c:65
:2  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'in_height_read' [9]  (0 ns)
	'mul' operation ('bound') [13]  (6.38 ns)

 <State 2>: 5.1ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:52) [18]  (0 ns)
	'icmp' operation ('exitcond9', yuv_filter.c:52) [28]  (3.03 ns)
	'select' operation ('y_mid2', yuv_filter.c:52) [29]  (2.07 ns)

 <State 3>: 4.11ns
The critical path consists of the following:
	'add' operation ('tmp_s', yuv_filter.c:54) [36]  (2.05 ns)
	'add' operation ('tmp_19', yuv_filter.c:54) [39]  (2.05 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:54) [41]  (0 ns)
	'load' operation ('R', yuv_filter.c:54) on array 'in_channels_ch1' [47]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('R', yuv_filter.c:54) on array 'in_channels_ch1' [47]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('R', yuv_filter.c:54) on array 'in_channels_ch1' [47]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('G', yuv_filter.c:55) on array 'in_channels_ch2' [48]  (3.25 ns)
	'add' operation ('tmp4', yuv_filter.c:57) [65]  (2.32 ns)

 <State 8>: 8.33ns
The critical path consists of the following:
	'mul' operation ('tmp_20', yuv_filter.c:57) [61]  (3.36 ns)
	'add' operation ('tmp3', yuv_filter.c:57) [67]  (3.02 ns)
	'add' operation ('tmp_22', yuv_filter.c:57) [69]  (1.95 ns)

 <State 9>: 8.77ns
The critical path consists of the following:
	'mul' operation ('tmp_30', yuv_filter.c:59) [87]  (3.36 ns)
	'add' operation ('tmp7', yuv_filter.c:59) [93]  (3.02 ns)
	'add' operation ('tmp_32', yuv_filter.c:59) [96]  (2.39 ns)

 <State 10>: 5.32ns
The critical path consists of the following:
	'xor' operation ('U', yuv_filter.c:58) [85]  (2.07 ns)
	'store' operation (yuv_filter.c:61) of variable 'U', yuv_filter.c:58 on array 'out_channels_ch2' [100]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation (yuv_filter.c:61) of variable 'U', yuv_filter.c:58 on array 'out_channels_ch2' [100]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
