{
  "module_name": "b53_regs.h",
  "hash_id": "636626e9cff1bf5874076080f2ce26184239ca86fe5852e61a38d803896c051d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/b53/b53_regs.h",
  "human_readable_source": " \n\n#ifndef __B53_REGS_H\n#define __B53_REGS_H\n\n \n#define B53_CTRL_PAGE\t\t\t0x00  \n#define B53_STAT_PAGE\t\t\t0x01  \n#define B53_MGMT_PAGE\t\t\t0x02  \n#define B53_MIB_AC_PAGE\t\t\t0x03  \n#define B53_ARLCTRL_PAGE\t\t0x04  \n#define B53_ARLIO_PAGE\t\t\t0x05  \n#define B53_FRAMEBUF_PAGE\t\t0x06  \n#define B53_MEM_ACCESS_PAGE\t\t0x08  \n\n \n#define B53_PORT_MII_PAGE(i)\t\t(0x10 + (i))  \n#define B53_IM_PORT_PAGE\t\t0x18  \n#define B53_ALL_PORT_PAGE\t\t0x19  \n\n \n#define B53_MIB_PAGE(i)\t\t\t(0x20 + (i))\n\n \n#define B53_QOS_PAGE\t\t\t0x30\n\n \n#define B53_PVLAN_PAGE\t\t\t0x31\n\n \n#define B53_VLAN_PAGE\t\t\t0x34\n\n \n#define B53_JUMBO_PAGE\t\t\t0x40\n\n \n#define B53_EEE_PAGE\t\t\t0x92\n\n \n#define B53_CFP_PAGE\t\t\t0xa1\n\n \n\n \n#define B53_PORT_CTRL(i)\t\t(0x00 + (i))\n#define   PORT_CTRL_RX_DISABLE\t\tBIT(0)\n#define   PORT_CTRL_TX_DISABLE\t\tBIT(1)\n#define   PORT_CTRL_RX_BCST_EN\t\tBIT(2)  \n#define   PORT_CTRL_RX_MCST_EN\t\tBIT(3)  \n#define   PORT_CTRL_RX_UCST_EN\t\tBIT(4)  \n#define\t  PORT_CTRL_STP_STATE_S\t\t5\n#define   PORT_CTRL_NO_STP\t\t(0 << PORT_CTRL_STP_STATE_S)\n#define   PORT_CTRL_DIS_STATE\t\t(1 << PORT_CTRL_STP_STATE_S)\n#define   PORT_CTRL_BLOCK_STATE\t\t(2 << PORT_CTRL_STP_STATE_S)\n#define   PORT_CTRL_LISTEN_STATE\t(3 << PORT_CTRL_STP_STATE_S)\n#define   PORT_CTRL_LEARN_STATE\t\t(4 << PORT_CTRL_STP_STATE_S)\n#define   PORT_CTRL_FWD_STATE\t\t(5 << PORT_CTRL_STP_STATE_S)\n#define   PORT_CTRL_STP_STATE_MASK\t(0x7 << PORT_CTRL_STP_STATE_S)\n\n \n#define B53_SMP_CTRL\t\t\t0x0a\n\n \n#define B53_SWITCH_MODE\t\t\t0x0b\n#define   SM_SW_FWD_MODE\t\tBIT(0)\t \n#define   SM_SW_FWD_EN\t\t\tBIT(1)\t \n\n \n#define B53_PORT_OVERRIDE_CTRL\t\t0x0e\n#define   PORT_OVERRIDE_LINK\t\tBIT(0)\n#define   PORT_OVERRIDE_FULL_DUPLEX\tBIT(1)  \n#define   PORT_OVERRIDE_SPEED_S\t\t2\n#define   PORT_OVERRIDE_SPEED_10M\t(0 << PORT_OVERRIDE_SPEED_S)\n#define   PORT_OVERRIDE_SPEED_100M\t(1 << PORT_OVERRIDE_SPEED_S)\n#define   PORT_OVERRIDE_SPEED_1000M\t(2 << PORT_OVERRIDE_SPEED_S)\n#define   PORT_OVERRIDE_RV_MII_25\tBIT(4)  \n#define   PORT_OVERRIDE_RX_FLOW\t\tBIT(4)\n#define   PORT_OVERRIDE_TX_FLOW\t\tBIT(5)\n#define   PORT_OVERRIDE_SPEED_2000M\tBIT(6)  \n#define   PORT_OVERRIDE_EN\t\tBIT(7)  \n\n \n#define B53_PD_MODE_CTRL_25\t\t0x0f\n\n \n#define B53_IP_MULTICAST_CTRL\t\t0x21\n#define  B53_IPMC_FWD_EN\t\tBIT(1)\n#define  B53_UC_FWD_EN\t\t\tBIT(6)\n#define  B53_MC_FWD_EN\t\t\tBIT(7)\n\n \n#define B53_SWITCH_CTRL\t\t\t0x22\n#define  B53_MII_DUMB_FWDG_EN\t\tBIT(6)\n\n \n#define B53_UC_FLOOD_MASK\t\t0x32\n#define B53_MC_FLOOD_MASK\t\t0x34\n#define B53_IPMC_FLOOD_MASK\t\t0x36\n#define B53_DIS_LEARNING\t\t0x3c\n\n \n#define B53_GMII_PORT_OVERRIDE_CTRL(i)\t(0x58 + (i))\n#define   GMII_PO_LINK\t\t\tBIT(0)\n#define   GMII_PO_FULL_DUPLEX\t\tBIT(1)  \n#define   GMII_PO_SPEED_S\t\t2\n#define   GMII_PO_SPEED_10M\t\t(0 << GMII_PO_SPEED_S)\n#define   GMII_PO_SPEED_100M\t\t(1 << GMII_PO_SPEED_S)\n#define   GMII_PO_SPEED_1000M\t\t(2 << GMII_PO_SPEED_S)\n#define   GMII_PO_RX_FLOW\t\tBIT(4)\n#define   GMII_PO_TX_FLOW\t\tBIT(5)\n#define   GMII_PO_EN\t\t\tBIT(6)  \n#define   GMII_PO_SPEED_2000M\t\tBIT(7)  \n\n#define B53_RGMII_CTRL_IMP\t\t0x60\n#define   RGMII_CTRL_ENABLE_GMII\tBIT(7)\n#define   RGMII_CTRL_MII_OVERRIDE\tBIT(6)\n#define   RGMII_CTRL_TIMING_SEL\t\tBIT(2)\n#define   RGMII_CTRL_DLL_RXC\t\tBIT(1)\n#define   RGMII_CTRL_DLL_TXC\t\tBIT(0)\n\n#define B53_RGMII_CTRL_P(i)\t\t(B53_RGMII_CTRL_IMP + (i))\n\n \n#define B53_SOFTRESET\t\t\t0x79\n#define   SW_RST\t\t\tBIT(7)\n#define   EN_CH_RST\t\t\tBIT(6)\n#define   EN_SW_RST\t\t\tBIT(4)\n\n \n#define B53_FAST_AGE_CTRL\t\t0x88\n#define   FAST_AGE_STATIC\t\tBIT(0)\n#define   FAST_AGE_DYNAMIC\t\tBIT(1)\n#define   FAST_AGE_PORT\t\t\tBIT(2)\n#define   FAST_AGE_VLAN\t\t\tBIT(3)\n#define   FAST_AGE_STP\t\t\tBIT(4)\n#define   FAST_AGE_MC\t\t\tBIT(5)\n#define   FAST_AGE_DONE\t\t\tBIT(7)\n\n \n#define B53_FAST_AGE_PORT_CTRL\t\t0x89\n\n \n#define B53_FAST_AGE_VID_CTRL\t\t0x8a\n\n \n\n \n#define B53_LINK_STAT\t\t\t0x00\n\n \n#define B53_LINK_STAT_CHANGE\t\t0x02\n\n \n#define B53_SPEED_STAT\t\t\t0x04\n#define  SPEED_PORT_FE(reg, port)\t(((reg) >> (port)) & 1)\n#define  SPEED_PORT_GE(reg, port)\t(((reg) >> 2 * (port)) & 3)\n#define  SPEED_STAT_10M\t\t\t0\n#define  SPEED_STAT_100M\t\t1\n#define  SPEED_STAT_1000M\t\t2\n\n \n#define B53_DUPLEX_STAT_FE\t\t0x06\n#define B53_DUPLEX_STAT_GE\t\t0x08\n#define B53_DUPLEX_STAT_63XX\t\t0x0c\n\n \n#define B53_REV_ID_25\t\t\t0x50\n\n \n#define B53_STRAP_VALUE\t\t\t0x70\n#define   SV_GMII_CTRL_115\t\tBIT(27)\n\n \n\n \n#define B53_GLOBAL_CONFIG\t\t0x00\n#define   GC_RESET_MIB\t\t\t0x01\n#define   GC_RX_BPDU_EN\t\t\t0x02\n#define   GC_MIB_AC_HDR_EN\t\t0x10\n#define   GC_MIB_AC_EN\t\t\t0x20\n#define   GC_FRM_MGMT_PORT_M\t\t0xC0\n#define   GC_FRM_MGMT_PORT_04\t\t0x00\n#define   GC_FRM_MGMT_PORT_MII\t\t0x80\n\n \n#define B53_BRCM_HDR\t\t\t0x03\n#define   BRCM_HDR_P8_EN\t\tBIT(0)  \n#define   BRCM_HDR_P5_EN\t\tBIT(1)  \n#define   BRCM_HDR_P7_EN\t\tBIT(2)  \n\n \n#define B53_MIR_CAP_CTL\t\t\t0x10\n#define  CAP_PORT_MASK\t\t\t0xf\n#define  BLK_NOT_MIR\t\t\tBIT(14)\n#define  MIRROR_EN\t\t\tBIT(15)\n\n \n#define B53_IG_MIR_CTL\t\t\t0x12\n#define  MIRROR_MASK\t\t\t0x1ff\n#define  DIV_EN\t\t\t\tBIT(13)\n#define  MIRROR_FILTER_MASK\t\t0x3\n#define  MIRROR_FILTER_SHIFT\t\t14\n#define  MIRROR_ALL\t\t\t0\n#define  MIRROR_DA\t\t\t1\n#define  MIRROR_SA\t\t\t2\n\n \n#define B53_IG_MIR_DIV\t\t\t0x14\n#define  IN_MIRROR_DIV_MASK\t\t0x3ff\n\n \n#define B53_IG_MIR_MAC\t\t\t0x16\n\n \n#define B53_EG_MIR_CTL\t\t\t0x1C\n\n \n#define B53_EG_MIR_DIV\t\t\t0x1E\n\n \n#define B53_EG_MIR_MAC\t\t\t0x20\n\n \n#define B53_DEVICE_ID\t\t\t0x30\n\n \n#define B53_REV_ID\t\t\t0x40\n\n \n#define B53_BRCM_HDR_RX_DIS\t\t0x60\n\n \n#define B53_BRCM_HDR_TX_DIS\t\t0x62\n\n \n\n \n#define B53_VT_ACCESS\t\t\t0x80\n#define B53_VT_ACCESS_9798\t\t0x60  \n#define B53_VT_ACCESS_63XX\t\t0x60  \n#define   VTA_CMD_WRITE\t\t\t0\n#define   VTA_CMD_READ\t\t\t1\n#define   VTA_CMD_CLEAR\t\t\t2\n#define   VTA_START_CMD\t\t\tBIT(7)\n\n \n#define B53_VT_INDEX\t\t\t0x81\n#define B53_VT_INDEX_9798\t\t0x61\n#define B53_VT_INDEX_63XX\t\t0x62\n\n \n#define B53_VT_ENTRY\t\t\t0x83\n#define B53_VT_ENTRY_9798\t\t0x63\n#define B53_VT_ENTRY_63XX\t\t0x64\n#define   VTE_MEMBERS\t\t\t0x1ff\n#define   VTE_UNTAG_S\t\t\t9\n#define   VTE_UNTAG\t\t\t(0x1ff << 9)\n\n \n\n \n#define B53_ARLTBL_RW_CTRL\t\t0x00\n#define    ARLTBL_RW\t\t\tBIT(0)\n#define    ARLTBL_IVL_SVL_SELECT\tBIT(6)\n#define    ARLTBL_START_DONE\t\tBIT(7)\n\n \n#define B53_MAC_ADDR_IDX\t\t0x02\n\n \n#define B53_VLAN_ID_IDX\t\t\t0x08\n\n \n#define B53_ARLTBL_MAC_VID_ENTRY(n)\t((0x10 * (n)) + 0x10)\n#define   ARLTBL_MAC_MASK\t\t0xffffffffffffULL\n#define   ARLTBL_VID_S\t\t\t48\n#define   ARLTBL_VID_MASK_25\t\t0xff\n#define   ARLTBL_VID_MASK\t\t0xfff\n#define   ARLTBL_DATA_PORT_ID_S_25\t48\n#define   ARLTBL_DATA_PORT_ID_MASK_25\t0xf\n#define   ARLTBL_AGE_25\t\t\tBIT(61)\n#define   ARLTBL_STATIC_25\t\tBIT(62)\n#define   ARLTBL_VALID_25\t\tBIT(63)\n\n \n#define B53_ARLTBL_DATA_ENTRY(n)\t((0x10 * (n)) + 0x18)\n#define   ARLTBL_DATA_PORT_ID_MASK\t0x1ff\n#define   ARLTBL_TC(tc)\t\t\t((3 & tc) << 11)\n#define   ARLTBL_AGE\t\t\tBIT(14)\n#define   ARLTBL_STATIC\t\t\tBIT(15)\n#define   ARLTBL_VALID\t\t\tBIT(16)\n\n \n#define B53_ARLTBL_MAX_BIN_ENTRIES\t4\n\n \n#define B53_ARL_SRCH_CTL\t\t0x50\n#define B53_ARL_SRCH_CTL_25\t\t0x20\n#define   ARL_SRCH_VLID\t\t\tBIT(0)\n#define   ARL_SRCH_STDN\t\t\tBIT(7)\n\n \n#define B53_ARL_SRCH_ADDR\t\t0x51\n#define B53_ARL_SRCH_ADDR_25\t\t0x22\n#define B53_ARL_SRCH_ADDR_65\t\t0x24\n#define  ARL_ADDR_MASK\t\t\tGENMASK(14, 0)\n\n \n#define B53_ARL_SRCH_RSTL_0_MACVID\t0x60\n\n \n#define B53_ARL_SRCH_RSTL_0_MACVID_25\t0x24\n \n#define B53_ARL_SRCH_RSTL_0_MACVID_65\t0x30\n\n \n#define B53_ARL_SRCH_RSTL_0\t\t0x68\n\n#define B53_ARL_SRCH_RSTL_MACVID(x)\t(B53_ARL_SRCH_RSTL_0_MACVID + ((x) * 0x10))\n#define B53_ARL_SRCH_RSTL(x)\t\t(B53_ARL_SRCH_RSTL_0 + ((x) * 0x10))\n\n \n\n \n#define B53_PVLAN_PORT_MASK(i)\t\t((i) * 2)\n\n \n#define B53_JOIN_ALL_VLAN_EN\t\t0x50\n\n \n\n \n#define B53_QOS_GLOBAL_CTL\t\t0x00\n\n \n#define B53_802_1P_EN\t\t\t0x04\n\n \n\n \n#define B53_VLAN_CTRL0\t\t\t0x00\n#define   VC0_8021PF_CTRL_MASK\t\t0x3\n#define   VC0_8021PF_CTRL_NONE\t\t0x0\n#define   VC0_8021PF_CTRL_CHANGE_PRI\t0x1\n#define   VC0_8021PF_CTRL_CHANGE_VID\t0x2\n#define   VC0_8021PF_CTRL_CHANGE_BOTH\t0x3\n#define   VC0_8021QF_CTRL_MASK\t\t0xc\n#define   VC0_8021QF_CTRL_CHANGE_PRI\t0x1\n#define   VC0_8021QF_CTRL_CHANGE_VID\t0x2\n#define   VC0_8021QF_CTRL_CHANGE_BOTH\t0x3\n#define   VC0_RESERVED_1\t\tBIT(1)\n#define   VC0_DROP_VID_MISS\t\tBIT(4)\n#define   VC0_VID_HASH_VID\t\tBIT(5)\n#define   VC0_VID_CHK_EN\t\tBIT(6)\t \n#define   VC0_VLAN_EN\t\t\tBIT(7)\t \n\n \n#define B53_VLAN_CTRL1\t\t\t0x01\n#define   VC1_RX_MCST_TAG_EN\t\tBIT(1)\n#define   VC1_RX_MCST_FWD_EN\t\tBIT(2)\n#define   VC1_RX_MCST_UNTAG_EN\t\tBIT(3)\n\n \n#define B53_VLAN_CTRL2\t\t\t0x02\n\n \n#define B53_VLAN_CTRL3\t\t\t0x03\n#define B53_VLAN_CTRL3_63XX\t\t0x04\n#define   VC3_MAXSIZE_1532\t\tBIT(6)  \n#define   VC3_HIGH_8BIT_EN\t\tBIT(7)  \n\n \n#define B53_VLAN_CTRL4\t\t\t0x05\n#define B53_VLAN_CTRL4_25\t\t0x04\n#define B53_VLAN_CTRL4_63XX\t\t0x06\n#define   VC4_ING_VID_CHECK_S\t\t6\n#define   VC4_ING_VID_CHECK_MASK\t(0x3 << VC4_ING_VID_CHECK_S)\n#define   VC4_ING_VID_VIO_FWD\t\t0  \n#define   VC4_ING_VID_VIO_DROP\t\t1  \n#define   VC4_NO_ING_VID_CHK\t\t2  \n#define   VC4_ING_VID_VIO_TO_IMP\t3  \n\n \n#define B53_VLAN_CTRL5\t\t\t0x06\n#define B53_VLAN_CTRL5_25\t\t0x05\n#define B53_VLAN_CTRL5_63XX\t\t0x07\n#define   VC5_VID_FFF_EN\t\tBIT(2)\n#define   VC5_DROP_VTABLE_MISS\t\tBIT(3)\n\n \n#define B53_VLAN_CTRL6\t\t\t0x07\n#define B53_VLAN_CTRL6_63XX\t\t0x08\n\n \n#define B53_VLAN_TABLE_ACCESS_25\t0x06\t \n#define B53_VLAN_TABLE_ACCESS_65\t0x08\t \n#define   VTA_VID_LOW_MASK_25\t\t0xf\n#define   VTA_VID_LOW_MASK_65\t\t0xff\n#define   VTA_VID_HIGH_S_25\t\t4\n#define   VTA_VID_HIGH_S_65\t\t8\n#define   VTA_VID_HIGH_MASK_25\t\t(0xff << VTA_VID_HIGH_S_25E)\n#define   VTA_VID_HIGH_MASK_65\t\t(0xf << VTA_VID_HIGH_S_65)\n#define   VTA_RW_STATE\t\t\tBIT(12)\n#define   VTA_RW_STATE_RD\t\t0\n#define   VTA_RW_STATE_WR\t\tBIT(12)\n#define   VTA_RW_OP_EN\t\t\tBIT(13)\n\n \n#define B53_VLAN_WRITE_25\t\t0x08\n#define B53_VLAN_WRITE_65\t\t0x0a\n#define B53_VLAN_READ\t\t\t0x0c\n#define   VA_MEMBER_MASK\t\t0x3f\n#define   VA_UNTAG_S_25\t\t\t6\n#define   VA_UNTAG_MASK_25\t\t0x3f\n#define   VA_UNTAG_S_65\t\t\t7\n#define   VA_UNTAG_MASK_65\t\t0x1f\n#define   VA_VID_HIGH_S\t\t\t12\n#define   VA_VID_HIGH_MASK\t\t(0xffff << VA_VID_HIGH_S)\n#define   VA_VALID_25\t\t\tBIT(20)\n#define   VA_VALID_25_R4\t\tBIT(24)\n#define   VA_VALID_65\t\t\tBIT(14)\n\n \n#define B53_VLAN_PORT_DEF_TAG(i)\t(0x10 + 2 * (i))\n\n \n\n \n#define B53_JUMBO_PORT_MASK\t\t0x01\n#define B53_JUMBO_PORT_MASK_63XX\t0x04\n#define   JPM_10_100_JUMBO_EN\t\tBIT(24)  \n\n \n#define B53_JUMBO_MAX_SIZE\t\t0x05\n#define B53_JUMBO_MAX_SIZE_63XX\t\t0x08\n#define   JMS_MIN_SIZE\t\t\t1518\n#define   JMS_MAX_SIZE\t\t\t9724\n\n \n\n \n#define B53_EEE_EN_CTRL\t\t\t0x00\n\n \n#define B53_EEE_LPI_ASSERT_STS\t\t0x02\n\n \n#define B53_EEE_LPI_INDICATE\t\t0x4\n\n \n#define B53_EEE_RX_IDLE_SYM_STS\t\t0x6\n\n \n#define B53_EEE_PIP_TIMER\t\t0xC\n\n \n#define B53_EEE_SLEEP_TIMER_GIG(i)\t(0x10 + 4 * (i))\n\n \n#define B53_EEE_SLEEP_TIMER_FE(i)\t(0x34 + 4 * (i))\n\n \n#define B53_EEE_MIN_LP_TIMER_GIG(i)\t(0x58 + 4 * (i))\n\n \n#define B53_EEE_MIN_LP_TIMER_FE(i)\t(0x7c + 4 * (i))\n\n \n#define B53_EEE_WAKE_TIMER_GIG(i)\t(0xa0 + 2 * (i))\n\n \n#define B53_EEE_WAKE_TIMER_FE(i)\t(0xb2 + 2 * (i))\n\n\n \n\n \n#define B53_CFP_CTRL\t\t\t0x00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}