// Seed: 2494158052
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd9,
    parameter id_6 = 32'd65
) (
    input uwire _id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input supply1 _id_6
);
  wire [1 : id_0][-1 : id_6] id_8;
  assign id_1 = 1;
  xor primCall (id_1, id_3, id_5, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd29
) (
    _id_1
);
  inout wire _id_1;
  module_0 modCall_1 ();
  logic id_2;
  logic [(  (  id_1  )  ) : 1] id_3;
  ;
endmodule
