<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3336" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3336{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3336{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3336{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3336{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3336{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3336{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t7_3336{left:615px;bottom:1059px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#t8_3336{left:69px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3336{left:69px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_3336{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tb_3336{left:816px;bottom:609px;}
#tc_3336{left:831px;bottom:602px;letter-spacing:-0.14px;}
#td_3336{left:69px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_3336{left:69px;bottom:561px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#tf_3336{left:69px;bottom:544px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tg_3336{left:69px;bottom:527px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#th_3336{left:69px;bottom:511px;letter-spacing:-0.14px;}
#ti_3336{left:287px;bottom:671px;letter-spacing:0.11px;word-spacing:0.03px;}
#tj_3336{left:378px;bottom:671px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tk_3336{left:168px;bottom:477px;letter-spacing:0.12px;word-spacing:0.02px;}
#tl_3336{left:254px;bottom:477px;letter-spacing:0.12px;}
#tm_3336{left:135px;bottom:454px;letter-spacing:-0.13px;}
#tn_3336{left:324px;bottom:454px;letter-spacing:-0.15px;word-spacing:0.06px;}
#to_3336{left:534px;bottom:454px;letter-spacing:-0.17px;}
#tp_3336{left:740px;bottom:454px;letter-spacing:-0.13px;}
#tq_3336{left:75px;bottom:430px;letter-spacing:-0.16px;}
#tr_3336{left:120px;bottom:436px;}
#ts_3336{left:260px;bottom:430px;letter-spacing:-0.16px;}
#tt_3336{left:458px;bottom:430px;letter-spacing:-0.16px;}
#tu_3336{left:659px;bottom:430px;letter-spacing:-0.16px;}
#tv_3336{left:75px;bottom:405px;letter-spacing:-0.14px;}
#tw_3336{left:260px;bottom:405px;letter-spacing:-0.15px;}
#tx_3336{left:458px;bottom:405px;letter-spacing:-0.15px;}
#ty_3336{left:659px;bottom:405px;letter-spacing:-0.15px;}
#tz_3336{left:75px;bottom:381px;letter-spacing:-0.2px;}
#t10_3336{left:260px;bottom:381px;letter-spacing:-0.16px;}
#t11_3336{left:333px;bottom:387px;}
#t12_3336{left:458px;bottom:381px;letter-spacing:-0.16px;}
#t13_3336{left:531px;bottom:387px;}
#t14_3336{left:659px;bottom:381px;letter-spacing:-0.16px;}
#t15_3336{left:732px;bottom:387px;}
#t16_3336{left:75px;bottom:356px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_3336{left:260px;bottom:356px;letter-spacing:-0.16px;}
#t18_3336{left:458px;bottom:356px;letter-spacing:-0.16px;}
#t19_3336{left:659px;bottom:356px;letter-spacing:-0.16px;}
#t1a_3336{left:75px;bottom:332px;letter-spacing:-0.17px;}
#t1b_3336{left:260px;bottom:332px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_3336{left:260px;bottom:315px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_3336{left:260px;bottom:298px;letter-spacing:-0.12px;}
#t1e_3336{left:260px;bottom:281px;letter-spacing:-0.12px;}
#t1f_3336{left:458px;bottom:332px;letter-spacing:-0.13px;}
#t1g_3336{left:458px;bottom:315px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_3336{left:458px;bottom:298px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3336{left:458px;bottom:281px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_3336{left:659px;bottom:332px;letter-spacing:-0.13px;}
#t1k_3336{left:659px;bottom:315px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_3336{left:659px;bottom:298px;letter-spacing:-0.12px;}
#t1m_3336{left:659px;bottom:281px;letter-spacing:-0.12px;}
#t1n_3336{left:75px;bottom:257px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1o_3336{left:260px;bottom:257px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_3336{left:260px;bottom:240px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1q_3336{left:260px;bottom:223px;letter-spacing:-0.12px;}
#t1r_3336{left:260px;bottom:206px;letter-spacing:-0.12px;}
#t1s_3336{left:458px;bottom:257px;letter-spacing:-0.13px;}
#t1t_3336{left:458px;bottom:240px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1u_3336{left:458px;bottom:223px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_3336{left:458px;bottom:206px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_3336{left:659px;bottom:257px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_3336{left:659px;bottom:240px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1y_3336{left:659px;bottom:223px;letter-spacing:-0.12px;}
#t1z_3336{left:659px;bottom:206px;letter-spacing:-0.12px;}
#t20_3336{left:75px;bottom:182px;letter-spacing:-0.19px;}
#t21_3336{left:260px;bottom:182px;letter-spacing:-0.16px;}
#t22_3336{left:331px;bottom:189px;}
#t23_3336{left:458px;bottom:182px;letter-spacing:-0.16px;}
#t24_3336{left:529px;bottom:189px;}
#t25_3336{left:659px;bottom:182px;letter-spacing:-0.15px;}
#t26_3336{left:730px;bottom:189px;}
#t27_3336{left:75px;bottom:158px;letter-spacing:-0.2px;}
#t28_3336{left:260px;bottom:158px;}
#t29_3336{left:268px;bottom:164px;}
#t2a_3336{left:458px;bottom:158px;}
#t2b_3336{left:466px;bottom:164px;}
#t2c_3336{left:659px;bottom:158px;}
#t2d_3336{left:667px;bottom:164px;}
#t2e_3336{left:75px;bottom:133px;letter-spacing:-0.11px;}
#t2f_3336{left:260px;bottom:133px;letter-spacing:-0.16px;}
#t2g_3336{left:458px;bottom:133px;letter-spacing:-0.16px;}
#t2h_3336{left:659px;bottom:133px;letter-spacing:-0.17px;}
#t2i_3336{left:277px;bottom:800px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2j_3336{left:277px;bottom:786px;letter-spacing:0.09px;}
#t2k_3336{left:277px;bottom:772px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2l_3336{left:277px;bottom:758px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2m_3336{left:277px;bottom:744px;letter-spacing:0.07px;word-spacing:0.03px;}
#t2n_3336{left:277px;bottom:729px;letter-spacing:0.1px;word-spacing:0.05px;}
#t2o_3336{left:257px;bottom:886px;letter-spacing:0.13px;}
#t2p_3336{left:409px;bottom:886px;letter-spacing:0.04px;}
#t2q_3336{left:447px;bottom:886px;letter-spacing:0.07px;word-spacing:-0.47px;}
#t2r_3336{left:655px;bottom:886px;}
#t2s_3336{left:654px;bottom:858px;}
#t2t_3336{left:654px;bottom:847px;}
#t2u_3336{left:642px;bottom:886px;}
#t2v_3336{left:629px;bottom:886px;}
#t2w_3336{left:617px;bottom:886px;}
#t2x_3336{left:604px;bottom:886px;}
#t2y_3336{left:592px;bottom:886px;}
#t2z_3336{left:578px;bottom:886px;}
#t30_3336{left:435px;bottom:886px;letter-spacing:0.13px;}
#t31_3336{left:422px;bottom:886px;letter-spacing:0.04px;}
#t32_3336{left:295px;bottom:886px;letter-spacing:0.13px;}
#t33_3336{left:282px;bottom:886px;letter-spacing:0.04px;}
#t34_3336{left:270px;bottom:886px;letter-spacing:0.13px;}
#t35_3336{left:641px;bottom:858px;}
#t36_3336{left:641px;bottom:847px;}
#t37_3336{left:629px;bottom:858px;}
#t38_3336{left:628px;bottom:847px;}
#t39_3336{left:604px;bottom:853px;}
#t3a_3336{left:590px;bottom:858px;}
#t3b_3336{left:590px;bottom:847px;}
#t3c_3336{left:617px;bottom:858px;}
#t3d_3336{left:616px;bottom:847px;}
#t3e_3336{left:258px;bottom:858px;}
#t3f_3336{left:258px;bottom:847px;}
#t3g_3336{left:271px;bottom:858px;}
#t3h_3336{left:271px;bottom:847px;}
#t3i_3336{left:283px;bottom:858px;}
#t3j_3336{left:282px;bottom:847px;}
#t3k_3336{left:447px;bottom:858px;}
#t3l_3336{left:448px;bottom:847px;}
#t3m_3336{left:423px;bottom:858px;}
#t3n_3336{left:422px;bottom:847px;}
#t3o_3336{left:315px;bottom:998px;letter-spacing:0.1px;}
#t3p_3336{left:495px;bottom:938px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t3q_3336{left:315px;bottom:984px;letter-spacing:0.1px;}
#t3r_3336{left:315px;bottom:970px;letter-spacing:0.09px;word-spacing:0.03px;}
#t3s_3336{left:495px;bottom:923px;letter-spacing:0.08px;}
#t3t_3336{left:325px;bottom:854px;letter-spacing:0.11px;}
#t3u_3336{left:494px;bottom:854px;letter-spacing:0.13px;}

.s1_3336{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3336{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3336{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3336{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3336{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3336{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3336{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3336{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3336{font-size:9px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3336{font-size:12px;font-family:Arial_b5v;color:#000;}
.sb_3336{font-size:9px;font-family:Arial_b5v;color:#000;}
.sc_3336{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3336" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3336Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3336" style="-webkit-user-select: none;"><object width="935" height="1210" data="3336/3336.svg" type="image/svg+xml" id="pdf3336" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3336" class="t s1_3336">10-2 </span><span id="t2_3336" class="t s1_3336">Vol. 3A </span>
<span id="t3_3336" class="t s2_3336">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_3336" class="t s3_3336">10.1.1 </span><span id="t5_3336" class="t s3_3336">Processor State After Reset </span>
<span id="t6_3336" class="t s4_3336">Following power-up, The state of control register CR0 is 60000010H (see Figure </span><span id="t7_3336" class="t s4_3336">10-1). This places the processor is </span>
<span id="t8_3336" class="t s4_3336">in real-address mode with paging disabled. </span>
<span id="t9_3336" class="t s4_3336">The state of the flags and other registers following power-up for the Pentium 4, Pentium Pro, and Pentium proces- </span>
<span id="ta_3336" class="t s4_3336">sors are shown in Section 23.39, “Initial State of Pentium, Pentium Pro and Pentium 4 Processors,” of the Intel </span>
<span id="tb_3336" class="t s5_3336">® </span>
<span id="tc_3336" class="t s4_3336">64 </span>
<span id="td_3336" class="t s4_3336">and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="te_3336" class="t s4_3336">Table 10-1 shows processor states of IA-32 and Intel 64 processors with CPUID DisplayFamily signature of 06H at </span>
<span id="tf_3336" class="t s4_3336">the following events: power-up, RESET, and INIT. In a few cases, the behavior of some registers behave slightly </span>
<span id="tg_3336" class="t s4_3336">different across warm RESET, the variant cases are marked in Table 10-1 and described in more detail in Table </span>
<span id="th_3336" class="t s4_3336">10-2. </span>
<span id="ti_3336" class="t s6_3336">Figure 10-1. </span><span id="tj_3336" class="t s6_3336">Contents of CR0 Register after Reset </span>
<span id="tk_3336" class="t s6_3336">Table 10-1. </span><span id="tl_3336" class="t s6_3336">IA-32 and Intel® 64 Processor States Following Power-up, Reset, or INIT </span>
<span id="tm_3336" class="t s7_3336">Register </span><span id="tn_3336" class="t s7_3336">Power up </span><span id="to_3336" class="t s7_3336">Reset </span><span id="tp_3336" class="t s7_3336">INIT </span>
<span id="tq_3336" class="t s8_3336">EFLAGS </span>
<span id="tr_3336" class="t s9_3336">1 </span>
<span id="ts_3336" class="t s8_3336">00000002H </span><span id="tt_3336" class="t s8_3336">00000002H </span><span id="tu_3336" class="t s8_3336">00000002H </span>
<span id="tv_3336" class="t s8_3336">EIP </span><span id="tw_3336" class="t s8_3336">0000FFF0H </span><span id="tx_3336" class="t s8_3336">0000FFF0H </span><span id="ty_3336" class="t s8_3336">0000FFF0H </span>
<span id="tz_3336" class="t s8_3336">CR0 </span><span id="t10_3336" class="t s8_3336">60000010H </span>
<span id="t11_3336" class="t s9_3336">2 </span>
<span id="t12_3336" class="t s8_3336">60000010H </span>
<span id="t13_3336" class="t s9_3336">2 </span>
<span id="t14_3336" class="t s8_3336">60000010H </span>
<span id="t15_3336" class="t s9_3336">2 </span>
<span id="t16_3336" class="t s8_3336">CR2, CR3, CR4 </span><span id="t17_3336" class="t s8_3336">00000000H </span><span id="t18_3336" class="t s8_3336">00000000H </span><span id="t19_3336" class="t s8_3336">00000000H </span>
<span id="t1a_3336" class="t s8_3336">CS </span><span id="t1b_3336" class="t s8_3336">Selector = F000H </span>
<span id="t1c_3336" class="t s8_3336">Base = FFFF0000H </span>
<span id="t1d_3336" class="t s8_3336">Limit = FFFFH </span>
<span id="t1e_3336" class="t s8_3336">AR = Present, R/W, Accessed </span>
<span id="t1f_3336" class="t s8_3336">Selector = F000H </span>
<span id="t1g_3336" class="t s8_3336">Base = FFFF0000H </span>
<span id="t1h_3336" class="t s8_3336">Limit = FFFFH </span>
<span id="t1i_3336" class="t s8_3336">AR = Present, R/W, Accessed </span>
<span id="t1j_3336" class="t s8_3336">Selector = F000H </span>
<span id="t1k_3336" class="t s8_3336">Base = FFFF0000H </span>
<span id="t1l_3336" class="t s8_3336">Limit = FFFFH </span>
<span id="t1m_3336" class="t s8_3336">AR = Present, R/W, Accessed </span>
<span id="t1n_3336" class="t s8_3336">SS, DS, ES, FS, GS </span><span id="t1o_3336" class="t s8_3336">Selector = 0000H </span>
<span id="t1p_3336" class="t s8_3336">Base = 00000000H </span>
<span id="t1q_3336" class="t s8_3336">Limit = FFFFH </span>
<span id="t1r_3336" class="t s8_3336">AR = Present, R/W, Accessed </span>
<span id="t1s_3336" class="t s8_3336">Selector = 0000H </span>
<span id="t1t_3336" class="t s8_3336">Base = 00000000H </span>
<span id="t1u_3336" class="t s8_3336">Limit = FFFFH </span>
<span id="t1v_3336" class="t s8_3336">AR = Present, R/W, Accessed </span>
<span id="t1w_3336" class="t s8_3336">Selector = 0000H </span>
<span id="t1x_3336" class="t s8_3336">Base = 00000000H </span>
<span id="t1y_3336" class="t s8_3336">Limit = FFFFH </span>
<span id="t1z_3336" class="t s8_3336">AR = Present, R/W, Accessed </span>
<span id="t20_3336" class="t s8_3336">EDX </span><span id="t21_3336" class="t s8_3336">000n06xxH </span>
<span id="t22_3336" class="t s9_3336">3 </span>
<span id="t23_3336" class="t s8_3336">000n06xxH </span>
<span id="t24_3336" class="t s9_3336">3 </span>
<span id="t25_3336" class="t s8_3336">000n06xxH </span>
<span id="t26_3336" class="t s9_3336">3 </span>
<span id="t27_3336" class="t s8_3336">EAX </span><span id="t28_3336" class="t s8_3336">0 </span>
<span id="t29_3336" class="t s9_3336">4 </span>
<span id="t2a_3336" class="t s8_3336">0 </span>
<span id="t2b_3336" class="t s9_3336">4 </span>
<span id="t2c_3336" class="t s8_3336">0 </span>
<span id="t2d_3336" class="t s9_3336">4 </span>
<span id="t2e_3336" class="t s8_3336">EBX, ECX, ESI, EDI, EBP, ESP </span><span id="t2f_3336" class="t s8_3336">00000000H </span><span id="t2g_3336" class="t s8_3336">00000000H </span><span id="t2h_3336" class="t s8_3336">00000000H </span>
<span id="t2i_3336" class="t sa_3336">External x87 FPU error reporting: 0 </span>
<span id="t2j_3336" class="t sa_3336">(Not used): 1 </span>
<span id="t2k_3336" class="t sa_3336">No task switch: 0 </span>
<span id="t2l_3336" class="t sa_3336">x87 FPU instructions not trapped: 0 </span>
<span id="t2m_3336" class="t sa_3336">WAIT/FWAIT instructions not trapped: 0 </span>
<span id="t2n_3336" class="t sa_3336">Real-address mode: 0 </span>
<span id="t2o_3336" class="t sb_3336">31 </span><span id="t2p_3336" class="t sb_3336">19 </span><span id="t2q_3336" class="t sb_3336">16 15 </span><span id="t2r_3336" class="t sb_3336">0 </span>
<span id="t2s_3336" class="t sc_3336">P </span>
<span id="t2t_3336" class="t sc_3336">E </span>
<span id="t2u_3336" class="t sb_3336">1 </span><span id="t2v_3336" class="t sb_3336">2 </span><span id="t2w_3336" class="t sb_3336">3 </span><span id="t2x_3336" class="t sb_3336">4 </span><span id="t2y_3336" class="t sb_3336">5 </span><span id="t2z_3336" class="t sb_3336">6 </span><span id="t30_3336" class="t sb_3336">17 </span><span id="t31_3336" class="t sb_3336">18 </span><span id="t32_3336" class="t sb_3336">28 </span><span id="t33_3336" class="t sb_3336">29 </span><span id="t34_3336" class="t sb_3336">30 </span>
<span id="t35_3336" class="t sc_3336">M </span>
<span id="t36_3336" class="t sc_3336">P </span>
<span id="t37_3336" class="t sc_3336">E </span>
<span id="t38_3336" class="t sc_3336">M </span>
<span id="t39_3336" class="t sc_3336">1 </span>
<span id="t3a_3336" class="t sc_3336">N </span>
<span id="t3b_3336" class="t sc_3336">E </span>
<span id="t3c_3336" class="t sc_3336">T </span>
<span id="t3d_3336" class="t sc_3336">S </span>
<span id="t3e_3336" class="t sc_3336">P </span>
<span id="t3f_3336" class="t sc_3336">G </span>
<span id="t3g_3336" class="t sc_3336">C </span>
<span id="t3h_3336" class="t sc_3336">D </span>
<span id="t3i_3336" class="t sc_3336">N </span>
<span id="t3j_3336" class="t sc_3336">W </span>
<span id="t3k_3336" class="t sc_3336">W </span>
<span id="t3l_3336" class="t sc_3336">P </span>
<span id="t3m_3336" class="t sc_3336">A </span>
<span id="t3n_3336" class="t sc_3336">M </span>
<span id="t3o_3336" class="t sa_3336">Paging disabled: 0 </span>
<span id="t3p_3336" class="t sa_3336">Alignment check disabled: 0 </span>
<span id="t3q_3336" class="t sa_3336">Caching disabled: 1 </span>
<span id="t3r_3336" class="t sa_3336">Not write-through disabled: 1 </span>
<span id="t3s_3336" class="t sa_3336">Write-protect disabled: 0 </span>
<span id="t3t_3336" class="t sa_3336">Reserved </span><span id="t3u_3336" class="t sa_3336">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
