{
    "id": "1686347472",
    "title": "Bit-Level Abstraction in the Verfication of Pipelined Microprocessors by Correspondence Checking",
    "venue": "formal methods in computer aided design",
    "year": 1998,
    "authors": [
        {
            "name": "Miroslav N. Velev",
            "id": "185144772",
            "org": "Carnegie Mellon University"
        },
        {
            "name": "Randal E. Bryant",
            "id": "2472051909",
            "org": "Carnegie Mellon University"
        }
    ],
    "fields_of_study": [
        "Symbolic simulation",
        "Theoretical computer science",
        "Parallel computing",
        "Symbolic computation",
        "Formal specification",
        "Computer science",
        "Symbolic trajectory evaluation",
        "Memory model",
        "Boolean expression",
        "Abstraction model checking",
        "Boolean data type"
    ],
    "references": [
        "1498855130",
        "1525425510",
        "1576747406",
        "1680001562",
        "1741528175",
        "1887046375",
        "1985063883",
        "1986558678",
        "1988192943",
        "2006120207",
        "2030224590",
        "2097708690",
        "2110050316",
        "2124515106",
        "2142101768",
        "2144928994",
        "2164778826"
    ]
}