// Seed: 1502237252
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wor id_8,
    output tri0 id_9,
    input supply0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input wand id_13,
    input tri id_14
    , id_24,
    input supply1 id_15,
    input wand id_16,
    output wand id_17,
    input tri0 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input tri1 id_21,
    input tri id_22
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_24,
      id_24
  );
  wire id_25;
endmodule
