{"sha": "840758d3aa29540a388eeb9f97ac540b5219d7ab", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODQwNzU4ZDNhYTI5NTQwYTM4OGVlYjlmOTdhYzU0MGI1MjE5ZDdhYg==", "commit": {"author": {"name": "Bernd Schmidt", "email": "bernds@gcc.gnu.org", "date": "2002-12-07T02:31:34Z"}, "committer": {"name": "Bernd Schmidt", "email": "bernds@gcc.gnu.org", "date": "2002-12-07T02:31:34Z"}, "message": "Fix errors in last change\n\nFrom-SVN: r59903", "tree": {"sha": "807f75b3041185200e3b8716df4ae7ea60f7ecd9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/807f75b3041185200e3b8716df4ae7ea60f7ecd9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/840758d3aa29540a388eeb9f97ac540b5219d7ab", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/840758d3aa29540a388eeb9f97ac540b5219d7ab", "html_url": "https://github.com/Rust-GCC/gccrs/commit/840758d3aa29540a388eeb9f97ac540b5219d7ab", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/840758d3aa29540a388eeb9f97ac540b5219d7ab/comments", "author": null, "committer": null, "parents": [{"sha": "081a777dead77dd4f409ecfd6172a4b475af7579", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/081a777dead77dd4f409ecfd6172a4b475af7579", "html_url": "https://github.com/Rust-GCC/gccrs/commit/081a777dead77dd4f409ecfd6172a4b475af7579"}], "stats": {"total": 43, "additions": 22, "deletions": 21}, "files": [{"sha": "98ce162b2c78412416e9bdaec7a1a9193493dd25", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 22, "deletions": 21, "changes": 43, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/840758d3aa29540a388eeb9f97ac540b5219d7ab/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/840758d3aa29540a388eeb9f97ac540b5219d7ab/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=840758d3aa29540a388eeb9f97ac540b5219d7ab", "patch": "@@ -1753,66 +1753,67 @@ Memory operand except postincrement and postdecrement\n @item FRV---@file{frv.h}\n @table @code\n @item a\n-Register in the class ACC_REGS (@code{acc0} to @code{acc7}).\n+Register in the class @code{ACC_REGS} (@code{acc0} to @code{acc7}).\n \n @item b\n-Register in the class EVEN_ACC_REGS (@code{acc0} to @code{acc7}).\n+Register in the class @code{EVEN_ACC_REGS} (@code{acc0} to @code{acc7}).\n \n @item c\n-Register in the class CC_REGS (@code{fcc0} to @code{fcc3} and @code{icc0} to @code{icc3}).\n+Register in the class @code{CC_REGS} (@code{fcc0} to @code{fcc3} and\n+@code{icc0} to @code{icc3}).\n \n @item d\n-Register in the class GPR_REGS (@code{gr0} to @code{gr63}).\n+Register in the class @code{GPR_REGS} (@code{gr0} to @code{gr63}).\n \n @item e\n-Register in the class EVEN_REGS (@code{gr0} to @code{gr63}).\n+Register in the class @code{EVEN_REGS} (@code{gr0} to @code{gr63}).\n Odd registers are excluded not in the class but through the use of a machine\n mode larger than 4 bytes.\n \n @item f\n-Register in the class FPR_REGS (@code{fr0} to @code{fr63}).\n+Register in the class @code{FPR_REGS} (@code{fr0} to @code{fr63}).\n \n @item h\n-Register in the class FEVEN_REGS (@code{fr0} to @code{fr63}).\n+Register in the class @code{FEVEN_REGS} (@code{fr0} to @code{fr63}).\n Odd registers are excluded not in the class but through the use of a machine\n mode larger than 4 bytes.\n \n @item l\n-Register in the class LR_REG (the @code{lr} register).\n+Register in the class @code{LR_REG} (the @code{lr} register).\n \n @item q\n-Register in the class QUAD_REGS (@code{gr2} to @code{gr63}).\n+Register in the class @code{QUAD_REGS} (@code{gr2} to @code{gr63}).\n Register numbers not divisible by 4 are excluded not in the class but through\n the use of a machine mode larger than 8 bytes.\n \n @item t\n-Register in the class ICC_REGS@ (@code{icc0} to @code{icc3}).\n+Register in the class @code{ICC_REGS} (@code{icc0} to @code{icc3}).\n \n @item u\n-Register in the class FCC_REGS (@code{fcc0} to @code{fcc3}).\n+Register in the class @code{FCC_REGS} (@code{fcc0} to @code{fcc3}).\n \n @item v\n-Register in the class ICR_REGS (@code{cc4} to @code{cc7}).\n+Register in the class @code{ICR_REGS} (@code{cc4} to @code{cc7}).\n \n @item w\n-Register in the class FCR_REGS (@code{cc0} to @code{cc3}).\n+Register in the class @code{FCR_REGS} (@code{cc0} to @code{cc3}).\n \n @item x\n-Register in the class QUAD_FPR_REGS (@code{fr0} to @code{fr63}).\n+Register in the class @code{QUAD_FPR_REGS} (@code{fr0} to @code{fr63}).\n Register numbers not divisible by 4 are excluded not in the class but through\n the use of a machine mode larger than 8 bytes.\n \n @item z\n-Register in the class SPR_REGS (@code{lcr} and @code{lr}).\n+Register in the class @code{SPR_REGS} (@code{lcr} and @code{lr}).\n \n @item A\n-Register in the class QUAD_ACC_REGS (@code{acc0} to @code{acc7}).\n+Register in the class @code{QUAD_ACC_REGS} (@code{acc0} to @code{acc7}).\n \n @item B\n-Register in the class ACCG_REGS (@code{accg0} to @code{accg7}).\n+Register in the class @code{ACCG_REGS} (@code{accg0} to @code{accg7}).\n \n @item C\n-Register in the class CR_REGS (@code{cc0} to @code{cc7}).\n+Register in the class @code{CR_REGS} (@code{cc0} to @code{cc7}).\n \n @item G\n Floating point constant zero\n@@ -1830,14 +1831,14 @@ Floating point constant zero\n 16-bit unsigned integer constant\n \n @item N\n-12-bit signed integer constant that is negative - i.e. in the\n-range of -2048 to -1\n+12-bit signed integer constant that is negative---i.e.@: in the\n+range of @minus{}2048 to @minus{}1\n \n @item O\n Constant zero\n \n @item P\n-12-bit signed integer constant that is greater than zero - i.e. in the\n+12-bit signed integer constant that is greater than zero---i.e.@: in the\n range of 1 to 2047.\n \n @end table"}]}