
DAQ-Master2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001055c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000107c  08010800  08010800  00020800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801187c  0801187c  0002187c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011884  08011884  00021884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08011888  08011888  00021888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  24000000  0801188c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000034a4  240001e4  08011a70  000301e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  24003688  08011a70  00033688  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020e3d  00000000  00000000  00030212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003fea  00000000  00000000  0005104f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001780  00000000  00000000  00055040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000015b0  00000000  00000000  000567c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003cbbc  00000000  00000000  00057d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000224e8  00000000  00000000  0009492c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016c42f  00000000  00000000  000b6e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00223243  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000070fc  00000000  00000000  00223294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e4 	.word	0x240001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080107e4 	.word	0x080107e4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e8 	.word	0x240001e8
 80002dc:	080107e4 	.word	0x080107e4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <application_run>:
typedef enum { SD_SAVE, CAN_POLL } state_e;

static state_e application_state  = CAN_POLL;
static uint32_t save_timer        = 0;

void application_run() {
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
    application_state_machine();
 8000698:	f000 f802 	bl	80006a0 <application_state_machine>
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}

080006a0 <application_state_machine>:

static void application_state_machine(void) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
    switch (application_state) {
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <application_state_machine+0x58>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d015      	beq.n	80006da <application_state_machine+0x3a>
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d11d      	bne.n	80006ee <application_state_machine+0x4e>
        case CAN_POLL: {
            const HAL_StatusTypeDef status = CAN_poll();
 80006b2:	f000 fe15 	bl	80012e0 <CAN_poll>
 80006b6:	4603      	mov	r3, r0
 80006b8:	71fb      	strb	r3, [r7, #7]
            if (timer_wait_ms(save_timer, 10) && status == HAL_OK) {
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <application_state_machine+0x5c>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	210a      	movs	r1, #10
 80006c0:	4618      	mov	r0, r3
 80006c2:	f001 fbc3 	bl	8001e4c <timer_wait_ms>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d00f      	beq.n	80006ec <application_state_machine+0x4c>
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d10c      	bne.n	80006ec <application_state_machine+0x4c>
                application_state = SD_SAVE;
 80006d2:	4b09      	ldr	r3, [pc, #36]	; (80006f8 <application_state_machine+0x58>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
            }

            break;
 80006d8:	e008      	b.n	80006ec <application_state_machine+0x4c>
        }
        case SD_SAVE: {
            timer_restart(&save_timer);
 80006da:	4808      	ldr	r0, [pc, #32]	; (80006fc <application_state_machine+0x5c>)
 80006dc:	f001 fbcb 	bl	8001e76 <timer_restart>
            writeSD();
 80006e0:	f000 f8d0 	bl	8000884 <writeSD>
            application_state = SD_SAVE;
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <application_state_machine+0x58>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]

            break;
 80006ea:	e000      	b.n	80006ee <application_state_machine+0x4e>
            break;
 80006ec:	bf00      	nop
        }
    }
}
 80006ee:	bf00      	nop
 80006f0:	3708      	adds	r7, #8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	24000000 	.word	0x24000000
 80006fc:	24000200 	.word	0x24000200

08000700 <initialize_CAN>:
 */

#include "CAN_handler.h"

// função para inicializar a CAN
void initialize_CAN(FDCAN_HandleTypeDef* hfdcan, FDCAN_TxHeaderTypeDef* TxHeader) {
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	6039      	str	r1, [r7, #0]

    if (HAL_FDCAN_Start(hfdcan) != HAL_OK) {
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f002 f80e 	bl	800272c <HAL_FDCAN_Start>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <initialize_CAN+0x1a>
        /* Start Error */
        Error_Handler();
 8000716:	f001 f85b 	bl	80017d0 <Error_Handler>
    }

    //	TxHeader.Identifier = 0x321;
    TxHeader->IdType              = FDCAN_STANDARD_ID;
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	2200      	movs	r2, #0
 800071e:	605a      	str	r2, [r3, #4]
    TxHeader->TxFrameType         = FDCAN_DATA_FRAME;
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
    TxHeader->DataLength          = FDCAN_DLC_BYTES_8;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800072c:	60da      	str	r2, [r3, #12]
    TxHeader->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
    TxHeader->BitRateSwitch       = FDCAN_BRS_OFF;
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	2200      	movs	r2, #0
 8000738:	615a      	str	r2, [r3, #20]
    TxHeader->FDFormat            = FDCAN_CLASSIC_CAN;
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
    TxHeader->TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
    TxHeader->MessageMarker       = 0;
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	2200      	movs	r2, #0
 800074a:	621a      	str	r2, [r3, #32]
}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <init_CAN>:
*/
//}

extern FDCAN_HandleTypeDef hfdcan1;

void init_CAN() {
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
	  initialize_general_CAN(&hfdcan1);
 8000758:	4802      	ldr	r0, [pc, #8]	; (8000764 <init_CAN+0x10>)
 800075a:	f000 fdab 	bl	80012b4 <initialize_general_CAN>
	  //initialize_CAN_IDs();
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	24003224 	.word	0x24003224

08000768 <SD_Create_File>:

extern IWDG_HandleTypeDef hiwdg1;

char block[700];

FRESULT SD_Create_File(void) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
    FRESULT fresult;
    uint8_t contFile = 0; /*enumerate the file*/
 800076e:	2300      	movs	r3, #0
 8000770:	71fb      	strb	r3, [r7, #7]

    fresult = f_mount(&g_sFatFs, "0:", 0); /*mount SD card*/
 8000772:	2200      	movs	r2, #0
 8000774:	491f      	ldr	r1, [pc, #124]	; (80007f4 <SD_Create_File+0x8c>)
 8000776:	4820      	ldr	r0, [pc, #128]	; (80007f8 <SD_Create_File+0x90>)
 8000778:	f00c f9c4 	bl	800cb04 <f_mount>
 800077c:	4603      	mov	r3, r0
 800077e:	71bb      	strb	r3, [r7, #6]
    do {
        sprintf(bufferFile, "ARQ%02d.txt", contFile);
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	461a      	mov	r2, r3
 8000784:	491d      	ldr	r1, [pc, #116]	; (80007fc <SD_Create_File+0x94>)
 8000786:	481e      	ldr	r0, [pc, #120]	; (8000800 <SD_Create_File+0x98>)
 8000788:	f00d fe40 	bl	800e40c <siprintf>
        fresult = f_stat(bufferFile, &file);
 800078c:	491d      	ldr	r1, [pc, #116]	; (8000804 <SD_Create_File+0x9c>)
 800078e:	481c      	ldr	r0, [pc, #112]	; (8000800 <SD_Create_File+0x98>)
 8000790:	f00d f82a 	bl	800d7e8 <f_stat>
 8000794:	4603      	mov	r3, r0
 8000796:	71bb      	strb	r3, [r7, #6]
        contFile++;
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	3301      	adds	r3, #1
 800079c:	71fb      	strb	r3, [r7, #7]
        HAL_IWDG_Refresh(&hiwdg1);
 800079e:	481a      	ldr	r0, [pc, #104]	; (8000808 <SD_Create_File+0xa0>)
 80007a0:	f003 f880 	bl	80038a4 <HAL_IWDG_Refresh>
    } while (fresult != FR_NO_FILE);
 80007a4:	79bb      	ldrb	r3, [r7, #6]
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d1ea      	bne.n	8000780 <SD_Create_File+0x18>
    contFile = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	71fb      	strb	r3, [r7, #7]
    fresult  = f_open(&file, bufferFile, FA_CREATE_ALWAYS); /*Create file on SD card*/
 80007ae:	2208      	movs	r2, #8
 80007b0:	4913      	ldr	r1, [pc, #76]	; (8000800 <SD_Create_File+0x98>)
 80007b2:	4814      	ldr	r0, [pc, #80]	; (8000804 <SD_Create_File+0x9c>)
 80007b4:	f00c f9ec 	bl	800cb90 <f_open>
 80007b8:	4603      	mov	r3, r0
 80007ba:	71bb      	strb	r3, [r7, #6]
    fresult  = f_close(&file);
 80007bc:	4811      	ldr	r0, [pc, #68]	; (8000804 <SD_Create_File+0x9c>)
 80007be:	f00c fdc5 	bl	800d34c <f_close>
 80007c2:	4603      	mov	r3, r0
 80007c4:	71bb      	strb	r3, [r7, #6]
    HAL_IWDG_Refresh(&hiwdg1);
 80007c6:	4810      	ldr	r0, [pc, #64]	; (8000808 <SD_Create_File+0xa0>)
 80007c8:	f003 f86c 	bl	80038a4 <HAL_IWDG_Refresh>
    if (fresult == FR_OK) {
 80007cc:	79bb      	ldrb	r3, [r7, #6]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d107      	bne.n	80007e2 <SD_Create_File+0x7a>
        HAL_GPIO_TogglePin(
 80007d2:	2120      	movs	r1, #32
 80007d4:	480d      	ldr	r0, [pc, #52]	; (800080c <SD_Create_File+0xa4>)
 80007d6:	f002 fffc 	bl	80037d2 <HAL_GPIO_TogglePin>
            GPIOD, GPIO_PIN_5); // Blinks the led to indicate that there was no erros
        _datalog_flag = 1;
 80007da:	4b0d      	ldr	r3, [pc, #52]	; (8000810 <SD_Create_File+0xa8>)
 80007dc:	2201      	movs	r2, #1
 80007de:	701a      	strb	r2, [r3, #0]
 80007e0:	e002      	b.n	80007e8 <SD_Create_File+0x80>
    } else
        _datalog_flag = 0;
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <SD_Create_File+0xa8>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	701a      	strb	r2, [r3, #0]

    return fresult;
 80007e8:	79bb      	ldrb	r3, [r7, #6]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	08010800 	.word	0x08010800
 80007f8:	24000204 	.word	0x24000204
 80007fc:	08010804 	.word	0x08010804
 8000800:	2400226c 	.word	0x2400226c
 8000804:	2400123c 	.word	0x2400123c
 8000808:	24003310 	.word	0x24003310
 800080c:	58020c00 	.word	0x58020c00
 8000810:	24002280 	.word	0x24002280

08000814 <Cabecalho>:

        general_can_transmit(102, controle);
    }
}

void Cabecalho(void) {
 8000814:	b580      	push	{r7, lr}
 8000816:	f5ad 6dcd 	sub.w	sp, sp, #1640	; 0x668
 800081a:	af00      	add	r7, sp, #0
    UINT bytes_written;
    FRESULT fresult;

    char cabecalho[1625];
    strcpy(cabecalho,
 800081c:	463b      	mov	r3, r7
 800081e:	4a16      	ldr	r2, [pc, #88]	; (8000878 <Cabecalho+0x64>)
 8000820:	4618      	mov	r0, r3
 8000822:	4611      	mov	r1, r2
 8000824:	f240 5397 	movw	r3, #1431	; 0x597
 8000828:	461a      	mov	r2, r3
 800082a:	f00d f963 	bl	800daf4 <memcpy>
           "Cel309\tVCel311\tVCel312\tTemp301\tTemp302\tTemp303\tTemp304\tTemp305\tV_TOT_"
           "3\tV_REF_3\tFLAG_BAL_"
           "3\tVCel401\tVCel402\tVCel403\tVCel404\tVCel405\tVCel406\tVCel407\tVCel408\tVC"
           "el409\tVCel410\tVCel411\tVCel412\tTemp401\tTemp402\tTemp403\tTemp404\tTemp405"
           "\tV_TOT_4\tV_REF_4\tFLAG_BAL_4\n");
    int tamanho = strlen(cabecalho);
 800082e:	463b      	mov	r3, r7
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fd55 	bl	80002e0 <strlen>
 8000836:	4603      	mov	r3, r0
 8000838:	f8c7 3664 	str.w	r3, [r7, #1636]	; 0x664

    fresult = f_open(&file, bufferFile,
 800083c:	2212      	movs	r2, #18
 800083e:	490f      	ldr	r1, [pc, #60]	; (800087c <Cabecalho+0x68>)
 8000840:	480f      	ldr	r0, [pc, #60]	; (8000880 <Cabecalho+0x6c>)
 8000842:	f00c f9a5 	bl	800cb90 <f_open>
 8000846:	4603      	mov	r3, r0
 8000848:	f887 3663 	strb.w	r3, [r7, #1635]	; 0x663
                     FA_OPEN_ALWAYS | FA_WRITE); // open file on SD card to write
    fresult = f_write(&file, cabecalho, tamanho, &bytes_written); // write data to the
 800084c:	f8d7 2664 	ldr.w	r2, [r7, #1636]	; 0x664
 8000850:	f207 635c 	addw	r3, r7, #1628	; 0x65c
 8000854:	4639      	mov	r1, r7
 8000856:	480a      	ldr	r0, [pc, #40]	; (8000880 <Cabecalho+0x6c>)
 8000858:	f00c fb66 	bl	800cf28 <f_write>
 800085c:	4603      	mov	r3, r0
 800085e:	f887 3663 	strb.w	r3, [r7, #1635]	; 0x663
                                                                  // file
    fresult = f_close(&file);
 8000862:	4807      	ldr	r0, [pc, #28]	; (8000880 <Cabecalho+0x6c>)
 8000864:	f00c fd72 	bl	800d34c <f_close>
 8000868:	4603      	mov	r3, r0
 800086a:	f887 3663 	strb.w	r3, [r7, #1635]	; 0x663
}
 800086e:	bf00      	nop
 8000870:	f507 67cd 	add.w	r7, r7, #1640	; 0x668
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	08010810 	.word	0x08010810
 800087c:	2400226c 	.word	0x2400226c
 8000880:	2400123c 	.word	0x2400123c

08000884 <writeSD>:

void writeSD(void) {
 8000884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000886:	f2ad 4dac 	subw	sp, sp, #1196	; 0x4ac
 800088a:	af96      	add	r7, sp, #600	; 0x258
    UINT bytes_written;
    FRESULT fresult;
    // uint16_t block[310];
    int len;
    uint32_t time = HAL_GetTick();
 800088c:	f001 fbb0 	bl	8001ff0 <HAL_GetTick>
 8000890:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
        "%u\t%u\t%u\t%u\t"  // Id 272
        "%u\t%u\t%u\t%u\t"  // Id 273
        "%u\t%u\t%u\t%u\t"  // Id 274
        "%u\t%u\t%u\t%u\n", // Id 275

        /*Id 101 */ time, VOLANTE, ACELERADOR, FREIO,
 8000894:	4bd3      	ldr	r3, [pc, #844]	; (8000be4 <writeSD+0x360>)
 8000896:	f8b3 332a 	ldrh.w	r3, [r3, #810]	; 0x32a
    len = snprintf(
 800089a:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
        /*Id 101 */ time, VOLANTE, ACELERADOR, FREIO,
 800089e:	4bd1      	ldr	r3, [pc, #836]	; (8000be4 <writeSD+0x360>)
 80008a0:	f8b3 332c 	ldrh.w	r3, [r3, #812]	; 0x32c
    len = snprintf(
 80008a4:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
        /*Id 101 */ time, VOLANTE, ACELERADOR, FREIO,
 80008a8:	4bce      	ldr	r3, [pc, #824]	; (8000be4 <writeSD+0x360>)
 80008aa:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
    len = snprintf(
 80008ae:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
        /*Id 102 */ MODO, FRENAGEM_REG, HODOMETRO_PARCIAL, HODOMETRO_TOTAL,
 80008b2:	4bcc      	ldr	r3, [pc, #816]	; (8000be4 <writeSD+0x360>)
 80008b4:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
    len = snprintf(
 80008b8:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
        /*Id 102 */ MODO, FRENAGEM_REG, HODOMETRO_PARCIAL, HODOMETRO_TOTAL,
 80008bc:	4bc9      	ldr	r3, [pc, #804]	; (8000be4 <writeSD+0x360>)
 80008be:	f8b3 3332 	ldrh.w	r3, [r3, #818]	; 0x332
    len = snprintf(
 80008c2:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
        /*Id 102 */ MODO, FRENAGEM_REG, HODOMETRO_PARCIAL, HODOMETRO_TOTAL,
 80008c6:	4bc7      	ldr	r3, [pc, #796]	; (8000be4 <writeSD+0x360>)
 80008c8:	f8b3 3334 	ldrh.w	r3, [r3, #820]	; 0x334
    len = snprintf(
 80008cc:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
        /*Id 102 */ MODO, FRENAGEM_REG, HODOMETRO_PARCIAL, HODOMETRO_TOTAL,
 80008d0:	4bc4      	ldr	r3, [pc, #784]	; (8000be4 <writeSD+0x360>)
 80008d2:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
    len = snprintf(
 80008d6:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
        /*Id 103 */ TORQUE_R, TORQUE_L, REF_TORQUE_R, REF_TORQUE_L,
 80008da:	4bc2      	ldr	r3, [pc, #776]	; (8000be4 <writeSD+0x360>)
 80008dc:	f8b3 3338 	ldrh.w	r3, [r3, #824]	; 0x338
    len = snprintf(
 80008e0:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
        /*Id 103 */ TORQUE_R, TORQUE_L, REF_TORQUE_R, REF_TORQUE_L,
 80008e4:	4bbf      	ldr	r3, [pc, #764]	; (8000be4 <writeSD+0x360>)
 80008e6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
    len = snprintf(
 80008ea:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
        /*Id 103 */ TORQUE_R, TORQUE_L, REF_TORQUE_R, REF_TORQUE_L,
 80008ee:	4bbd      	ldr	r3, [pc, #756]	; (8000be4 <writeSD+0x360>)
 80008f0:	f8b3 333c 	ldrh.w	r3, [r3, #828]	; 0x33c
    len = snprintf(
 80008f4:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
        /*Id 103 */ TORQUE_R, TORQUE_L, REF_TORQUE_R, REF_TORQUE_L,
 80008f8:	4bba      	ldr	r3, [pc, #744]	; (8000be4 <writeSD+0x360>)
 80008fa:	f8b3 333e 	ldrh.w	r3, [r3, #830]	; 0x33e
    len = snprintf(
 80008fe:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
        /*Id 104 */ SPEED_R_MOTOR, SPEED_L_MOTOR, ECU_CONTROL_ID, ECU_CONTROL_EVENT_ID,
 8000902:	4bb8      	ldr	r3, [pc, #736]	; (8000be4 <writeSD+0x360>)
 8000904:	f8b3 3340 	ldrh.w	r3, [r3, #832]	; 0x340
    len = snprintf(
 8000908:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
        /*Id 104 */ SPEED_R_MOTOR, SPEED_L_MOTOR, ECU_CONTROL_ID, ECU_CONTROL_EVENT_ID,
 800090c:	4bb5      	ldr	r3, [pc, #724]	; (8000be4 <writeSD+0x360>)
 800090e:	f8b3 3342 	ldrh.w	r3, [r3, #834]	; 0x342
    len = snprintf(
 8000912:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
        /*Id 104 */ SPEED_R_MOTOR, SPEED_L_MOTOR, ECU_CONTROL_ID, ECU_CONTROL_EVENT_ID,
 8000916:	4bb3      	ldr	r3, [pc, #716]	; (8000be4 <writeSD+0x360>)
 8000918:	f8b3 3344 	ldrh.w	r3, [r3, #836]	; 0x344
    len = snprintf(
 800091c:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
        /*Id 104 */ SPEED_R_MOTOR, SPEED_L_MOTOR, ECU_CONTROL_ID, ECU_CONTROL_EVENT_ID,
 8000920:	4bb0      	ldr	r3, [pc, #704]	; (8000be4 <writeSD+0x360>)
 8000922:	f8b3 3346 	ldrh.w	r3, [r3, #838]	; 0x346
    len = snprintf(
 8000926:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204

        /*Id 105 */ SPEED_FRONT_L_TIE, SPEED_FRONT_R_TIE, SPEED_BACK_R_TIE,
 800092a:	4bae      	ldr	r3, [pc, #696]	; (8000be4 <writeSD+0x360>)
 800092c:	f8b3 3348 	ldrh.w	r3, [r3, #840]	; 0x348
    len = snprintf(
 8000930:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
        /*Id 105 */ SPEED_FRONT_L_TIE, SPEED_FRONT_R_TIE, SPEED_BACK_R_TIE,
 8000934:	4bab      	ldr	r3, [pc, #684]	; (8000be4 <writeSD+0x360>)
 8000936:	f8b3 334a 	ldrh.w	r3, [r3, #842]	; 0x34a
    len = snprintf(
 800093a:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
        /*Id 105 */ SPEED_FRONT_L_TIE, SPEED_FRONT_R_TIE, SPEED_BACK_R_TIE,
 800093e:	4ba9      	ldr	r3, [pc, #676]	; (8000be4 <writeSD+0x360>)
 8000940:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
    len = snprintf(
 8000944:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        SPEED_BACK_L_TIE,
 8000948:	4ba6      	ldr	r3, [pc, #664]	; (8000be4 <writeSD+0x360>)
 800094a:	f8b3 334e 	ldrh.w	r3, [r3, #846]	; 0x34e
    len = snprintf(
 800094e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        /*Id 106 */ GANHO_TORQUE, SENTIDO_VOLANTE, CORRENTE_TORQUE_R, CORRENTE_TORQUE_L,
 8000952:	4ba4      	ldr	r3, [pc, #656]	; (8000be4 <writeSD+0x360>)
 8000954:	f8b3 3350 	ldrh.w	r3, [r3, #848]	; 0x350
    len = snprintf(
 8000958:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
        /*Id 106 */ GANHO_TORQUE, SENTIDO_VOLANTE, CORRENTE_TORQUE_R, CORRENTE_TORQUE_L,
 800095c:	4ba1      	ldr	r3, [pc, #644]	; (8000be4 <writeSD+0x360>)
 800095e:	f8b3 3352 	ldrh.w	r3, [r3, #850]	; 0x352
    len = snprintf(
 8000962:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
        /*Id 106 */ GANHO_TORQUE, SENTIDO_VOLANTE, CORRENTE_TORQUE_R, CORRENTE_TORQUE_L,
 8000966:	4b9f      	ldr	r3, [pc, #636]	; (8000be4 <writeSD+0x360>)
 8000968:	f8b3 3354 	ldrh.w	r3, [r3, #852]	; 0x354
    len = snprintf(
 800096c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
        /*Id 106 */ GANHO_TORQUE, SENTIDO_VOLANTE, CORRENTE_TORQUE_R, CORRENTE_TORQUE_L,
 8000970:	4b9c      	ldr	r3, [pc, #624]	; (8000be4 <writeSD+0x360>)
 8000972:	f8b3 3356 	ldrh.w	r3, [r3, #854]	; 0x356
    len = snprintf(
 8000976:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
        /*Id 107 */ TEMP_INV_1_R, TEMP_INV_2_R, TEMP_INV_1_L, TEMP_INV_2_R,
 800097a:	4b9a      	ldr	r3, [pc, #616]	; (8000be4 <writeSD+0x360>)
 800097c:	f8b3 3358 	ldrh.w	r3, [r3, #856]	; 0x358
    len = snprintf(
 8000980:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
        /*Id 107 */ TEMP_INV_1_R, TEMP_INV_2_R, TEMP_INV_1_L, TEMP_INV_2_R,
 8000984:	4b97      	ldr	r3, [pc, #604]	; (8000be4 <writeSD+0x360>)
 8000986:	f8b3 335a 	ldrh.w	r3, [r3, #858]	; 0x35a
    len = snprintf(
 800098a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
        /*Id 107 */ TEMP_INV_1_R, TEMP_INV_2_R, TEMP_INV_1_L, TEMP_INV_2_R,
 800098e:	4b95      	ldr	r3, [pc, #596]	; (8000be4 <writeSD+0x360>)
 8000990:	f8b3 335c 	ldrh.w	r3, [r3, #860]	; 0x35c
    len = snprintf(
 8000994:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
        /*Id 107 */ TEMP_INV_1_R, TEMP_INV_2_R, TEMP_INV_1_L, TEMP_INV_2_R,
 8000998:	4b92      	ldr	r3, [pc, #584]	; (8000be4 <writeSD+0x360>)
 800099a:	f8b3 335a 	ldrh.w	r3, [r3, #858]	; 0x35a
    len = snprintf(
 800099e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
        /*Id 109 */ SPEED_L, SPEED_R, POWER_L, POWER_R,
 80009a2:	4b90      	ldr	r3, [pc, #576]	; (8000be4 <writeSD+0x360>)
 80009a4:	f8b3 3368 	ldrh.w	r3, [r3, #872]	; 0x368
    len = snprintf(
 80009a8:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
        /*Id 109 */ SPEED_L, SPEED_R, POWER_L, POWER_R,
 80009ac:	4b8d      	ldr	r3, [pc, #564]	; (8000be4 <writeSD+0x360>)
 80009ae:	f8b3 336a 	ldrh.w	r3, [r3, #874]	; 0x36a
    len = snprintf(
 80009b2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
        /*Id 109 */ SPEED_L, SPEED_R, POWER_L, POWER_R,
 80009b6:	4b8b      	ldr	r3, [pc, #556]	; (8000be4 <writeSD+0x360>)
 80009b8:	f8b3 336c 	ldrh.w	r3, [r3, #876]	; 0x36c
    len = snprintf(
 80009bc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
        /*Id 109 */ SPEED_L, SPEED_R, POWER_L, POWER_R,
 80009c0:	4b88      	ldr	r3, [pc, #544]	; (8000be4 <writeSD+0x360>)
 80009c2:	f8b3 336e 	ldrh.w	r3, [r3, #878]	; 0x36e
    len = snprintf(
 80009c6:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4

        /*Id 110 */ ENERGY_L, ENERGY_R, OVERLOAD_L, OVERLOAD_R,
 80009ca:	4b86      	ldr	r3, [pc, #536]	; (8000be4 <writeSD+0x360>)
 80009cc:	f8b3 3370 	ldrh.w	r3, [r3, #880]	; 0x370
    len = snprintf(
 80009d0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
        /*Id 110 */ ENERGY_L, ENERGY_R, OVERLOAD_L, OVERLOAD_R,
 80009d4:	4b83      	ldr	r3, [pc, #524]	; (8000be4 <writeSD+0x360>)
 80009d6:	f8b3 3372 	ldrh.w	r3, [r3, #882]	; 0x372
    len = snprintf(
 80009da:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
        /*Id 110 */ ENERGY_L, ENERGY_R, OVERLOAD_L, OVERLOAD_R,
 80009de:	4b81      	ldr	r3, [pc, #516]	; (8000be4 <writeSD+0x360>)
 80009e0:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
    len = snprintf(
 80009e4:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
        /*Id 110 */ ENERGY_L, ENERGY_R, OVERLOAD_L, OVERLOAD_R,
 80009e8:	4b7e      	ldr	r3, [pc, #504]	; (8000be4 <writeSD+0x360>)
 80009ea:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
    len = snprintf(
 80009ee:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
        /*Id 111 */ LOST_MSG_L, LOST_MSG_R, BUS_OFF_L, BUS_OFF_R,
 80009f2:	4b7c      	ldr	r3, [pc, #496]	; (8000be4 <writeSD+0x360>)
 80009f4:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
    len = snprintf(
 80009f8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
        /*Id 111 */ LOST_MSG_L, LOST_MSG_R, BUS_OFF_L, BUS_OFF_R,
 80009fc:	4b79      	ldr	r3, [pc, #484]	; (8000be4 <writeSD+0x360>)
 80009fe:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
    len = snprintf(
 8000a02:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
        /*Id 111 */ LOST_MSG_L, LOST_MSG_R, BUS_OFF_L, BUS_OFF_R,
 8000a06:	4b77      	ldr	r3, [pc, #476]	; (8000be4 <writeSD+0x360>)
 8000a08:	f8b3 337c 	ldrh.w	r3, [r3, #892]	; 0x37c
    len = snprintf(
 8000a0c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
        /*Id 111 */ LOST_MSG_L, LOST_MSG_R, BUS_OFF_L, BUS_OFF_R,
 8000a10:	4b74      	ldr	r3, [pc, #464]	; (8000be4 <writeSD+0x360>)
 8000a12:	f8b3 337e 	ldrh.w	r3, [r3, #894]	; 0x37e
    len = snprintf(
 8000a16:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
        /*Id 112 */ CAN_STATE_L, CAN_STATE_R, INV_STATE_L, INV_STATE_R,
 8000a1a:	4b72      	ldr	r3, [pc, #456]	; (8000be4 <writeSD+0x360>)
 8000a1c:	f8b3 3380 	ldrh.w	r3, [r3, #896]	; 0x380
    len = snprintf(
 8000a20:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
        /*Id 112 */ CAN_STATE_L, CAN_STATE_R, INV_STATE_L, INV_STATE_R,
 8000a24:	4b6f      	ldr	r3, [pc, #444]	; (8000be4 <writeSD+0x360>)
 8000a26:	f8b3 3382 	ldrh.w	r3, [r3, #898]	; 0x382
    len = snprintf(
 8000a2a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
        /*Id 112 */ CAN_STATE_L, CAN_STATE_R, INV_STATE_L, INV_STATE_R,
 8000a2e:	4b6d      	ldr	r3, [pc, #436]	; (8000be4 <writeSD+0x360>)
 8000a30:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
    len = snprintf(
 8000a34:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
        /*Id 112 */ CAN_STATE_L, CAN_STATE_R, INV_STATE_L, INV_STATE_R,
 8000a38:	4b6a      	ldr	r3, [pc, #424]	; (8000be4 <writeSD+0x360>)
 8000a3a:	f8b3 3386 	ldrh.w	r3, [r3, #902]	; 0x386
    len = snprintf(
 8000a3e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
        /*Id 113 */ FAILURE_L, FALILURE_R, ALARM_L, ALARM_R,
 8000a42:	4b68      	ldr	r3, [pc, #416]	; (8000be4 <writeSD+0x360>)
 8000a44:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
    len = snprintf(
 8000a48:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
        /*Id 113 */ FAILURE_L, FALILURE_R, ALARM_L, ALARM_R,
 8000a4c:	4b65      	ldr	r3, [pc, #404]	; (8000be4 <writeSD+0x360>)
 8000a4e:	f8b3 338a 	ldrh.w	r3, [r3, #906]	; 0x38a
    len = snprintf(
 8000a52:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
        /*Id 113 */ FAILURE_L, FALILURE_R, ALARM_L, ALARM_R,
 8000a56:	4b63      	ldr	r3, [pc, #396]	; (8000be4 <writeSD+0x360>)
 8000a58:	f8b3 338c 	ldrh.w	r3, [r3, #908]	; 0x38c
    len = snprintf(
 8000a5c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
        /*Id 113 */ FAILURE_L, FALILURE_R, ALARM_L, ALARM_R,
 8000a60:	4b60      	ldr	r3, [pc, #384]	; (8000be4 <writeSD+0x360>)
 8000a62:	f8b3 338e 	ldrh.w	r3, [r3, #910]	; 0x38e
    len = snprintf(
 8000a66:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

        /*Id 291 */ ACCEL_X, ACCEL_Y, ACCEL_Z, ERRO,
 8000a6a:	4b5e      	ldr	r3, [pc, #376]	; (8000be4 <writeSD+0x360>)
 8000a6c:	f8b3 3918 	ldrh.w	r3, [r3, #2328]	; 0x918
    len = snprintf(
 8000a70:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
        /*Id 291 */ ACCEL_X, ACCEL_Y, ACCEL_Z, ERRO,
 8000a74:	4b5b      	ldr	r3, [pc, #364]	; (8000be4 <writeSD+0x360>)
 8000a76:	f8b3 391a 	ldrh.w	r3, [r3, #2330]	; 0x91a
    len = snprintf(
 8000a7a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
        /*Id 291 */ ACCEL_X, ACCEL_Y, ACCEL_Z, ERRO,
 8000a7e:	4b59      	ldr	r3, [pc, #356]	; (8000be4 <writeSD+0x360>)
 8000a80:	f8b3 391c 	ldrh.w	r3, [r3, #2332]	; 0x91c
    len = snprintf(
 8000a84:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
        /*Id 291 */ ACCEL_X, ACCEL_Y, ACCEL_Z, ERRO,
 8000a88:	4b56      	ldr	r3, [pc, #344]	; (8000be4 <writeSD+0x360>)
 8000a8a:	f8b3 391e 	ldrh.w	r3, [r3, #2334]	; 0x91e
    len = snprintf(
 8000a8e:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
        /*Id 292 */ GYRO_X, GYRO_Y, GYRO_Z, ERROR,
 8000a92:	4b54      	ldr	r3, [pc, #336]	; (8000be4 <writeSD+0x360>)
 8000a94:	f8b3 3920 	ldrh.w	r3, [r3, #2336]	; 0x920
    len = snprintf(
 8000a98:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
        /*Id 292 */ GYRO_X, GYRO_Y, GYRO_Z, ERROR,
 8000a9c:	4b51      	ldr	r3, [pc, #324]	; (8000be4 <writeSD+0x360>)
 8000a9e:	f8b3 3922 	ldrh.w	r3, [r3, #2338]	; 0x922
    len = snprintf(
 8000aa2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
        /*Id 292 */ GYRO_X, GYRO_Y, GYRO_Z, ERROR,
 8000aa6:	4b4f      	ldr	r3, [pc, #316]	; (8000be4 <writeSD+0x360>)
 8000aa8:	f8b3 3924 	ldrh.w	r3, [r3, #2340]	; 0x924
    len = snprintf(
 8000aac:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
        /*Id 292 */ GYRO_X, GYRO_Y, GYRO_Z, ERROR,
 8000ab0:	4b4c      	ldr	r3, [pc, #304]	; (8000be4 <writeSD+0x360>)
 8000ab2:	f8b3 3926 	ldrh.w	r3, [r3, #2342]	; 0x926
    len = snprintf(
 8000ab6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164

        /*Id 50 */ V_MAX, V_MIN, DELTA_V, TEMP_MAX,
 8000aba:	4b4a      	ldr	r3, [pc, #296]	; (8000be4 <writeSD+0x360>)
 8000abc:	f8b3 3190 	ldrh.w	r3, [r3, #400]	; 0x190
    len = snprintf(
 8000ac0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
        /*Id 50 */ V_MAX, V_MIN, DELTA_V, TEMP_MAX,
 8000ac4:	4b47      	ldr	r3, [pc, #284]	; (8000be4 <writeSD+0x360>)
 8000ac6:	f8b3 3192 	ldrh.w	r3, [r3, #402]	; 0x192
    len = snprintf(
 8000aca:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
        /*Id 50 */ V_MAX, V_MIN, DELTA_V, TEMP_MAX,
 8000ace:	4b45      	ldr	r3, [pc, #276]	; (8000be4 <writeSD+0x360>)
 8000ad0:	f8b3 3194 	ldrh.w	r3, [r3, #404]	; 0x194
    len = snprintf(
 8000ad4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
        /*Id 50 */ V_MAX, V_MIN, DELTA_V, TEMP_MAX,
 8000ad8:	4b42      	ldr	r3, [pc, #264]	; (8000be4 <writeSD+0x360>)
 8000ada:	f8b3 3196 	ldrh.w	r3, [r3, #406]	; 0x196
    len = snprintf(
 8000ade:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
        /*Id 51 */ MODO_BMS, BMS_ERROR_FLAG, CONTATORES_STATUS, V_TS,
 8000ae2:	4b40      	ldr	r3, [pc, #256]	; (8000be4 <writeSD+0x360>)
 8000ae4:	f8b3 3198 	ldrh.w	r3, [r3, #408]	; 0x198
    len = snprintf(
 8000ae8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
        /*Id 51 */ MODO_BMS, BMS_ERROR_FLAG, CONTATORES_STATUS, V_TS,
 8000aec:	4b3d      	ldr	r3, [pc, #244]	; (8000be4 <writeSD+0x360>)
 8000aee:	f8b3 319a 	ldrh.w	r3, [r3, #410]	; 0x19a
    len = snprintf(
 8000af2:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
        /*Id 51 */ MODO_BMS, BMS_ERROR_FLAG, CONTATORES_STATUS, V_TS,
 8000af6:	4b3b      	ldr	r3, [pc, #236]	; (8000be4 <writeSD+0x360>)
 8000af8:	f8b3 319c 	ldrh.w	r3, [r3, #412]	; 0x19c
    len = snprintf(
 8000afc:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
        /*Id 51 */ MODO_BMS, BMS_ERROR_FLAG, CONTATORES_STATUS, V_TS,
 8000b00:	4b38      	ldr	r3, [pc, #224]	; (8000be4 <writeSD+0x360>)
 8000b02:	f8b3 319e 	ldrh.w	r3, [r3, #414]	; 0x19e
    len = snprintf(
 8000b06:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
        /*Id 54 */ /*CURRENT_SENSOR_1_BAIXA*/ CURRENT_SENSOR_1_ALTA,
 8000b0a:	4b36      	ldr	r3, [pc, #216]	; (8000be4 <writeSD+0x360>)
 8000b0c:	f8b3 31b2 	ldrh.w	r3, [r3, #434]	; 0x1b2
    len = snprintf(
 8000b10:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
        CURRENT_SENSOR_2_BAIXA, CURRENT_SENSOR_2_ALTA,
 8000b14:	4b33      	ldr	r3, [pc, #204]	; (8000be4 <writeSD+0x360>)
 8000b16:	f8b3 31b4 	ldrh.w	r3, [r3, #436]	; 0x1b4
    len = snprintf(
 8000b1a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
        CURRENT_SENSOR_2_BAIXA, CURRENT_SENSOR_2_ALTA,
 8000b1e:	4b31      	ldr	r3, [pc, #196]	; (8000be4 <writeSD+0x360>)
 8000b20:	f8b3 31b6 	ldrh.w	r3, [r3, #438]	; 0x1b6
    len = snprintf(
 8000b24:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
        /*Id 55 */ CURRENT_SENSOR_3_BAIXA, CURRENT_SENSOR_3_ALTA, CURRENT_SENSOR_4_BAIXA,
 8000b28:	4b2e      	ldr	r3, [pc, #184]	; (8000be4 <writeSD+0x360>)
 8000b2a:	f8b3 31b8 	ldrh.w	r3, [r3, #440]	; 0x1b8
    len = snprintf(
 8000b2e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
        /*Id 55 */ CURRENT_SENSOR_3_BAIXA, CURRENT_SENSOR_3_ALTA, CURRENT_SENSOR_4_BAIXA,
 8000b32:	4b2c      	ldr	r3, [pc, #176]	; (8000be4 <writeSD+0x360>)
 8000b34:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	; 0x1ba
    len = snprintf(
 8000b38:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
        /*Id 55 */ CURRENT_SENSOR_3_BAIXA, CURRENT_SENSOR_3_ALTA, CURRENT_SENSOR_4_BAIXA,
 8000b3c:	4b29      	ldr	r3, [pc, #164]	; (8000be4 <writeSD+0x360>)
 8000b3e:	f8b3 31bc 	ldrh.w	r3, [r3, #444]	; 0x1bc
    len = snprintf(
 8000b42:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        CURRENT_SENSOR_4_ALTA,
 8000b46:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <writeSD+0x360>)
 8000b48:	f8b3 31be 	ldrh.w	r3, [r3, #446]	; 0x1be
    len = snprintf(
 8000b4c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

        /*Id 260 */ V_CELL_PACK1_1, V_CELL_PACK1_2, V_CELL_PACK1_3, V_CELL_PACK1_4,
 8000b50:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <writeSD+0x360>)
 8000b52:	f8b3 3820 	ldrh.w	r3, [r3, #2080]	; 0x820
    len = snprintf(
 8000b56:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
        /*Id 260 */ V_CELL_PACK1_1, V_CELL_PACK1_2, V_CELL_PACK1_3, V_CELL_PACK1_4,
 8000b5a:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <writeSD+0x360>)
 8000b5c:	f8b3 3822 	ldrh.w	r3, [r3, #2082]	; 0x822
    len = snprintf(
 8000b60:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
        /*Id 260 */ V_CELL_PACK1_1, V_CELL_PACK1_2, V_CELL_PACK1_3, V_CELL_PACK1_4,
 8000b64:	4b1f      	ldr	r3, [pc, #124]	; (8000be4 <writeSD+0x360>)
 8000b66:	f8b3 3824 	ldrh.w	r3, [r3, #2084]	; 0x824
    len = snprintf(
 8000b6a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /*Id 260 */ V_CELL_PACK1_1, V_CELL_PACK1_2, V_CELL_PACK1_3, V_CELL_PACK1_4,
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	; (8000be4 <writeSD+0x360>)
 8000b70:	f8b3 3826 	ldrh.w	r3, [r3, #2086]	; 0x826
    len = snprintf(
 8000b74:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
        /*Id 261 */ V_CELL_PACK1_5, V_CELL_PACK1_6, V_CELL_PACK1_7, V_CELL_PACK1_8,
 8000b78:	4b1a      	ldr	r3, [pc, #104]	; (8000be4 <writeSD+0x360>)
 8000b7a:	f8b3 3828 	ldrh.w	r3, [r3, #2088]	; 0x828
    len = snprintf(
 8000b7e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /*Id 261 */ V_CELL_PACK1_5, V_CELL_PACK1_6, V_CELL_PACK1_7, V_CELL_PACK1_8,
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <writeSD+0x360>)
 8000b84:	f8b3 382a 	ldrh.w	r3, [r3, #2090]	; 0x82a
    len = snprintf(
 8000b88:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
        /*Id 261 */ V_CELL_PACK1_5, V_CELL_PACK1_6, V_CELL_PACK1_7, V_CELL_PACK1_8,
 8000b8c:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <writeSD+0x360>)
 8000b8e:	f8b3 382c 	ldrh.w	r3, [r3, #2092]	; 0x82c
    len = snprintf(
 8000b92:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /*Id 261 */ V_CELL_PACK1_5, V_CELL_PACK1_6, V_CELL_PACK1_7, V_CELL_PACK1_8,
 8000b96:	4b13      	ldr	r3, [pc, #76]	; (8000be4 <writeSD+0x360>)
 8000b98:	f8b3 382e 	ldrh.w	r3, [r3, #2094]	; 0x82e
    len = snprintf(
 8000b9c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        /*Id 262 */ V_CELL_PACK1_9, V_CELL_PACK1_10, V_CELL_PACK1_11, V_CELL_PACK1_12,
 8000ba0:	4b10      	ldr	r3, [pc, #64]	; (8000be4 <writeSD+0x360>)
 8000ba2:	f8b3 3830 	ldrh.w	r3, [r3, #2096]	; 0x830
    len = snprintf(
 8000ba6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        /*Id 262 */ V_CELL_PACK1_9, V_CELL_PACK1_10, V_CELL_PACK1_11, V_CELL_PACK1_12,
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <writeSD+0x360>)
 8000bac:	f8b3 3832 	ldrh.w	r3, [r3, #2098]	; 0x832
    len = snprintf(
 8000bb0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
        /*Id 262 */ V_CELL_PACK1_9, V_CELL_PACK1_10, V_CELL_PACK1_11, V_CELL_PACK1_12,
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <writeSD+0x360>)
 8000bb6:	f8b3 3834 	ldrh.w	r3, [r3, #2100]	; 0x834
    len = snprintf(
 8000bba:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
        /*Id 262 */ V_CELL_PACK1_9, V_CELL_PACK1_10, V_CELL_PACK1_11, V_CELL_PACK1_12,
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <writeSD+0x360>)
 8000bc0:	f8b3 3836 	ldrh.w	r3, [r3, #2102]	; 0x836
    len = snprintf(
 8000bc4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
        /*Id 263 */ TEMP_PACK1_1, TEMP_PACK1_2, TEMP_PACK1_3, TEMP_PACK1_4,
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <writeSD+0x360>)
 8000bca:	f8b3 3838 	ldrh.w	r3, [r3, #2104]	; 0x838
    len = snprintf(
 8000bce:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
        /*Id 263 */ TEMP_PACK1_1, TEMP_PACK1_2, TEMP_PACK1_3, TEMP_PACK1_4,
 8000bd2:	4b04      	ldr	r3, [pc, #16]	; (8000be4 <writeSD+0x360>)
 8000bd4:	f8b3 383a 	ldrh.w	r3, [r3, #2106]	; 0x83a
    len = snprintf(
 8000bd8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
        /*Id 263 */ TEMP_PACK1_1, TEMP_PACK1_2, TEMP_PACK1_3, TEMP_PACK1_4,
 8000bdc:	4b01      	ldr	r3, [pc, #4]	; (8000be4 <writeSD+0x360>)
 8000bde:	f8b3 383c 	ldrh.w	r3, [r3, #2108]	; 0x83c
 8000be2:	e001      	b.n	8000be8 <writeSD+0x364>
 8000be4:	24002540 	.word	0x24002540
    len = snprintf(
 8000be8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
        /*Id 263 */ TEMP_PACK1_1, TEMP_PACK1_2, TEMP_PACK1_3, TEMP_PACK1_4,
 8000bec:	4bae      	ldr	r3, [pc, #696]	; (8000ea8 <writeSD+0x624>)
 8000bee:	f8b3 383e 	ldrh.w	r3, [r3, #2110]	; 0x83e
    len = snprintf(
 8000bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
        /*Id 264 */ TEMP_PACK1_5, V_TOT_PACK1, V_REF_PACK1, FLAG_BAL_PACK1,
 8000bf6:	4bac      	ldr	r3, [pc, #688]	; (8000ea8 <writeSD+0x624>)
 8000bf8:	f8b3 3840 	ldrh.w	r3, [r3, #2112]	; 0x840
    len = snprintf(
 8000bfc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /*Id 264 */ TEMP_PACK1_5, V_TOT_PACK1, V_REF_PACK1, FLAG_BAL_PACK1,
 8000c00:	4ba9      	ldr	r3, [pc, #676]	; (8000ea8 <writeSD+0x624>)
 8000c02:	f8b3 3842 	ldrh.w	r3, [r3, #2114]	; 0x842
    len = snprintf(
 8000c06:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
        /*Id 264 */ TEMP_PACK1_5, V_TOT_PACK1, V_REF_PACK1, FLAG_BAL_PACK1,
 8000c0a:	4ba7      	ldr	r3, [pc, #668]	; (8000ea8 <writeSD+0x624>)
 8000c0c:	f8b3 3844 	ldrh.w	r3, [r3, #2116]	; 0x844
    len = snprintf(
 8000c10:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
        /*Id 264 */ TEMP_PACK1_5, V_TOT_PACK1, V_REF_PACK1, FLAG_BAL_PACK1,
 8000c14:	4ba4      	ldr	r3, [pc, #656]	; (8000ea8 <writeSD+0x624>)
 8000c16:	f8b3 3846 	ldrh.w	r3, [r3, #2118]	; 0x846
    len = snprintf(
 8000c1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

        /*Id 265 */ V_CELL_PACK2_1, V_CELL_PACK2_2, V_CELL_PACK2_3, V_CELL_PACK2_4,
 8000c1e:	4ba2      	ldr	r3, [pc, #648]	; (8000ea8 <writeSD+0x624>)
 8000c20:	f8b3 3848 	ldrh.w	r3, [r3, #2120]	; 0x848
    len = snprintf(
 8000c24:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
        /*Id 265 */ V_CELL_PACK2_1, V_CELL_PACK2_2, V_CELL_PACK2_3, V_CELL_PACK2_4,
 8000c28:	4b9f      	ldr	r3, [pc, #636]	; (8000ea8 <writeSD+0x624>)
 8000c2a:	f8b3 384a 	ldrh.w	r3, [r3, #2122]	; 0x84a
    len = snprintf(
 8000c2e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
        /*Id 265 */ V_CELL_PACK2_1, V_CELL_PACK2_2, V_CELL_PACK2_3, V_CELL_PACK2_4,
 8000c32:	4b9d      	ldr	r3, [pc, #628]	; (8000ea8 <writeSD+0x624>)
 8000c34:	f8b3 384c 	ldrh.w	r3, [r3, #2124]	; 0x84c
    len = snprintf(
 8000c38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
        /*Id 265 */ V_CELL_PACK2_1, V_CELL_PACK2_2, V_CELL_PACK2_3, V_CELL_PACK2_4,
 8000c3c:	4b9a      	ldr	r3, [pc, #616]	; (8000ea8 <writeSD+0x624>)
 8000c3e:	f8b3 384e 	ldrh.w	r3, [r3, #2126]	; 0x84e
    len = snprintf(
 8000c42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
        /*Id 266 */ V_CELL_PACK2_5, V_CELL_PACK2_6, V_CELL_PACK2_7, V_CELL_PACK2_8,
 8000c46:	4b98      	ldr	r3, [pc, #608]	; (8000ea8 <writeSD+0x624>)
 8000c48:	f8b3 3850 	ldrh.w	r3, [r3, #2128]	; 0x850
    len = snprintf(
 8000c4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
        /*Id 266 */ V_CELL_PACK2_5, V_CELL_PACK2_6, V_CELL_PACK2_7, V_CELL_PACK2_8,
 8000c50:	4b95      	ldr	r3, [pc, #596]	; (8000ea8 <writeSD+0x624>)
 8000c52:	f8b3 3852 	ldrh.w	r3, [r3, #2130]	; 0x852
    len = snprintf(
 8000c56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
        /*Id 266 */ V_CELL_PACK2_5, V_CELL_PACK2_6, V_CELL_PACK2_7, V_CELL_PACK2_8,
 8000c5a:	4b93      	ldr	r3, [pc, #588]	; (8000ea8 <writeSD+0x624>)
 8000c5c:	f8b3 3854 	ldrh.w	r3, [r3, #2132]	; 0x854
    len = snprintf(
 8000c60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
        /*Id 266 */ V_CELL_PACK2_5, V_CELL_PACK2_6, V_CELL_PACK2_7, V_CELL_PACK2_8,
 8000c64:	4b90      	ldr	r3, [pc, #576]	; (8000ea8 <writeSD+0x624>)
 8000c66:	f8b3 3856 	ldrh.w	r3, [r3, #2134]	; 0x856
    len = snprintf(
 8000c6a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
        /*Id 267 */ V_CELL_PACK2_9, V_CELL_PACK2_10, V_CELL_PACK2_11, V_CELL_PACK2_12,
 8000c6e:	4b8e      	ldr	r3, [pc, #568]	; (8000ea8 <writeSD+0x624>)
 8000c70:	f8b3 3858 	ldrh.w	r3, [r3, #2136]	; 0x858
    len = snprintf(
 8000c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
        /*Id 267 */ V_CELL_PACK2_9, V_CELL_PACK2_10, V_CELL_PACK2_11, V_CELL_PACK2_12,
 8000c78:	4b8b      	ldr	r3, [pc, #556]	; (8000ea8 <writeSD+0x624>)
 8000c7a:	f8b3 385a 	ldrh.w	r3, [r3, #2138]	; 0x85a
    len = snprintf(
 8000c7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
        /*Id 267 */ V_CELL_PACK2_9, V_CELL_PACK2_10, V_CELL_PACK2_11, V_CELL_PACK2_12,
 8000c82:	4b89      	ldr	r3, [pc, #548]	; (8000ea8 <writeSD+0x624>)
 8000c84:	f8b3 385c 	ldrh.w	r3, [r3, #2140]	; 0x85c
    len = snprintf(
 8000c88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
        /*Id 267 */ V_CELL_PACK2_9, V_CELL_PACK2_10, V_CELL_PACK2_11, V_CELL_PACK2_12,
 8000c8c:	4b86      	ldr	r3, [pc, #536]	; (8000ea8 <writeSD+0x624>)
 8000c8e:	f8b3 385e 	ldrh.w	r3, [r3, #2142]	; 0x85e
    len = snprintf(
 8000c92:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
        /*Id 268 */ TEMP_PACK2_2, TEMP_PACK2_2, TEMP_PACK2_3, TEMP_PACK2_4,
 8000c96:	4b84      	ldr	r3, [pc, #528]	; (8000ea8 <writeSD+0x624>)
 8000c98:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
    len = snprintf(
 8000c9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        /*Id 268 */ TEMP_PACK2_2, TEMP_PACK2_2, TEMP_PACK2_3, TEMP_PACK2_4,
 8000ca0:	4b81      	ldr	r3, [pc, #516]	; (8000ea8 <writeSD+0x624>)
 8000ca2:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
    len = snprintf(
 8000ca6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        /*Id 268 */ TEMP_PACK2_2, TEMP_PACK2_2, TEMP_PACK2_3, TEMP_PACK2_4,
 8000caa:	4b7f      	ldr	r3, [pc, #508]	; (8000ea8 <writeSD+0x624>)
 8000cac:	f8b3 3864 	ldrh.w	r3, [r3, #2148]	; 0x864
    len = snprintf(
 8000cb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
        /*Id 268 */ TEMP_PACK2_2, TEMP_PACK2_2, TEMP_PACK2_3, TEMP_PACK2_4,
 8000cb4:	4b7c      	ldr	r3, [pc, #496]	; (8000ea8 <writeSD+0x624>)
 8000cb6:	f8b3 3866 	ldrh.w	r3, [r3, #2150]	; 0x866
    len = snprintf(
 8000cba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        /*Id 269 */ TEMP_PACK2_5, V_TOT_PACK2, V_REF_PACK2, FLAG_BAL_PACK2,
 8000cbe:	4b7a      	ldr	r3, [pc, #488]	; (8000ea8 <writeSD+0x624>)
 8000cc0:	f8b3 3868 	ldrh.w	r3, [r3, #2152]	; 0x868
    len = snprintf(
 8000cc4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        /*Id 269 */ TEMP_PACK2_5, V_TOT_PACK2, V_REF_PACK2, FLAG_BAL_PACK2,
 8000cc8:	4b77      	ldr	r3, [pc, #476]	; (8000ea8 <writeSD+0x624>)
 8000cca:	f8b3 386a 	ldrh.w	r3, [r3, #2154]	; 0x86a
    len = snprintf(
 8000cce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        /*Id 269 */ TEMP_PACK2_5, V_TOT_PACK2, V_REF_PACK2, FLAG_BAL_PACK2,
 8000cd2:	4b75      	ldr	r3, [pc, #468]	; (8000ea8 <writeSD+0x624>)
 8000cd4:	f8b3 386c 	ldrh.w	r3, [r3, #2156]	; 0x86c
    len = snprintf(
 8000cd8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        /*Id 269 */ TEMP_PACK2_5, V_TOT_PACK2, V_REF_PACK2, FLAG_BAL_PACK2,
 8000cdc:	4b72      	ldr	r3, [pc, #456]	; (8000ea8 <writeSD+0x624>)
 8000cde:	f8b3 386e 	ldrh.w	r3, [r3, #2158]	; 0x86e
    len = snprintf(
 8000ce2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

        /*Id 270 */ V_CELL_PACK3_1, V_CELL_PACK3_2, V_CELL_PACK3_3, V_CELL_PACK3_4,
 8000ce6:	4b70      	ldr	r3, [pc, #448]	; (8000ea8 <writeSD+0x624>)
 8000ce8:	f8b3 3870 	ldrh.w	r3, [r3, #2160]	; 0x870
    len = snprintf(
 8000cec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        /*Id 270 */ V_CELL_PACK3_1, V_CELL_PACK3_2, V_CELL_PACK3_3, V_CELL_PACK3_4,
 8000cf0:	4b6d      	ldr	r3, [pc, #436]	; (8000ea8 <writeSD+0x624>)
 8000cf2:	f8b3 3872 	ldrh.w	r3, [r3, #2162]	; 0x872
    len = snprintf(
 8000cf6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        /*Id 270 */ V_CELL_PACK3_1, V_CELL_PACK3_2, V_CELL_PACK3_3, V_CELL_PACK3_4,
 8000cfa:	4b6b      	ldr	r3, [pc, #428]	; (8000ea8 <writeSD+0x624>)
 8000cfc:	f8b3 3874 	ldrh.w	r3, [r3, #2164]	; 0x874
    len = snprintf(
 8000d00:	67fb      	str	r3, [r7, #124]	; 0x7c
        /*Id 270 */ V_CELL_PACK3_1, V_CELL_PACK3_2, V_CELL_PACK3_3, V_CELL_PACK3_4,
 8000d02:	4b69      	ldr	r3, [pc, #420]	; (8000ea8 <writeSD+0x624>)
 8000d04:	f8b3 3876 	ldrh.w	r3, [r3, #2166]	; 0x876
    len = snprintf(
 8000d08:	67bb      	str	r3, [r7, #120]	; 0x78
        /*Id 271 */ V_CELL_PACK3_5, V_CELL_PACK3_6, V_CELL_PACK3_7, V_CELL_PACK3_8,
 8000d0a:	4b67      	ldr	r3, [pc, #412]	; (8000ea8 <writeSD+0x624>)
 8000d0c:	f8b3 3878 	ldrh.w	r3, [r3, #2168]	; 0x878
    len = snprintf(
 8000d10:	677b      	str	r3, [r7, #116]	; 0x74
        /*Id 271 */ V_CELL_PACK3_5, V_CELL_PACK3_6, V_CELL_PACK3_7, V_CELL_PACK3_8,
 8000d12:	4b65      	ldr	r3, [pc, #404]	; (8000ea8 <writeSD+0x624>)
 8000d14:	f8b3 387a 	ldrh.w	r3, [r3, #2170]	; 0x87a
    len = snprintf(
 8000d18:	673b      	str	r3, [r7, #112]	; 0x70
        /*Id 271 */ V_CELL_PACK3_5, V_CELL_PACK3_6, V_CELL_PACK3_7, V_CELL_PACK3_8,
 8000d1a:	4b63      	ldr	r3, [pc, #396]	; (8000ea8 <writeSD+0x624>)
 8000d1c:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	; 0x87c
    len = snprintf(
 8000d20:	66fb      	str	r3, [r7, #108]	; 0x6c
        /*Id 271 */ V_CELL_PACK3_5, V_CELL_PACK3_6, V_CELL_PACK3_7, V_CELL_PACK3_8,
 8000d22:	4b61      	ldr	r3, [pc, #388]	; (8000ea8 <writeSD+0x624>)
 8000d24:	f8b3 387e 	ldrh.w	r3, [r3, #2174]	; 0x87e
    len = snprintf(
 8000d28:	66bb      	str	r3, [r7, #104]	; 0x68
        /*Id 272 */ V_CELL_PACK3_9, V_CELL_PACK3_10, V_CELL_PACK3_11, V_CELL_PACK3_12,
 8000d2a:	4b5f      	ldr	r3, [pc, #380]	; (8000ea8 <writeSD+0x624>)
 8000d2c:	f8b3 3880 	ldrh.w	r3, [r3, #2176]	; 0x880
    len = snprintf(
 8000d30:	667b      	str	r3, [r7, #100]	; 0x64
        /*Id 272 */ V_CELL_PACK3_9, V_CELL_PACK3_10, V_CELL_PACK3_11, V_CELL_PACK3_12,
 8000d32:	4b5d      	ldr	r3, [pc, #372]	; (8000ea8 <writeSD+0x624>)
 8000d34:	f8b3 3882 	ldrh.w	r3, [r3, #2178]	; 0x882
    len = snprintf(
 8000d38:	663b      	str	r3, [r7, #96]	; 0x60
        /*Id 272 */ V_CELL_PACK3_9, V_CELL_PACK3_10, V_CELL_PACK3_11, V_CELL_PACK3_12,
 8000d3a:	4b5b      	ldr	r3, [pc, #364]	; (8000ea8 <writeSD+0x624>)
 8000d3c:	f8b3 3884 	ldrh.w	r3, [r3, #2180]	; 0x884
    len = snprintf(
 8000d40:	65fb      	str	r3, [r7, #92]	; 0x5c
        /*Id 272 */ V_CELL_PACK3_9, V_CELL_PACK3_10, V_CELL_PACK3_11, V_CELL_PACK3_12,
 8000d42:	4b59      	ldr	r3, [pc, #356]	; (8000ea8 <writeSD+0x624>)
 8000d44:	f8b3 3886 	ldrh.w	r3, [r3, #2182]	; 0x886
    len = snprintf(
 8000d48:	65bb      	str	r3, [r7, #88]	; 0x58
        /*Id 273 */ TEMP_PACK3_1, TEMP_PACK3_2, TEMP_PACK3_3, TEMP_PACK3_4,
 8000d4a:	4b57      	ldr	r3, [pc, #348]	; (8000ea8 <writeSD+0x624>)
 8000d4c:	f8b3 3888 	ldrh.w	r3, [r3, #2184]	; 0x888
    len = snprintf(
 8000d50:	657b      	str	r3, [r7, #84]	; 0x54
        /*Id 273 */ TEMP_PACK3_1, TEMP_PACK3_2, TEMP_PACK3_3, TEMP_PACK3_4,
 8000d52:	4b55      	ldr	r3, [pc, #340]	; (8000ea8 <writeSD+0x624>)
 8000d54:	f8b3 388a 	ldrh.w	r3, [r3, #2186]	; 0x88a
    len = snprintf(
 8000d58:	653b      	str	r3, [r7, #80]	; 0x50
        /*Id 273 */ TEMP_PACK3_1, TEMP_PACK3_2, TEMP_PACK3_3, TEMP_PACK3_4,
 8000d5a:	4b53      	ldr	r3, [pc, #332]	; (8000ea8 <writeSD+0x624>)
 8000d5c:	f8b3 388c 	ldrh.w	r3, [r3, #2188]	; 0x88c
    len = snprintf(
 8000d60:	64fb      	str	r3, [r7, #76]	; 0x4c
        /*Id 273 */ TEMP_PACK3_1, TEMP_PACK3_2, TEMP_PACK3_3, TEMP_PACK3_4,
 8000d62:	4b51      	ldr	r3, [pc, #324]	; (8000ea8 <writeSD+0x624>)
 8000d64:	f8b3 388e 	ldrh.w	r3, [r3, #2190]	; 0x88e
    len = snprintf(
 8000d68:	64bb      	str	r3, [r7, #72]	; 0x48
        /*Id 274 */ TEMP_PACK3_5, V_TOT_PACK3, V_REF_PACK3, FLAG_BAL_PACK3,
 8000d6a:	4b4f      	ldr	r3, [pc, #316]	; (8000ea8 <writeSD+0x624>)
 8000d6c:	f8b3 3890 	ldrh.w	r3, [r3, #2192]	; 0x890
    len = snprintf(
 8000d70:	647b      	str	r3, [r7, #68]	; 0x44
        /*Id 274 */ TEMP_PACK3_5, V_TOT_PACK3, V_REF_PACK3, FLAG_BAL_PACK3,
 8000d72:	4b4d      	ldr	r3, [pc, #308]	; (8000ea8 <writeSD+0x624>)
 8000d74:	f8b3 3892 	ldrh.w	r3, [r3, #2194]	; 0x892
    len = snprintf(
 8000d78:	643b      	str	r3, [r7, #64]	; 0x40
        /*Id 274 */ TEMP_PACK3_5, V_TOT_PACK3, V_REF_PACK3, FLAG_BAL_PACK3,
 8000d7a:	4b4b      	ldr	r3, [pc, #300]	; (8000ea8 <writeSD+0x624>)
 8000d7c:	f8b3 3894 	ldrh.w	r3, [r3, #2196]	; 0x894
    len = snprintf(
 8000d80:	63fb      	str	r3, [r7, #60]	; 0x3c
        /*Id 274 */ TEMP_PACK3_5, V_TOT_PACK3, V_REF_PACK3, FLAG_BAL_PACK3,
 8000d82:	4b49      	ldr	r3, [pc, #292]	; (8000ea8 <writeSD+0x624>)
 8000d84:	f8b3 3896 	ldrh.w	r3, [r3, #2198]	; 0x896
    len = snprintf(
 8000d88:	63bb      	str	r3, [r7, #56]	; 0x38

        /*Id 275 */ V_CELL_PACK4_1, V_CELL_PACK4_2, V_CELL_PACK4_3, V_CELL_PACK4_4,
 8000d8a:	4b47      	ldr	r3, [pc, #284]	; (8000ea8 <writeSD+0x624>)
 8000d8c:	f8b3 3898 	ldrh.w	r3, [r3, #2200]	; 0x898
    len = snprintf(
 8000d90:	637b      	str	r3, [r7, #52]	; 0x34
        /*Id 275 */ V_CELL_PACK4_1, V_CELL_PACK4_2, V_CELL_PACK4_3, V_CELL_PACK4_4,
 8000d92:	4b45      	ldr	r3, [pc, #276]	; (8000ea8 <writeSD+0x624>)
 8000d94:	f8b3 389a 	ldrh.w	r3, [r3, #2202]	; 0x89a
    len = snprintf(
 8000d98:	633b      	str	r3, [r7, #48]	; 0x30
        /*Id 275 */ V_CELL_PACK4_1, V_CELL_PACK4_2, V_CELL_PACK4_3, V_CELL_PACK4_4,
 8000d9a:	4b43      	ldr	r3, [pc, #268]	; (8000ea8 <writeSD+0x624>)
 8000d9c:	f8b3 389c 	ldrh.w	r3, [r3, #2204]	; 0x89c
    len = snprintf(
 8000da0:	62fb      	str	r3, [r7, #44]	; 0x2c
        /*Id 275 */ V_CELL_PACK4_1, V_CELL_PACK4_2, V_CELL_PACK4_3, V_CELL_PACK4_4,
 8000da2:	4b41      	ldr	r3, [pc, #260]	; (8000ea8 <writeSD+0x624>)
 8000da4:	f8b3 389e 	ldrh.w	r3, [r3, #2206]	; 0x89e
    len = snprintf(
 8000da8:	62bb      	str	r3, [r7, #40]	; 0x28
        /*Id 276 */ V_CELL_PACK4_5, V_CELL_PACK4_6, V_CELL_PACK4_7, V_CELL_PACK4_8,
 8000daa:	4b3f      	ldr	r3, [pc, #252]	; (8000ea8 <writeSD+0x624>)
 8000dac:	f8b3 38a0 	ldrh.w	r3, [r3, #2208]	; 0x8a0
    len = snprintf(
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
        /*Id 276 */ V_CELL_PACK4_5, V_CELL_PACK4_6, V_CELL_PACK4_7, V_CELL_PACK4_8,
 8000db2:	4b3d      	ldr	r3, [pc, #244]	; (8000ea8 <writeSD+0x624>)
 8000db4:	f8b3 38a2 	ldrh.w	r3, [r3, #2210]	; 0x8a2
    len = snprintf(
 8000db8:	623b      	str	r3, [r7, #32]
        /*Id 276 */ V_CELL_PACK4_5, V_CELL_PACK4_6, V_CELL_PACK4_7, V_CELL_PACK4_8,
 8000dba:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <writeSD+0x624>)
 8000dbc:	f8b3 38a4 	ldrh.w	r3, [r3, #2212]	; 0x8a4
    len = snprintf(
 8000dc0:	61fb      	str	r3, [r7, #28]
        /*Id 276 */ V_CELL_PACK4_5, V_CELL_PACK4_6, V_CELL_PACK4_7, V_CELL_PACK4_8,
 8000dc2:	4b39      	ldr	r3, [pc, #228]	; (8000ea8 <writeSD+0x624>)
 8000dc4:	f8b3 38a6 	ldrh.w	r3, [r3, #2214]	; 0x8a6
    len = snprintf(
 8000dc8:	61bb      	str	r3, [r7, #24]
        /*Id 277 */ V_CELL_PACK4_9, V_CELL_PACK4_10, V_CELL_PACK4_11, V_CELL_PACK4_12,
 8000dca:	4b37      	ldr	r3, [pc, #220]	; (8000ea8 <writeSD+0x624>)
 8000dcc:	f8b3 38a8 	ldrh.w	r3, [r3, #2216]	; 0x8a8
    len = snprintf(
 8000dd0:	617b      	str	r3, [r7, #20]
        /*Id 277 */ V_CELL_PACK4_9, V_CELL_PACK4_10, V_CELL_PACK4_11, V_CELL_PACK4_12,
 8000dd2:	4b35      	ldr	r3, [pc, #212]	; (8000ea8 <writeSD+0x624>)
 8000dd4:	f8b3 38aa 	ldrh.w	r3, [r3, #2218]	; 0x8aa
    len = snprintf(
 8000dd8:	613b      	str	r3, [r7, #16]
        /*Id 277 */ V_CELL_PACK4_9, V_CELL_PACK4_10, V_CELL_PACK4_11, V_CELL_PACK4_12,
 8000dda:	4b33      	ldr	r3, [pc, #204]	; (8000ea8 <writeSD+0x624>)
 8000ddc:	f8b3 38ac 	ldrh.w	r3, [r3, #2220]	; 0x8ac
    len = snprintf(
 8000de0:	60fb      	str	r3, [r7, #12]
        /*Id 277 */ V_CELL_PACK4_9, V_CELL_PACK4_10, V_CELL_PACK4_11, V_CELL_PACK4_12,
 8000de2:	4b31      	ldr	r3, [pc, #196]	; (8000ea8 <writeSD+0x624>)
 8000de4:	f8b3 38ae 	ldrh.w	r3, [r3, #2222]	; 0x8ae
    len = snprintf(
 8000de8:	60bb      	str	r3, [r7, #8]
        /*Id 278 */ TEMP_PACK4_1, TEMP_PACK4_2, TEMP_PACK4_3, TEMP_PACK4_4,
 8000dea:	4b2f      	ldr	r3, [pc, #188]	; (8000ea8 <writeSD+0x624>)
 8000dec:	f8b3 38b0 	ldrh.w	r3, [r3, #2224]	; 0x8b0
    len = snprintf(
 8000df0:	607b      	str	r3, [r7, #4]
        /*Id 278 */ TEMP_PACK4_1, TEMP_PACK4_2, TEMP_PACK4_3, TEMP_PACK4_4,
 8000df2:	4b2d      	ldr	r3, [pc, #180]	; (8000ea8 <writeSD+0x624>)
 8000df4:	f8b3 38b2 	ldrh.w	r3, [r3, #2226]	; 0x8b2
    len = snprintf(
 8000df8:	461e      	mov	r6, r3
        /*Id 278 */ TEMP_PACK4_1, TEMP_PACK4_2, TEMP_PACK4_3, TEMP_PACK4_4,
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ea8 <writeSD+0x624>)
 8000dfc:	f8b3 38b4 	ldrh.w	r3, [r3, #2228]	; 0x8b4
    len = snprintf(
 8000e00:	461d      	mov	r5, r3
        /*Id 278 */ TEMP_PACK4_1, TEMP_PACK4_2, TEMP_PACK4_3, TEMP_PACK4_4,
 8000e02:	4b29      	ldr	r3, [pc, #164]	; (8000ea8 <writeSD+0x624>)
 8000e04:	f8b3 38b6 	ldrh.w	r3, [r3, #2230]	; 0x8b6
    len = snprintf(
 8000e08:	461c      	mov	r4, r3
        /*Id 279 */ TEMP_PACK4_5, V_TOT_PACK4, V_REF_PACK4, FLAG_BAL_PACK4);
 8000e0a:	4b27      	ldr	r3, [pc, #156]	; (8000ea8 <writeSD+0x624>)
 8000e0c:	f8b3 38b8 	ldrh.w	r3, [r3, #2232]	; 0x8b8
    len = snprintf(
 8000e10:	4618      	mov	r0, r3
        /*Id 279 */ TEMP_PACK4_5, V_TOT_PACK4, V_REF_PACK4, FLAG_BAL_PACK4);
 8000e12:	4b25      	ldr	r3, [pc, #148]	; (8000ea8 <writeSD+0x624>)
 8000e14:	f8b3 38ba 	ldrh.w	r3, [r3, #2234]	; 0x8ba
    len = snprintf(
 8000e18:	4619      	mov	r1, r3
        /*Id 279 */ TEMP_PACK4_5, V_TOT_PACK4, V_REF_PACK4, FLAG_BAL_PACK4);
 8000e1a:	4b23      	ldr	r3, [pc, #140]	; (8000ea8 <writeSD+0x624>)
 8000e1c:	f8b3 38bc 	ldrh.w	r3, [r3, #2236]	; 0x8bc
    len = snprintf(
 8000e20:	461a      	mov	r2, r3
        /*Id 279 */ TEMP_PACK4_5, V_TOT_PACK4, V_REF_PACK4, FLAG_BAL_PACK4);
 8000e22:	4b21      	ldr	r3, [pc, #132]	; (8000ea8 <writeSD+0x624>)
 8000e24:	f8b3 38be 	ldrh.w	r3, [r3, #2238]	; 0x8be
    len = snprintf(
 8000e28:	9395      	str	r3, [sp, #596]	; 0x254
 8000e2a:	9294      	str	r2, [sp, #592]	; 0x250
 8000e2c:	9193      	str	r1, [sp, #588]	; 0x24c
 8000e2e:	9092      	str	r0, [sp, #584]	; 0x248
 8000e30:	9491      	str	r4, [sp, #580]	; 0x244
 8000e32:	9590      	str	r5, [sp, #576]	; 0x240
 8000e34:	968f      	str	r6, [sp, #572]	; 0x23c
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	928e      	str	r2, [sp, #568]	; 0x238
 8000e3a:	68ba      	ldr	r2, [r7, #8]
 8000e3c:	928d      	str	r2, [sp, #564]	; 0x234
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	928c      	str	r2, [sp, #560]	; 0x230
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	928b      	str	r2, [sp, #556]	; 0x22c
 8000e46:	697a      	ldr	r2, [r7, #20]
 8000e48:	928a      	str	r2, [sp, #552]	; 0x228
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	9289      	str	r2, [sp, #548]	; 0x224
 8000e4e:	69fa      	ldr	r2, [r7, #28]
 8000e50:	9288      	str	r2, [sp, #544]	; 0x220
 8000e52:	6a3a      	ldr	r2, [r7, #32]
 8000e54:	9287      	str	r2, [sp, #540]	; 0x21c
 8000e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e58:	9286      	str	r2, [sp, #536]	; 0x218
 8000e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000e5c:	9285      	str	r2, [sp, #532]	; 0x214
 8000e5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e60:	9284      	str	r2, [sp, #528]	; 0x210
 8000e62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000e64:	9283      	str	r2, [sp, #524]	; 0x20c
 8000e66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000e68:	9282      	str	r2, [sp, #520]	; 0x208
 8000e6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000e6c:	9281      	str	r2, [sp, #516]	; 0x204
 8000e6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000e70:	9280      	str	r2, [sp, #512]	; 0x200
 8000e72:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000e74:	927f      	str	r2, [sp, #508]	; 0x1fc
 8000e76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000e78:	927e      	str	r2, [sp, #504]	; 0x1f8
 8000e7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000e7c:	927d      	str	r2, [sp, #500]	; 0x1f4
 8000e7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000e80:	927c      	str	r2, [sp, #496]	; 0x1f0
 8000e82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000e84:	927b      	str	r2, [sp, #492]	; 0x1ec
 8000e86:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000e88:	927a      	str	r2, [sp, #488]	; 0x1e8
 8000e8a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000e8c:	9279      	str	r2, [sp, #484]	; 0x1e4
 8000e8e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000e90:	9278      	str	r2, [sp, #480]	; 0x1e0
 8000e92:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000e94:	9277      	str	r2, [sp, #476]	; 0x1dc
 8000e96:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000e98:	9276      	str	r2, [sp, #472]	; 0x1d8
 8000e9a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000e9c:	9275      	str	r2, [sp, #468]	; 0x1d4
 8000e9e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000ea0:	9274      	str	r2, [sp, #464]	; 0x1d0
 8000ea2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8000ea4:	9273      	str	r2, [sp, #460]	; 0x1cc
 8000ea6:	e001      	b.n	8000eac <writeSD+0x628>
 8000ea8:	24002540 	.word	0x24002540
 8000eac:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000eae:	9272      	str	r2, [sp, #456]	; 0x1c8
 8000eb0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000eb2:	9271      	str	r2, [sp, #452]	; 0x1c4
 8000eb4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000eb6:	9270      	str	r2, [sp, #448]	; 0x1c0
 8000eb8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000ebc:	926f      	str	r2, [sp, #444]	; 0x1bc
 8000ebe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000ec2:	926e      	str	r2, [sp, #440]	; 0x1b8
 8000ec4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000ec8:	926d      	str	r2, [sp, #436]	; 0x1b4
 8000eca:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8000ece:	926c      	str	r2, [sp, #432]	; 0x1b0
 8000ed0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000ed4:	926b      	str	r2, [sp, #428]	; 0x1ac
 8000ed6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000eda:	926a      	str	r2, [sp, #424]	; 0x1a8
 8000edc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8000ee0:	9269      	str	r2, [sp, #420]	; 0x1a4
 8000ee2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8000ee6:	9268      	str	r2, [sp, #416]	; 0x1a0
 8000ee8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8000eec:	9267      	str	r2, [sp, #412]	; 0x19c
 8000eee:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000ef2:	9266      	str	r2, [sp, #408]	; 0x198
 8000ef4:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000ef8:	9265      	str	r2, [sp, #404]	; 0x194
 8000efa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8000efe:	9264      	str	r2, [sp, #400]	; 0x190
 8000f00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8000f04:	9263      	str	r2, [sp, #396]	; 0x18c
 8000f06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8000f0a:	9262      	str	r2, [sp, #392]	; 0x188
 8000f0c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8000f10:	9261      	str	r2, [sp, #388]	; 0x184
 8000f12:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8000f16:	9260      	str	r2, [sp, #384]	; 0x180
 8000f18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8000f1c:	925f      	str	r2, [sp, #380]	; 0x17c
 8000f1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000f22:	925e      	str	r2, [sp, #376]	; 0x178
 8000f24:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8000f28:	925d      	str	r2, [sp, #372]	; 0x174
 8000f2a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000f2e:	925c      	str	r2, [sp, #368]	; 0x170
 8000f30:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8000f34:	925b      	str	r2, [sp, #364]	; 0x16c
 8000f36:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000f3a:	925a      	str	r2, [sp, #360]	; 0x168
 8000f3c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 8000f40:	9259      	str	r2, [sp, #356]	; 0x164
 8000f42:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000f46:	9258      	str	r2, [sp, #352]	; 0x160
 8000f48:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8000f4c:	9257      	str	r2, [sp, #348]	; 0x15c
 8000f4e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000f52:	9256      	str	r2, [sp, #344]	; 0x158
 8000f54:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8000f58:	9255      	str	r2, [sp, #340]	; 0x154
 8000f5a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8000f5e:	9254      	str	r2, [sp, #336]	; 0x150
 8000f60:	f8d7 20f0 	ldr.w	r2, [r7, #240]	; 0xf0
 8000f64:	9253      	str	r2, [sp, #332]	; 0x14c
 8000f66:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000f6a:	9252      	str	r2, [sp, #328]	; 0x148
 8000f6c:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8000f70:	9251      	str	r2, [sp, #324]	; 0x144
 8000f72:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8000f76:	9250      	str	r2, [sp, #320]	; 0x140
 8000f78:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8000f7c:	924f      	str	r2, [sp, #316]	; 0x13c
 8000f7e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000f82:	924e      	str	r2, [sp, #312]	; 0x138
 8000f84:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8000f88:	924d      	str	r2, [sp, #308]	; 0x134
 8000f8a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8000f8e:	924c      	str	r2, [sp, #304]	; 0x130
 8000f90:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000f94:	924b      	str	r2, [sp, #300]	; 0x12c
 8000f96:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000f9a:	924a      	str	r2, [sp, #296]	; 0x128
 8000f9c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000fa0:	9249      	str	r2, [sp, #292]	; 0x124
 8000fa2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000fa6:	9248      	str	r2, [sp, #288]	; 0x120
 8000fa8:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8000fac:	9247      	str	r2, [sp, #284]	; 0x11c
 8000fae:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000fb2:	9246      	str	r2, [sp, #280]	; 0x118
 8000fb4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8000fb8:	9245      	str	r2, [sp, #276]	; 0x114
 8000fba:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8000fbe:	9244      	str	r2, [sp, #272]	; 0x110
 8000fc0:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8000fc4:	9243      	str	r2, [sp, #268]	; 0x10c
 8000fc6:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8000fca:	9242      	str	r2, [sp, #264]	; 0x108
 8000fcc:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8000fd0:	9241      	str	r2, [sp, #260]	; 0x104
 8000fd2:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8000fd6:	9240      	str	r2, [sp, #256]	; 0x100
 8000fd8:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8000fdc:	923f      	str	r2, [sp, #252]	; 0xfc
 8000fde:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000fe2:	923e      	str	r2, [sp, #248]	; 0xf8
 8000fe4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000fe8:	923d      	str	r2, [sp, #244]	; 0xf4
 8000fea:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000fee:	923c      	str	r2, [sp, #240]	; 0xf0
 8000ff0:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 8000ff4:	923b      	str	r2, [sp, #236]	; 0xec
 8000ff6:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8000ffa:	923a      	str	r2, [sp, #232]	; 0xe8
 8000ffc:	f8d7 2158 	ldr.w	r2, [r7, #344]	; 0x158
 8001000:	9239      	str	r2, [sp, #228]	; 0xe4
 8001002:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001006:	9238      	str	r2, [sp, #224]	; 0xe0
 8001008:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 800100c:	9237      	str	r2, [sp, #220]	; 0xdc
 800100e:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001012:	9236      	str	r2, [sp, #216]	; 0xd8
 8001014:	f8d7 2168 	ldr.w	r2, [r7, #360]	; 0x168
 8001018:	9235      	str	r2, [sp, #212]	; 0xd4
 800101a:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 800101e:	9234      	str	r2, [sp, #208]	; 0xd0
 8001020:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8001024:	9233      	str	r2, [sp, #204]	; 0xcc
 8001026:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800102a:	9232      	str	r2, [sp, #200]	; 0xc8
 800102c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001030:	9231      	str	r2, [sp, #196]	; 0xc4
 8001032:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001036:	9230      	str	r2, [sp, #192]	; 0xc0
 8001038:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 800103c:	922f      	str	r2, [sp, #188]	; 0xbc
 800103e:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 8001042:	922e      	str	r2, [sp, #184]	; 0xb8
 8001044:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 8001048:	922d      	str	r2, [sp, #180]	; 0xb4
 800104a:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 800104e:	922c      	str	r2, [sp, #176]	; 0xb0
 8001050:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 8001054:	922b      	str	r2, [sp, #172]	; 0xac
 8001056:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800105a:	922a      	str	r2, [sp, #168]	; 0xa8
 800105c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001060:	9229      	str	r2, [sp, #164]	; 0xa4
 8001062:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001066:	9228      	str	r2, [sp, #160]	; 0xa0
 8001068:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 800106c:	9227      	str	r2, [sp, #156]	; 0x9c
 800106e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8001072:	9226      	str	r2, [sp, #152]	; 0x98
 8001074:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 8001078:	9225      	str	r2, [sp, #148]	; 0x94
 800107a:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800107e:	9224      	str	r2, [sp, #144]	; 0x90
 8001080:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 8001084:	9223      	str	r2, [sp, #140]	; 0x8c
 8001086:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800108a:	9222      	str	r2, [sp, #136]	; 0x88
 800108c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001090:	9221      	str	r2, [sp, #132]	; 0x84
 8001092:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001096:	9220      	str	r2, [sp, #128]	; 0x80
 8001098:	f8d7 21c0 	ldr.w	r2, [r7, #448]	; 0x1c0
 800109c:	921f      	str	r2, [sp, #124]	; 0x7c
 800109e:	f8d7 21c4 	ldr.w	r2, [r7, #452]	; 0x1c4
 80010a2:	921e      	str	r2, [sp, #120]	; 0x78
 80010a4:	f8d7 21c8 	ldr.w	r2, [r7, #456]	; 0x1c8
 80010a8:	921d      	str	r2, [sp, #116]	; 0x74
 80010aa:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 80010ae:	921c      	str	r2, [sp, #112]	; 0x70
 80010b0:	f8d7 21d0 	ldr.w	r2, [r7, #464]	; 0x1d0
 80010b4:	921b      	str	r2, [sp, #108]	; 0x6c
 80010b6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80010ba:	921a      	str	r2, [sp, #104]	; 0x68
 80010bc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80010c0:	9219      	str	r2, [sp, #100]	; 0x64
 80010c2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80010c6:	9218      	str	r2, [sp, #96]	; 0x60
 80010c8:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 80010cc:	9217      	str	r2, [sp, #92]	; 0x5c
 80010ce:	f8d7 21e4 	ldr.w	r2, [r7, #484]	; 0x1e4
 80010d2:	9216      	str	r2, [sp, #88]	; 0x58
 80010d4:	f8d7 21e8 	ldr.w	r2, [r7, #488]	; 0x1e8
 80010d8:	9215      	str	r2, [sp, #84]	; 0x54
 80010da:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 80010de:	9214      	str	r2, [sp, #80]	; 0x50
 80010e0:	f8d7 21f0 	ldr.w	r2, [r7, #496]	; 0x1f0
 80010e4:	9213      	str	r2, [sp, #76]	; 0x4c
 80010e6:	f8d7 21f4 	ldr.w	r2, [r7, #500]	; 0x1f4
 80010ea:	9212      	str	r2, [sp, #72]	; 0x48
 80010ec:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 80010f0:	9211      	str	r2, [sp, #68]	; 0x44
 80010f2:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80010f6:	9210      	str	r2, [sp, #64]	; 0x40
 80010f8:	f8d7 2200 	ldr.w	r2, [r7, #512]	; 0x200
 80010fc:	920f      	str	r2, [sp, #60]	; 0x3c
 80010fe:	f8d7 2204 	ldr.w	r2, [r7, #516]	; 0x204
 8001102:	920e      	str	r2, [sp, #56]	; 0x38
 8001104:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 8001108:	920d      	str	r2, [sp, #52]	; 0x34
 800110a:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 800110e:	920c      	str	r2, [sp, #48]	; 0x30
 8001110:	f8d7 2210 	ldr.w	r2, [r7, #528]	; 0x210
 8001114:	920b      	str	r2, [sp, #44]	; 0x2c
 8001116:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800111a:	920a      	str	r2, [sp, #40]	; 0x28
 800111c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8001120:	9209      	str	r2, [sp, #36]	; 0x24
 8001122:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8001126:	9208      	str	r2, [sp, #32]
 8001128:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800112c:	9207      	str	r2, [sp, #28]
 800112e:	f8d7 2224 	ldr.w	r2, [r7, #548]	; 0x224
 8001132:	9206      	str	r2, [sp, #24]
 8001134:	f8d7 2228 	ldr.w	r2, [r7, #552]	; 0x228
 8001138:	9205      	str	r2, [sp, #20]
 800113a:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 800113e:	9204      	str	r2, [sp, #16]
 8001140:	f8d7 2230 	ldr.w	r2, [r7, #560]	; 0x230
 8001144:	9203      	str	r2, [sp, #12]
 8001146:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 800114a:	9202      	str	r2, [sp, #8]
 800114c:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 8001150:	9201      	str	r2, [sp, #4]
 8001152:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 800115c:	4a1e      	ldr	r2, [pc, #120]	; (80011d8 <writeSD+0x954>)
 800115e:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8001162:	481e      	ldr	r0, [pc, #120]	; (80011dc <writeSD+0x958>)
 8001164:	f00d f91e 	bl	800e3a4 <sniprintf>
 8001168:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248

    fresult = f_open(&file, bufferFile,
 800116c:	2212      	movs	r2, #18
 800116e:	491c      	ldr	r1, [pc, #112]	; (80011e0 <writeSD+0x95c>)
 8001170:	481c      	ldr	r0, [pc, #112]	; (80011e4 <writeSD+0x960>)
 8001172:	f00b fd0d 	bl	800cb90 <f_open>
 8001176:	4603      	mov	r3, r0
 8001178:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
                     FA_OPEN_ALWAYS | FA_WRITE); // open file on SD card to write*/
    fresult = f_lseek(&file, file.obj.objsize);  // goes to the end of the file
 800117c:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <writeSD+0x960>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	4619      	mov	r1, r3
 8001182:	4818      	ldr	r0, [pc, #96]	; (80011e4 <writeSD+0x960>)
 8001184:	f00c f90c 	bl	800d3a0 <f_lseek>
 8001188:	4603      	mov	r3, r0
 800118a:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
    fresult = f_write(&file, block, len, &bytes_written); // write data to the file
 800118e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8001192:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8001196:	4911      	ldr	r1, [pc, #68]	; (80011dc <writeSD+0x958>)
 8001198:	4812      	ldr	r0, [pc, #72]	; (80011e4 <writeSD+0x960>)
 800119a:	f00b fec5 	bl	800cf28 <f_write>
 800119e:	4603      	mov	r3, r0
 80011a0:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247
    fresult = f_close(&file);                             // closes the file
 80011a4:	480f      	ldr	r0, [pc, #60]	; (80011e4 <writeSD+0x960>)
 80011a6:	f00c f8d1 	bl	800d34c <f_close>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f887 3247 	strb.w	r3, [r7, #583]	; 0x247

    if (fresult == FR_OK) {
 80011b0:	f897 3247 	ldrb.w	r3, [r7, #583]	; 0x247
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d103      	bne.n	80011c0 <writeSD+0x93c>
        _datalog_flag = 1;
 80011b8:	4b0b      	ldr	r3, [pc, #44]	; (80011e8 <writeSD+0x964>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]
 80011be:	e002      	b.n	80011c6 <writeSD+0x942>
    } else
        _datalog_flag = 0;
 80011c0:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <writeSD+0x964>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_5);
 80011c6:	2120      	movs	r1, #32
 80011c8:	4808      	ldr	r0, [pc, #32]	; (80011ec <writeSD+0x968>)
 80011ca:	f002 fb02 	bl	80037d2 <HAL_GPIO_TogglePin>
}
 80011ce:	bf00      	nop
 80011d0:	f507 7715 	add.w	r7, r7, #596	; 0x254
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d8:	08010da8 	.word	0x08010da8
 80011dc:	24002284 	.word	0x24002284
 80011e0:	2400226c 	.word	0x2400226c
 80011e4:	2400123c 	.word	0x2400123c
 80011e8:	24002280 	.word	0x24002280
 80011ec:	58020c00 	.word	0x58020c00

080011f0 <Clean_CAN_Struct>:

// ONDE EU CRIO ESSA STRUCT? ELA TEM Q SER EXTERN NÉ?

CanIdData_t can_vector[CAN_IDS_NUMBER];

void Clean_CAN_Struct(void) {
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
    for (uint16_t i = 0; i < CAN_IDS_NUMBER; i++) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	80fb      	strh	r3, [r7, #6]
 80011fa:	e019      	b.n	8001230 <Clean_CAN_Struct+0x40>
        can_vector[i].word_0 = 0;
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	4a12      	ldr	r2, [pc, #72]	; (8001248 <Clean_CAN_Struct+0x58>)
 8001200:	2100      	movs	r1, #0
 8001202:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
        can_vector[i].word_1 = 0;
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	4a0f      	ldr	r2, [pc, #60]	; (8001248 <Clean_CAN_Struct+0x58>)
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4413      	add	r3, r2
 800120e:	2200      	movs	r2, #0
 8001210:	805a      	strh	r2, [r3, #2]
        can_vector[i].word_2 = 0;
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	4a0c      	ldr	r2, [pc, #48]	; (8001248 <Clean_CAN_Struct+0x58>)
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	4413      	add	r3, r2
 800121a:	2200      	movs	r2, #0
 800121c:	809a      	strh	r2, [r3, #4]
        can_vector[i].word_3 = 0;
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	4a09      	ldr	r2, [pc, #36]	; (8001248 <Clean_CAN_Struct+0x58>)
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4413      	add	r3, r2
 8001226:	2200      	movs	r2, #0
 8001228:	80da      	strh	r2, [r3, #6]
    for (uint16_t i = 0; i < CAN_IDS_NUMBER; i++) {
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	3301      	adds	r3, #1
 800122e:	80fb      	strh	r3, [r7, #6]
 8001230:	88fb      	ldrh	r3, [r7, #6]
 8001232:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001236:	d3e1      	bcc.n	80011fc <Clean_CAN_Struct+0xc>
    }
}
 8001238:	bf00      	nop
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	24002540 	.word	0x24002540

0800124c <canMessageReceived>:

void canMessageReceived(uint16_t id, uint16_t* data) {
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	80fb      	strh	r3, [r7, #6]
    if (id > CAN_IDS_NUMBER - 1)
 8001258:	88fb      	ldrh	r3, [r7, #6]
 800125a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800125e:	d220      	bcs.n	80012a2 <canMessageReceived+0x56>
        return;

    uint16_t* data_word   = data;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	60fb      	str	r3, [r7, #12]
    can_vector[id].word_0 = data_word[0];
 8001264:	88fb      	ldrh	r3, [r7, #6]
 8001266:	68fa      	ldr	r2, [r7, #12]
 8001268:	8811      	ldrh	r1, [r2, #0]
 800126a:	4a11      	ldr	r2, [pc, #68]	; (80012b0 <canMessageReceived+0x64>)
 800126c:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
    can_vector[id].word_1 = data_word[1];
 8001270:	88fb      	ldrh	r3, [r7, #6]
 8001272:	68fa      	ldr	r2, [r7, #12]
 8001274:	8851      	ldrh	r1, [r2, #2]
 8001276:	4a0e      	ldr	r2, [pc, #56]	; (80012b0 <canMessageReceived+0x64>)
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4413      	add	r3, r2
 800127c:	460a      	mov	r2, r1
 800127e:	805a      	strh	r2, [r3, #2]
    can_vector[id].word_2 = data_word[2];
 8001280:	88fb      	ldrh	r3, [r7, #6]
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	8891      	ldrh	r1, [r2, #4]
 8001286:	4a0a      	ldr	r2, [pc, #40]	; (80012b0 <canMessageReceived+0x64>)
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	4413      	add	r3, r2
 800128c:	460a      	mov	r2, r1
 800128e:	809a      	strh	r2, [r3, #4]
    can_vector[id].word_3 = data_word[3];
 8001290:	88fb      	ldrh	r3, [r7, #6]
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	88d1      	ldrh	r1, [r2, #6]
 8001296:	4a06      	ldr	r2, [pc, #24]	; (80012b0 <canMessageReceived+0x64>)
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	4413      	add	r3, r2
 800129c:	460a      	mov	r2, r1
 800129e:	80da      	strh	r2, [r3, #6]
 80012a0:	e000      	b.n	80012a4 <canMessageReceived+0x58>
        return;
 80012a2:	bf00      	nop
}
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	24002540 	.word	0x24002540

080012b4 <initialize_general_CAN>:
FDCAN_RxHeaderTypeDef RxHeader;
uint16_t datageneral[4];
uint32_t idgeneral;

// função que inicializa a can geral, chamada em initializer.c
void initialize_general_CAN(FDCAN_HandleTypeDef* can_ref) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
    can_ptr = can_ref;
 80012bc:	4a06      	ldr	r2, [pc, #24]	; (80012d8 <initialize_general_CAN+0x24>)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6013      	str	r3, [r2, #0]
    initialize_CAN(can_ptr, &TxHeader);
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <initialize_general_CAN+0x24>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4905      	ldr	r1, [pc, #20]	; (80012dc <initialize_general_CAN+0x28>)
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fa19 	bl	8000700 <initialize_CAN>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	240031c0 	.word	0x240031c0
 80012dc:	240031c4 	.word	0x240031c4

080012e0 <CAN_poll>:
void general_can_transmit(uint32_t id, uint16_t* data) {
    can_transmit(can_ptr, &TxHeader, id, data);
}

// função de callback, chamada quando chega qualquer mensagem, de qualquer ID
HAL_StatusTypeDef CAN_poll() {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
    if (HAL_FDCAN_GetRxFifoFillLevel(can_ptr, FDCAN_RX_FIFO0) < 1) {
 80012e6:	4b25      	ldr	r3, [pc, #148]	; (800137c <CAN_poll+0x9c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2140      	movs	r1, #64	; 0x40
 80012ec:	4618      	mov	r0, r3
 80012ee:	f001 fbb7 	bl	8002a60 <HAL_FDCAN_GetRxFifoFillLevel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d101      	bne.n	80012fc <CAN_poll+0x1c>
        // if the queue is empty returns OK and dont't get any message
        return HAL_OK;
 80012f8:	2300      	movs	r3, #0
 80012fa:	e03b      	b.n	8001374 <CAN_poll+0x94>
    }

    //
    if (HAL_FDCAN_GetRxMessage(can_ptr, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80012fc:	4b1f      	ldr	r3, [pc, #124]	; (800137c <CAN_poll+0x9c>)
 80012fe:	6818      	ldr	r0, [r3, #0]
 8001300:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <CAN_poll+0xa0>)
 8001302:	4a20      	ldr	r2, [pc, #128]	; (8001384 <CAN_poll+0xa4>)
 8001304:	2140      	movs	r1, #64	; 0x40
 8001306:	f001 fa3d 	bl	8002784 <HAL_FDCAN_GetRxMessage>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <CAN_poll+0x34>
        // if the message failed returns HAL_ERROR and dont't save message
        return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e02f      	b.n	8001374 <CAN_poll+0x94>
    }

    idgeneral = RxHeader.Identifier;
 8001314:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <CAN_poll+0xa4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a1b      	ldr	r2, [pc, #108]	; (8001388 <CAN_poll+0xa8>)
 800131a:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < 8; i += 2) {
 800131c:	2300      	movs	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	e019      	b.n	8001356 <CAN_poll+0x76>
        datageneral[i / 2] = (uint16_t)((RxData[i + 1] << 8) | RxData[i]);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	3301      	adds	r3, #1
 8001326:	4a16      	ldr	r2, [pc, #88]	; (8001380 <CAN_poll+0xa0>)
 8001328:	5cd3      	ldrb	r3, [r2, r3]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	4914      	ldr	r1, [pc, #80]	; (8001380 <CAN_poll+0xa0>)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	440b      	add	r3, r1
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	b21b      	sxth	r3, r3
 8001338:	4313      	orrs	r3, r2
 800133a:	b219      	sxth	r1, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	da00      	bge.n	8001344 <CAN_poll+0x64>
 8001342:	3301      	adds	r3, #1
 8001344:	105b      	asrs	r3, r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	b289      	uxth	r1, r1
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <CAN_poll+0xac>)
 800134c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 8; i += 2) {
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3302      	adds	r3, #2
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b07      	cmp	r3, #7
 800135a:	dde2      	ble.n	8001322 <CAN_poll+0x42>
    }
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_6); // A LED DA CAN (PIN 3, TÁ QUEIMADA)
 800135c:	2140      	movs	r1, #64	; 0x40
 800135e:	480c      	ldr	r0, [pc, #48]	; (8001390 <CAN_poll+0xb0>)
 8001360:	f002 fa37 	bl	80037d2 <HAL_GPIO_TogglePin>

    canMessageReceived(idgeneral, datageneral);
 8001364:	4b08      	ldr	r3, [pc, #32]	; (8001388 <CAN_poll+0xa8>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	b29b      	uxth	r3, r3
 800136a:	4908      	ldr	r1, [pc, #32]	; (800138c <CAN_poll+0xac>)
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff6d 	bl	800124c <canMessageReceived>

    // after saving message there still might be messages left to be read, so returns BUSY
    return HAL_BUSY;
 8001372:	2302      	movs	r3, #2
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	240031c0 	.word	0x240031c0
 8001380:	240031e8 	.word	0x240031e8
 8001384:	240031f0 	.word	0x240031f0
 8001388:	24003220 	.word	0x24003220
 800138c:	24003218 	.word	0x24003218
 8001390:	58020c00 	.word	0x58020c00

08001394 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001398:	f000 fda4 	bl	8001ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800139c:	f000 f820 	bl	80013e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a0:	f000 f986 	bl	80016b0 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80013a4:	f000 f898 	bl	80014d8 <MX_FDCAN1_Init>
  MX_UART4_Init();
 80013a8:	f000 f936 	bl	8001618 <MX_UART4_Init>
  MX_SDMMC1_SD_Init();
 80013ac:	f000 f916 	bl	80015dc <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80013b0:	f008 fea0 	bl	800a0f4 <MX_FATFS_Init>
  MX_IWDG1_Init();
 80013b4:	f000 f8f4 	bl	80015a0 <MX_IWDG1_Init>
  /* USER CODE BEGIN 2 */
  init_CAN();
 80013b8:	f7ff f9cc 	bl	8000754 <init_CAN>
  SD_Create_File();
 80013bc:	f7ff f9d4 	bl	8000768 <SD_Create_File>
  Cabecalho();
 80013c0:	f7ff fa28 	bl	8000814 <Cabecalho>
  Clean_CAN_Struct();
 80013c4:	f7ff ff14 	bl	80011f0 <Clean_CAN_Struct>


  HAL_IWDG_Refresh(&hiwdg1);
 80013c8:	4804      	ldr	r0, [pc, #16]	; (80013dc <main+0x48>)
 80013ca:	f002 fa6b 	bl	80038a4 <HAL_IWDG_Refresh>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_IWDG_Refresh(&hiwdg1);
 80013ce:	4803      	ldr	r0, [pc, #12]	; (80013dc <main+0x48>)
 80013d0:	f002 fa68 	bl	80038a4 <HAL_IWDG_Refresh>
    //Condicoes_Teste();
    application_run();
 80013d4:	f7ff f95e 	bl	8000694 <application_run>
	  HAL_IWDG_Refresh(&hiwdg1);
 80013d8:	e7f9      	b.n	80013ce <main+0x3a>
 80013da:	bf00      	nop
 80013dc:	24003310 	.word	0x24003310

080013e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b09c      	sub	sp, #112	; 0x70
 80013e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ea:	224c      	movs	r2, #76	; 0x4c
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f00c fb8e 	bl	800db10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2220      	movs	r2, #32
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f00c fb88 	bl	800db10 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001400:	2002      	movs	r0, #2
 8001402:	f002 fa5f 	bl	80038c4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001406:	2300      	movs	r3, #0
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	4b31      	ldr	r3, [pc, #196]	; (80014d0 <SystemClock_Config+0xf0>)
 800140c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140e:	4a30      	ldr	r2, [pc, #192]	; (80014d0 <SystemClock_Config+0xf0>)
 8001410:	f023 0301 	bic.w	r3, r3, #1
 8001414:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001416:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <SystemClock_Config+0xf0>)
 8001418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	4b2c      	ldr	r3, [pc, #176]	; (80014d4 <SystemClock_Config+0xf4>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	4a2b      	ldr	r2, [pc, #172]	; (80014d4 <SystemClock_Config+0xf4>)
 8001426:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800142a:	6193      	str	r3, [r2, #24]
 800142c:	4b29      	ldr	r3, [pc, #164]	; (80014d4 <SystemClock_Config+0xf4>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001434:	603b      	str	r3, [r7, #0]
 8001436:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001438:	bf00      	nop
 800143a:	4b26      	ldr	r3, [pc, #152]	; (80014d4 <SystemClock_Config+0xf4>)
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001442:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001446:	d1f8      	bne.n	800143a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001448:	2309      	movs	r3, #9
 800144a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800144c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001450:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001452:	2301      	movs	r3, #1
 8001454:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001456:	2302      	movs	r3, #2
 8001458:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800145a:	2302      	movs	r3, #2
 800145c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800145e:	2301      	movs	r3, #1
 8001460:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001462:	2364      	movs	r3, #100	; 0x64
 8001464:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001466:	2302      	movs	r3, #2
 8001468:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800146a:	2304      	movs	r3, #4
 800146c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800146e:	2302      	movs	r3, #2
 8001470:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001472:	230c      	movs	r3, #12
 8001474:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001476:	2300      	movs	r3, #0
 8001478:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800147e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001482:	4618      	mov	r0, r3
 8001484:	f002 fa58 	bl	8003938 <HAL_RCC_OscConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800148e:	f000 f99f 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001492:	233f      	movs	r3, #63	; 0x3f
 8001494:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001496:	2303      	movs	r3, #3
 8001498:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800149e:	2308      	movs	r3, #8
 80014a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80014a2:	2340      	movs	r3, #64	; 0x40
 80014a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80014a6:	2340      	movs	r3, #64	; 0x40
 80014a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80014aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014ae:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80014b0:	2340      	movs	r3, #64	; 0x40
 80014b2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2102      	movs	r1, #2
 80014b8:	4618      	mov	r0, r3
 80014ba:	f002 fe6b 	bl	8004194 <HAL_RCC_ClockConfig>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80014c4:	f000 f984 	bl	80017d0 <Error_Handler>
  }
}
 80014c8:	bf00      	nop
 80014ca:	3770      	adds	r7, #112	; 0x70
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	58000400 	.word	0x58000400
 80014d4:	58024800 	.word	0x58024800

080014d8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80014dc:	4b2e      	ldr	r3, [pc, #184]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 80014de:	4a2f      	ldr	r2, [pc, #188]	; (800159c <MX_FDCAN1_Init+0xc4>)
 80014e0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80014e8:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80014ee:	4b2a      	ldr	r3, [pc, #168]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80014f4:	4b28      	ldr	r3, [pc, #160]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80014fa:	4b27      	ldr	r3, [pc, #156]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8001500:	4b25      	ldr	r3, [pc, #148]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001502:	2201      	movs	r2, #1
 8001504:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8001506:	4b24      	ldr	r3, [pc, #144]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001508:	2202      	movs	r2, #2
 800150a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800150e:	220d      	movs	r2, #13
 8001510:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8001512:	4b21      	ldr	r3, [pc, #132]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001514:	2202      	movs	r2, #2
 8001516:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001518:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800151a:	2201      	movs	r2, #1
 800151c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 800151e:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001520:	2202      	movs	r2, #2
 8001522:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8001524:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001526:	220d      	movs	r2, #13
 8001528:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800152a:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800152c:	2202      	movs	r2, #2
 800152e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001532:	2200      	movs	r2, #0
 8001534:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001538:	2200      	movs	r2, #0
 800153a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800153c:	4b16      	ldr	r3, [pc, #88]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800153e:	2200      	movs	r2, #0
 8001540:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 8001542:	4b15      	ldr	r3, [pc, #84]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001544:	2220      	movs	r2, #32
 8001546:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001548:	4b13      	ldr	r3, [pc, #76]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800154a:	2204      	movs	r2, #4
 800154c:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 800154e:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001550:	2220      	movs	r2, #32
 8001552:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001554:	4b10      	ldr	r3, [pc, #64]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001556:	2204      	movs	r2, #4
 8001558:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 32;
 800155a:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800155c:	2220      	movs	r2, #32
 800155e:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001560:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001562:	2204      	movs	r2, #4
 8001564:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 32;
 8001566:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001568:	2220      	movs	r2, #32
 800156a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 32;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800156e:	2220      	movs	r2, #32
 8001570:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001574:	2220      	movs	r2, #32
 8001576:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 800157a:	2200      	movs	r2, #0
 800157c:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001580:	2204      	movs	r2, #4
 8001582:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001584:	4804      	ldr	r0, [pc, #16]	; (8001598 <MX_FDCAN1_Init+0xc0>)
 8001586:	f000 fe7f 	bl	8002288 <HAL_FDCAN_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001590:	f000 f91e 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	24003224 	.word	0x24003224
 800159c:	4000a000 	.word	0x4000a000

080015a0 <MX_IWDG1_Init>:
  * @brief IWDG1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG1_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 80015a4:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <MX_IWDG1_Init+0x34>)
 80015a6:	4a0c      	ldr	r2, [pc, #48]	; (80015d8 <MX_IWDG1_Init+0x38>)
 80015a8:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_16;
 80015aa:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <MX_IWDG1_Init+0x34>)
 80015ac:	2202      	movs	r2, #2
 80015ae:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <MX_IWDG1_Init+0x34>)
 80015b2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80015b6:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 400;
 80015b8:	4b06      	ldr	r3, [pc, #24]	; (80015d4 <MX_IWDG1_Init+0x34>)
 80015ba:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80015be:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 80015c0:	4804      	ldr	r0, [pc, #16]	; (80015d4 <MX_IWDG1_Init+0x34>)
 80015c2:	f002 f920 	bl	8003806 <HAL_IWDG_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 80015cc:	f000 f900 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	24003310 	.word	0x24003310
 80015d8:	58004800 	.word	0x58004800

080015dc <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80015e0:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <MX_SDMMC1_SD_Init+0x34>)
 80015e2:	4a0c      	ldr	r2, [pc, #48]	; (8001614 <MX_SDMMC1_SD_Init+0x38>)
 80015e4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <MX_SDMMC1_SD_Init+0x34>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <MX_SDMMC1_SD_Init+0x34>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80015f2:	4b07      	ldr	r3, [pc, #28]	; (8001610 <MX_SDMMC1_SD_Init+0x34>)
 80015f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015f8:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80015fa:	4b05      	ldr	r3, [pc, #20]	; (8001610 <MX_SDMMC1_SD_Init+0x34>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 4;
 8001600:	4b03      	ldr	r3, [pc, #12]	; (8001610 <MX_SDMMC1_SD_Init+0x34>)
 8001602:	2204      	movs	r2, #4
 8001604:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	24003320 	.word	0x24003320
 8001614:	52007000 	.word	0x52007000

08001618 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800161c:	4b22      	ldr	r3, [pc, #136]	; (80016a8 <MX_UART4_Init+0x90>)
 800161e:	4a23      	ldr	r2, [pc, #140]	; (80016ac <MX_UART4_Init+0x94>)
 8001620:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001622:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <MX_UART4_Init+0x90>)
 8001624:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001628:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800162a:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <MX_UART4_Init+0x90>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001630:	4b1d      	ldr	r3, [pc, #116]	; (80016a8 <MX_UART4_Init+0x90>)
 8001632:	2200      	movs	r2, #0
 8001634:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <MX_UART4_Init+0x90>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <MX_UART4_Init+0x90>)
 800163e:	220c      	movs	r2, #12
 8001640:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <MX_UART4_Init+0x90>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <MX_UART4_Init+0x90>)
 800164a:	2200      	movs	r2, #0
 800164c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800164e:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <MX_UART4_Init+0x90>)
 8001650:	2200      	movs	r2, #0
 8001652:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <MX_UART4_Init+0x90>)
 8001656:	2200      	movs	r2, #0
 8001658:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800165a:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <MX_UART4_Init+0x90>)
 800165c:	2200      	movs	r2, #0
 800165e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001660:	4811      	ldr	r0, [pc, #68]	; (80016a8 <MX_UART4_Init+0x90>)
 8001662:	f006 ff0d 	bl	8008480 <HAL_UART_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 800166c:	f000 f8b0 	bl	80017d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001670:	2100      	movs	r1, #0
 8001672:	480d      	ldr	r0, [pc, #52]	; (80016a8 <MX_UART4_Init+0x90>)
 8001674:	f007 feaa 	bl	80093cc <HAL_UARTEx_SetTxFifoThreshold>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800167e:	f000 f8a7 	bl	80017d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001682:	2100      	movs	r1, #0
 8001684:	4808      	ldr	r0, [pc, #32]	; (80016a8 <MX_UART4_Init+0x90>)
 8001686:	f007 fedf 	bl	8009448 <HAL_UARTEx_SetRxFifoThreshold>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001690:	f000 f89e 	bl	80017d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001694:	4804      	ldr	r0, [pc, #16]	; (80016a8 <MX_UART4_Init+0x90>)
 8001696:	f007 fe60 	bl	800935a <HAL_UARTEx_DisableFifoMode>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80016a0:	f000 f896 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	2400339c 	.word	0x2400339c
 80016ac:	40004c00 	.word	0x40004c00

080016b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08a      	sub	sp, #40	; 0x28
 80016b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c6:	4b3f      	ldr	r3, [pc, #252]	; (80017c4 <MX_GPIO_Init+0x114>)
 80016c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016cc:	4a3d      	ldr	r2, [pc, #244]	; (80017c4 <MX_GPIO_Init+0x114>)
 80016ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016d6:	4b3b      	ldr	r3, [pc, #236]	; (80017c4 <MX_GPIO_Init+0x114>)
 80016d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	4b37      	ldr	r3, [pc, #220]	; (80017c4 <MX_GPIO_Init+0x114>)
 80016e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016ea:	4a36      	ldr	r2, [pc, #216]	; (80017c4 <MX_GPIO_Init+0x114>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016f4:	4b33      	ldr	r3, [pc, #204]	; (80017c4 <MX_GPIO_Init+0x114>)
 80016f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	4b30      	ldr	r3, [pc, #192]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001708:	4a2e      	ldr	r2, [pc, #184]	; (80017c4 <MX_GPIO_Init+0x114>)
 800170a:	f043 0302 	orr.w	r3, r3, #2
 800170e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001712:	4b2c      	ldr	r3, [pc, #176]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	60bb      	str	r3, [r7, #8]
 800171e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001720:	4b28      	ldr	r3, [pc, #160]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001726:	4a27      	ldr	r2, [pc, #156]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001728:	f043 0304 	orr.w	r3, r3, #4
 800172c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800173e:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001744:	4a1f      	ldr	r2, [pc, #124]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001746:	f043 0308 	orr.w	r3, r3, #8
 800174a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800174e:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <MX_GPIO_Init+0x114>)
 8001750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001754:	f003 0308 	and.w	r3, r3, #8
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CAN_LED_Pin|GNSS_LED_Pin|DATALOG_LED_Pin|ACCEL_LED_Pin, GPIO_PIN_SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2178      	movs	r1, #120	; 0x78
 8001760:	4819      	ldr	r0, [pc, #100]	; (80017c8 <MX_GPIO_Init+0x118>)
 8001762:	f002 f81d 	bl	80037a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001766:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800176a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800176c:	2312      	movs	r3, #18
 800176e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001778:	2304      	movs	r3, #4
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	4812      	ldr	r0, [pc, #72]	; (80017cc <MX_GPIO_Init+0x11c>)
 8001784:	f001 fe44 	bl	8003410 <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 8001788:	2301      	movs	r3, #1
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178c:	2300      	movs	r3, #0
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	480b      	ldr	r0, [pc, #44]	; (80017c8 <MX_GPIO_Init+0x118>)
 800179c:	f001 fe38 	bl	8003410 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAN_LED_Pin GNSS_LED_Pin DATALOG_LED_Pin ACCEL_LED_Pin */
  GPIO_InitStruct.Pin = CAN_LED_Pin|GNSS_LED_Pin|DATALOG_LED_Pin|ACCEL_LED_Pin;
 80017a0:	2378      	movs	r3, #120	; 0x78
 80017a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a4:	2301      	movs	r3, #1
 80017a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ac:	2300      	movs	r3, #0
 80017ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4804      	ldr	r0, [pc, #16]	; (80017c8 <MX_GPIO_Init+0x118>)
 80017b8:	f001 fe2a 	bl	8003410 <HAL_GPIO_Init>

}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	; 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	58024400 	.word	0x58024400
 80017c8:	58020c00 	.word	0x58020c00
 80017cc:	58020400 	.word	0x58020400

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <Error_Handler+0x8>
	...

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	4b0a      	ldr	r3, [pc, #40]	; (800180c <HAL_MspInit+0x30>)
 80017e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80017e8:	4a08      	ldr	r2, [pc, #32]	; (800180c <HAL_MspInit+0x30>)
 80017ea:	f043 0302 	orr.w	r3, r3, #2
 80017ee:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80017f2:	4b06      	ldr	r3, [pc, #24]	; (800180c <HAL_MspInit+0x30>)
 80017f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	58024400 	.word	0x58024400

08001810 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b0b8      	sub	sp, #224	; 0xe0
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001818:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	22bc      	movs	r2, #188	; 0xbc
 800182e:	2100      	movs	r1, #0
 8001830:	4618      	mov	r0, r3
 8001832:	f00c f96d 	bl	800db10 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a2d      	ldr	r2, [pc, #180]	; (80018f0 <HAL_FDCAN_MspInit+0xe0>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d152      	bne.n	80018e6 <HAL_FDCAN_MspInit+0xd6>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001840:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001844:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001846:	2300      	movs	r3, #0
 8001848:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800184a:	f107 0310 	add.w	r3, r7, #16
 800184e:	4618      	mov	r0, r3
 8001850:	f003 f82c 	bl	80048ac <HAL_RCCEx_PeriphCLKConfig>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 800185a:	f7ff ffb9 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800185e:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <HAL_FDCAN_MspInit+0xe4>)
 8001860:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001864:	4a23      	ldr	r2, [pc, #140]	; (80018f4 <HAL_FDCAN_MspInit+0xe4>)
 8001866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800186a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800186e:	4b21      	ldr	r3, [pc, #132]	; (80018f4 <HAL_FDCAN_MspInit+0xe4>)
 8001870:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800187c:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <HAL_FDCAN_MspInit+0xe4>)
 800187e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001882:	4a1c      	ldr	r2, [pc, #112]	; (80018f4 <HAL_FDCAN_MspInit+0xe4>)
 8001884:	f043 0302 	orr.w	r3, r3, #2
 8001888:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800188c:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <HAL_FDCAN_MspInit+0xe4>)
 800188e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800189a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800189e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a2:	2302      	movs	r3, #2
 80018a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80018b4:	2309      	movs	r3, #9
 80018b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ba:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018be:	4619      	mov	r1, r3
 80018c0:	480d      	ldr	r0, [pc, #52]	; (80018f8 <HAL_FDCAN_MspInit+0xe8>)
 80018c2:	f001 fda5 	bl	8003410 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	2013      	movs	r0, #19
 80018cc:	f000 fca7 	bl	800221e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80018d0:	2013      	movs	r0, #19
 80018d2:	f000 fcbe 	bl	8002252 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	2015      	movs	r0, #21
 80018dc:	f000 fc9f 	bl	800221e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80018e0:	2015      	movs	r0, #21
 80018e2:	f000 fcb6 	bl	8002252 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80018e6:	bf00      	nop
 80018e8:	37e0      	adds	r7, #224	; 0xe0
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	4000a000 	.word	0x4000a000
 80018f4:	58024400 	.word	0x58024400
 80018f8:	58020400 	.word	0x58020400

080018fc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b0ba      	sub	sp, #232	; 0xe8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001914:	f107 0318 	add.w	r3, r7, #24
 8001918:	22bc      	movs	r2, #188	; 0xbc
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f00c f8f7 	bl	800db10 <memset>
  if(hsd->Instance==SDMMC1)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a46      	ldr	r2, [pc, #280]	; (8001a40 <HAL_SD_MspInit+0x144>)
 8001928:	4293      	cmp	r3, r2
 800192a:	f040 8085 	bne.w	8001a38 <HAL_SD_MspInit+0x13c>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 800192e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001932:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8001934:	2300      	movs	r3, #0
 8001936:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001938:	f107 0318 	add.w	r3, r7, #24
 800193c:	4618      	mov	r0, r3
 800193e:	f002 ffb5 	bl	80048ac <HAL_RCCEx_PeriphCLKConfig>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <HAL_SD_MspInit+0x50>
    {
      Error_Handler();
 8001948:	f7ff ff42 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800194c:	4b3d      	ldr	r3, [pc, #244]	; (8001a44 <HAL_SD_MspInit+0x148>)
 800194e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001952:	4a3c      	ldr	r2, [pc, #240]	; (8001a44 <HAL_SD_MspInit+0x148>)
 8001954:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001958:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 800195c:	4b39      	ldr	r3, [pc, #228]	; (8001a44 <HAL_SD_MspInit+0x148>)
 800195e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001966:	617b      	str	r3, [r7, #20]
 8001968:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <HAL_SD_MspInit+0x148>)
 800196c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001970:	4a34      	ldr	r2, [pc, #208]	; (8001a44 <HAL_SD_MspInit+0x148>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800197a:	4b32      	ldr	r3, [pc, #200]	; (8001a44 <HAL_SD_MspInit+0x148>)
 800197c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001988:	4b2e      	ldr	r3, [pc, #184]	; (8001a44 <HAL_SD_MspInit+0x148>)
 800198a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800198e:	4a2d      	ldr	r2, [pc, #180]	; (8001a44 <HAL_SD_MspInit+0x148>)
 8001990:	f043 0308 	orr.w	r3, r3, #8
 8001994:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001998:	4b2a      	ldr	r3, [pc, #168]	; (8001a44 <HAL_SD_MspInit+0x148>)
 800199a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80019a6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80019aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ae:	2302      	movs	r3, #2
 80019b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019b4:	2301      	movs	r3, #1
 80019b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ba:	2303      	movs	r3, #3
 80019bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80019c0:	230c      	movs	r3, #12
 80019c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019c6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80019ca:	4619      	mov	r1, r3
 80019cc:	481e      	ldr	r0, [pc, #120]	; (8001a48 <HAL_SD_MspInit+0x14c>)
 80019ce:	f001 fd1f 	bl	8003410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80019ec:	230c      	movs	r3, #12
 80019ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80019f6:	4619      	mov	r1, r3
 80019f8:	4813      	ldr	r0, [pc, #76]	; (8001a48 <HAL_SD_MspInit+0x14c>)
 80019fa:	f001 fd09 	bl	8003410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019fe:	2304      	movs	r3, #4
 8001a00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a04:	2302      	movs	r3, #2
 8001a06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a10:	2303      	movs	r3, #3
 8001a12:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001a16:	230c      	movs	r3, #12
 8001a18:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a1c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001a20:	4619      	mov	r1, r3
 8001a22:	480a      	ldr	r0, [pc, #40]	; (8001a4c <HAL_SD_MspInit+0x150>)
 8001a24:	f001 fcf4 	bl	8003410 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	2031      	movs	r0, #49	; 0x31
 8001a2e:	f000 fbf6 	bl	800221e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001a32:	2031      	movs	r0, #49	; 0x31
 8001a34:	f000 fc0d 	bl	8002252 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8001a38:	bf00      	nop
 8001a3a:	37e8      	adds	r7, #232	; 0xe8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	52007000 	.word	0x52007000
 8001a44:	58024400 	.word	0x58024400
 8001a48:	58020800 	.word	0x58020800
 8001a4c:	58020c00 	.word	0x58020c00

08001a50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0b8      	sub	sp, #224	; 0xe0
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a68:	f107 0310 	add.w	r3, r7, #16
 8001a6c:	22bc      	movs	r2, #188	; 0xbc
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f00c f84d 	bl	800db10 <memset>
  if(huart->Instance==UART4)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a24      	ldr	r2, [pc, #144]	; (8001b0c <HAL_UART_MspInit+0xbc>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d141      	bne.n	8001b04 <HAL_UART_MspInit+0xb4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001a80:	2302      	movs	r3, #2
 8001a82:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001a84:	2300      	movs	r3, #0
 8001a86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a8a:	f107 0310 	add.w	r3, r7, #16
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f002 ff0c 	bl	80048ac <HAL_RCCEx_PeriphCLKConfig>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001a9a:	f7ff fe99 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <HAL_UART_MspInit+0xc0>)
 8001aa0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001aa4:	4a1a      	ldr	r2, [pc, #104]	; (8001b10 <HAL_UART_MspInit+0xc0>)
 8001aa6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001aaa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001aae:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <HAL_UART_MspInit+0xc0>)
 8001ab0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ab4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <HAL_UART_MspInit+0xc0>)
 8001abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ac2:	4a13      	ldr	r2, [pc, #76]	; (8001b10 <HAL_UART_MspInit+0xc0>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001acc:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_UART_MspInit+0xc0>)
 8001ace:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ada:	2303      	movs	r3, #3
 8001adc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001af2:	2308      	movs	r3, #8
 8001af4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001afc:	4619      	mov	r1, r3
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <HAL_UART_MspInit+0xc4>)
 8001b00:	f001 fc86 	bl	8003410 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001b04:	bf00      	nop
 8001b06:	37e0      	adds	r7, #224	; 0xe0
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40004c00 	.word	0x40004c00
 8001b10:	58024400 	.word	0x58024400
 8001b14:	58020000 	.word	0x58020000

08001b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <NMI_Handler+0x4>

08001b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <HardFault_Handler+0x4>

08001b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <MemManage_Handler+0x4>

08001b2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b2e:	e7fe      	b.n	8001b2e <BusFault_Handler+0x4>

08001b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b34:	e7fe      	b.n	8001b34 <UsageFault_Handler+0x4>

08001b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b64:	f000 fa30 	bl	8001fc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <FDCAN1_IT0_IRQHandler+0x10>)
 8001b72:	f000 ff93 	bl	8002a9c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	24003224 	.word	0x24003224

08001b80 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <FDCAN1_IT1_IRQHandler+0x10>)
 8001b86:	f000 ff89 	bl	8002a9c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	24003224 	.word	0x24003224

08001b94 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <SDMMC1_IRQHandler+0x10>)
 8001b9a:	f005 fa7d 	bl	8007098 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	24003320 	.word	0x24003320

08001ba8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
	return 1;
 8001bac:	2301      	movs	r3, #1
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <_kill>:

int _kill(int pid, int sig)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bc2:	f00b ff6d 	bl	800daa0 <__errno>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2216      	movs	r2, #22
 8001bca:	601a      	str	r2, [r3, #0]
	return -1;
 8001bcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3708      	adds	r7, #8
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <_exit>:

void _exit (int status)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff ffe7 	bl	8001bb8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bea:	e7fe      	b.n	8001bea <_exit+0x12>

08001bec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	e00a      	b.n	8001c14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bfe:	f3af 8000 	nop.w
 8001c02:	4601      	mov	r1, r0
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	1c5a      	adds	r2, r3, #1
 8001c08:	60ba      	str	r2, [r7, #8]
 8001c0a:	b2ca      	uxtb	r2, r1
 8001c0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	3301      	adds	r3, #1
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	dbf0      	blt.n	8001bfe <_read+0x12>
	}

return len;
 8001c1c:	687b      	ldr	r3, [r7, #4]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	e009      	b.n	8001c4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	1c5a      	adds	r2, r3, #1
 8001c3c:	60ba      	str	r2, [r7, #8]
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	3301      	adds	r3, #1
 8001c4a:	617b      	str	r3, [r7, #20]
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	dbf1      	blt.n	8001c38 <_write+0x12>
	}
	return len;
 8001c54:	687b      	ldr	r3, [r7, #4]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <_close>:

int _close(int file)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
	return -1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c86:	605a      	str	r2, [r3, #4]
	return 0;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <_isatty>:

int _isatty(int file)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
	return 1;
 8001c9e:	2301      	movs	r3, #1
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
	return 0;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
	...

08001cc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd0:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <_sbrk+0x5c>)
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <_sbrk+0x60>)
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <_sbrk+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d102      	bne.n	8001cea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <_sbrk+0x64>)
 8001ce6:	4a12      	ldr	r2, [pc, #72]	; (8001d30 <_sbrk+0x68>)
 8001ce8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <_sbrk+0x64>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d207      	bcs.n	8001d08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cf8:	f00b fed2 	bl	800daa0 <__errno>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	220c      	movs	r2, #12
 8001d00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295
 8001d06:	e009      	b.n	8001d1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d08:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d0e:	4b07      	ldr	r3, [pc, #28]	; (8001d2c <_sbrk+0x64>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4413      	add	r3, r2
 8001d16:	4a05      	ldr	r2, [pc, #20]	; (8001d2c <_sbrk+0x64>)
 8001d18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	24080000 	.word	0x24080000
 8001d28:	00000800 	.word	0x00000800
 8001d2c:	2400342c 	.word	0x2400342c
 8001d30:	24003688 	.word	0x24003688

08001d34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d38:	4b39      	ldr	r3, [pc, #228]	; (8001e20 <SystemInit+0xec>)
 8001d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d3e:	4a38      	ldr	r2, [pc, #224]	; (8001e20 <SystemInit+0xec>)
 8001d40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d48:	4b36      	ldr	r3, [pc, #216]	; (8001e24 <SystemInit+0xf0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 030f 	and.w	r3, r3, #15
 8001d50:	2b06      	cmp	r3, #6
 8001d52:	d807      	bhi.n	8001d64 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d54:	4b33      	ldr	r3, [pc, #204]	; (8001e24 <SystemInit+0xf0>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f023 030f 	bic.w	r3, r3, #15
 8001d5c:	4a31      	ldr	r2, [pc, #196]	; (8001e24 <SystemInit+0xf0>)
 8001d5e:	f043 0307 	orr.w	r3, r3, #7
 8001d62:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001d64:	4b30      	ldr	r3, [pc, #192]	; (8001e28 <SystemInit+0xf4>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a2f      	ldr	r2, [pc, #188]	; (8001e28 <SystemInit+0xf4>)
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d70:	4b2d      	ldr	r3, [pc, #180]	; (8001e28 <SystemInit+0xf4>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001d76:	4b2c      	ldr	r3, [pc, #176]	; (8001e28 <SystemInit+0xf4>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	492b      	ldr	r1, [pc, #172]	; (8001e28 <SystemInit+0xf4>)
 8001d7c:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <SystemInit+0xf8>)
 8001d7e:	4013      	ands	r3, r2
 8001d80:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001d82:	4b28      	ldr	r3, [pc, #160]	; (8001e24 <SystemInit+0xf0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d007      	beq.n	8001d9e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001d8e:	4b25      	ldr	r3, [pc, #148]	; (8001e24 <SystemInit+0xf0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f023 030f 	bic.w	r3, r3, #15
 8001d96:	4a23      	ldr	r2, [pc, #140]	; (8001e24 <SystemInit+0xf0>)
 8001d98:	f043 0307 	orr.w	r3, r3, #7
 8001d9c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001d9e:	4b22      	ldr	r3, [pc, #136]	; (8001e28 <SystemInit+0xf4>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001da4:	4b20      	ldr	r3, [pc, #128]	; (8001e28 <SystemInit+0xf4>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001daa:	4b1f      	ldr	r3, [pc, #124]	; (8001e28 <SystemInit+0xf4>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001db0:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <SystemInit+0xf4>)
 8001db2:	4a1f      	ldr	r2, [pc, #124]	; (8001e30 <SystemInit+0xfc>)
 8001db4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001db6:	4b1c      	ldr	r3, [pc, #112]	; (8001e28 <SystemInit+0xf4>)
 8001db8:	4a1e      	ldr	r2, [pc, #120]	; (8001e34 <SystemInit+0x100>)
 8001dba:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001dbc:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <SystemInit+0xf4>)
 8001dbe:	4a1e      	ldr	r2, [pc, #120]	; (8001e38 <SystemInit+0x104>)
 8001dc0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001dc2:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <SystemInit+0xf4>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001dc8:	4b17      	ldr	r3, [pc, #92]	; (8001e28 <SystemInit+0xf4>)
 8001dca:	4a1b      	ldr	r2, [pc, #108]	; (8001e38 <SystemInit+0x104>)
 8001dcc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001dce:	4b16      	ldr	r3, [pc, #88]	; (8001e28 <SystemInit+0xf4>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001dd4:	4b14      	ldr	r3, [pc, #80]	; (8001e28 <SystemInit+0xf4>)
 8001dd6:	4a18      	ldr	r2, [pc, #96]	; (8001e38 <SystemInit+0x104>)
 8001dd8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001dda:	4b13      	ldr	r3, [pc, #76]	; (8001e28 <SystemInit+0xf4>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001de0:	4b11      	ldr	r3, [pc, #68]	; (8001e28 <SystemInit+0xf4>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a10      	ldr	r2, [pc, #64]	; (8001e28 <SystemInit+0xf4>)
 8001de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <SystemInit+0xf4>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001df2:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <SystemInit+0x108>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <SystemInit+0x10c>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001dfe:	d202      	bcs.n	8001e06 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001e00:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <SystemInit+0x110>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <SystemInit+0x114>)
 8001e08:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001e0c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e0e:	4b04      	ldr	r3, [pc, #16]	; (8001e20 <SystemInit+0xec>)
 8001e10:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e14:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000ed00 	.word	0xe000ed00
 8001e24:	52002000 	.word	0x52002000
 8001e28:	58024400 	.word	0x58024400
 8001e2c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001e30:	02020200 	.word	0x02020200
 8001e34:	01ff0000 	.word	0x01ff0000
 8001e38:	01010280 	.word	0x01010280
 8001e3c:	5c001000 	.word	0x5c001000
 8001e40:	ffff0000 	.word	0xffff0000
 8001e44:	51008108 	.word	0x51008108
 8001e48:	52004000 	.word	0x52004000

08001e4c <timer_wait_ms>:
#include "timer_handler.h"

#include "stdbool.h"
#include <stm32h7xx.h>

bool timer_wait_ms(uint32_t timer_start, uint32_t delay) {
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
    const uint32_t current_time = HAL_GetTick();
 8001e56:	f000 f8cb 	bl	8001ff0 <HAL_GetTick>
 8001e5a:	60f8      	str	r0, [r7, #12]
    if ((current_time - timer_start) >= delay) {
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d801      	bhi.n	8001e6c <timer_wait_ms+0x20>
        return true;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e000      	b.n	8001e6e <timer_wait_ms+0x22>
    }
    return false;
 8001e6c:	2300      	movs	r3, #0
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <timer_restart>:

void timer_restart(uint32_t* timer_to_restart) {
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
    *timer_to_restart = HAL_GetTick();
 8001e7e:	f000 f8b7 	bl	8001ff0 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001e90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ec8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e94:	f7ff ff4e 	bl	8001d34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e98:	480c      	ldr	r0, [pc, #48]	; (8001ecc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e9a:	490d      	ldr	r1, [pc, #52]	; (8001ed0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e9c:	4a0d      	ldr	r2, [pc, #52]	; (8001ed4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea0:	e002      	b.n	8001ea8 <LoopCopyDataInit>

08001ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea6:	3304      	adds	r3, #4

08001ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eac:	d3f9      	bcc.n	8001ea2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eae:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001eb0:	4c0a      	ldr	r4, [pc, #40]	; (8001edc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb4:	e001      	b.n	8001eba <LoopFillZerobss>

08001eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb8:	3204      	adds	r2, #4

08001eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ebc:	d3fb      	bcc.n	8001eb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ebe:	f00b fdf5 	bl	800daac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ec2:	f7ff fa67 	bl	8001394 <main>
  bx  lr
 8001ec6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ec8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001ecc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001ed0:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 8001ed4:	0801188c 	.word	0x0801188c
  ldr r2, =_sbss
 8001ed8:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 8001edc:	24003688 	.word	0x24003688

08001ee0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ee0:	e7fe      	b.n	8001ee0 <ADC3_IRQHandler>
	...

08001ee4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eea:	2003      	movs	r0, #3
 8001eec:	f000 f98c 	bl	8002208 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ef0:	f002 fb06 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	4b15      	ldr	r3, [pc, #84]	; (8001f4c <HAL_Init+0x68>)
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	0a1b      	lsrs	r3, r3, #8
 8001efc:	f003 030f 	and.w	r3, r3, #15
 8001f00:	4913      	ldr	r1, [pc, #76]	; (8001f50 <HAL_Init+0x6c>)
 8001f02:	5ccb      	ldrb	r3, [r1, r3]
 8001f04:	f003 031f 	and.w	r3, r3, #31
 8001f08:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f0e:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <HAL_Init+0x68>)
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	4a0e      	ldr	r2, [pc, #56]	; (8001f50 <HAL_Init+0x6c>)
 8001f18:	5cd3      	ldrb	r3, [r2, r3]
 8001f1a:	f003 031f 	and.w	r3, r3, #31
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	fa22 f303 	lsr.w	r3, r2, r3
 8001f24:	4a0b      	ldr	r2, [pc, #44]	; (8001f54 <HAL_Init+0x70>)
 8001f26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f28:	4a0b      	ldr	r2, [pc, #44]	; (8001f58 <HAL_Init+0x74>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f000 f814 	bl	8001f5c <HAL_InitTick>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e002      	b.n	8001f44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f3e:	f7ff fc4d 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	58024400 	.word	0x58024400
 8001f50:	08011004 	.word	0x08011004
 8001f54:	24000008 	.word	0x24000008
 8001f58:	24000004 	.word	0x24000004

08001f5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001f64:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <HAL_InitTick+0x60>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d101      	bne.n	8001f70 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e021      	b.n	8001fb4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001f70:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <HAL_InitTick+0x64>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <HAL_InitTick+0x60>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f86:	4618      	mov	r0, r3
 8001f88:	f000 f971 	bl	800226e <HAL_SYSTICK_Config>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e00e      	b.n	8001fb4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b0f      	cmp	r3, #15
 8001f9a:	d80a      	bhi.n	8001fb2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fa4:	f000 f93b 	bl	800221e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fa8:	4a06      	ldr	r2, [pc, #24]	; (8001fc4 <HAL_InitTick+0x68>)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e000      	b.n	8001fb4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	24000010 	.word	0x24000010
 8001fc0:	24000004 	.word	0x24000004
 8001fc4:	2400000c 	.word	0x2400000c

08001fc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <HAL_IncTick+0x20>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_IncTick+0x24>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	4a04      	ldr	r2, [pc, #16]	; (8001fec <HAL_IncTick+0x24>)
 8001fda:	6013      	str	r3, [r2, #0]
}
 8001fdc:	bf00      	nop
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	24000010 	.word	0x24000010
 8001fec:	24003430 	.word	0x24003430

08001ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff4:	4b03      	ldr	r3, [pc, #12]	; (8002004 <HAL_GetTick+0x14>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	24003430 	.word	0x24003430

08002008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002010:	f7ff ffee 	bl	8001ff0 <HAL_GetTick>
 8002014:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002020:	d005      	beq.n	800202e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <HAL_Delay+0x44>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	461a      	mov	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4413      	add	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800202e:	bf00      	nop
 8002030:	f7ff ffde 	bl	8001ff0 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	429a      	cmp	r2, r3
 800203e:	d8f7      	bhi.n	8002030 <HAL_Delay+0x28>
  {
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	24000010 	.word	0x24000010

08002050 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002054:	4b03      	ldr	r3, [pc, #12]	; (8002064 <HAL_GetREVID+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0c1b      	lsrs	r3, r3, #16
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	5c001000 	.word	0x5c001000

08002068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <__NVIC_SetPriorityGrouping+0x40>)
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207e:	68ba      	ldr	r2, [r7, #8]
 8002080:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002084:	4013      	ands	r3, r2
 8002086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002090:	4b06      	ldr	r3, [pc, #24]	; (80020ac <__NVIC_SetPriorityGrouping+0x44>)
 8002092:	4313      	orrs	r3, r2
 8002094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002096:	4a04      	ldr	r2, [pc, #16]	; (80020a8 <__NVIC_SetPriorityGrouping+0x40>)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	60d3      	str	r3, [r2, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00
 80020ac:	05fa0000 	.word	0x05fa0000

080020b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b4:	4b04      	ldr	r3, [pc, #16]	; (80020c8 <__NVIC_GetPriorityGrouping+0x18>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	0a1b      	lsrs	r3, r3, #8
 80020ba:	f003 0307 	and.w	r3, r3, #7
}
 80020be:	4618      	mov	r0, r3
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80020d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	db0b      	blt.n	80020f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020de:	88fb      	ldrh	r3, [r7, #6]
 80020e0:	f003 021f 	and.w	r2, r3, #31
 80020e4:	4907      	ldr	r1, [pc, #28]	; (8002104 <__NVIC_EnableIRQ+0x38>)
 80020e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	2001      	movs	r0, #1
 80020ee:	fa00 f202 	lsl.w	r2, r0, r2
 80020f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000e100 	.word	0xe000e100

08002108 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	6039      	str	r1, [r7, #0]
 8002112:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002114:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002118:	2b00      	cmp	r3, #0
 800211a:	db0a      	blt.n	8002132 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	b2da      	uxtb	r2, r3
 8002120:	490c      	ldr	r1, [pc, #48]	; (8002154 <__NVIC_SetPriority+0x4c>)
 8002122:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002126:	0112      	lsls	r2, r2, #4
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	440b      	add	r3, r1
 800212c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002130:	e00a      	b.n	8002148 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	b2da      	uxtb	r2, r3
 8002136:	4908      	ldr	r1, [pc, #32]	; (8002158 <__NVIC_SetPriority+0x50>)
 8002138:	88fb      	ldrh	r3, [r7, #6]
 800213a:	f003 030f 	and.w	r3, r3, #15
 800213e:	3b04      	subs	r3, #4
 8002140:	0112      	lsls	r2, r2, #4
 8002142:	b2d2      	uxtb	r2, r2
 8002144:	440b      	add	r3, r1
 8002146:	761a      	strb	r2, [r3, #24]
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	e000e100 	.word	0xe000e100
 8002158:	e000ed00 	.word	0xe000ed00

0800215c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800215c:	b480      	push	{r7}
 800215e:	b089      	sub	sp, #36	; 0x24
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f1c3 0307 	rsb	r3, r3, #7
 8002176:	2b04      	cmp	r3, #4
 8002178:	bf28      	it	cs
 800217a:	2304      	movcs	r3, #4
 800217c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3304      	adds	r3, #4
 8002182:	2b06      	cmp	r3, #6
 8002184:	d902      	bls.n	800218c <NVIC_EncodePriority+0x30>
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	3b03      	subs	r3, #3
 800218a:	e000      	b.n	800218e <NVIC_EncodePriority+0x32>
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002190:	f04f 32ff 	mov.w	r2, #4294967295
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43da      	mvns	r2, r3
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	401a      	ands	r2, r3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a4:	f04f 31ff 	mov.w	r1, #4294967295
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	fa01 f303 	lsl.w	r3, r1, r3
 80021ae:	43d9      	mvns	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b4:	4313      	orrs	r3, r2
         );
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3724      	adds	r7, #36	; 0x24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
	...

080021c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021d4:	d301      	bcc.n	80021da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021d6:	2301      	movs	r3, #1
 80021d8:	e00f      	b.n	80021fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021da:	4a0a      	ldr	r2, [pc, #40]	; (8002204 <SysTick_Config+0x40>)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3b01      	subs	r3, #1
 80021e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021e2:	210f      	movs	r1, #15
 80021e4:	f04f 30ff 	mov.w	r0, #4294967295
 80021e8:	f7ff ff8e 	bl	8002108 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021ec:	4b05      	ldr	r3, [pc, #20]	; (8002204 <SysTick_Config+0x40>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021f2:	4b04      	ldr	r3, [pc, #16]	; (8002204 <SysTick_Config+0x40>)
 80021f4:	2207      	movs	r2, #7
 80021f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021f8:	2300      	movs	r3, #0
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	e000e010 	.word	0xe000e010

08002208 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff ff29 	bl	8002068 <__NVIC_SetPriorityGrouping>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b086      	sub	sp, #24
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	60b9      	str	r1, [r7, #8]
 8002228:	607a      	str	r2, [r7, #4]
 800222a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800222c:	f7ff ff40 	bl	80020b0 <__NVIC_GetPriorityGrouping>
 8002230:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	6978      	ldr	r0, [r7, #20]
 8002238:	f7ff ff90 	bl	800215c <NVIC_EncodePriority>
 800223c:	4602      	mov	r2, r0
 800223e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002242:	4611      	mov	r1, r2
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff5f 	bl	8002108 <__NVIC_SetPriority>
}
 800224a:	bf00      	nop
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800225c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ff33 	bl	80020cc <__NVIC_EnableIRQ>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7ff ffa4 	bl	80021c4 <SysTick_Config>
 800227c:	4603      	mov	r3, r0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b098      	sub	sp, #96	; 0x60
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002290:	4a99      	ldr	r2, [pc, #612]	; (80024f8 <HAL_FDCAN_Init+0x270>)
 8002292:	f107 030c 	add.w	r3, r7, #12
 8002296:	4611      	mov	r1, r2
 8002298:	224c      	movs	r2, #76	; 0x4c
 800229a:	4618      	mov	r0, r3
 800229c:	f00b fc2a 	bl	800daf4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e239      	b.n	800271e <HAL_FDCAN_Init+0x496>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a93      	ldr	r2, [pc, #588]	; (80024fc <HAL_FDCAN_Init+0x274>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d106      	bne.n	80022c2 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80022bc:	461a      	mov	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	605a      	str	r2, [r3, #4]
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.TxElmtSize));
  }

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d155      	bne.n	800237a <HAL_FDCAN_Init+0xf2>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Reset callbacks to legacy functions */
    hfdcan->ClockCalibrationCallback    = HAL_FDCAN_ClockCalibrationCallback;    /* Legacy weak ClockCalibrationCallback    */
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a89      	ldr	r2, [pc, #548]	; (8002500 <HAL_FDCAN_Init+0x278>)
 80022da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    hfdcan->TxEventFifoCallback         = HAL_FDCAN_TxEventFifoCallback;         /* Legacy weak TxEventFifoCallback         */
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a88      	ldr	r2, [pc, #544]	; (8002504 <HAL_FDCAN_Init+0x27c>)
 80022e2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hfdcan->RxFifo0Callback             = HAL_FDCAN_RxFifo0Callback;             /* Legacy weak RxFifo0Callback             */
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a87      	ldr	r2, [pc, #540]	; (8002508 <HAL_FDCAN_Init+0x280>)
 80022ea:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    hfdcan->RxFifo1Callback             = HAL_FDCAN_RxFifo1Callback;             /* Legacy weak RxFifo1Callback             */
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a86      	ldr	r2, [pc, #536]	; (800250c <HAL_FDCAN_Init+0x284>)
 80022f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    hfdcan->TxFifoEmptyCallback         = HAL_FDCAN_TxFifoEmptyCallback;         /* Legacy weak TxFifoEmptyCallback         */
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a85      	ldr	r2, [pc, #532]	; (8002510 <HAL_FDCAN_Init+0x288>)
 80022fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    hfdcan->TxBufferCompleteCallback    = HAL_FDCAN_TxBufferCompleteCallback;    /* Legacy weak TxBufferCompleteCallback    */
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a84      	ldr	r2, [pc, #528]	; (8002514 <HAL_FDCAN_Init+0x28c>)
 8002302:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    hfdcan->TxBufferAbortCallback       = HAL_FDCAN_TxBufferAbortCallback;       /* Legacy weak TxBufferAbortCallback       */
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a83      	ldr	r2, [pc, #524]	; (8002518 <HAL_FDCAN_Init+0x290>)
 800230a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    hfdcan->RxBufferNewMessageCallback  = HAL_FDCAN_RxBufferNewMessageCallback;  /* Legacy weak RxBufferNewMessageCallback  */
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a82      	ldr	r2, [pc, #520]	; (800251c <HAL_FDCAN_Init+0x294>)
 8002312:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    hfdcan->HighPriorityMessageCallback = HAL_FDCAN_HighPriorityMessageCallback; /* Legacy weak HighPriorityMessageCallback */
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a81      	ldr	r2, [pc, #516]	; (8002520 <HAL_FDCAN_Init+0x298>)
 800231a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    hfdcan->TimestampWraparoundCallback = HAL_FDCAN_TimestampWraparoundCallback; /* Legacy weak TimestampWraparoundCallback */
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a80      	ldr	r2, [pc, #512]	; (8002524 <HAL_FDCAN_Init+0x29c>)
 8002322:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hfdcan->TimeoutOccurredCallback     = HAL_FDCAN_TimeoutOccurredCallback;     /* Legacy weak TimeoutOccurredCallback     */
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a7f      	ldr	r2, [pc, #508]	; (8002528 <HAL_FDCAN_Init+0x2a0>)
 800232a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hfdcan->ErrorCallback               = HAL_FDCAN_ErrorCallback;               /* Legacy weak ErrorCallback               */
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a7e      	ldr	r2, [pc, #504]	; (800252c <HAL_FDCAN_Init+0x2a4>)
 8002332:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
    hfdcan->ErrorStatusCallback         = HAL_FDCAN_ErrorStatusCallback;         /* Legacy weak ErrorStatusCallback         */
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a7d      	ldr	r2, [pc, #500]	; (8002530 <HAL_FDCAN_Init+0x2a8>)
 800233a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
    hfdcan->TT_ScheduleSyncCallback     = HAL_FDCAN_TT_ScheduleSyncCallback;     /* Legacy weak TT_ScheduleSyncCallback     */
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a7c      	ldr	r2, [pc, #496]	; (8002534 <HAL_FDCAN_Init+0x2ac>)
 8002342:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    hfdcan->TT_TimeMarkCallback         = HAL_FDCAN_TT_TimeMarkCallback;         /* Legacy weak TT_TimeMarkCallback         */
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a7b      	ldr	r2, [pc, #492]	; (8002538 <HAL_FDCAN_Init+0x2b0>)
 800234a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    hfdcan->TT_StopWatchCallback        = HAL_FDCAN_TT_StopWatchCallback;        /* Legacy weak TT_StopWatchCallback        */
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a7a      	ldr	r2, [pc, #488]	; (800253c <HAL_FDCAN_Init+0x2b4>)
 8002352:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    hfdcan->TT_GlobalTimeCallback       = HAL_FDCAN_TT_GlobalTimeCallback;       /* Legacy weak TT_GlobalTimeCallback       */
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a79      	ldr	r2, [pc, #484]	; (8002540 <HAL_FDCAN_Init+0x2b8>)
 800235a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

    if (hfdcan->MspInitCallback == NULL)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d103      	bne.n	8002370 <HAL_FDCAN_Init+0xe8>
    {
      hfdcan->MspInitCallback = HAL_FDCAN_MspInit;  /* Legacy weak MspInit */
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a76      	ldr	r2, [pc, #472]	; (8002544 <HAL_FDCAN_Init+0x2bc>)
 800236c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	4798      	blx	r3
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	699a      	ldr	r2, [r3, #24]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0210 	bic.w	r2, r2, #16
 8002388:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800238a:	f7ff fe31 	bl	8001ff0 <HAL_GetTick>
 800238e:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002390:	e014      	b.n	80023bc <HAL_FDCAN_Init+0x134>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002392:	f7ff fe2d 	bl	8001ff0 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b0a      	cmp	r3, #10
 800239e:	d90d      	bls.n	80023bc <HAL_FDCAN_Init+0x134>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023a6:	f043 0201 	orr.w	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2203      	movs	r2, #3
 80023b4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e1b0      	b.n	800271e <HAL_FDCAN_Init+0x496>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d0e3      	beq.n	8002392 <HAL_FDCAN_Init+0x10a>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	699a      	ldr	r2, [r3, #24]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 0201 	orr.w	r2, r2, #1
 80023d8:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023da:	f7ff fe09 	bl	8001ff0 <HAL_GetTick>
 80023de:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80023e0:	e014      	b.n	800240c <HAL_FDCAN_Init+0x184>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80023e2:	f7ff fe05 	bl	8001ff0 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b0a      	cmp	r3, #10
 80023ee:	d90d      	bls.n	800240c <HAL_FDCAN_Init+0x184>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023f6:	f043 0201 	orr.w	r2, r3, #1
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2203      	movs	r2, #3
 8002404:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e188      	b.n	800271e <HAL_FDCAN_Init+0x496>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0e3      	beq.n	80023e2 <HAL_FDCAN_Init+0x15a>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	699a      	ldr	r2, [r3, #24]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f042 0202 	orr.w	r2, r2, #2
 8002428:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	7c1b      	ldrb	r3, [r3, #16]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d108      	bne.n	8002444 <HAL_FDCAN_Init+0x1bc>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	699a      	ldr	r2, [r3, #24]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002440:	619a      	str	r2, [r3, #24]
 8002442:	e007      	b.n	8002454 <HAL_FDCAN_Init+0x1cc>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699a      	ldr	r2, [r3, #24]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002452:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	7c5b      	ldrb	r3, [r3, #17]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d108      	bne.n	800246e <HAL_FDCAN_Init+0x1e6>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	699a      	ldr	r2, [r3, #24]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800246a:	619a      	str	r2, [r3, #24]
 800246c:	e007      	b.n	800247e <HAL_FDCAN_Init+0x1f6>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	699a      	ldr	r2, [r3, #24]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800247c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	7c9b      	ldrb	r3, [r3, #18]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d108      	bne.n	8002498 <HAL_FDCAN_Init+0x210>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	699a      	ldr	r2, [r3, #24]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002494:	619a      	str	r2, [r3, #24]
 8002496:	e007      	b.n	80024a8 <HAL_FDCAN_Init+0x220>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	699a      	ldr	r2, [r3, #24]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024a6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	699a      	ldr	r2, [r3, #24]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80024cc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	691a      	ldr	r2, [r3, #16]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f022 0210 	bic.w	r2, r2, #16
 80024dc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d130      	bne.n	8002548 <HAL_FDCAN_Init+0x2c0>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	699a      	ldr	r2, [r3, #24]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f042 0204 	orr.w	r2, r2, #4
 80024f4:	619a      	str	r2, [r3, #24]
 80024f6:	e054      	b.n	80025a2 <HAL_FDCAN_Init+0x31a>
 80024f8:	08010f70 	.word	0x08010f70
 80024fc:	4000a000 	.word	0x4000a000
 8002500:	08002f99 	.word	0x08002f99
 8002504:	08002faf 	.word	0x08002faf
 8002508:	08002fc5 	.word	0x08002fc5
 800250c:	08002fdb 	.word	0x08002fdb
 8002510:	08002ff1 	.word	0x08002ff1
 8002514:	08003005 	.word	0x08003005
 8002518:	0800301b 	.word	0x0800301b
 800251c:	08003031 	.word	0x08003031
 8002520:	0800306d 	.word	0x0800306d
 8002524:	08003045 	.word	0x08003045
 8002528:	08003059 	.word	0x08003059
 800252c:	08003081 	.word	0x08003081
 8002530:	08003095 	.word	0x08003095
 8002534:	080030ab 	.word	0x080030ab
 8002538:	080030c1 	.word	0x080030c1
 800253c:	080030d7 	.word	0x080030d7
 8002540:	080030ef 	.word	0x080030ef
 8002544:	08001811 	.word	0x08001811
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d028      	beq.n	80025a2 <HAL_FDCAN_Init+0x31a>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	2b02      	cmp	r3, #2
 8002556:	d01c      	beq.n	8002592 <HAL_FDCAN_Init+0x30a>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	699a      	ldr	r2, [r3, #24]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002566:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f042 0210 	orr.w	r2, r2, #16
 8002576:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2b03      	cmp	r3, #3
 800257e:	d110      	bne.n	80025a2 <HAL_FDCAN_Init+0x31a>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	699a      	ldr	r2, [r3, #24]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0220 	orr.w	r2, r2, #32
 800258e:	619a      	str	r2, [r3, #24]
 8002590:	e007      	b.n	80025a2 <HAL_FDCAN_Init+0x31a>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	699a      	ldr	r2, [r3, #24]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0220 	orr.w	r2, r2, #32
 80025a0:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	3b01      	subs	r3, #1
 80025a8:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025b2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80025ba:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	3b01      	subs	r3, #1
 80025c4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80025ca:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80025cc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80025d6:	d115      	bne.n	8002604 <HAL_FDCAN_Init+0x37c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025dc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e2:	3b01      	subs	r3, #1
 80025e4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80025e6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	3b01      	subs	r3, #1
 80025ee:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80025f0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f8:	3b01      	subs	r3, #1
 80025fa:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8002600:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002602:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002608:	2b00      	cmp	r3, #0
 800260a:	d00a      	beq.n	8002622 <HAL_FDCAN_Init+0x39a>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800262a:	4413      	add	r3, r2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d011      	beq.n	8002654 <HAL_FDCAN_Init+0x3cc>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002638:	f023 0107 	bic.w	r1, r3, #7
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	3360      	adds	r3, #96	; 0x60
 8002644:	443b      	add	r3, r7
 8002646:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002658:	2b00      	cmp	r3, #0
 800265a:	d011      	beq.n	8002680 <HAL_FDCAN_Init+0x3f8>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002664:	f023 0107 	bic.w	r1, r3, #7
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	3360      	adds	r3, #96	; 0x60
 8002670:	443b      	add	r3, r7
 8002672:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002684:	2b00      	cmp	r3, #0
 8002686:	d012      	beq.n	80026ae <HAL_FDCAN_Init+0x426>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002690:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	3360      	adds	r3, #96	; 0x60
 800269c:	443b      	add	r3, r7
 800269e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80026a2:	011a      	lsls	r2, r3, #4
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d012      	beq.n	80026dc <HAL_FDCAN_Init+0x454>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80026be:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	3360      	adds	r3, #96	; 0x60
 80026ca:	443b      	add	r3, r7
 80026cc:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80026d0:	021a      	lsls	r2, r3, #8
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a11      	ldr	r2, [pc, #68]	; (8002728 <HAL_FDCAN_Init+0x4a0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d107      	bne.n	80026f6 <HAL_FDCAN_Init+0x46e>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f022 0203 	bic.w	r2, r2, #3
 80026f4:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f000 fcf8 	bl	8003104 <FDCAN_CalcultateRamBlockAddresses>
 8002714:	4603      	mov	r3, r0
 8002716:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 800271a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 800271e:	4618      	mov	r0, r3
 8002720:	3760      	adds	r7, #96	; 0x60
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	4000a000 	.word	0x4000a000

0800272c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b01      	cmp	r3, #1
 800273e:	d111      	bne.n	8002764 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2202      	movs	r2, #2
 8002744:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	699a      	ldr	r2, [r3, #24]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 0201 	bic.w	r2, r2, #1
 8002756:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	e008      	b.n	8002776 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800276a:	f043 0204 	orr.w	r2, r3, #4
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
  }
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002784:	b480      	push	{r7}
 8002786:	b08b      	sub	sp, #44	; 0x2c
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800279c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800279e:	7efb      	ldrb	r3, [r7, #27]
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	f040 814b 	bne.w	8002a3c <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2b40      	cmp	r3, #64	; 0x40
 80027aa:	d14d      	bne.n	8002848 <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80027b4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d109      	bne.n	80027d0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027c2:	f043 0220 	orr.w	r2, r3, #32
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e13e      	b.n	8002a4e <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80027d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d109      	bne.n	80027f4 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e12c      	b.n	8002a4e <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80027fc:	0e1b      	lsrs	r3, r3, #24
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b01      	cmp	r3, #1
 8002804:	d10b      	bne.n	800281e <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800280e:	0fdb      	lsrs	r3, r3, #31
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002818:	d101      	bne.n	800281e <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800281a:	2301      	movs	r3, #1
 800281c:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002826:	0a1b      	lsrs	r3, r3, #8
 8002828:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800282c:	69fa      	ldr	r2, [r7, #28]
 800282e:	4413      	add	r3, r2
 8002830:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283a:	69f9      	ldr	r1, [r7, #28]
 800283c:	fb01 f303 	mul.w	r3, r1, r3
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	627b      	str	r3, [r7, #36]	; 0x24
 8002846:	e069      	b.n	800291c <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	2b41      	cmp	r3, #65	; 0x41
 800284c:	d14d      	bne.n	80028ea <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002856:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d109      	bne.n	8002872 <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002864:	f043 0220 	orr.w	r2, r3, #32
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e0ed      	b.n	8002a4e <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800287a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800287e:	2b00      	cmp	r3, #0
 8002880:	d109      	bne.n	8002896 <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002888:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e0db      	b.n	8002a4e <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800289e:	0e1b      	lsrs	r3, r3, #24
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d10b      	bne.n	80028c0 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80028b0:	0fdb      	lsrs	r3, r3, #31
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028ba:	d101      	bne.n	80028c0 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80028bc:	2301      	movs	r3, #1
 80028be:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80028c8:	0a1b      	lsrs	r3, r3, #8
 80028ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028ce:	69fa      	ldr	r2, [r7, #28]
 80028d0:	4413      	add	r3, r2
 80028d2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028dc:	69f9      	ldr	r1, [r7, #28]
 80028de:	fb01 f303 	mul.w	r3, r1, r3
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	4413      	add	r3, r2
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
 80028e8:	e018      	b.n	800291c <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d309      	bcc.n	8002908 <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028fa:	f043 0220 	orr.w	r2, r3, #32
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0a2      	b.n	8002a4e <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002910:	68b9      	ldr	r1, [r7, #8]
 8002912:	fb01 f303 	mul.w	r3, r1, r3
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	4413      	add	r3, r2
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d107      	bne.n	8002940 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	0c9b      	lsrs	r3, r3, #18
 8002936:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	e005      	b.n	800294c <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800294c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002966:	3304      	adds	r3, #4
 8002968:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	b29a      	uxth	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8002974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800298c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 8002998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	0e1b      	lsrs	r3, r3, #24
 800299e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 80029a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	0fda      	lsrs	r2, r3, #31
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80029b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b2:	3304      	adds	r3, #4
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 80029ba:	2300      	movs	r3, #0
 80029bc:	623b      	str	r3, [r7, #32]
 80029be:	e00a      	b.n	80029d6 <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	6a3b      	ldr	r3, [r7, #32]
 80029c4:	441a      	add	r2, r3
 80029c6:	6839      	ldr	r1, [r7, #0]
 80029c8:	6a3b      	ldr	r3, [r7, #32]
 80029ca:	440b      	add	r3, r1
 80029cc:	7812      	ldrb	r2, [r2, #0]
 80029ce:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 80029d0:	6a3b      	ldr	r3, [r7, #32]
 80029d2:	3301      	adds	r3, #1
 80029d4:	623b      	str	r3, [r7, #32]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	0c1b      	lsrs	r3, r3, #16
 80029dc:	4a1f      	ldr	r2, [pc, #124]	; (8002a5c <HAL_FDCAN_GetRxMessage+0x2d8>)
 80029de:	5cd3      	ldrb	r3, [r2, r3]
 80029e0:	461a      	mov	r2, r3
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d3eb      	bcc.n	80029c0 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b40      	cmp	r3, #64	; 0x40
 80029ec:	d105      	bne.n	80029fa <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	69fa      	ldr	r2, [r7, #28]
 80029f4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80029f8:	e01e      	b.n	8002a38 <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	2b41      	cmp	r3, #65	; 0x41
 80029fe:	d105      	bne.n	8002a0c <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	69fa      	ldr	r2, [r7, #28]
 8002a06:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8002a0a:	e015      	b.n	8002a38 <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b1f      	cmp	r3, #31
 8002a10:	d808      	bhi.n	8002a24 <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2101      	movs	r1, #1
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8002a22:	e009      	b.n	8002a38 <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	f003 021f 	and.w	r2, r3, #31
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2101      	movs	r1, #1
 8002a30:	fa01 f202 	lsl.w	r2, r1, r2
 8002a34:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	e008      	b.n	8002a4e <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a42:	f043 0208 	orr.w	r2, r3, #8
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
  }
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	372c      	adds	r7, #44	; 0x2c
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	08011014 	.word	0x08011014

08002a60 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Level Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	2b40      	cmp	r3, #64	; 0x40
 8002a6e:	d107      	bne.n	8002a80 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002a78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a7c:	60fb      	str	r3, [r7, #12]
 8002a7e:	e006      	b.n	8002a8e <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002a88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a8c:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b096      	sub	sp, #88	; 0x58
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8002aa4:	4b97      	ldr	r3, [pc, #604]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	079b      	lsls	r3, r3, #30
 8002aaa:	657b      	str	r3, [r7, #84]	; 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8002aac:	4b95      	ldr	r3, [pc, #596]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	079b      	lsls	r3, r3, #30
 8002ab2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	657b      	str	r3, [r7, #84]	; 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002abe:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002ac2:	653b      	str	r3, [r7, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002acc:	4013      	ands	r3, r2
 8002ace:	653b      	str	r3, [r7, #80]	; 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	64fb      	str	r3, [r7, #76]	; 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002af2:	64bb      	str	r3, [r7, #72]	; 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002afc:	4013      	ands	r3, r2
 8002afe:	64bb      	str	r3, [r7, #72]	; 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b06:	f003 5371 	and.w	r3, r3, #1010827264	; 0x3c400000
 8002b0a:	647b      	str	r3, [r7, #68]	; 0x44
  Errors &= hfdcan->Instance->IE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b14:	4013      	ands	r3, r2
 8002b16:	647b      	str	r3, [r7, #68]	; 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1e:	f003 7360 	and.w	r3, r3, #58720256	; 0x3800000
 8002b22:	643b      	str	r3, [r7, #64]	; 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	643b      	str	r3, [r7, #64]	; 0x40
  itsourceIE = hfdcan->Instance->IE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b36:	63fb      	str	r3, [r7, #60]	; 0x3c
  itflagIR = hfdcan->Instance->IR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b3e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d012      	beq.n	8002b72 <HAL_FDCAN_IRQHandler+0xd6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b4e:	0a1b      	lsrs	r3, r3, #8
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d00c      	beq.n	8002b72 <HAL_FDCAN_IRQHandler+0xd6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b60:	651a      	str	r2, [r3, #80]	; 0x50
 8002b62:	4b68      	ldr	r3, [pc, #416]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b74:	0a9b      	lsrs	r3, r3, #10
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d01f      	beq.n	8002bbe <HAL_FDCAN_IRQHandler+0x122>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b80:	0a9b      	lsrs	r3, r3, #10
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d019      	beq.n	8002bbe <HAL_FDCAN_IRQHandler+0x122>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002b92:	637b      	str	r3, [r7, #52]	; 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8002b9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	637b      	str	r3, [r7, #52]	; 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002baa:	651a      	str	r2, [r3, #80]	; 0x50
 8002bac:	4b55      	ldr	r3, [pc, #340]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002bb8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8002bbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00f      	beq.n	8002be4 <HAL_FDCAN_IRQHandler+0x148>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002bca:	4b4f      	ldr	r3, [pc, #316]	; (8002d08 <HAL_FDCAN_IRQHandler+0x26c>)
 8002bcc:	400b      	ands	r3, r1
 8002bce:	6513      	str	r3, [r2, #80]	; 0x50
 8002bd0:	4a4c      	ldr	r2, [pc, #304]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002bd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bd4:	0f9b      	lsrs	r3, r3, #30
 8002bd6:	6113      	str	r3, [r2, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002bde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002be4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00f      	beq.n	8002c0a <HAL_FDCAN_IRQHandler+0x16e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002bf0:	4b45      	ldr	r3, [pc, #276]	; (8002d08 <HAL_FDCAN_IRQHandler+0x26c>)
 8002bf2:	400b      	ands	r3, r1
 8002bf4:	6513      	str	r3, [r2, #80]	; 0x50
 8002bf6:	4a43      	ldr	r2, [pc, #268]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002bf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bfa:	0f9b      	lsrs	r3, r3, #30
 8002bfc:	6113      	str	r3, [r2, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002c04:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	4798      	blx	r3
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002c0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00f      	beq.n	8002c30 <HAL_FDCAN_IRQHandler+0x194>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002c16:	4b3c      	ldr	r3, [pc, #240]	; (8002d08 <HAL_FDCAN_IRQHandler+0x26c>)
 8002c18:	400b      	ands	r3, r1
 8002c1a:	6513      	str	r3, [r2, #80]	; 0x50
 8002c1c:	4a39      	ldr	r2, [pc, #228]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002c1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c20:	0f9b      	lsrs	r3, r3, #30
 8002c22:	6113      	str	r3, [r2, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002c2a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	4798      	blx	r3
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002c30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00f      	beq.n	8002c56 <HAL_FDCAN_IRQHandler+0x1ba>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002c3c:	4b32      	ldr	r3, [pc, #200]	; (8002d08 <HAL_FDCAN_IRQHandler+0x26c>)
 8002c3e:	400b      	ands	r3, r1
 8002c40:	6513      	str	r3, [r2, #80]	; 0x50
 8002c42:	4a30      	ldr	r2, [pc, #192]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002c44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c46:	0f9b      	lsrs	r3, r3, #30
 8002c48:	6113      	str	r3, [r2, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002c50:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	4798      	blx	r3
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c58:	0adb      	lsrs	r3, r3, #11
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d012      	beq.n	8002c88 <HAL_FDCAN_IRQHandler+0x1ec>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c64:	0adb      	lsrs	r3, r3, #11
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d00c      	beq.n	8002c88 <HAL_FDCAN_IRQHandler+0x1ec>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c76:	651a      	str	r2, [r3, #80]	; 0x50
 8002c78:	4b22      	ldr	r3, [pc, #136]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8002c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c8a:	0a5b      	lsrs	r3, r3, #9
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d01f      	beq.n	8002cd4 <HAL_FDCAN_IRQHandler+0x238>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c96:	0a5b      	lsrs	r3, r3, #9
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d019      	beq.n	8002cd4 <HAL_FDCAN_IRQHandler+0x238>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ca8:	633b      	str	r3, [r7, #48]	; 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	633b      	str	r3, [r7, #48]	; 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cc0:	651a      	str	r2, [r3, #80]	; 0x50
 8002cc2:	4b10      	ldr	r3, [pc, #64]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002cce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8002cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cd6:	0cdb      	lsrs	r3, r3, #19
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d017      	beq.n	8002d10 <HAL_FDCAN_IRQHandler+0x274>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8002ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ce2:	0cdb      	lsrs	r3, r3, #19
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d011      	beq.n	8002d10 <HAL_FDCAN_IRQHandler+0x274>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002cf4:	651a      	str	r2, [r3, #80]	; 0x50
 8002cf6:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <HAL_FDCAN_IRQHandler+0x268>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002d02:	e003      	b.n	8002d0c <HAL_FDCAN_IRQHandler+0x270>
 8002d04:	4000a800 	.word	0x4000a800
 8002d08:	3fcfffff 	.word	0x3fcfffff
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d12:	0c1b      	lsrs	r3, r3, #16
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d012      	beq.n	8002d42 <HAL_FDCAN_IRQHandler+0x2a6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d1e:	0c1b      	lsrs	r3, r3, #16
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00c      	beq.n	8002d42 <HAL_FDCAN_IRQHandler+0x2a6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d30:	651a      	str	r2, [r3, #80]	; 0x50
 8002d32:	4b96      	ldr	r3, [pc, #600]	; (8002f8c <HAL_FDCAN_IRQHandler+0x4f0>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d44:	0c9b      	lsrs	r3, r3, #18
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d012      	beq.n	8002d74 <HAL_FDCAN_IRQHandler+0x2d8>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d50:	0c9b      	lsrs	r3, r3, #18
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00c      	beq.n	8002d74 <HAL_FDCAN_IRQHandler+0x2d8>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002d62:	651a      	str	r2, [r3, #80]	; 0x50
 8002d64:	4b89      	ldr	r3, [pc, #548]	; (8002f8c <HAL_FDCAN_IRQHandler+0x4f0>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	611a      	str	r2, [r3, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d76:	0c5b      	lsrs	r3, r3, #17
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d015      	beq.n	8002dac <HAL_FDCAN_IRQHandler+0x310>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d82:	0c5b      	lsrs	r3, r3, #17
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00f      	beq.n	8002dac <HAL_FDCAN_IRQHandler+0x310>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d94:	651a      	str	r2, [r3, #80]	; 0x50
 8002d96:	4b7d      	ldr	r3, [pc, #500]	; (8002f8c <HAL_FDCAN_IRQHandler+0x4f0>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002da2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00f      	beq.n	8002dd2 <HAL_FDCAN_IRQHandler+0x336>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002db8:	4b75      	ldr	r3, [pc, #468]	; (8002f90 <HAL_FDCAN_IRQHandler+0x4f4>)
 8002dba:	400b      	ands	r3, r1
 8002dbc:	6513      	str	r3, [r2, #80]	; 0x50
 8002dbe:	4a73      	ldr	r2, [pc, #460]	; (8002f8c <HAL_FDCAN_IRQHandler+0x4f0>)
 8002dc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dc2:	0f9b      	lsrs	r3, r3, #30
 8002dc4:	6113      	str	r3, [r2, #16]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8002dcc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	4798      	blx	r3
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002dd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d011      	beq.n	8002dfc <HAL_FDCAN_IRQHandler+0x360>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002dde:	4b6c      	ldr	r3, [pc, #432]	; (8002f90 <HAL_FDCAN_IRQHandler+0x4f4>)
 8002de0:	400b      	ands	r3, r1
 8002de2:	6513      	str	r3, [r2, #80]	; 0x50
 8002de4:	4a69      	ldr	r2, [pc, #420]	; (8002f8c <HAL_FDCAN_IRQHandler+0x4f0>)
 8002de6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002de8:	0f9b      	lsrs	r3, r3, #30
 8002dea:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002df2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002df4:	431a      	orrs	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a64      	ldr	r2, [pc, #400]	; (8002f94 <HAL_FDCAN_IRQHandler+0x4f8>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	f040 80b4 	bne.w	8002f70 <HAL_FDCAN_IRQHandler+0x4d4>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 80ac 	beq.w	8002f70 <HAL_FDCAN_IRQHandler+0x4d4>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	62fb      	str	r3, [r7, #44]	; 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	6a1b      	ldr	r3, [r3, #32]
 8002e36:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e44:	4013      	ands	r3, r2
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002e52:	627b      	str	r3, [r7, #36]	; 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	627b      	str	r3, [r7, #36]	; 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	f403 43fc 	and.w	r3, r3, #32256	; 0x7e00
 8002e6a:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e72:	6a3a      	ldr	r2, [r7, #32]
 8002e74:	4013      	ands	r3, r2
 8002e76:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	6a1b      	ldr	r3, [r3, #32]
 8002e7e:	f403 23f0 	and.w	r3, r3, #491520	; 0x78000
 8002e82:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e96:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8002ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <HAL_FDCAN_IRQHandler+0x41e>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002eac:	621a      	str	r2, [r3, #32]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002eb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	4798      	blx	r3
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8002eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d009      	beq.n	8002ed4 <HAL_FDCAN_IRQHandler+0x438>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ec6:	621a      	str	r2, [r3, #32]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ece:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	4798      	blx	r3
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	099b      	lsrs	r3, r3, #6
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d01c      	beq.n	8002f1a <HAL_FDCAN_IRQHandler+0x47e>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	099b      	lsrs	r3, r3, #6
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d016      	beq.n	8002f1a <HAL_FDCAN_IRQHandler+0x47e>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef2:	0c1b      	lsrs	r3, r3, #16
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f02:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2240      	movs	r2, #64	; 0x40
 8002f0a:	621a      	str	r2, [r3, #32]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	6939      	ldr	r1, [r7, #16]
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	4798      	blx	r3
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d009      	beq.n	8002f34 <HAL_FDCAN_IRQHandler+0x498>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f26:	621a      	str	r2, [r3, #32]

#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	4798      	blx	r3
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00b      	beq.n	8002f52 <HAL_FDCAN_IRQHandler+0x4b6>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	6a3a      	ldr	r2, [r7, #32]
 8002f40:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002f48:	6a3b      	ldr	r3, [r7, #32]
 8002f4a:	431a      	orrs	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d00b      	beq.n	8002f70 <HAL_FDCAN_IRQHandler+0x4d4>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	69fa      	ldr	r2, [r7, #28]
 8002f5e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d004      	beq.n	8002f84 <HAL_FDCAN_IRQHandler+0x4e8>
  {
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4798      	blx	r3
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002f84:	bf00      	nop
 8002f86:	3758      	adds	r7, #88	; 0x58
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	4000a800 	.word	0x4000a800
 8002f90:	3fcfffff 	.word	0x3fcfffff
 8002f94:	4000a000 	.word	0x4000a000

08002f98 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8002fa2:	bf00      	nop
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002fb8:	bf00      	nop
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	b083      	sub	sp, #12
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
 8002fe2:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002ff8:	bf00      	nop
 8002ffa:	370c      	adds	r7, #12
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800309e:	bf00      	nop
 80030a0:	370c      	adds	r7, #12
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr

080030aa <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
 80030b2:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80030ca:	bf00      	nop
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b085      	sub	sp, #20
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80030e2:	bf00      	nop
 80030e4:	3714      	adds	r7, #20
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80030ee:	b480      	push	{r7}
 80030f0:	b083      	sub	sp, #12
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
 80030f6:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003110:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800311a:	4ba7      	ldr	r3, [pc, #668]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800311c:	4013      	ands	r3, r2
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	0091      	lsls	r1, r2, #2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6812      	ldr	r2, [r2, #0]
 8003126:	430b      	orrs	r3, r1
 8003128:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003134:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313c:	041a      	lsls	r2, r3, #16
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	4413      	add	r3, r2
 8003150:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800315a:	4b97      	ldr	r3, [pc, #604]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800315c:	4013      	ands	r3, r2
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	0091      	lsls	r1, r2, #2
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6812      	ldr	r2, [r2, #0]
 8003166:	430b      	orrs	r3, r1
 8003168:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003174:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317c:	041a      	lsls	r2, r3, #16
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	4413      	add	r3, r2
 8003192:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800319c:	4b86      	ldr	r3, [pc, #536]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800319e:	4013      	ands	r3, r2
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	0091      	lsls	r1, r2, #2
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	430b      	orrs	r3, r1
 80031aa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80031b6:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	041a      	lsls	r2, r3, #16
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	4413      	add	r3, r2
 80031da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80031e4:	4b74      	ldr	r3, [pc, #464]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80031e6:	4013      	ands	r3, r2
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	0091      	lsls	r1, r2, #2
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6812      	ldr	r2, [r2, #0]
 80031f0:	430b      	orrs	r3, r1
 80031f2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80031fe:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003206:	041a      	lsls	r2, r3, #16
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800321a:	fb02 f303 	mul.w	r3, r2, r3
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	4413      	add	r3, r2
 8003222:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800322c:	4b62      	ldr	r3, [pc, #392]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800322e:	4013      	ands	r3, r2
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	0091      	lsls	r1, r2, #2
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6812      	ldr	r2, [r2, #0]
 8003238:	430b      	orrs	r3, r1
 800323a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003246:	fb02 f303 	mul.w	r3, r2, r3
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	4413      	add	r3, r2
 800324e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003258:	4b57      	ldr	r3, [pc, #348]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800325a:	4013      	ands	r3, r2
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	0091      	lsls	r1, r2, #2
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	430b      	orrs	r3, r1
 8003266:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003272:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800327a:	041a      	lsls	r2, r3, #16
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	430a      	orrs	r2, r1
 8003282:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	4413      	add	r3, r2
 8003290:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800329a:	4b47      	ldr	r3, [pc, #284]	; (80033b8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800329c:	4013      	ands	r3, r2
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	0091      	lsls	r1, r2, #2
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	430b      	orrs	r3, r1
 80032a8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80032b4:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032bc:	041a      	lsls	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	430a      	orrs	r2, r1
 80032c4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80032d0:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d8:	061a      	lsls	r2, r3, #24
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	430a      	orrs	r2, r1
 80032e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032e8:	4b34      	ldr	r3, [pc, #208]	; (80033bc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80032ea:	4413      	add	r3, r2
 80032ec:	009a      	lsls	r2, r3, #2
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	441a      	add	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	441a      	add	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800331e:	fb01 f303 	mul.w	r3, r1, r3
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	441a      	add	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003332:	6879      	ldr	r1, [r7, #4]
 8003334:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8003336:	fb01 f303 	mul.w	r3, r1, r3
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	441a      	add	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	6d49      	ldr	r1, [r1, #84]	; 0x54
 800334e:	fb01 f303 	mul.w	r3, r1, r3
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	441a      	add	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	441a      	add	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800337e:	fb01 f303 	mul.w	r3, r1, r3
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	441a      	add	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800339a:	fb01 f303 	mul.w	r3, r1, r3
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	441a      	add	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ae:	4a04      	ldr	r2, [pc, #16]	; (80033c0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d915      	bls.n	80033e0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80033b4:	e006      	b.n	80033c4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80033b6:	bf00      	nop
 80033b8:	ffff0003 	.word	0xffff0003
 80033bc:	10002b00 	.word	0x10002b00
 80033c0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033ca:	f043 0220 	orr.w	r2, r3, #32
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2203      	movs	r2, #3
 80033d8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e010      	b.n	8003402 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	e005      	b.n	80033f4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	3304      	adds	r3, #4
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033fa:	68fa      	ldr	r2, [r7, #12]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d3f3      	bcc.n	80033e8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop

08003410 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003410:	b480      	push	{r7}
 8003412:	b089      	sub	sp, #36	; 0x24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800341a:	2300      	movs	r3, #0
 800341c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800341e:	4b89      	ldr	r3, [pc, #548]	; (8003644 <HAL_GPIO_Init+0x234>)
 8003420:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003422:	e194      	b.n	800374e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	2101      	movs	r1, #1
 800342a:	69fb      	ldr	r3, [r7, #28]
 800342c:	fa01 f303 	lsl.w	r3, r1, r3
 8003430:	4013      	ands	r3, r2
 8003432:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	2b00      	cmp	r3, #0
 8003438:	f000 8186 	beq.w	8003748 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 0303 	and.w	r3, r3, #3
 8003444:	2b01      	cmp	r3, #1
 8003446:	d005      	beq.n	8003454 <HAL_GPIO_Init+0x44>
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f003 0303 	and.w	r3, r3, #3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d130      	bne.n	80034b6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	2203      	movs	r2, #3
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	4013      	ands	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	fa02 f303 	lsl.w	r3, r2, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4313      	orrs	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800348a:	2201      	movs	r2, #1
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43db      	mvns	r3, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4013      	ands	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	091b      	lsrs	r3, r3, #4
 80034a0:	f003 0201 	and.w	r2, r3, #1
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	fa02 f303 	lsl.w	r3, r2, r3
 80034aa:	69ba      	ldr	r2, [r7, #24]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	2b03      	cmp	r3, #3
 80034c0:	d017      	beq.n	80034f2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	2203      	movs	r2, #3
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43db      	mvns	r3, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4013      	ands	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d123      	bne.n	8003546 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	08da      	lsrs	r2, r3, #3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	3208      	adds	r2, #8
 8003506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800350a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	220f      	movs	r2, #15
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43db      	mvns	r3, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4013      	ands	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	4313      	orrs	r3, r2
 8003536:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	08da      	lsrs	r2, r3, #3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3208      	adds	r2, #8
 8003540:	69b9      	ldr	r1, [r7, #24]
 8003542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	2203      	movs	r2, #3
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	43db      	mvns	r3, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4013      	ands	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 0203 	and.w	r2, r3, #3
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4313      	orrs	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 80e0 	beq.w	8003748 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003588:	4b2f      	ldr	r3, [pc, #188]	; (8003648 <HAL_GPIO_Init+0x238>)
 800358a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800358e:	4a2e      	ldr	r2, [pc, #184]	; (8003648 <HAL_GPIO_Init+0x238>)
 8003590:	f043 0302 	orr.w	r3, r3, #2
 8003594:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003598:	4b2b      	ldr	r3, [pc, #172]	; (8003648 <HAL_GPIO_Init+0x238>)
 800359a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035a6:	4a29      	ldr	r2, [pc, #164]	; (800364c <HAL_GPIO_Init+0x23c>)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	089b      	lsrs	r3, r3, #2
 80035ac:	3302      	adds	r3, #2
 80035ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	f003 0303 	and.w	r3, r3, #3
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	220f      	movs	r2, #15
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	69ba      	ldr	r2, [r7, #24]
 80035c6:	4013      	ands	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a20      	ldr	r2, [pc, #128]	; (8003650 <HAL_GPIO_Init+0x240>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d052      	beq.n	8003678 <HAL_GPIO_Init+0x268>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a1f      	ldr	r2, [pc, #124]	; (8003654 <HAL_GPIO_Init+0x244>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d031      	beq.n	800363e <HAL_GPIO_Init+0x22e>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a1e      	ldr	r2, [pc, #120]	; (8003658 <HAL_GPIO_Init+0x248>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d02b      	beq.n	800363a <HAL_GPIO_Init+0x22a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4a1d      	ldr	r2, [pc, #116]	; (800365c <HAL_GPIO_Init+0x24c>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d025      	beq.n	8003636 <HAL_GPIO_Init+0x226>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a1c      	ldr	r2, [pc, #112]	; (8003660 <HAL_GPIO_Init+0x250>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d01f      	beq.n	8003632 <HAL_GPIO_Init+0x222>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a1b      	ldr	r2, [pc, #108]	; (8003664 <HAL_GPIO_Init+0x254>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d019      	beq.n	800362e <HAL_GPIO_Init+0x21e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	4a1a      	ldr	r2, [pc, #104]	; (8003668 <HAL_GPIO_Init+0x258>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d013      	beq.n	800362a <HAL_GPIO_Init+0x21a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a19      	ldr	r2, [pc, #100]	; (800366c <HAL_GPIO_Init+0x25c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d00d      	beq.n	8003626 <HAL_GPIO_Init+0x216>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a18      	ldr	r2, [pc, #96]	; (8003670 <HAL_GPIO_Init+0x260>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d007      	beq.n	8003622 <HAL_GPIO_Init+0x212>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a17      	ldr	r2, [pc, #92]	; (8003674 <HAL_GPIO_Init+0x264>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d101      	bne.n	800361e <HAL_GPIO_Init+0x20e>
 800361a:	2309      	movs	r3, #9
 800361c:	e02d      	b.n	800367a <HAL_GPIO_Init+0x26a>
 800361e:	230a      	movs	r3, #10
 8003620:	e02b      	b.n	800367a <HAL_GPIO_Init+0x26a>
 8003622:	2308      	movs	r3, #8
 8003624:	e029      	b.n	800367a <HAL_GPIO_Init+0x26a>
 8003626:	2307      	movs	r3, #7
 8003628:	e027      	b.n	800367a <HAL_GPIO_Init+0x26a>
 800362a:	2306      	movs	r3, #6
 800362c:	e025      	b.n	800367a <HAL_GPIO_Init+0x26a>
 800362e:	2305      	movs	r3, #5
 8003630:	e023      	b.n	800367a <HAL_GPIO_Init+0x26a>
 8003632:	2304      	movs	r3, #4
 8003634:	e021      	b.n	800367a <HAL_GPIO_Init+0x26a>
 8003636:	2303      	movs	r3, #3
 8003638:	e01f      	b.n	800367a <HAL_GPIO_Init+0x26a>
 800363a:	2302      	movs	r3, #2
 800363c:	e01d      	b.n	800367a <HAL_GPIO_Init+0x26a>
 800363e:	2301      	movs	r3, #1
 8003640:	e01b      	b.n	800367a <HAL_GPIO_Init+0x26a>
 8003642:	bf00      	nop
 8003644:	58000080 	.word	0x58000080
 8003648:	58024400 	.word	0x58024400
 800364c:	58000400 	.word	0x58000400
 8003650:	58020000 	.word	0x58020000
 8003654:	58020400 	.word	0x58020400
 8003658:	58020800 	.word	0x58020800
 800365c:	58020c00 	.word	0x58020c00
 8003660:	58021000 	.word	0x58021000
 8003664:	58021400 	.word	0x58021400
 8003668:	58021800 	.word	0x58021800
 800366c:	58021c00 	.word	0x58021c00
 8003670:	58022000 	.word	0x58022000
 8003674:	58022400 	.word	0x58022400
 8003678:	2300      	movs	r3, #0
 800367a:	69fa      	ldr	r2, [r7, #28]
 800367c:	f002 0203 	and.w	r2, r2, #3
 8003680:	0092      	lsls	r2, r2, #2
 8003682:	4093      	lsls	r3, r2
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4313      	orrs	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800368a:	4938      	ldr	r1, [pc, #224]	; (800376c <HAL_GPIO_Init+0x35c>)
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	089b      	lsrs	r3, r3, #2
 8003690:	3302      	adds	r3, #2
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003698:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4013      	ands	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80036be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80036c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	43db      	mvns	r3, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4013      	ands	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80036ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	43db      	mvns	r3, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4013      	ands	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d003      	beq.n	8003718 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	43db      	mvns	r3, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4013      	ands	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	3301      	adds	r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	f47f ae63 	bne.w	8003424 <HAL_GPIO_Init+0x14>
  }
}
 800375e:	bf00      	nop
 8003760:	bf00      	nop
 8003762:	3724      	adds	r7, #36	; 0x24
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr
 800376c:	58000400 	.word	0x58000400

08003770 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	887b      	ldrh	r3, [r7, #2]
 8003782:	4013      	ands	r3, r2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d002      	beq.n	800378e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003788:	2301      	movs	r3, #1
 800378a:	73fb      	strb	r3, [r7, #15]
 800378c:	e001      	b.n	8003792 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800378e:	2300      	movs	r3, #0
 8003790:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003792:	7bfb      	ldrb	r3, [r7, #15]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	807b      	strh	r3, [r7, #2]
 80037ac:	4613      	mov	r3, r2
 80037ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037b0:	787b      	ldrb	r3, [r7, #1]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037b6:	887a      	ldrh	r2, [r7, #2]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80037bc:	e003      	b.n	80037c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80037be:	887b      	ldrh	r3, [r7, #2]
 80037c0:	041a      	lsls	r2, r3, #16
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	619a      	str	r2, [r3, #24]
}
 80037c6:	bf00      	nop
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b085      	sub	sp, #20
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	460b      	mov	r3, r1
 80037dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80037e4:	887a      	ldrh	r2, [r7, #2]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	4013      	ands	r3, r2
 80037ea:	041a      	lsls	r2, r3, #16
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	43d9      	mvns	r1, r3
 80037f0:	887b      	ldrh	r3, [r7, #2]
 80037f2:	400b      	ands	r3, r1
 80037f4:	431a      	orrs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	619a      	str	r2, [r3, #24]
}
 80037fa:	bf00      	nop
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d101      	bne.n	8003818 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e041      	b.n	800389c <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003820:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f245 5255 	movw	r2, #21845	; 0x5555
 800382a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	6852      	ldr	r2, [r2, #4]
 8003834:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6892      	ldr	r2, [r2, #8]
 800383e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003840:	f7fe fbd6 	bl	8001ff0 <HAL_GetTick>
 8003844:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003846:	e00f      	b.n	8003868 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003848:	f7fe fbd2 	bl	8001ff0 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b31      	cmp	r3, #49	; 0x31
 8003854:	d908      	bls.n	8003868 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	f003 0307 	and.w	r3, r3, #7
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e019      	b.n	800389c <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f003 0307 	and.w	r3, r3, #7
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1e8      	bne.n	8003848 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	691a      	ldr	r2, [r3, #16]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	429a      	cmp	r2, r3
 8003882:	d005      	beq.n	8003890 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	68d2      	ldr	r2, [r2, #12]
 800388c:	611a      	str	r2, [r3, #16]
 800388e:	e004      	b.n	800389a <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003898:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80038b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80038cc:	4b19      	ldr	r3, [pc, #100]	; (8003934 <HAL_PWREx_ConfigSupply+0x70>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d00a      	beq.n	80038ee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80038d8:	4b16      	ldr	r3, [pc, #88]	; (8003934 <HAL_PWREx_ConfigSupply+0x70>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d001      	beq.n	80038ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e01f      	b.n	800392a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e01d      	b.n	800392a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80038ee:	4b11      	ldr	r3, [pc, #68]	; (8003934 <HAL_PWREx_ConfigSupply+0x70>)
 80038f0:	68db      	ldr	r3, [r3, #12]
 80038f2:	f023 0207 	bic.w	r2, r3, #7
 80038f6:	490f      	ldr	r1, [pc, #60]	; (8003934 <HAL_PWREx_ConfigSupply+0x70>)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80038fe:	f7fe fb77 	bl	8001ff0 <HAL_GetTick>
 8003902:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003904:	e009      	b.n	800391a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003906:	f7fe fb73 	bl	8001ff0 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003914:	d901      	bls.n	800391a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e007      	b.n	800392a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800391a:	4b06      	ldr	r3, [pc, #24]	; (8003934 <HAL_PWREx_ConfigSupply+0x70>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003922:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003926:	d1ee      	bne.n	8003906 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	58024800 	.word	0x58024800

08003938 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	; 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d102      	bne.n	800394c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	f000 bc1d 	b.w	8004186 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8087 	beq.w	8003a68 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800395a:	4b99      	ldr	r3, [pc, #612]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003962:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003964:	4b96      	ldr	r3, [pc, #600]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003968:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800396a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800396c:	2b10      	cmp	r3, #16
 800396e:	d007      	beq.n	8003980 <HAL_RCC_OscConfig+0x48>
 8003970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003972:	2b18      	cmp	r3, #24
 8003974:	d110      	bne.n	8003998 <HAL_RCC_OscConfig+0x60>
 8003976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003978:	f003 0303 	and.w	r3, r3, #3
 800397c:	2b02      	cmp	r3, #2
 800397e:	d10b      	bne.n	8003998 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003980:	4b8f      	ldr	r3, [pc, #572]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d06c      	beq.n	8003a66 <HAL_RCC_OscConfig+0x12e>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d168      	bne.n	8003a66 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e3f6      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039a0:	d106      	bne.n	80039b0 <HAL_RCC_OscConfig+0x78>
 80039a2:	4b87      	ldr	r3, [pc, #540]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a86      	ldr	r2, [pc, #536]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	e02e      	b.n	8003a0e <HAL_RCC_OscConfig+0xd6>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10c      	bne.n	80039d2 <HAL_RCC_OscConfig+0x9a>
 80039b8:	4b81      	ldr	r3, [pc, #516]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a80      	ldr	r2, [pc, #512]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039c2:	6013      	str	r3, [r2, #0]
 80039c4:	4b7e      	ldr	r3, [pc, #504]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a7d      	ldr	r2, [pc, #500]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ce:	6013      	str	r3, [r2, #0]
 80039d0:	e01d      	b.n	8003a0e <HAL_RCC_OscConfig+0xd6>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039da:	d10c      	bne.n	80039f6 <HAL_RCC_OscConfig+0xbe>
 80039dc:	4b78      	ldr	r3, [pc, #480]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a77      	ldr	r2, [pc, #476]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e6:	6013      	str	r3, [r2, #0]
 80039e8:	4b75      	ldr	r3, [pc, #468]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a74      	ldr	r2, [pc, #464]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f2:	6013      	str	r3, [r2, #0]
 80039f4:	e00b      	b.n	8003a0e <HAL_RCC_OscConfig+0xd6>
 80039f6:	4b72      	ldr	r3, [pc, #456]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a71      	ldr	r2, [pc, #452]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 80039fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	4b6f      	ldr	r3, [pc, #444]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a6e      	ldr	r2, [pc, #440]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d013      	beq.n	8003a3e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a16:	f7fe faeb 	bl	8001ff0 <HAL_GetTick>
 8003a1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a1c:	e008      	b.n	8003a30 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a1e:	f7fe fae7 	bl	8001ff0 <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	2b64      	cmp	r3, #100	; 0x64
 8003a2a:	d901      	bls.n	8003a30 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e3aa      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a30:	4b63      	ldr	r3, [pc, #396]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d0f0      	beq.n	8003a1e <HAL_RCC_OscConfig+0xe6>
 8003a3c:	e014      	b.n	8003a68 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3e:	f7fe fad7 	bl	8001ff0 <HAL_GetTick>
 8003a42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a46:	f7fe fad3 	bl	8001ff0 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b64      	cmp	r3, #100	; 0x64
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e396      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a58:	4b59      	ldr	r3, [pc, #356]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1f0      	bne.n	8003a46 <HAL_RCC_OscConfig+0x10e>
 8003a64:	e000      	b.n	8003a68 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a66:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 80cb 	beq.w	8003c0c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a76:	4b52      	ldr	r3, [pc, #328]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a7e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a80:	4b4f      	ldr	r3, [pc, #316]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a84:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d007      	beq.n	8003a9c <HAL_RCC_OscConfig+0x164>
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	2b18      	cmp	r3, #24
 8003a90:	d156      	bne.n	8003b40 <HAL_RCC_OscConfig+0x208>
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d151      	bne.n	8003b40 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a9c:	4b48      	ldr	r3, [pc, #288]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d005      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x17c>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e368      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ab4:	4b42      	ldr	r3, [pc, #264]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f023 0219 	bic.w	r2, r3, #25
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	493f      	ldr	r1, [pc, #252]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ac6:	f7fe fa93 	bl	8001ff0 <HAL_GetTick>
 8003aca:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ace:	f7fe fa8f 	bl	8001ff0 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e352      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ae0:	4b37      	ldr	r3, [pc, #220]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0f0      	beq.n	8003ace <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aec:	f7fe fab0 	bl	8002050 <HAL_GetREVID>
 8003af0:	4603      	mov	r3, r0
 8003af2:	f241 0203 	movw	r2, #4099	; 0x1003
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d817      	bhi.n	8003b2a <HAL_RCC_OscConfig+0x1f2>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	2b40      	cmp	r3, #64	; 0x40
 8003b00:	d108      	bne.n	8003b14 <HAL_RCC_OscConfig+0x1dc>
 8003b02:	4b2f      	ldr	r3, [pc, #188]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003b0a:	4a2d      	ldr	r2, [pc, #180]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b10:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b12:	e07b      	b.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b14:	4b2a      	ldr	r3, [pc, #168]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	031b      	lsls	r3, r3, #12
 8003b22:	4927      	ldr	r1, [pc, #156]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b28:	e070      	b.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2a:	4b25      	ldr	r3, [pc, #148]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	061b      	lsls	r3, r3, #24
 8003b38:	4921      	ldr	r1, [pc, #132]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b3e:	e065      	b.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d048      	beq.n	8003bda <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b48:	4b1d      	ldr	r3, [pc, #116]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f023 0219 	bic.w	r2, r3, #25
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	491a      	ldr	r1, [pc, #104]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5a:	f7fe fa49 	bl	8001ff0 <HAL_GetTick>
 8003b5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b60:	e008      	b.n	8003b74 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b62:	f7fe fa45 	bl	8001ff0 <HAL_GetTick>
 8003b66:	4602      	mov	r2, r0
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d901      	bls.n	8003b74 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e308      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b74:	4b12      	ldr	r3, [pc, #72]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0304 	and.w	r3, r3, #4
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d0f0      	beq.n	8003b62 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b80:	f7fe fa66 	bl	8002050 <HAL_GetREVID>
 8003b84:	4603      	mov	r3, r0
 8003b86:	f241 0203 	movw	r2, #4099	; 0x1003
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d81a      	bhi.n	8003bc4 <HAL_RCC_OscConfig+0x28c>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	2b40      	cmp	r3, #64	; 0x40
 8003b94:	d108      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x270>
 8003b96:	4b0a      	ldr	r3, [pc, #40]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003b9e:	4a08      	ldr	r2, [pc, #32]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba4:	6053      	str	r3, [r2, #4]
 8003ba6:	e031      	b.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	031b      	lsls	r3, r3, #12
 8003bb6:	4902      	ldr	r1, [pc, #8]	; (8003bc0 <HAL_RCC_OscConfig+0x288>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	604b      	str	r3, [r1, #4]
 8003bbc:	e026      	b.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
 8003bbe:	bf00      	nop
 8003bc0:	58024400 	.word	0x58024400
 8003bc4:	4b9a      	ldr	r3, [pc, #616]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	061b      	lsls	r3, r3, #24
 8003bd2:	4997      	ldr	r1, [pc, #604]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	604b      	str	r3, [r1, #4]
 8003bd8:	e018      	b.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bda:	4b95      	ldr	r3, [pc, #596]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a94      	ldr	r2, [pc, #592]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003be0:	f023 0301 	bic.w	r3, r3, #1
 8003be4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be6:	f7fe fa03 	bl	8001ff0 <HAL_GetTick>
 8003bea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003bec:	e008      	b.n	8003c00 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bee:	f7fe f9ff 	bl	8001ff0 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d901      	bls.n	8003c00 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e2c2      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c00:	4b8b      	ldr	r3, [pc, #556]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1f0      	bne.n	8003bee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0310 	and.w	r3, r3, #16
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 80a9 	beq.w	8003d6c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c1a:	4b85      	ldr	r3, [pc, #532]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c22:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c24:	4b82      	ldr	r3, [pc, #520]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2b08      	cmp	r3, #8
 8003c2e:	d007      	beq.n	8003c40 <HAL_RCC_OscConfig+0x308>
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	2b18      	cmp	r3, #24
 8003c34:	d13a      	bne.n	8003cac <HAL_RCC_OscConfig+0x374>
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d135      	bne.n	8003cac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c40:	4b7b      	ldr	r3, [pc, #492]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_RCC_OscConfig+0x320>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69db      	ldr	r3, [r3, #28]
 8003c50:	2b80      	cmp	r3, #128	; 0x80
 8003c52:	d001      	beq.n	8003c58 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e296      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c58:	f7fe f9fa 	bl	8002050 <HAL_GetREVID>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	f241 0203 	movw	r2, #4099	; 0x1003
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d817      	bhi.n	8003c96 <HAL_RCC_OscConfig+0x35e>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	2b20      	cmp	r3, #32
 8003c6c:	d108      	bne.n	8003c80 <HAL_RCC_OscConfig+0x348>
 8003c6e:	4b70      	ldr	r3, [pc, #448]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003c76:	4a6e      	ldr	r2, [pc, #440]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c7c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c7e:	e075      	b.n	8003d6c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c80:	4b6b      	ldr	r3, [pc, #428]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	069b      	lsls	r3, r3, #26
 8003c8e:	4968      	ldr	r1, [pc, #416]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c94:	e06a      	b.n	8003d6c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c96:	4b66      	ldr	r3, [pc, #408]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	061b      	lsls	r3, r3, #24
 8003ca4:	4962      	ldr	r1, [pc, #392]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003caa:	e05f      	b.n	8003d6c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d042      	beq.n	8003d3a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003cb4:	4b5e      	ldr	r3, [pc, #376]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a5d      	ldr	r2, [pc, #372]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003cba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc0:	f7fe f996 	bl	8001ff0 <HAL_GetTick>
 8003cc4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003cc8:	f7fe f992 	bl	8001ff0 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e255      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003cda:	4b55      	ldr	r3, [pc, #340]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ce6:	f7fe f9b3 	bl	8002050 <HAL_GetREVID>
 8003cea:	4603      	mov	r3, r0
 8003cec:	f241 0203 	movw	r2, #4099	; 0x1003
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d817      	bhi.n	8003d24 <HAL_RCC_OscConfig+0x3ec>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	2b20      	cmp	r3, #32
 8003cfa:	d108      	bne.n	8003d0e <HAL_RCC_OscConfig+0x3d6>
 8003cfc:	4b4c      	ldr	r3, [pc, #304]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003d04:	4a4a      	ldr	r2, [pc, #296]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003d0a:	6053      	str	r3, [r2, #4]
 8003d0c:	e02e      	b.n	8003d6c <HAL_RCC_OscConfig+0x434>
 8003d0e:	4b48      	ldr	r3, [pc, #288]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	069b      	lsls	r3, r3, #26
 8003d1c:	4944      	ldr	r1, [pc, #272]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	604b      	str	r3, [r1, #4]
 8003d22:	e023      	b.n	8003d6c <HAL_RCC_OscConfig+0x434>
 8003d24:	4b42      	ldr	r3, [pc, #264]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	061b      	lsls	r3, r3, #24
 8003d32:	493f      	ldr	r1, [pc, #252]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	60cb      	str	r3, [r1, #12]
 8003d38:	e018      	b.n	8003d6c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003d3a:	4b3d      	ldr	r3, [pc, #244]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a3c      	ldr	r2, [pc, #240]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d46:	f7fe f953 	bl	8001ff0 <HAL_GetTick>
 8003d4a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003d4c:	e008      	b.n	8003d60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003d4e:	f7fe f94f 	bl	8001ff0 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e212      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003d60:	4b33      	ldr	r3, [pc, #204]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d1f0      	bne.n	8003d4e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0308 	and.w	r3, r3, #8
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d036      	beq.n	8003de6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d019      	beq.n	8003db4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d80:	4b2b      	ldr	r3, [pc, #172]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d84:	4a2a      	ldr	r2, [pc, #168]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003d86:	f043 0301 	orr.w	r3, r3, #1
 8003d8a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8c:	f7fe f930 	bl	8001ff0 <HAL_GetTick>
 8003d90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d94:	f7fe f92c 	bl	8001ff0 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e1ef      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003da6:	4b22      	ldr	r3, [pc, #136]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003da8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0f0      	beq.n	8003d94 <HAL_RCC_OscConfig+0x45c>
 8003db2:	e018      	b.n	8003de6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003db4:	4b1e      	ldr	r3, [pc, #120]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003db6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003db8:	4a1d      	ldr	r2, [pc, #116]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003dba:	f023 0301 	bic.w	r3, r3, #1
 8003dbe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc0:	f7fe f916 	bl	8001ff0 <HAL_GetTick>
 8003dc4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dc8:	f7fe f912 	bl	8001ff0 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e1d5      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003dda:	4b15      	ldr	r3, [pc, #84]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003ddc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0320 	and.w	r3, r3, #32
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d039      	beq.n	8003e66 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d01c      	beq.n	8003e34 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003dfa:	4b0d      	ldr	r3, [pc, #52]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a0c      	ldr	r2, [pc, #48]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003e00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e04:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e06:	f7fe f8f3 	bl	8001ff0 <HAL_GetTick>
 8003e0a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003e0e:	f7fe f8ef 	bl	8001ff0 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e1b2      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e20:	4b03      	ldr	r3, [pc, #12]	; (8003e30 <HAL_RCC_OscConfig+0x4f8>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x4d6>
 8003e2c:	e01b      	b.n	8003e66 <HAL_RCC_OscConfig+0x52e>
 8003e2e:	bf00      	nop
 8003e30:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e34:	4b9b      	ldr	r3, [pc, #620]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a9a      	ldr	r2, [pc, #616]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003e3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e3e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e40:	f7fe f8d6 	bl	8001ff0 <HAL_GetTick>
 8003e44:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003e48:	f7fe f8d2 	bl	8001ff0 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e195      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e5a:	4b92      	ldr	r3, [pc, #584]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f0      	bne.n	8003e48 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0304 	and.w	r3, r3, #4
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 8081 	beq.w	8003f76 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e74:	4b8c      	ldr	r3, [pc, #560]	; (80040a8 <HAL_RCC_OscConfig+0x770>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a8b      	ldr	r2, [pc, #556]	; (80040a8 <HAL_RCC_OscConfig+0x770>)
 8003e7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e80:	f7fe f8b6 	bl	8001ff0 <HAL_GetTick>
 8003e84:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003e88:	f7fe f8b2 	bl	8001ff0 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b64      	cmp	r3, #100	; 0x64
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e175      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e9a:	4b83      	ldr	r3, [pc, #524]	; (80040a8 <HAL_RCC_OscConfig+0x770>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d106      	bne.n	8003ebc <HAL_RCC_OscConfig+0x584>
 8003eae:	4b7d      	ldr	r3, [pc, #500]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb2:	4a7c      	ldr	r2, [pc, #496]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003eb4:	f043 0301 	orr.w	r3, r3, #1
 8003eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8003eba:	e02d      	b.n	8003f18 <HAL_RCC_OscConfig+0x5e0>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10c      	bne.n	8003ede <HAL_RCC_OscConfig+0x5a6>
 8003ec4:	4b77      	ldr	r3, [pc, #476]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec8:	4a76      	ldr	r2, [pc, #472]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003eca:	f023 0301 	bic.w	r3, r3, #1
 8003ece:	6713      	str	r3, [r2, #112]	; 0x70
 8003ed0:	4b74      	ldr	r3, [pc, #464]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed4:	4a73      	ldr	r2, [pc, #460]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003ed6:	f023 0304 	bic.w	r3, r3, #4
 8003eda:	6713      	str	r3, [r2, #112]	; 0x70
 8003edc:	e01c      	b.n	8003f18 <HAL_RCC_OscConfig+0x5e0>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2b05      	cmp	r3, #5
 8003ee4:	d10c      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c8>
 8003ee6:	4b6f      	ldr	r3, [pc, #444]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eea:	4a6e      	ldr	r2, [pc, #440]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003eec:	f043 0304 	orr.w	r3, r3, #4
 8003ef0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ef2:	4b6c      	ldr	r3, [pc, #432]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef6:	4a6b      	ldr	r2, [pc, #428]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003ef8:	f043 0301 	orr.w	r3, r3, #1
 8003efc:	6713      	str	r3, [r2, #112]	; 0x70
 8003efe:	e00b      	b.n	8003f18 <HAL_RCC_OscConfig+0x5e0>
 8003f00:	4b68      	ldr	r3, [pc, #416]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f04:	4a67      	ldr	r2, [pc, #412]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f06:	f023 0301 	bic.w	r3, r3, #1
 8003f0a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f0c:	4b65      	ldr	r3, [pc, #404]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f10:	4a64      	ldr	r2, [pc, #400]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f12:	f023 0304 	bic.w	r3, r3, #4
 8003f16:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d015      	beq.n	8003f4c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f20:	f7fe f866 	bl	8001ff0 <HAL_GetTick>
 8003f24:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f26:	e00a      	b.n	8003f3e <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f28:	f7fe f862 	bl	8001ff0 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e123      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f3e:	4b59      	ldr	r3, [pc, #356]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0ee      	beq.n	8003f28 <HAL_RCC_OscConfig+0x5f0>
 8003f4a:	e014      	b.n	8003f76 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4c:	f7fe f850 	bl	8001ff0 <HAL_GetTick>
 8003f50:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f52:	e00a      	b.n	8003f6a <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f54:	f7fe f84c 	bl	8001ff0 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e10d      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f6a:	4b4e      	ldr	r3, [pc, #312]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1ee      	bne.n	8003f54 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 8102 	beq.w	8004184 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003f80:	4b48      	ldr	r3, [pc, #288]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f88:	2b18      	cmp	r3, #24
 8003f8a:	f000 80bd 	beq.w	8004108 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	f040 809e 	bne.w	80040d4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f98:	4b42      	ldr	r3, [pc, #264]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a41      	ldr	r2, [pc, #260]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003f9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa4:	f7fe f824 	bl	8001ff0 <HAL_GetTick>
 8003fa8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fac:	f7fe f820 	bl	8001ff0 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e0e3      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fbe:	4b39      	ldr	r3, [pc, #228]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fca:	4b36      	ldr	r3, [pc, #216]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003fcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fce:	4b37      	ldr	r3, [pc, #220]	; (80040ac <HAL_RCC_OscConfig+0x774>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003fda:	0112      	lsls	r2, r2, #4
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	4931      	ldr	r1, [pc, #196]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	628b      	str	r3, [r1, #40]	; 0x28
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff2:	3b01      	subs	r3, #1
 8003ff4:	025b      	lsls	r3, r3, #9
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffe:	3b01      	subs	r3, #1
 8004000:	041b      	lsls	r3, r3, #16
 8004002:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004006:	431a      	orrs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400c:	3b01      	subs	r3, #1
 800400e:	061b      	lsls	r3, r3, #24
 8004010:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004014:	4923      	ldr	r1, [pc, #140]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004016:	4313      	orrs	r3, r2
 8004018:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800401a:	4b22      	ldr	r3, [pc, #136]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 800401c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401e:	4a21      	ldr	r2, [pc, #132]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004020:	f023 0301 	bic.w	r3, r3, #1
 8004024:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004026:	4b1f      	ldr	r3, [pc, #124]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004028:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800402a:	4b21      	ldr	r3, [pc, #132]	; (80040b0 <HAL_RCC_OscConfig+0x778>)
 800402c:	4013      	ands	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004032:	00d2      	lsls	r2, r2, #3
 8004034:	491b      	ldr	r1, [pc, #108]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004036:	4313      	orrs	r3, r2
 8004038:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800403a:	4b1a      	ldr	r3, [pc, #104]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 800403c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403e:	f023 020c 	bic.w	r2, r3, #12
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	4917      	ldr	r1, [pc, #92]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004048:	4313      	orrs	r3, r2
 800404a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800404c:	4b15      	ldr	r3, [pc, #84]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 800404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004050:	f023 0202 	bic.w	r2, r3, #2
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004058:	4912      	ldr	r1, [pc, #72]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 800405a:	4313      	orrs	r3, r2
 800405c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800405e:	4b11      	ldr	r3, [pc, #68]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	4a10      	ldr	r2, [pc, #64]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004068:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800406a:	4b0e      	ldr	r3, [pc, #56]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 800406c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406e:	4a0d      	ldr	r2, [pc, #52]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004074:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004076:	4b0b      	ldr	r3, [pc, #44]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407a:	4a0a      	ldr	r2, [pc, #40]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 800407c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004080:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004082:	4b08      	ldr	r3, [pc, #32]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004086:	4a07      	ldr	r2, [pc, #28]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800408e:	4b05      	ldr	r3, [pc, #20]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a04      	ldr	r2, [pc, #16]	; (80040a4 <HAL_RCC_OscConfig+0x76c>)
 8004094:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409a:	f7fd ffa9 	bl	8001ff0 <HAL_GetTick>
 800409e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80040a0:	e011      	b.n	80040c6 <HAL_RCC_OscConfig+0x78e>
 80040a2:	bf00      	nop
 80040a4:	58024400 	.word	0x58024400
 80040a8:	58024800 	.word	0x58024800
 80040ac:	fffffc0c 	.word	0xfffffc0c
 80040b0:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040b4:	f7fd ff9c 	bl	8001ff0 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e05f      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80040c6:	4b32      	ldr	r3, [pc, #200]	; (8004190 <HAL_RCC_OscConfig+0x858>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0f0      	beq.n	80040b4 <HAL_RCC_OscConfig+0x77c>
 80040d2:	e057      	b.n	8004184 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040d4:	4b2e      	ldr	r3, [pc, #184]	; (8004190 <HAL_RCC_OscConfig+0x858>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a2d      	ldr	r2, [pc, #180]	; (8004190 <HAL_RCC_OscConfig+0x858>)
 80040da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e0:	f7fd ff86 	bl	8001ff0 <HAL_GetTick>
 80040e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040e8:	f7fd ff82 	bl	8001ff0 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e045      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040fa:	4b25      	ldr	r3, [pc, #148]	; (8004190 <HAL_RCC_OscConfig+0x858>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1f0      	bne.n	80040e8 <HAL_RCC_OscConfig+0x7b0>
 8004106:	e03d      	b.n	8004184 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004108:	4b21      	ldr	r3, [pc, #132]	; (8004190 <HAL_RCC_OscConfig+0x858>)
 800410a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800410e:	4b20      	ldr	r3, [pc, #128]	; (8004190 <HAL_RCC_OscConfig+0x858>)
 8004110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004112:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004118:	2b01      	cmp	r3, #1
 800411a:	d031      	beq.n	8004180 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	f003 0203 	and.w	r2, r3, #3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004126:	429a      	cmp	r2, r3
 8004128:	d12a      	bne.n	8004180 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	091b      	lsrs	r3, r3, #4
 800412e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004136:	429a      	cmp	r2, r3
 8004138:	d122      	bne.n	8004180 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004144:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004146:	429a      	cmp	r2, r3
 8004148:	d11a      	bne.n	8004180 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	0a5b      	lsrs	r3, r3, #9
 800414e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004156:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d111      	bne.n	8004180 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	0c1b      	lsrs	r3, r3, #16
 8004160:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004168:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800416a:	429a      	cmp	r2, r3
 800416c:	d108      	bne.n	8004180 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	0e1b      	lsrs	r3, r3, #24
 8004172:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800417a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800417c:	429a      	cmp	r2, r3
 800417e:	d001      	beq.n	8004184 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e000      	b.n	8004186 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3730      	adds	r7, #48	; 0x30
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	58024400 	.word	0x58024400

08004194 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e19c      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041a8:	4b8a      	ldr	r3, [pc, #552]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 030f 	and.w	r3, r3, #15
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d910      	bls.n	80041d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b6:	4b87      	ldr	r3, [pc, #540]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 020f 	bic.w	r2, r3, #15
 80041be:	4985      	ldr	r1, [pc, #532]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041c6:	4b83      	ldr	r3, [pc, #524]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 030f 	and.w	r3, r3, #15
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d001      	beq.n	80041d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e184      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0304 	and.w	r3, r3, #4
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d010      	beq.n	8004206 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	691a      	ldr	r2, [r3, #16]
 80041e8:	4b7b      	ldr	r3, [pc, #492]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d908      	bls.n	8004206 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80041f4:	4b78      	ldr	r3, [pc, #480]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	4975      	ldr	r1, [pc, #468]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004202:	4313      	orrs	r3, r2
 8004204:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d010      	beq.n	8004234 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695a      	ldr	r2, [r3, #20]
 8004216:	4b70      	ldr	r3, [pc, #448]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800421e:	429a      	cmp	r2, r3
 8004220:	d908      	bls.n	8004234 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004222:	4b6d      	ldr	r3, [pc, #436]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	496a      	ldr	r1, [pc, #424]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004230:	4313      	orrs	r3, r2
 8004232:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0310 	and.w	r3, r3, #16
 800423c:	2b00      	cmp	r3, #0
 800423e:	d010      	beq.n	8004262 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	699a      	ldr	r2, [r3, #24]
 8004244:	4b64      	ldr	r3, [pc, #400]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004246:	69db      	ldr	r3, [r3, #28]
 8004248:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800424c:	429a      	cmp	r2, r3
 800424e:	d908      	bls.n	8004262 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004250:	4b61      	ldr	r3, [pc, #388]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	495e      	ldr	r1, [pc, #376]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 800425e:	4313      	orrs	r3, r2
 8004260:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0320 	and.w	r3, r3, #32
 800426a:	2b00      	cmp	r3, #0
 800426c:	d010      	beq.n	8004290 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	69da      	ldr	r2, [r3, #28]
 8004272:	4b59      	ldr	r3, [pc, #356]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800427a:	429a      	cmp	r2, r3
 800427c:	d908      	bls.n	8004290 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800427e:	4b56      	ldr	r3, [pc, #344]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004280:	6a1b      	ldr	r3, [r3, #32]
 8004282:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	4953      	ldr	r1, [pc, #332]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 800428c:	4313      	orrs	r3, r2
 800428e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d010      	beq.n	80042be <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68da      	ldr	r2, [r3, #12]
 80042a0:	4b4d      	ldr	r3, [pc, #308]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	f003 030f 	and.w	r3, r3, #15
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d908      	bls.n	80042be <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ac:	4b4a      	ldr	r3, [pc, #296]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	f023 020f 	bic.w	r2, r3, #15
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	4947      	ldr	r1, [pc, #284]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d055      	beq.n	8004376 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80042ca:	4b43      	ldr	r3, [pc, #268]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	4940      	ldr	r1, [pc, #256]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d107      	bne.n	80042f4 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042e4:	4b3c      	ldr	r3, [pc, #240]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d121      	bne.n	8004334 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e0f6      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d107      	bne.n	800430c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80042fc:	4b36      	ldr	r3, [pc, #216]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d115      	bne.n	8004334 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0ea      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d107      	bne.n	8004324 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004314:	4b30      	ldr	r3, [pc, #192]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d109      	bne.n	8004334 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e0de      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004324:	4b2c      	ldr	r3, [pc, #176]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0d6      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004334:	4b28      	ldr	r3, [pc, #160]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	f023 0207 	bic.w	r2, r3, #7
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	4925      	ldr	r1, [pc, #148]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004342:	4313      	orrs	r3, r2
 8004344:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004346:	f7fd fe53 	bl	8001ff0 <HAL_GetTick>
 800434a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800434c:	e00a      	b.n	8004364 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800434e:	f7fd fe4f 	bl	8001ff0 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	f241 3288 	movw	r2, #5000	; 0x1388
 800435c:	4293      	cmp	r3, r2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e0be      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004364:	4b1c      	ldr	r3, [pc, #112]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	00db      	lsls	r3, r3, #3
 8004372:	429a      	cmp	r2, r3
 8004374:	d1eb      	bne.n	800434e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d010      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	4b14      	ldr	r3, [pc, #80]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	429a      	cmp	r2, r3
 8004390:	d208      	bcs.n	80043a4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004392:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	f023 020f 	bic.w	r2, r3, #15
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	490e      	ldr	r1, [pc, #56]	; (80043d8 <HAL_RCC_ClockConfig+0x244>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043a4:	4b0b      	ldr	r3, [pc, #44]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 030f 	and.w	r3, r3, #15
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d214      	bcs.n	80043dc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b2:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f023 020f 	bic.w	r2, r3, #15
 80043ba:	4906      	ldr	r1, [pc, #24]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	4313      	orrs	r3, r2
 80043c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043c2:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <HAL_RCC_ClockConfig+0x240>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d005      	beq.n	80043dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e086      	b.n	80044e2 <HAL_RCC_ClockConfig+0x34e>
 80043d4:	52002000 	.word	0x52002000
 80043d8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d010      	beq.n	800440a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	691a      	ldr	r2, [r3, #16]
 80043ec:	4b3f      	ldr	r3, [pc, #252]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d208      	bcs.n	800440a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80043f8:	4b3c      	ldr	r3, [pc, #240]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	4939      	ldr	r1, [pc, #228]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004406:	4313      	orrs	r3, r2
 8004408:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b00      	cmp	r3, #0
 8004414:	d010      	beq.n	8004438 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	695a      	ldr	r2, [r3, #20]
 800441a:	4b34      	ldr	r3, [pc, #208]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004422:	429a      	cmp	r2, r3
 8004424:	d208      	bcs.n	8004438 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004426:	4b31      	ldr	r3, [pc, #196]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004428:	69db      	ldr	r3, [r3, #28]
 800442a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	492e      	ldr	r1, [pc, #184]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004434:	4313      	orrs	r3, r2
 8004436:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0310 	and.w	r3, r3, #16
 8004440:	2b00      	cmp	r3, #0
 8004442:	d010      	beq.n	8004466 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	699a      	ldr	r2, [r3, #24]
 8004448:	4b28      	ldr	r3, [pc, #160]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004450:	429a      	cmp	r2, r3
 8004452:	d208      	bcs.n	8004466 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004454:	4b25      	ldr	r3, [pc, #148]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	4922      	ldr	r1, [pc, #136]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004462:	4313      	orrs	r3, r2
 8004464:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0320 	and.w	r3, r3, #32
 800446e:	2b00      	cmp	r3, #0
 8004470:	d010      	beq.n	8004494 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	69da      	ldr	r2, [r3, #28]
 8004476:	4b1d      	ldr	r3, [pc, #116]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800447e:	429a      	cmp	r2, r3
 8004480:	d208      	bcs.n	8004494 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004482:	4b1a      	ldr	r3, [pc, #104]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	69db      	ldr	r3, [r3, #28]
 800448e:	4917      	ldr	r1, [pc, #92]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 8004490:	4313      	orrs	r3, r2
 8004492:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004494:	f000 f834 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 8004498:	4602      	mov	r2, r0
 800449a:	4b14      	ldr	r3, [pc, #80]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	0a1b      	lsrs	r3, r3, #8
 80044a0:	f003 030f 	and.w	r3, r3, #15
 80044a4:	4912      	ldr	r1, [pc, #72]	; (80044f0 <HAL_RCC_ClockConfig+0x35c>)
 80044a6:	5ccb      	ldrb	r3, [r1, r3]
 80044a8:	f003 031f 	and.w	r3, r3, #31
 80044ac:	fa22 f303 	lsr.w	r3, r2, r3
 80044b0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80044b2:	4b0e      	ldr	r3, [pc, #56]	; (80044ec <HAL_RCC_ClockConfig+0x358>)
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	f003 030f 	and.w	r3, r3, #15
 80044ba:	4a0d      	ldr	r2, [pc, #52]	; (80044f0 <HAL_RCC_ClockConfig+0x35c>)
 80044bc:	5cd3      	ldrb	r3, [r2, r3]
 80044be:	f003 031f 	and.w	r3, r3, #31
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	fa22 f303 	lsr.w	r3, r2, r3
 80044c8:	4a0a      	ldr	r2, [pc, #40]	; (80044f4 <HAL_RCC_ClockConfig+0x360>)
 80044ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80044cc:	4a0a      	ldr	r2, [pc, #40]	; (80044f8 <HAL_RCC_ClockConfig+0x364>)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80044d2:	4b0a      	ldr	r3, [pc, #40]	; (80044fc <HAL_RCC_ClockConfig+0x368>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fd fd40 	bl	8001f5c <HAL_InitTick>
 80044dc:	4603      	mov	r3, r0
 80044de:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3718      	adds	r7, #24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	58024400 	.word	0x58024400
 80044f0:	08011004 	.word	0x08011004
 80044f4:	24000008 	.word	0x24000008
 80044f8:	24000004 	.word	0x24000004
 80044fc:	2400000c 	.word	0x2400000c

08004500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004500:	b480      	push	{r7}
 8004502:	b089      	sub	sp, #36	; 0x24
 8004504:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004506:	4bb3      	ldr	r3, [pc, #716]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800450e:	2b18      	cmp	r3, #24
 8004510:	f200 8155 	bhi.w	80047be <HAL_RCC_GetSysClockFreq+0x2be>
 8004514:	a201      	add	r2, pc, #4	; (adr r2, 800451c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451a:	bf00      	nop
 800451c:	08004581 	.word	0x08004581
 8004520:	080047bf 	.word	0x080047bf
 8004524:	080047bf 	.word	0x080047bf
 8004528:	080047bf 	.word	0x080047bf
 800452c:	080047bf 	.word	0x080047bf
 8004530:	080047bf 	.word	0x080047bf
 8004534:	080047bf 	.word	0x080047bf
 8004538:	080047bf 	.word	0x080047bf
 800453c:	080045a7 	.word	0x080045a7
 8004540:	080047bf 	.word	0x080047bf
 8004544:	080047bf 	.word	0x080047bf
 8004548:	080047bf 	.word	0x080047bf
 800454c:	080047bf 	.word	0x080047bf
 8004550:	080047bf 	.word	0x080047bf
 8004554:	080047bf 	.word	0x080047bf
 8004558:	080047bf 	.word	0x080047bf
 800455c:	080045ad 	.word	0x080045ad
 8004560:	080047bf 	.word	0x080047bf
 8004564:	080047bf 	.word	0x080047bf
 8004568:	080047bf 	.word	0x080047bf
 800456c:	080047bf 	.word	0x080047bf
 8004570:	080047bf 	.word	0x080047bf
 8004574:	080047bf 	.word	0x080047bf
 8004578:	080047bf 	.word	0x080047bf
 800457c:	080045b3 	.word	0x080045b3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004580:	4b94      	ldr	r3, [pc, #592]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0320 	and.w	r3, r3, #32
 8004588:	2b00      	cmp	r3, #0
 800458a:	d009      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800458c:	4b91      	ldr	r3, [pc, #580]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	08db      	lsrs	r3, r3, #3
 8004592:	f003 0303 	and.w	r3, r3, #3
 8004596:	4a90      	ldr	r2, [pc, #576]	; (80047d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004598:	fa22 f303 	lsr.w	r3, r2, r3
 800459c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800459e:	e111      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80045a0:	4b8d      	ldr	r3, [pc, #564]	; (80047d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80045a2:	61bb      	str	r3, [r7, #24]
    break;
 80045a4:	e10e      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80045a6:	4b8d      	ldr	r3, [pc, #564]	; (80047dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80045a8:	61bb      	str	r3, [r7, #24]
    break;
 80045aa:	e10b      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80045ac:	4b8c      	ldr	r3, [pc, #560]	; (80047e0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80045ae:	61bb      	str	r3, [r7, #24]
    break;
 80045b0:	e108      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045b2:	4b88      	ldr	r3, [pc, #544]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80045bc:	4b85      	ldr	r3, [pc, #532]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c0:	091b      	lsrs	r3, r3, #4
 80045c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045c6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80045c8:	4b82      	ldr	r3, [pc, #520]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80045d2:	4b80      	ldr	r3, [pc, #512]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d6:	08db      	lsrs	r3, r3, #3
 80045d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	fb02 f303 	mul.w	r3, r2, r3
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ea:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	f000 80e1 	beq.w	80047b8 <HAL_RCC_GetSysClockFreq+0x2b8>
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	f000 8083 	beq.w	8004704 <HAL_RCC_GetSysClockFreq+0x204>
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	2b02      	cmp	r3, #2
 8004602:	f200 80a1 	bhi.w	8004748 <HAL_RCC_GetSysClockFreq+0x248>
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d003      	beq.n	8004614 <HAL_RCC_GetSysClockFreq+0x114>
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d056      	beq.n	80046c0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004612:	e099      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004614:	4b6f      	ldr	r3, [pc, #444]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0320 	and.w	r3, r3, #32
 800461c:	2b00      	cmp	r3, #0
 800461e:	d02d      	beq.n	800467c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004620:	4b6c      	ldr	r3, [pc, #432]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	08db      	lsrs	r3, r3, #3
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	4a6b      	ldr	r2, [pc, #428]	; (80047d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800462c:	fa22 f303 	lsr.w	r3, r2, r3
 8004630:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	ee07 3a90 	vmov	s15, r3
 8004638:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	ee07 3a90 	vmov	s15, r3
 8004642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800464a:	4b62      	ldr	r3, [pc, #392]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004652:	ee07 3a90 	vmov	s15, r3
 8004656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800465a:	ed97 6a02 	vldr	s12, [r7, #8]
 800465e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80047e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800466a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800466e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004676:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800467a:	e087      	b.n	800478c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	ee07 3a90 	vmov	s15, r3
 8004682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004686:	eddf 6a58 	vldr	s13, [pc, #352]	; 80047e8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800468a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800468e:	4b51      	ldr	r3, [pc, #324]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004696:	ee07 3a90 	vmov	s15, r3
 800469a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800469e:	ed97 6a02 	vldr	s12, [r7, #8]
 80046a2:	eddf 5a50 	vldr	s11, [pc, #320]	; 80047e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046be:	e065      	b.n	800478c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	ee07 3a90 	vmov	s15, r3
 80046c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ca:	eddf 6a48 	vldr	s13, [pc, #288]	; 80047ec <HAL_RCC_GetSysClockFreq+0x2ec>
 80046ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046d2:	4b40      	ldr	r3, [pc, #256]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046da:	ee07 3a90 	vmov	s15, r3
 80046de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80046e6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80047e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004702:	e043      	b.n	800478c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	ee07 3a90 	vmov	s15, r3
 800470a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800470e:	eddf 6a38 	vldr	s13, [pc, #224]	; 80047f0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004716:	4b2f      	ldr	r3, [pc, #188]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800471e:	ee07 3a90 	vmov	s15, r3
 8004722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004726:	ed97 6a02 	vldr	s12, [r7, #8]
 800472a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80047e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800472e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004736:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800473a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800473e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004742:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004746:	e021      	b.n	800478c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	ee07 3a90 	vmov	s15, r3
 800474e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004752:	eddf 6a26 	vldr	s13, [pc, #152]	; 80047ec <HAL_RCC_GetSysClockFreq+0x2ec>
 8004756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800475a:	4b1e      	ldr	r3, [pc, #120]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800475c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800476a:	ed97 6a02 	vldr	s12, [r7, #8]
 800476e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80047e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800477a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800477e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800478a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800478c:	4b11      	ldr	r3, [pc, #68]	; (80047d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800478e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004790:	0a5b      	lsrs	r3, r3, #9
 8004792:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004796:	3301      	adds	r3, #1
 8004798:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80047a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80047a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047b0:	ee17 3a90 	vmov	r3, s15
 80047b4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80047b6:	e005      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	61bb      	str	r3, [r7, #24]
    break;
 80047bc:	e002      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80047be:	4b07      	ldr	r3, [pc, #28]	; (80047dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80047c0:	61bb      	str	r3, [r7, #24]
    break;
 80047c2:	bf00      	nop
  }

  return sysclockfreq;
 80047c4:	69bb      	ldr	r3, [r7, #24]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3724      	adds	r7, #36	; 0x24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop
 80047d4:	58024400 	.word	0x58024400
 80047d8:	03d09000 	.word	0x03d09000
 80047dc:	003d0900 	.word	0x003d0900
 80047e0:	007a1200 	.word	0x007a1200
 80047e4:	46000000 	.word	0x46000000
 80047e8:	4c742400 	.word	0x4c742400
 80047ec:	4a742400 	.word	0x4a742400
 80047f0:	4af42400 	.word	0x4af42400

080047f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80047fa:	f7ff fe81 	bl	8004500 <HAL_RCC_GetSysClockFreq>
 80047fe:	4602      	mov	r2, r0
 8004800:	4b10      	ldr	r3, [pc, #64]	; (8004844 <HAL_RCC_GetHCLKFreq+0x50>)
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	0a1b      	lsrs	r3, r3, #8
 8004806:	f003 030f 	and.w	r3, r3, #15
 800480a:	490f      	ldr	r1, [pc, #60]	; (8004848 <HAL_RCC_GetHCLKFreq+0x54>)
 800480c:	5ccb      	ldrb	r3, [r1, r3]
 800480e:	f003 031f 	and.w	r3, r3, #31
 8004812:	fa22 f303 	lsr.w	r3, r2, r3
 8004816:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004818:	4b0a      	ldr	r3, [pc, #40]	; (8004844 <HAL_RCC_GetHCLKFreq+0x50>)
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	f003 030f 	and.w	r3, r3, #15
 8004820:	4a09      	ldr	r2, [pc, #36]	; (8004848 <HAL_RCC_GetHCLKFreq+0x54>)
 8004822:	5cd3      	ldrb	r3, [r2, r3]
 8004824:	f003 031f 	and.w	r3, r3, #31
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	fa22 f303 	lsr.w	r3, r2, r3
 800482e:	4a07      	ldr	r2, [pc, #28]	; (800484c <HAL_RCC_GetHCLKFreq+0x58>)
 8004830:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004832:	4a07      	ldr	r2, [pc, #28]	; (8004850 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004838:	4b04      	ldr	r3, [pc, #16]	; (800484c <HAL_RCC_GetHCLKFreq+0x58>)
 800483a:	681b      	ldr	r3, [r3, #0]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	58024400 	.word	0x58024400
 8004848:	08011004 	.word	0x08011004
 800484c:	24000008 	.word	0x24000008
 8004850:	24000004 	.word	0x24000004

08004854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004858:	f7ff ffcc 	bl	80047f4 <HAL_RCC_GetHCLKFreq>
 800485c:	4602      	mov	r2, r0
 800485e:	4b06      	ldr	r3, [pc, #24]	; (8004878 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	091b      	lsrs	r3, r3, #4
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	4904      	ldr	r1, [pc, #16]	; (800487c <HAL_RCC_GetPCLK1Freq+0x28>)
 800486a:	5ccb      	ldrb	r3, [r1, r3]
 800486c:	f003 031f 	and.w	r3, r3, #31
 8004870:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004874:	4618      	mov	r0, r3
 8004876:	bd80      	pop	{r7, pc}
 8004878:	58024400 	.word	0x58024400
 800487c:	08011004 	.word	0x08011004

08004880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004884:	f7ff ffb6 	bl	80047f4 <HAL_RCC_GetHCLKFreq>
 8004888:	4602      	mov	r2, r0
 800488a:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800488c:	69db      	ldr	r3, [r3, #28]
 800488e:	0a1b      	lsrs	r3, r3, #8
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	4904      	ldr	r1, [pc, #16]	; (80048a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004896:	5ccb      	ldrb	r3, [r1, r3]
 8004898:	f003 031f 	and.w	r3, r3, #31
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	58024400 	.word	0x58024400
 80048a8:	08011004 	.word	0x08011004

080048ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048b4:	2300      	movs	r3, #0
 80048b6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048b8:	2300      	movs	r3, #0
 80048ba:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d03f      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80048d0:	d02a      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80048d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80048d6:	d824      	bhi.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80048d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048dc:	d018      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80048de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048e2:	d81e      	bhi.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d003      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80048e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048ec:	d007      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 80048ee:	e018      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048f0:	4ba3      	ldr	r3, [pc, #652]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f4:	4aa2      	ldr	r2, [pc, #648]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80048fc:	e015      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	3304      	adds	r3, #4
 8004902:	2102      	movs	r1, #2
 8004904:	4618      	mov	r0, r3
 8004906:	f001 fff9 	bl	80068fc <RCCEx_PLL2_Config>
 800490a:	4603      	mov	r3, r0
 800490c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800490e:	e00c      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3324      	adds	r3, #36	; 0x24
 8004914:	2102      	movs	r1, #2
 8004916:	4618      	mov	r0, r3
 8004918:	f002 f8a2 	bl	8006a60 <RCCEx_PLL3_Config>
 800491c:	4603      	mov	r3, r0
 800491e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004920:	e003      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	75fb      	strb	r3, [r7, #23]
      break;
 8004926:	e000      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004928:	bf00      	nop
    }

    if(ret == HAL_OK)
 800492a:	7dfb      	ldrb	r3, [r7, #23]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d109      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004930:	4b93      	ldr	r3, [pc, #588]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004932:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004934:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800493c:	4990      	ldr	r1, [pc, #576]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800493e:	4313      	orrs	r3, r2
 8004940:	650b      	str	r3, [r1, #80]	; 0x50
 8004942:	e001      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004944:	7dfb      	ldrb	r3, [r7, #23]
 8004946:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004950:	2b00      	cmp	r3, #0
 8004952:	d03d      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004958:	2b04      	cmp	r3, #4
 800495a:	d826      	bhi.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800495c:	a201      	add	r2, pc, #4	; (adr r2, 8004964 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800495e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004962:	bf00      	nop
 8004964:	08004979 	.word	0x08004979
 8004968:	08004987 	.word	0x08004987
 800496c:	08004999 	.word	0x08004999
 8004970:	080049b1 	.word	0x080049b1
 8004974:	080049b1 	.word	0x080049b1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004978:	4b81      	ldr	r3, [pc, #516]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800497a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800497c:	4a80      	ldr	r2, [pc, #512]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800497e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004982:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004984:	e015      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	3304      	adds	r3, #4
 800498a:	2100      	movs	r1, #0
 800498c:	4618      	mov	r0, r3
 800498e:	f001 ffb5 	bl	80068fc <RCCEx_PLL2_Config>
 8004992:	4603      	mov	r3, r0
 8004994:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004996:	e00c      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3324      	adds	r3, #36	; 0x24
 800499c:	2100      	movs	r1, #0
 800499e:	4618      	mov	r0, r3
 80049a0:	f002 f85e 	bl	8006a60 <RCCEx_PLL3_Config>
 80049a4:	4603      	mov	r3, r0
 80049a6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80049a8:	e003      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	75fb      	strb	r3, [r7, #23]
      break;
 80049ae:	e000      	b.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80049b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049b2:	7dfb      	ldrb	r3, [r7, #23]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d109      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049b8:	4b71      	ldr	r3, [pc, #452]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80049ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049bc:	f023 0207 	bic.w	r2, r3, #7
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c4:	496e      	ldr	r1, [pc, #440]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	650b      	str	r3, [r1, #80]	; 0x50
 80049ca:	e001      	b.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049cc:	7dfb      	ldrb	r3, [r7, #23]
 80049ce:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d042      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049e4:	d02b      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x192>
 80049e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049ea:	d825      	bhi.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80049ec:	2bc0      	cmp	r3, #192	; 0xc0
 80049ee:	d028      	beq.n	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80049f0:	2bc0      	cmp	r3, #192	; 0xc0
 80049f2:	d821      	bhi.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80049f4:	2b80      	cmp	r3, #128	; 0x80
 80049f6:	d016      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80049f8:	2b80      	cmp	r3, #128	; 0x80
 80049fa:	d81d      	bhi.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d002      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004a00:	2b40      	cmp	r3, #64	; 0x40
 8004a02:	d007      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004a04:	e018      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a06:	4b5e      	ldr	r3, [pc, #376]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0a:	4a5d      	ldr	r2, [pc, #372]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a10:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004a12:	e017      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3304      	adds	r3, #4
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f001 ff6e 	bl	80068fc <RCCEx_PLL2_Config>
 8004a20:	4603      	mov	r3, r0
 8004a22:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004a24:	e00e      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	3324      	adds	r3, #36	; 0x24
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f002 f817 	bl	8006a60 <RCCEx_PLL3_Config>
 8004a32:	4603      	mov	r3, r0
 8004a34:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004a36:	e005      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8004a3c:	e002      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004a3e:	bf00      	nop
 8004a40:	e000      	b.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004a42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a44:	7dfb      	ldrb	r3, [r7, #23]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d109      	bne.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004a4a:	4b4d      	ldr	r3, [pc, #308]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a4e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a56:	494a      	ldr	r1, [pc, #296]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	650b      	str	r3, [r1, #80]	; 0x50
 8004a5c:	e001      	b.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a5e:	7dfb      	ldrb	r3, [r7, #23]
 8004a60:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d049      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004a74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a78:	d030      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x230>
 8004a7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a7e:	d82a      	bhi.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a80:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004a84:	d02c      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004a86:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004a8a:	d824      	bhi.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a90:	d018      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004a92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a96:	d81e      	bhi.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d003      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004a9c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004aa0:	d007      	beq.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004aa2:	e018      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004aa4:	4b36      	ldr	r3, [pc, #216]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa8:	4a35      	ldr	r2, [pc, #212]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ab0:	e017      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3304      	adds	r3, #4
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f001 ff1f 	bl	80068fc <RCCEx_PLL2_Config>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004ac2:	e00e      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3324      	adds	r3, #36	; 0x24
 8004ac8:	2100      	movs	r1, #0
 8004aca:	4618      	mov	r0, r3
 8004acc:	f001 ffc8 	bl	8006a60 <RCCEx_PLL3_Config>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ad4:	e005      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	75fb      	strb	r3, [r7, #23]
      break;
 8004ada:	e002      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004adc:	bf00      	nop
 8004ade:	e000      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004ae0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ae2:	7dfb      	ldrb	r3, [r7, #23]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10a      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004ae8:	4b25      	ldr	r3, [pc, #148]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aec:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004af6:	4922      	ldr	r1, [pc, #136]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	658b      	str	r3, [r1, #88]	; 0x58
 8004afc:	e001      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afe:	7dfb      	ldrb	r3, [r7, #23]
 8004b00:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d04b      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004b14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b18:	d030      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8004b1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b1e:	d82a      	bhi.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004b20:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004b24:	d02e      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8004b26:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004b2a:	d824      	bhi.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004b2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b30:	d018      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8004b32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b36:	d81e      	bhi.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004b3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b40:	d007      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004b42:	e018      	b.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b44:	4b0e      	ldr	r3, [pc, #56]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b48:	4a0d      	ldr	r2, [pc, #52]	; (8004b80 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004b4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004b50:	e019      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	3304      	adds	r3, #4
 8004b56:	2100      	movs	r1, #0
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f001 fecf 	bl	80068fc <RCCEx_PLL2_Config>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004b62:	e010      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3324      	adds	r3, #36	; 0x24
 8004b68:	2100      	movs	r1, #0
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f001 ff78 	bl	8006a60 <RCCEx_PLL3_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004b74:	e007      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	75fb      	strb	r3, [r7, #23]
      break;
 8004b7a:	e004      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8004b7c:	bf00      	nop
 8004b7e:	e002      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004b80:	58024400 	.word	0x58024400
      break;
 8004b84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b86:	7dfb      	ldrb	r3, [r7, #23]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10a      	bne.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004b8c:	4b99      	ldr	r3, [pc, #612]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b90:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004b9a:	4996      	ldr	r1, [pc, #600]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	658b      	str	r3, [r1, #88]	; 0x58
 8004ba0:	e001      	b.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba2:	7dfb      	ldrb	r3, [r7, #23]
 8004ba4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d032      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bb6:	2b30      	cmp	r3, #48	; 0x30
 8004bb8:	d01c      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8004bba:	2b30      	cmp	r3, #48	; 0x30
 8004bbc:	d817      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004bbe:	2b20      	cmp	r3, #32
 8004bc0:	d00c      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x330>
 8004bc2:	2b20      	cmp	r3, #32
 8004bc4:	d813      	bhi.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d016      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004bca:	2b10      	cmp	r3, #16
 8004bcc:	d10f      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bce:	4b89      	ldr	r3, [pc, #548]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd2:	4a88      	ldr	r2, [pc, #544]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bd8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004bda:	e00e      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	3304      	adds	r3, #4
 8004be0:	2102      	movs	r1, #2
 8004be2:	4618      	mov	r0, r3
 8004be4:	f001 fe8a 	bl	80068fc <RCCEx_PLL2_Config>
 8004be8:	4603      	mov	r3, r0
 8004bea:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004bec:	e005      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	75fb      	strb	r3, [r7, #23]
      break;
 8004bf2:	e002      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004bf4:	bf00      	nop
 8004bf6:	e000      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004bf8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bfa:	7dfb      	ldrb	r3, [r7, #23]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d109      	bne.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004c00:	4b7c      	ldr	r3, [pc, #496]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c04:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c0c:	4979      	ldr	r1, [pc, #484]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004c12:	e001      	b.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c14:	7dfb      	ldrb	r3, [r7, #23]
 8004c16:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d047      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c2c:	d030      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004c2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c32:	d82a      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004c34:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004c38:	d02c      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004c3a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004c3e:	d824      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004c40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c44:	d018      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8004c46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c4a:	d81e      	bhi.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d003      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8004c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c54:	d007      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8004c56:	e018      	b.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c58:	4b66      	ldr	r3, [pc, #408]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5c:	4a65      	ldr	r2, [pc, #404]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c62:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004c64:	e017      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	3304      	adds	r3, #4
 8004c6a:	2100      	movs	r1, #0
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f001 fe45 	bl	80068fc <RCCEx_PLL2_Config>
 8004c72:	4603      	mov	r3, r0
 8004c74:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004c76:	e00e      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3324      	adds	r3, #36	; 0x24
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f001 feee 	bl	8006a60 <RCCEx_PLL3_Config>
 8004c84:	4603      	mov	r3, r0
 8004c86:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004c88:	e005      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	75fb      	strb	r3, [r7, #23]
      break;
 8004c8e:	e002      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004c90:	bf00      	nop
 8004c92:	e000      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004c94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c96:	7dfb      	ldrb	r3, [r7, #23]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d109      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004c9c:	4b55      	ldr	r3, [pc, #340]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca8:	4952      	ldr	r1, [pc, #328]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	650b      	str	r3, [r1, #80]	; 0x50
 8004cae:	e001      	b.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cb0:	7dfb      	ldrb	r3, [r7, #23]
 8004cb2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d049      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cc8:	d02e      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004cca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cce:	d828      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004cd0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004cd4:	d02a      	beq.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x480>
 8004cd6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004cda:	d822      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004cdc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004ce0:	d026      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8004ce2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004ce6:	d81c      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004ce8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004cec:	d010      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8004cee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004cf2:	d816      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d01d      	beq.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cfc:	d111      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3304      	adds	r3, #4
 8004d02:	2101      	movs	r1, #1
 8004d04:	4618      	mov	r0, r3
 8004d06:	f001 fdf9 	bl	80068fc <RCCEx_PLL2_Config>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004d0e:	e012      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3324      	adds	r3, #36	; 0x24
 8004d14:	2101      	movs	r1, #1
 8004d16:	4618      	mov	r0, r3
 8004d18:	f001 fea2 	bl	8006a60 <RCCEx_PLL3_Config>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004d20:	e009      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	75fb      	strb	r3, [r7, #23]
      break;
 8004d26:	e006      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004d28:	bf00      	nop
 8004d2a:	e004      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004d2c:	bf00      	nop
 8004d2e:	e002      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004d30:	bf00      	nop
 8004d32:	e000      	b.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004d34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d36:	7dfb      	ldrb	r3, [r7, #23]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d109      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004d3c:	4b2d      	ldr	r3, [pc, #180]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d40:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d48:	492a      	ldr	r1, [pc, #168]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	650b      	str	r3, [r1, #80]	; 0x50
 8004d4e:	e001      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d50:	7dfb      	ldrb	r3, [r7, #23]
 8004d52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d04d      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004d66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004d6a:	d02e      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8004d6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004d70:	d828      	bhi.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d76:	d02a      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x522>
 8004d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7c:	d822      	bhi.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d7e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004d82:	d026      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8004d84:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004d88:	d81c      	bhi.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d8e:	d010      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004d90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d94:	d816      	bhi.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d01d      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8004d9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d9e:	d111      	bne.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3304      	adds	r3, #4
 8004da4:	2101      	movs	r1, #1
 8004da6:	4618      	mov	r0, r3
 8004da8:	f001 fda8 	bl	80068fc <RCCEx_PLL2_Config>
 8004dac:	4603      	mov	r3, r0
 8004dae:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004db0:	e012      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	3324      	adds	r3, #36	; 0x24
 8004db6:	2101      	movs	r1, #1
 8004db8:	4618      	mov	r0, r3
 8004dba:	f001 fe51 	bl	8006a60 <RCCEx_PLL3_Config>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004dc2:	e009      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	75fb      	strb	r3, [r7, #23]
      break;
 8004dc8:	e006      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004dca:	bf00      	nop
 8004dcc:	e004      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004dce:	bf00      	nop
 8004dd0:	e002      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004dd2:	bf00      	nop
 8004dd4:	e000      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004dd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dd8:	7dfb      	ldrb	r3, [r7, #23]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004dde:	4b05      	ldr	r3, [pc, #20]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004de2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004dec:	4901      	ldr	r1, [pc, #4]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	658b      	str	r3, [r1, #88]	; 0x58
 8004df2:	e003      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x550>
 8004df4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df8:	7dfb      	ldrb	r3, [r7, #23]
 8004dfa:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d02f      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e10:	d00e      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8004e12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e16:	d814      	bhi.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d015      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8004e1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e20:	d10f      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e22:	4baf      	ldr	r3, [pc, #700]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	4aae      	ldr	r2, [pc, #696]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e2c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004e2e:	e00c      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	3304      	adds	r3, #4
 8004e34:	2101      	movs	r1, #1
 8004e36:	4618      	mov	r0, r3
 8004e38:	f001 fd60 	bl	80068fc <RCCEx_PLL2_Config>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004e40:	e003      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	75fb      	strb	r3, [r7, #23]
      break;
 8004e46:	e000      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8004e48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e4a:	7dfb      	ldrb	r3, [r7, #23]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d109      	bne.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004e50:	4ba3      	ldr	r3, [pc, #652]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e54:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e5c:	49a0      	ldr	r1, [pc, #640]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	650b      	str	r3, [r1, #80]	; 0x50
 8004e62:	e001      	b.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e64:	7dfb      	ldrb	r3, [r7, #23]
 8004e66:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d032      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e78:	2b03      	cmp	r3, #3
 8004e7a:	d81b      	bhi.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004e7c:	a201      	add	r2, pc, #4	; (adr r2, 8004e84 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8004e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e82:	bf00      	nop
 8004e84:	08004ebb 	.word	0x08004ebb
 8004e88:	08004e95 	.word	0x08004e95
 8004e8c:	08004ea3 	.word	0x08004ea3
 8004e90:	08004ebb 	.word	0x08004ebb
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e94:	4b92      	ldr	r3, [pc, #584]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	4a91      	ldr	r2, [pc, #580]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e9e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004ea0:	e00c      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	3304      	adds	r3, #4
 8004ea6:	2102      	movs	r1, #2
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f001 fd27 	bl	80068fc <RCCEx_PLL2_Config>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004eb2:	e003      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	75fb      	strb	r3, [r7, #23]
      break;
 8004eb8:	e000      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8004eba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ebc:	7dfb      	ldrb	r3, [r7, #23]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d109      	bne.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004ec2:	4b87      	ldr	r3, [pc, #540]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec6:	f023 0203 	bic.w	r2, r3, #3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ece:	4984      	ldr	r1, [pc, #528]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004ed4:	e001      	b.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed6:	7dfb      	ldrb	r3, [r7, #23]
 8004ed8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 8086 	beq.w	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ee8:	4b7e      	ldr	r3, [pc, #504]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a7d      	ldr	r2, [pc, #500]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ef2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ef4:	f7fd f87c 	bl	8001ff0 <HAL_GetTick>
 8004ef8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004efa:	e009      	b.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004efc:	f7fd f878 	bl	8001ff0 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b64      	cmp	r3, #100	; 0x64
 8004f08:	d902      	bls.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	75fb      	strb	r3, [r7, #23]
        break;
 8004f0e:	e005      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f10:	4b74      	ldr	r3, [pc, #464]	; (80050e4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0ef      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8004f1c:	7dfb      	ldrb	r3, [r7, #23]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d166      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004f22:	4b6f      	ldr	r3, [pc, #444]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004f2c:	4053      	eors	r3, r2
 8004f2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d013      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f36:	4b6a      	ldr	r3, [pc, #424]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f3e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f40:	4b67      	ldr	r3, [pc, #412]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f44:	4a66      	ldr	r2, [pc, #408]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f4a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f4c:	4b64      	ldr	r3, [pc, #400]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f50:	4a63      	ldr	r2, [pc, #396]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f56:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004f58:	4a61      	ldr	r2, [pc, #388]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f68:	d115      	bne.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f6a:	f7fd f841 	bl	8001ff0 <HAL_GetTick>
 8004f6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f70:	e00b      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f72:	f7fd f83d 	bl	8001ff0 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d902      	bls.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	75fb      	strb	r3, [r7, #23]
            break;
 8004f88:	e005      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f8a:	4b55      	ldr	r3, [pc, #340]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d0ed      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8004f96:	7dfb      	ldrb	r3, [r7, #23]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d126      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fa6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004faa:	d10d      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8004fac:	4b4c      	ldr	r3, [pc, #304]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004fba:	0919      	lsrs	r1, r3, #4
 8004fbc:	4b4a      	ldr	r3, [pc, #296]	; (80050e8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8004fbe:	400b      	ands	r3, r1
 8004fc0:	4947      	ldr	r1, [pc, #284]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	610b      	str	r3, [r1, #16]
 8004fc6:	e005      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8004fc8:	4b45      	ldr	r3, [pc, #276]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	4a44      	ldr	r2, [pc, #272]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004fce:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004fd2:	6113      	str	r3, [r2, #16]
 8004fd4:	4b42      	ldr	r3, [pc, #264]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004fd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe2:	493f      	ldr	r1, [pc, #252]	; (80050e0 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	670b      	str	r3, [r1, #112]	; 0x70
 8004fe8:	e004      	b.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004fea:	7dfb      	ldrb	r3, [r7, #23]
 8004fec:	75bb      	strb	r3, [r7, #22]
 8004fee:	e001      	b.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff0:	7dfb      	ldrb	r3, [r7, #23]
 8004ff2:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	f000 8085 	beq.w	800510c <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005006:	2b28      	cmp	r3, #40	; 0x28
 8005008:	d866      	bhi.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800500a:	a201      	add	r2, pc, #4	; (adr r2, 8005010 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800500c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005010:	080050ed 	.word	0x080050ed
 8005014:	080050d9 	.word	0x080050d9
 8005018:	080050d9 	.word	0x080050d9
 800501c:	080050d9 	.word	0x080050d9
 8005020:	080050d9 	.word	0x080050d9
 8005024:	080050d9 	.word	0x080050d9
 8005028:	080050d9 	.word	0x080050d9
 800502c:	080050d9 	.word	0x080050d9
 8005030:	080050b5 	.word	0x080050b5
 8005034:	080050d9 	.word	0x080050d9
 8005038:	080050d9 	.word	0x080050d9
 800503c:	080050d9 	.word	0x080050d9
 8005040:	080050d9 	.word	0x080050d9
 8005044:	080050d9 	.word	0x080050d9
 8005048:	080050d9 	.word	0x080050d9
 800504c:	080050d9 	.word	0x080050d9
 8005050:	080050c7 	.word	0x080050c7
 8005054:	080050d9 	.word	0x080050d9
 8005058:	080050d9 	.word	0x080050d9
 800505c:	080050d9 	.word	0x080050d9
 8005060:	080050d9 	.word	0x080050d9
 8005064:	080050d9 	.word	0x080050d9
 8005068:	080050d9 	.word	0x080050d9
 800506c:	080050d9 	.word	0x080050d9
 8005070:	080050ed 	.word	0x080050ed
 8005074:	080050d9 	.word	0x080050d9
 8005078:	080050d9 	.word	0x080050d9
 800507c:	080050d9 	.word	0x080050d9
 8005080:	080050d9 	.word	0x080050d9
 8005084:	080050d9 	.word	0x080050d9
 8005088:	080050d9 	.word	0x080050d9
 800508c:	080050d9 	.word	0x080050d9
 8005090:	080050ed 	.word	0x080050ed
 8005094:	080050d9 	.word	0x080050d9
 8005098:	080050d9 	.word	0x080050d9
 800509c:	080050d9 	.word	0x080050d9
 80050a0:	080050d9 	.word	0x080050d9
 80050a4:	080050d9 	.word	0x080050d9
 80050a8:	080050d9 	.word	0x080050d9
 80050ac:	080050d9 	.word	0x080050d9
 80050b0:	080050ed 	.word	0x080050ed
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3304      	adds	r3, #4
 80050b8:	2101      	movs	r1, #1
 80050ba:	4618      	mov	r0, r3
 80050bc:	f001 fc1e 	bl	80068fc <RCCEx_PLL2_Config>
 80050c0:	4603      	mov	r3, r0
 80050c2:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80050c4:	e013      	b.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	3324      	adds	r3, #36	; 0x24
 80050ca:	2101      	movs	r1, #1
 80050cc:	4618      	mov	r0, r3
 80050ce:	f001 fcc7 	bl	8006a60 <RCCEx_PLL3_Config>
 80050d2:	4603      	mov	r3, r0
 80050d4:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80050d6:	e00a      	b.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	75fb      	strb	r3, [r7, #23]
      break;
 80050dc:	e007      	b.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x842>
 80050de:	bf00      	nop
 80050e0:	58024400 	.word	0x58024400
 80050e4:	58024800 	.word	0x58024800
 80050e8:	00ffffcf 	.word	0x00ffffcf
      break;
 80050ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050ee:	7dfb      	ldrb	r3, [r7, #23]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80050f4:	4b96      	ldr	r3, [pc, #600]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80050f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005100:	4993      	ldr	r1, [pc, #588]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005102:	4313      	orrs	r3, r2
 8005104:	654b      	str	r3, [r1, #84]	; 0x54
 8005106:	e001      	b.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005108:	7dfb      	ldrb	r3, [r7, #23]
 800510a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d038      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800511c:	2b05      	cmp	r3, #5
 800511e:	d821      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8005120:	a201      	add	r2, pc, #4	; (adr r2, 8005128 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8005122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005126:	bf00      	nop
 8005128:	0800516b 	.word	0x0800516b
 800512c:	08005141 	.word	0x08005141
 8005130:	08005153 	.word	0x08005153
 8005134:	0800516b 	.word	0x0800516b
 8005138:	0800516b 	.word	0x0800516b
 800513c:	0800516b 	.word	0x0800516b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	3304      	adds	r3, #4
 8005144:	2101      	movs	r1, #1
 8005146:	4618      	mov	r0, r3
 8005148:	f001 fbd8 	bl	80068fc <RCCEx_PLL2_Config>
 800514c:	4603      	mov	r3, r0
 800514e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005150:	e00c      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3324      	adds	r3, #36	; 0x24
 8005156:	2101      	movs	r1, #1
 8005158:	4618      	mov	r0, r3
 800515a:	f001 fc81 	bl	8006a60 <RCCEx_PLL3_Config>
 800515e:	4603      	mov	r3, r0
 8005160:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005162:	e003      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	75fb      	strb	r3, [r7, #23]
      break;
 8005168:	e000      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800516a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800516c:	7dfb      	ldrb	r3, [r7, #23]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d109      	bne.n	8005186 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005172:	4b77      	ldr	r3, [pc, #476]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005176:	f023 0207 	bic.w	r2, r3, #7
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800517e:	4974      	ldr	r1, [pc, #464]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005180:	4313      	orrs	r3, r2
 8005182:	654b      	str	r3, [r1, #84]	; 0x54
 8005184:	e001      	b.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005186:	7dfb      	ldrb	r3, [r7, #23]
 8005188:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0304 	and.w	r3, r3, #4
 8005192:	2b00      	cmp	r3, #0
 8005194:	d03a      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519c:	2b05      	cmp	r3, #5
 800519e:	d821      	bhi.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x938>
 80051a0:	a201      	add	r2, pc, #4	; (adr r2, 80051a8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 80051a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a6:	bf00      	nop
 80051a8:	080051eb 	.word	0x080051eb
 80051ac:	080051c1 	.word	0x080051c1
 80051b0:	080051d3 	.word	0x080051d3
 80051b4:	080051eb 	.word	0x080051eb
 80051b8:	080051eb 	.word	0x080051eb
 80051bc:	080051eb 	.word	0x080051eb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	3304      	adds	r3, #4
 80051c4:	2101      	movs	r1, #1
 80051c6:	4618      	mov	r0, r3
 80051c8:	f001 fb98 	bl	80068fc <RCCEx_PLL2_Config>
 80051cc:	4603      	mov	r3, r0
 80051ce:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80051d0:	e00c      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	3324      	adds	r3, #36	; 0x24
 80051d6:	2101      	movs	r1, #1
 80051d8:	4618      	mov	r0, r3
 80051da:	f001 fc41 	bl	8006a60 <RCCEx_PLL3_Config>
 80051de:	4603      	mov	r3, r0
 80051e0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80051e2:	e003      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	75fb      	strb	r3, [r7, #23]
      break;
 80051e8:	e000      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 80051ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051ec:	7dfb      	ldrb	r3, [r7, #23]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10a      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051f2:	4b57      	ldr	r3, [pc, #348]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80051f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f6:	f023 0207 	bic.w	r2, r3, #7
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005200:	4953      	ldr	r1, [pc, #332]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005202:	4313      	orrs	r3, r2
 8005204:	658b      	str	r3, [r1, #88]	; 0x58
 8005206:	e001      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005208:	7dfb      	ldrb	r3, [r7, #23]
 800520a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b00      	cmp	r3, #0
 8005216:	d04b      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800521e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005222:	d02e      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8005224:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005228:	d828      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800522a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800522e:	d02a      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8005230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005234:	d822      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8005236:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800523a:	d026      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800523c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005240:	d81c      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8005242:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005246:	d010      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8005248:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800524c:	d816      	bhi.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800524e:	2b00      	cmp	r3, #0
 8005250:	d01d      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8005252:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005256:	d111      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	3304      	adds	r3, #4
 800525c:	2100      	movs	r1, #0
 800525e:	4618      	mov	r0, r3
 8005260:	f001 fb4c 	bl	80068fc <RCCEx_PLL2_Config>
 8005264:	4603      	mov	r3, r0
 8005266:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005268:	e012      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	3324      	adds	r3, #36	; 0x24
 800526e:	2102      	movs	r1, #2
 8005270:	4618      	mov	r0, r3
 8005272:	f001 fbf5 	bl	8006a60 <RCCEx_PLL3_Config>
 8005276:	4603      	mov	r3, r0
 8005278:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800527a:	e009      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	75fb      	strb	r3, [r7, #23]
      break;
 8005280:	e006      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005282:	bf00      	nop
 8005284:	e004      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005286:	bf00      	nop
 8005288:	e002      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800528a:	bf00      	nop
 800528c:	e000      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800528e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005290:	7dfb      	ldrb	r3, [r7, #23]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10a      	bne.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005296:	4b2e      	ldr	r3, [pc, #184]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800529a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052a4:	492a      	ldr	r1, [pc, #168]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	654b      	str	r3, [r1, #84]	; 0x54
 80052aa:	e001      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ac:	7dfb      	ldrb	r3, [r7, #23]
 80052ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d04d      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052c2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80052c6:	d02e      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 80052c8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80052cc:	d828      	bhi.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80052ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d2:	d02a      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80052d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d8:	d822      	bhi.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80052da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80052de:	d026      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80052e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80052e4:	d81c      	bhi.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80052e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052ea:	d010      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 80052ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052f0:	d816      	bhi.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d01d      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 80052f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052fa:	d111      	bne.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	3304      	adds	r3, #4
 8005300:	2100      	movs	r1, #0
 8005302:	4618      	mov	r0, r3
 8005304:	f001 fafa 	bl	80068fc <RCCEx_PLL2_Config>
 8005308:	4603      	mov	r3, r0
 800530a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800530c:	e012      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	3324      	adds	r3, #36	; 0x24
 8005312:	2102      	movs	r1, #2
 8005314:	4618      	mov	r0, r3
 8005316:	f001 fba3 	bl	8006a60 <RCCEx_PLL3_Config>
 800531a:	4603      	mov	r3, r0
 800531c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800531e:	e009      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	75fb      	strb	r3, [r7, #23]
      break;
 8005324:	e006      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005326:	bf00      	nop
 8005328:	e004      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800532a:	bf00      	nop
 800532c:	e002      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800532e:	bf00      	nop
 8005330:	e000      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005332:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005334:	7dfb      	ldrb	r3, [r7, #23]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10c      	bne.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800533a:	4b05      	ldr	r3, [pc, #20]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800533c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800533e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005348:	4901      	ldr	r1, [pc, #4]	; (8005350 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800534a:	4313      	orrs	r3, r2
 800534c:	658b      	str	r3, [r1, #88]	; 0x58
 800534e:	e003      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8005350:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005354:	7dfb      	ldrb	r3, [r7, #23]
 8005356:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005360:	2b00      	cmp	r3, #0
 8005362:	d04b      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800536a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800536e:	d02e      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8005370:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005374:	d828      	bhi.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005376:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800537a:	d02a      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800537c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005380:	d822      	bhi.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005382:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005386:	d026      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8005388:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800538c:	d81c      	bhi.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800538e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005392:	d010      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005394:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005398:	d816      	bhi.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800539a:	2b00      	cmp	r3, #0
 800539c:	d01d      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800539e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053a2:	d111      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3304      	adds	r3, #4
 80053a8:	2100      	movs	r1, #0
 80053aa:	4618      	mov	r0, r3
 80053ac:	f001 faa6 	bl	80068fc <RCCEx_PLL2_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80053b4:	e012      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	3324      	adds	r3, #36	; 0x24
 80053ba:	2102      	movs	r1, #2
 80053bc:	4618      	mov	r0, r3
 80053be:	f001 fb4f 	bl	8006a60 <RCCEx_PLL3_Config>
 80053c2:	4603      	mov	r3, r0
 80053c4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80053c6:	e009      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	75fb      	strb	r3, [r7, #23]
      break;
 80053cc:	e006      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80053ce:	bf00      	nop
 80053d0:	e004      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80053d2:	bf00      	nop
 80053d4:	e002      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80053d6:	bf00      	nop
 80053d8:	e000      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 80053da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053dc:	7dfb      	ldrb	r3, [r7, #23]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10a      	bne.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80053e2:	4b9d      	ldr	r3, [pc, #628]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80053f0:	4999      	ldr	r1, [pc, #612]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	658b      	str	r3, [r1, #88]	; 0x58
 80053f6:	e001      	b.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f8:	7dfb      	ldrb	r3, [r7, #23]
 80053fa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0308 	and.w	r3, r3, #8
 8005404:	2b00      	cmp	r3, #0
 8005406:	d01a      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800540e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005412:	d10a      	bne.n	800542a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3324      	adds	r3, #36	; 0x24
 8005418:	2102      	movs	r1, #2
 800541a:	4618      	mov	r0, r3
 800541c:	f001 fb20 	bl	8006a60 <RCCEx_PLL3_Config>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800542a:	4b8b      	ldr	r3, [pc, #556]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800542c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005438:	4987      	ldr	r1, [pc, #540]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800543a:	4313      	orrs	r3, r2
 800543c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0310 	and.w	r3, r3, #16
 8005446:	2b00      	cmp	r3, #0
 8005448:	d01a      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005450:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005454:	d10a      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	3324      	adds	r3, #36	; 0x24
 800545a:	2102      	movs	r1, #2
 800545c:	4618      	mov	r0, r3
 800545e:	f001 faff 	bl	8006a60 <RCCEx_PLL3_Config>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800546c:	4b7a      	ldr	r3, [pc, #488]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800546e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005470:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800547a:	4977      	ldr	r1, [pc, #476]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800547c:	4313      	orrs	r3, r2
 800547e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d034      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005492:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005496:	d01d      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8005498:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800549c:	d817      	bhi.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d003      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80054a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a6:	d009      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80054a8:	e011      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	3304      	adds	r3, #4
 80054ae:	2100      	movs	r1, #0
 80054b0:	4618      	mov	r0, r3
 80054b2:	f001 fa23 	bl	80068fc <RCCEx_PLL2_Config>
 80054b6:	4603      	mov	r3, r0
 80054b8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80054ba:	e00c      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3324      	adds	r3, #36	; 0x24
 80054c0:	2102      	movs	r1, #2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f001 facc 	bl	8006a60 <RCCEx_PLL3_Config>
 80054c8:	4603      	mov	r3, r0
 80054ca:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80054cc:	e003      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	75fb      	strb	r3, [r7, #23]
      break;
 80054d2:	e000      	b.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80054d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054d6:	7dfb      	ldrb	r3, [r7, #23]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10a      	bne.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054dc:	4b5e      	ldr	r3, [pc, #376]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80054de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80054ea:	495b      	ldr	r1, [pc, #364]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	658b      	str	r3, [r1, #88]	; 0x58
 80054f0:	e001      	b.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f2:	7dfb      	ldrb	r3, [r7, #23]
 80054f4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d033      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005508:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800550c:	d01c      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800550e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005512:	d816      	bhi.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005514:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005518:	d003      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800551a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800551e:	d007      	beq.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8005520:	e00f      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005522:	4b4d      	ldr	r3, [pc, #308]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005526:	4a4c      	ldr	r2, [pc, #304]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800552c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800552e:	e00c      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3324      	adds	r3, #36	; 0x24
 8005534:	2101      	movs	r1, #1
 8005536:	4618      	mov	r0, r3
 8005538:	f001 fa92 	bl	8006a60 <RCCEx_PLL3_Config>
 800553c:	4603      	mov	r3, r0
 800553e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005540:	e003      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	75fb      	strb	r3, [r7, #23]
      break;
 8005546:	e000      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8005548:	bf00      	nop
    }

    if(ret == HAL_OK)
 800554a:	7dfb      	ldrb	r3, [r7, #23]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10a      	bne.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005550:	4b41      	ldr	r3, [pc, #260]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005554:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800555e:	493e      	ldr	r1, [pc, #248]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005560:	4313      	orrs	r3, r2
 8005562:	654b      	str	r3, [r1, #84]	; 0x54
 8005564:	e001      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005566:	7dfb      	ldrb	r3, [r7, #23]
 8005568:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d029      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800557e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005582:	d007      	beq.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005584:	e00f      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005586:	4b34      	ldr	r3, [pc, #208]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800558a:	4a33      	ldr	r2, [pc, #204]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800558c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005590:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005592:	e00b      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	3304      	adds	r3, #4
 8005598:	2102      	movs	r1, #2
 800559a:	4618      	mov	r0, r3
 800559c:	f001 f9ae 	bl	80068fc <RCCEx_PLL2_Config>
 80055a0:	4603      	mov	r3, r0
 80055a2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80055a4:	e002      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	75fb      	strb	r3, [r7, #23]
      break;
 80055aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ac:	7dfb      	ldrb	r3, [r7, #23]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80055b2:	4b29      	ldr	r3, [pc, #164]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80055b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055be:	4926      	ldr	r1, [pc, #152]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80055c4:	e001      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c6:	7dfb      	ldrb	r3, [r7, #23]
 80055c8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00a      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	3324      	adds	r3, #36	; 0x24
 80055da:	2102      	movs	r1, #2
 80055dc:	4618      	mov	r0, r3
 80055de:	f001 fa3f 	bl	8006a60 <RCCEx_PLL3_Config>
 80055e2:	4603      	mov	r3, r0
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d001      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d033      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005600:	d017      	beq.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005602:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005606:	d811      	bhi.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005608:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800560c:	d013      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800560e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005612:	d80b      	bhi.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005614:	2b00      	cmp	r3, #0
 8005616:	d010      	beq.n	800563a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005618:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800561c:	d106      	bne.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800561e:	4b0e      	ldr	r3, [pc, #56]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005622:	4a0d      	ldr	r2, [pc, #52]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005628:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800562a:	e007      	b.n	800563c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	75fb      	strb	r3, [r7, #23]
      break;
 8005630:	e004      	b.n	800563c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005632:	bf00      	nop
 8005634:	e002      	b.n	800563c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8005636:	bf00      	nop
 8005638:	e000      	b.n	800563c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800563a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800563c:	7dfb      	ldrb	r3, [r7, #23]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10c      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005642:	4b05      	ldr	r3, [pc, #20]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005646:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800564e:	4902      	ldr	r1, [pc, #8]	; (8005658 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005650:	4313      	orrs	r3, r2
 8005652:	654b      	str	r3, [r1, #84]	; 0x54
 8005654:	e004      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8005656:	bf00      	nop
 8005658:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800565c:	7dfb      	ldrb	r3, [r7, #23]
 800565e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d008      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800566c:	4b31      	ldr	r3, [pc, #196]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800566e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005670:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005678:	492e      	ldr	r1, [pc, #184]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800567a:	4313      	orrs	r3, r2
 800567c:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d009      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800568a:	4b2a      	ldr	r3, [pc, #168]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005698:	4926      	ldr	r1, [pc, #152]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800569a:	4313      	orrs	r3, r2
 800569c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d008      	beq.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056aa:	4b22      	ldr	r3, [pc, #136]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056ae:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056b6:	491f      	ldr	r1, [pc, #124]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056b8:	4313      	orrs	r3, r2
 80056ba:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00d      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80056c8:	4b1a      	ldr	r3, [pc, #104]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	4a19      	ldr	r2, [pc, #100]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80056d2:	6113      	str	r3, [r2, #16]
 80056d4:	4b17      	ldr	r3, [pc, #92]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056d6:	691a      	ldr	r2, [r3, #16]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80056de:	4915      	ldr	r1, [pc, #84]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	da08      	bge.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80056ec:	4b11      	ldr	r3, [pc, #68]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056f0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056f8:	490e      	ldr	r1, [pc, #56]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d009      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800570a:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800570c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800570e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005718:	4906      	ldr	r1, [pc, #24]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800571a:	4313      	orrs	r3, r2
 800571c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800571e:	7dbb      	ldrb	r3, [r7, #22]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	e000      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
}
 800572a:	4618      	mov	r0, r3
 800572c:	3718      	adds	r7, #24
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	58024400 	.word	0x58024400

08005738 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b090      	sub	sp, #64	; 0x40
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005746:	f040 8095 	bne.w	8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800574a:	4b97      	ldr	r3, [pc, #604]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800574c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800574e:	f003 0307 	and.w	r3, r3, #7
 8005752:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8005754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005756:	2b04      	cmp	r3, #4
 8005758:	f200 8088 	bhi.w	800586c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800575c:	a201      	add	r2, pc, #4	; (adr r2, 8005764 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800575e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005762:	bf00      	nop
 8005764:	08005779 	.word	0x08005779
 8005768:	080057a1 	.word	0x080057a1
 800576c:	080057c9 	.word	0x080057c9
 8005770:	08005865 	.word	0x08005865
 8005774:	080057f1 	.word	0x080057f1
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005778:	4b8b      	ldr	r3, [pc, #556]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005780:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005784:	d108      	bne.n	8005798 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800578a:	4618      	mov	r0, r3
 800578c:	f000 ff64 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8005790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005792:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005794:	f000 bc94 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005798:	2300      	movs	r3, #0
 800579a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800579c:	f000 bc90 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80057a0:	4b81      	ldr	r3, [pc, #516]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057ac:	d108      	bne.n	80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057ae:	f107 0318 	add.w	r3, r7, #24
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 fca8 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80057bc:	f000 bc80 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80057c0:	2300      	movs	r3, #0
 80057c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057c4:	f000 bc7c 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80057c8:	4b77      	ldr	r3, [pc, #476]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057d4:	d108      	bne.n	80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057d6:	f107 030c 	add.w	r3, r7, #12
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fde8 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80057e4:	f000 bc6c 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80057e8:	2300      	movs	r3, #0
 80057ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80057ec:	f000 bc68 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80057f0:	4b6d      	ldr	r3, [pc, #436]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80057f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057f8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80057fa:	4b6b      	ldr	r3, [pc, #428]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b04      	cmp	r3, #4
 8005804:	d10c      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8005806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005808:	2b00      	cmp	r3, #0
 800580a:	d109      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800580c:	4b66      	ldr	r3, [pc, #408]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	08db      	lsrs	r3, r3, #3
 8005812:	f003 0303 	and.w	r3, r3, #3
 8005816:	4a65      	ldr	r2, [pc, #404]	; (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8005818:	fa22 f303 	lsr.w	r3, r2, r3
 800581c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800581e:	e01f      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005820:	4b61      	ldr	r3, [pc, #388]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005828:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800582c:	d106      	bne.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800582e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005830:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005834:	d102      	bne.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8005836:	4b5e      	ldr	r3, [pc, #376]	; (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005838:	63fb      	str	r3, [r7, #60]	; 0x3c
 800583a:	e011      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800583c:	4b5a      	ldr	r3, [pc, #360]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005844:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005848:	d106      	bne.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800584a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005850:	d102      	bne.n	8005858 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8005852:	4b58      	ldr	r3, [pc, #352]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8005854:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005856:	e003      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8005858:	2300      	movs	r3, #0
 800585a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800585c:	f000 bc30 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005860:	f000 bc2e 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8005864:	4b54      	ldr	r3, [pc, #336]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8005866:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005868:	f000 bc2a 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800586c:	2300      	movs	r3, #0
 800586e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005870:	f000 bc26 	b.w	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800587a:	f040 809f 	bne.w	80059bc <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800587e:	4b4a      	ldr	r3, [pc, #296]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005882:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8005886:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8005888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800588e:	d04d      	beq.n	800592c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8005890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005892:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005896:	f200 8084 	bhi.w	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800589a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589c:	2bc0      	cmp	r3, #192	; 0xc0
 800589e:	d07d      	beq.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80058a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a2:	2bc0      	cmp	r3, #192	; 0xc0
 80058a4:	d87d      	bhi.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80058a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a8:	2b80      	cmp	r3, #128	; 0x80
 80058aa:	d02d      	beq.n	8005908 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 80058ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ae:	2b80      	cmp	r3, #128	; 0x80
 80058b0:	d877      	bhi.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 80058b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 80058b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058ba:	2b40      	cmp	r3, #64	; 0x40
 80058bc:	d012      	beq.n	80058e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80058be:	e070      	b.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80058c0:	4b39      	ldr	r3, [pc, #228]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80058cc:	d107      	bne.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80058ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058d2:	4618      	mov	r0, r3
 80058d4:	f000 fec0 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80058d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058da:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80058dc:	e3f0      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 80058de:	2300      	movs	r3, #0
 80058e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80058e2:	e3ed      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80058e4:	4b30      	ldr	r3, [pc, #192]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058f0:	d107      	bne.n	8005902 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058f2:	f107 0318 	add.w	r3, r7, #24
 80058f6:	4618      	mov	r0, r3
 80058f8:	f000 fc06 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005900:	e3de      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005902:	2300      	movs	r3, #0
 8005904:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005906:	e3db      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005908:	4b27      	ldr	r3, [pc, #156]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005910:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005914:	d107      	bne.n	8005926 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005916:	f107 030c 	add.w	r3, r7, #12
 800591a:	4618      	mov	r0, r3
 800591c:	f000 fd48 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005924:	e3cc      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005926:	2300      	movs	r3, #0
 8005928:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800592a:	e3c9      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800592c:	4b1e      	ldr	r3, [pc, #120]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800592e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005930:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005934:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005936:	4b1c      	ldr	r3, [pc, #112]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b04      	cmp	r3, #4
 8005940:	d10c      	bne.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8005942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005944:	2b00      	cmp	r3, #0
 8005946:	d109      	bne.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005948:	4b17      	ldr	r3, [pc, #92]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	08db      	lsrs	r3, r3, #3
 800594e:	f003 0303 	and.w	r3, r3, #3
 8005952:	4a16      	ldr	r2, [pc, #88]	; (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8005954:	fa22 f303 	lsr.w	r3, r2, r3
 8005958:	63fb      	str	r3, [r7, #60]	; 0x3c
 800595a:	e01e      	b.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800595c:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005968:	d106      	bne.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800596a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800596c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005970:	d102      	bne.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8005972:	4b0f      	ldr	r3, [pc, #60]	; (80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8005974:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005976:	e010      	b.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005978:	4b0b      	ldr	r3, [pc, #44]	; (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005980:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005984:	d106      	bne.n	8005994 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8005986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005988:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800598c:	d102      	bne.n	8005994 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800598e:	4b09      	ldr	r3, [pc, #36]	; (80059b4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8005990:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005992:	e002      	b.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8005994:	2300      	movs	r3, #0
 8005996:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8005998:	e392      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800599a:	e391      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800599c:	4b06      	ldr	r3, [pc, #24]	; (80059b8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800599e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80059a0:	e38e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 80059a2:	2300      	movs	r3, #0
 80059a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80059a6:	e38b      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 80059a8:	58024400 	.word	0x58024400
 80059ac:	03d09000 	.word	0x03d09000
 80059b0:	003d0900 	.word	0x003d0900
 80059b4:	007a1200 	.word	0x007a1200
 80059b8:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059c2:	f040 809c 	bne.w	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80059c6:	4b9d      	ldr	r3, [pc, #628]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80059c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ca:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80059ce:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80059d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80059d6:	d054      	beq.n	8005a82 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 80059d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80059de:	f200 808b 	bhi.w	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80059e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80059e8:	f000 8083 	beq.w	8005af2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 80059ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ee:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80059f2:	f200 8081 	bhi.w	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 80059f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059fc:	d02f      	beq.n	8005a5e <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 80059fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a04:	d878      	bhi.n	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8005a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d004      	beq.n	8005a16 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005a12:	d012      	beq.n	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8005a14:	e070      	b.n	8005af8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a16:	4b89      	ldr	r3, [pc, #548]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005a22:	d107      	bne.n	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f000 fe15 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a30:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005a32:	e345      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005a34:	2300      	movs	r3, #0
 8005a36:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005a38:	e342      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a3a:	4b80      	ldr	r3, [pc, #512]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a46:	d107      	bne.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a48:	f107 0318 	add.w	r3, r7, #24
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fb5b 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005a56:	e333      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005a5c:	e330      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005a5e:	4b77      	ldr	r3, [pc, #476]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a6a:	d107      	bne.n	8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a6c:	f107 030c 	add.w	r3, r7, #12
 8005a70:	4618      	mov	r0, r3
 8005a72:	f000 fc9d 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005a7a:	e321      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005a80:	e31e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005a82:	4b6e      	ldr	r3, [pc, #440]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a86:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005a8a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a8c:	4b6b      	ldr	r3, [pc, #428]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d10c      	bne.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8005a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d109      	bne.n	8005ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005a9e:	4b67      	ldr	r3, [pc, #412]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	08db      	lsrs	r3, r3, #3
 8005aa4:	f003 0303 	and.w	r3, r3, #3
 8005aa8:	4a65      	ldr	r2, [pc, #404]	; (8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8005aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8005aae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ab0:	e01e      	b.n	8005af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005ab2:	4b62      	ldr	r3, [pc, #392]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005abe:	d106      	bne.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8005ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ac2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ac6:	d102      	bne.n	8005ace <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8005ac8:	4b5e      	ldr	r3, [pc, #376]	; (8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8005aca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005acc:	e010      	b.n	8005af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005ace:	4b5b      	ldr	r3, [pc, #364]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ada:	d106      	bne.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8005adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ade:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ae2:	d102      	bne.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8005ae4:	4b58      	ldr	r3, [pc, #352]	; (8005c48 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8005ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ae8:	e002      	b.n	8005af0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8005aea:	2300      	movs	r3, #0
 8005aec:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8005aee:	e2e7      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005af0:	e2e6      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8005af2:	4b56      	ldr	r3, [pc, #344]	; (8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8005af4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005af6:	e2e3      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8005af8:	2300      	movs	r3, #0
 8005afa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005afc:	e2e0      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b04:	f040 80a7 	bne.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8005b08:	4b4c      	ldr	r3, [pc, #304]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b0c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8005b10:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8005b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b18:	d055      	beq.n	8005bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b20:	f200 8096 	bhi.w	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8005b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b26:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005b2a:	f000 8084 	beq.w	8005c36 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8005b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b30:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005b34:	f200 808c 	bhi.w	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8005b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b3e:	d030      	beq.n	8005ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8005b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b46:	f200 8083 	bhi.w	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d004      	beq.n	8005b5a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8005b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b56:	d012      	beq.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8005b58:	e07a      	b.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005b5a:	4b38      	ldr	r3, [pc, #224]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b66:	d107      	bne.n	8005b78 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 fd73 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b74:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005b76:	e2a3      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005b7c:	e2a0      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b7e:	4b2f      	ldr	r3, [pc, #188]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b86:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b8a:	d107      	bne.n	8005b9c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b8c:	f107 0318 	add.w	r3, r7, #24
 8005b90:	4618      	mov	r0, r3
 8005b92:	f000 fab9 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8005b9a:	e291      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005ba0:	e28e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ba2:	4b26      	ldr	r3, [pc, #152]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005baa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005bae:	d107      	bne.n	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005bb0:	f107 030c 	add.w	r3, r7, #12
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f000 fbfb 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005bbe:	e27f      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005bc4:	e27c      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005bc6:	4b1d      	ldr	r3, [pc, #116]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005bce:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005bd0:	4b1a      	ldr	r3, [pc, #104]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0304 	and.w	r3, r3, #4
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d10c      	bne.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8005bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d109      	bne.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005be2:	4b16      	ldr	r3, [pc, #88]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	08db      	lsrs	r3, r3, #3
 8005be8:	f003 0303 	and.w	r3, r3, #3
 8005bec:	4a14      	ldr	r2, [pc, #80]	; (8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8005bee:	fa22 f303 	lsr.w	r3, r2, r3
 8005bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bf4:	e01e      	b.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005bf6:	4b11      	ldr	r3, [pc, #68]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c02:	d106      	bne.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8005c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c0a:	d102      	bne.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8005c0c:	4b0d      	ldr	r3, [pc, #52]	; (8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8005c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c10:	e010      	b.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005c12:	4b0a      	ldr	r3, [pc, #40]	; (8005c3c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c1e:	d106      	bne.n	8005c2e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8005c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c26:	d102      	bne.n	8005c2e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8005c28:	4b07      	ldr	r3, [pc, #28]	; (8005c48 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8005c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c2c:	e002      	b.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8005c32:	e245      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005c34:	e244      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8005c36:	4b05      	ldr	r3, [pc, #20]	; (8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8005c38:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005c3a:	e241      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005c3c:	58024400 	.word	0x58024400
 8005c40:	03d09000 	.word	0x03d09000
 8005c44:	003d0900 	.word	0x003d0900
 8005c48:	007a1200 	.word	0x007a1200
 8005c4c:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 8005c50:	2300      	movs	r3, #0
 8005c52:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005c54:	e234      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c5c:	f040 809c 	bne.w	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8005c60:	4b9b      	ldr	r3, [pc, #620]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005c62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c64:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8005c68:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8005c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c70:	d054      	beq.n	8005d1c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8005c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c78:	f200 808b 	bhi.w	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8005c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c7e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005c82:	f000 8083 	beq.w	8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8005c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c88:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005c8c:	f200 8081 	bhi.w	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8005c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c96:	d02f      	beq.n	8005cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8005c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c9e:	d878      	bhi.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8005ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d004      	beq.n	8005cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8005ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cac:	d012      	beq.n	8005cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8005cae:	e070      	b.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005cb0:	4b87      	ldr	r3, [pc, #540]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cb8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005cbc:	d107      	bne.n	8005cce <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f000 fcc8 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cca:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005ccc:	e1f8      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005cd2:	e1f5      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005cd4:	4b7e      	ldr	r3, [pc, #504]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ce0:	d107      	bne.n	8005cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ce2:	f107 0318 	add.w	r3, r7, #24
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f000 fa0e 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005cf0:	e1e6      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005cf6:	e1e3      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005cf8:	4b75      	ldr	r3, [pc, #468]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d04:	d107      	bne.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d06:	f107 030c 	add.w	r3, r7, #12
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 fb50 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005d14:	e1d4      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005d16:	2300      	movs	r3, #0
 8005d18:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005d1a:	e1d1      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005d1c:	4b6c      	ldr	r3, [pc, #432]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005d24:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d26:	4b6a      	ldr	r3, [pc, #424]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0304 	and.w	r3, r3, #4
 8005d2e:	2b04      	cmp	r3, #4
 8005d30:	d10c      	bne.n	8005d4c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d109      	bne.n	8005d4c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005d38:	4b65      	ldr	r3, [pc, #404]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	08db      	lsrs	r3, r3, #3
 8005d3e:	f003 0303 	and.w	r3, r3, #3
 8005d42:	4a64      	ldr	r2, [pc, #400]	; (8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8005d44:	fa22 f303 	lsr.w	r3, r2, r3
 8005d48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d4a:	e01e      	b.n	8005d8a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d4c:	4b60      	ldr	r3, [pc, #384]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d58:	d106      	bne.n	8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8005d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d5c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005d60:	d102      	bne.n	8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8005d62:	4b5d      	ldr	r3, [pc, #372]	; (8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8005d64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d66:	e010      	b.n	8005d8a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d68:	4b59      	ldr	r3, [pc, #356]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d74:	d106      	bne.n	8005d84 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d7c:	d102      	bne.n	8005d84 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8005d7e:	4b57      	ldr	r3, [pc, #348]	; (8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8005d80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d82:	e002      	b.n	8005d8a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8005d84:	2300      	movs	r3, #0
 8005d86:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8005d88:	e19a      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005d8a:	e199      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8005d8c:	4b54      	ldr	r3, [pc, #336]	; (8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005d90:	e196      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8005d92:	2300      	movs	r3, #0
 8005d94:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005d96:	e193      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005d9e:	d173      	bne.n	8005e88 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8005da0:	4b4b      	ldr	r3, [pc, #300]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005da8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8005daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005db0:	d02f      	beq.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8005db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005db8:	d863      	bhi.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8005dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d004      	beq.n	8005dca <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8005dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dc6:	d012      	beq.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8005dc8:	e05b      	b.n	8005e82 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005dca:	4b41      	ldr	r3, [pc, #260]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005dd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dd6:	d107      	bne.n	8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005dd8:	f107 0318 	add.w	r3, r7, #24
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f000 f993 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005de6:	e16b      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005de8:	2300      	movs	r3, #0
 8005dea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005dec:	e168      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005dee:	4b38      	ldr	r3, [pc, #224]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005df6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dfa:	d107      	bne.n	8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005dfc:	f107 030c 	add.w	r3, r7, #12
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 fad5 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005e0a:	e159      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005e10:	e156      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8005e12:	4b2f      	ldr	r3, [pc, #188]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005e1a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005e1c:	4b2c      	ldr	r3, [pc, #176]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0304 	and.w	r3, r3, #4
 8005e24:	2b04      	cmp	r3, #4
 8005e26:	d10c      	bne.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8005e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d109      	bne.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005e2e:	4b28      	ldr	r3, [pc, #160]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	08db      	lsrs	r3, r3, #3
 8005e34:	f003 0303 	and.w	r3, r3, #3
 8005e38:	4a26      	ldr	r2, [pc, #152]	; (8005ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8005e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e40:	e01e      	b.n	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005e42:	4b23      	ldr	r3, [pc, #140]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e4e:	d106      	bne.n	8005e5e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8005e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e56:	d102      	bne.n	8005e5e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8005e58:	4b1f      	ldr	r3, [pc, #124]	; (8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8005e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e5c:	e010      	b.n	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005e5e:	4b1c      	ldr	r3, [pc, #112]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e6a:	d106      	bne.n	8005e7a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 8005e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e72:	d102      	bne.n	8005e7a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8005e74:	4b19      	ldr	r3, [pc, #100]	; (8005edc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8005e76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e78:	e002      	b.n	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8005e7e:	e11f      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005e80:	e11e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8005e82:	2300      	movs	r3, #0
 8005e84:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005e86:	e11b      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e8e:	d13e      	bne.n	8005f0e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8005e90:	4b0f      	ldr	r3, [pc, #60]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e98:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8005e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d004      	beq.n	8005eaa <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8005ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ea6:	d01d      	beq.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005ea8:	e02e      	b.n	8005f08 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005eaa:	4b09      	ldr	r3, [pc, #36]	; (8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eb2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005eb6:	d107      	bne.n	8005ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005eb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f000 fbcb 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8005ec6:	e0fb      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005ecc:	e0f8      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8005ece:	bf00      	nop
 8005ed0:	58024400 	.word	0x58024400
 8005ed4:	03d09000 	.word	0x03d09000
 8005ed8:	003d0900 	.word	0x003d0900
 8005edc:	007a1200 	.word	0x007a1200
 8005ee0:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ee4:	4b79      	ldr	r3, [pc, #484]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005eec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ef0:	d107      	bne.n	8005f02 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ef2:	f107 0318 	add.w	r3, r7, #24
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f906 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005efc:	6a3b      	ldr	r3, [r7, #32]
 8005efe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8005f00:	e0de      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8005f02:	2300      	movs	r3, #0
 8005f04:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005f06:	e0db      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005f0c:	e0d8      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f14:	f040 8085 	bne.w	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8005f18:	4b6c      	ldr	r3, [pc, #432]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f1c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8005f20:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8005f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005f28:	d06b      	beq.n	8006002 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 8005f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005f30:	d874      	bhi.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8005f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f38:	d056      	beq.n	8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 8005f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f40:	d86c      	bhi.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8005f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005f48:	d03b      	beq.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 8005f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005f50:	d864      	bhi.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8005f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f58:	d021      	beq.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 8005f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f60:	d85c      	bhi.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8005f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d004      	beq.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f6e:	d004      	beq.n	8005f7a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8005f70:	e054      	b.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005f72:	f000 f8b3 	bl	80060dc <HAL_RCCEx_GetD3PCLK1Freq>
 8005f76:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8005f78:	e0a2      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f7a:	4b54      	ldr	r3, [pc, #336]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f86:	d107      	bne.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f88:	f107 0318 	add.w	r3, r7, #24
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f000 f8bb 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8005f96:	e093      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005f9c:	e090      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005f9e:	4b4b      	ldr	r3, [pc, #300]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fa6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005faa:	d107      	bne.n	8005fbc <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fac:	f107 030c 	add.w	r3, r7, #12
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 f9fd 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8005fba:	e081      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005fc0:	e07e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005fc2:	4b42      	ldr	r3, [pc, #264]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0304 	and.w	r3, r3, #4
 8005fca:	2b04      	cmp	r3, #4
 8005fcc:	d109      	bne.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005fce:	4b3f      	ldr	r3, [pc, #252]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	08db      	lsrs	r3, r3, #3
 8005fd4:	f003 0303 	and.w	r3, r3, #3
 8005fd8:	4a3d      	ldr	r2, [pc, #244]	; (80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8005fda:	fa22 f303 	lsr.w	r3, r2, r3
 8005fde:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8005fe0:	e06e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8005fe6:	e06b      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005fe8:	4b38      	ldr	r3, [pc, #224]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ff4:	d102      	bne.n	8005ffc <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8005ff6:	4b37      	ldr	r3, [pc, #220]	; (80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8005ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8005ffa:	e061      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006000:	e05e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006002:	4b32      	ldr	r3, [pc, #200]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800600a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800600e:	d102      	bne.n	8006016 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8006010:	4b31      	ldr	r3, [pc, #196]	; (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8006012:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006014:	e054      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8006016:	2300      	movs	r3, #0
 8006018:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800601a:	e051      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800601c:	2300      	movs	r3, #0
 800601e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006020:	e04e      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006028:	d148      	bne.n	80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800602a:	4b28      	ldr	r3, [pc, #160]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800602c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800602e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006032:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006036:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800603a:	d02a      	beq.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 800603c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006042:	d838      	bhi.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8006044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006046:	2b00      	cmp	r3, #0
 8006048:	d004      	beq.n	8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 800604a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800604c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006050:	d00d      	beq.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8006052:	e030      	b.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006054:	4b1d      	ldr	r3, [pc, #116]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800605c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006060:	d102      	bne.n	8006068 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 8006062:	4b1d      	ldr	r3, [pc, #116]	; (80060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8006064:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8006066:	e02b      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800606c:	e028      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800606e:	4b17      	ldr	r3, [pc, #92]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006076:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800607a:	d107      	bne.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800607c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006080:	4618      	mov	r0, r3
 8006082:	f000 fae9 	bl	8006658 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006088:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800608a:	e019      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800608c:	2300      	movs	r3, #0
 800608e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006090:	e016      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006092:	4b0e      	ldr	r3, [pc, #56]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800609a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800609e:	d107      	bne.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060a0:	f107 0318 	add.w	r3, r7, #24
 80060a4:	4618      	mov	r0, r3
 80060a6:	f000 f82f 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80060ae:	e007      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 80060b0:	2300      	movs	r3, #0
 80060b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80060b4:	e004      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 80060b6:	2300      	movs	r3, #0
 80060b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80060ba:	e001      	b.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 80060bc:	2300      	movs	r3, #0
 80060be:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 80060c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3740      	adds	r7, #64	; 0x40
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	58024400 	.word	0x58024400
 80060d0:	03d09000 	.word	0x03d09000
 80060d4:	003d0900 	.word	0x003d0900
 80060d8:	007a1200 	.word	0x007a1200

080060dc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80060e0:	f7fe fb88 	bl	80047f4 <HAL_RCC_GetHCLKFreq>
 80060e4:	4602      	mov	r2, r0
 80060e6:	4b06      	ldr	r3, [pc, #24]	; (8006100 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	091b      	lsrs	r3, r3, #4
 80060ec:	f003 0307 	and.w	r3, r3, #7
 80060f0:	4904      	ldr	r1, [pc, #16]	; (8006104 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80060f2:	5ccb      	ldrb	r3, [r1, r3]
 80060f4:	f003 031f 	and.w	r3, r3, #31
 80060f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	58024400 	.word	0x58024400
 8006104:	08011004 	.word	0x08011004

08006108 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8006108:	b480      	push	{r7}
 800610a:	b089      	sub	sp, #36	; 0x24
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006110:	4ba1      	ldr	r3, [pc, #644]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006114:	f003 0303 	and.w	r3, r3, #3
 8006118:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800611a:	4b9f      	ldr	r3, [pc, #636]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800611c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800611e:	0b1b      	lsrs	r3, r3, #12
 8006120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006124:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006126:	4b9c      	ldr	r3, [pc, #624]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612a:	091b      	lsrs	r3, r3, #4
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006132:	4b99      	ldr	r3, [pc, #612]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006136:	08db      	lsrs	r3, r3, #3
 8006138:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	fb02 f303 	mul.w	r3, r2, r3
 8006142:	ee07 3a90 	vmov	s15, r3
 8006146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800614a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 8111 	beq.w	8006378 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	2b02      	cmp	r3, #2
 800615a:	f000 8083 	beq.w	8006264 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	2b02      	cmp	r3, #2
 8006162:	f200 80a1 	bhi.w	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d003      	beq.n	8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d056      	beq.n	8006220 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006172:	e099      	b.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006174:	4b88      	ldr	r3, [pc, #544]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f003 0320 	and.w	r3, r3, #32
 800617c:	2b00      	cmp	r3, #0
 800617e:	d02d      	beq.n	80061dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006180:	4b85      	ldr	r3, [pc, #532]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	08db      	lsrs	r3, r3, #3
 8006186:	f003 0303 	and.w	r3, r3, #3
 800618a:	4a84      	ldr	r2, [pc, #528]	; (800639c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800618c:	fa22 f303 	lsr.w	r3, r2, r3
 8006190:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	ee07 3a90 	vmov	s15, r3
 8006198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	ee07 3a90 	vmov	s15, r3
 80061a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061aa:	4b7b      	ldr	r3, [pc, #492]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80061be:	eddf 5a78 	vldr	s11, [pc, #480]	; 80063a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061d6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80061da:	e087      	b.n	80062ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	ee07 3a90 	vmov	s15, r3
 80061e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80063a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80061ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061ee:	4b6a      	ldr	r3, [pc, #424]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f6:	ee07 3a90 	vmov	s15, r3
 80061fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006202:	eddf 5a67 	vldr	s11, [pc, #412]	; 80063a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800620a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800620e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800621a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800621e:	e065      	b.n	80062ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80063a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800622e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006232:	4b59      	ldr	r3, [pc, #356]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800623a:	ee07 3a90 	vmov	s15, r3
 800623e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006242:	ed97 6a03 	vldr	s12, [r7, #12]
 8006246:	eddf 5a56 	vldr	s11, [pc, #344]	; 80063a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800624a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800624e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800625a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800625e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006262:	e043      	b.n	80062ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800626e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80063ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006276:	4b48      	ldr	r3, [pc, #288]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006286:	ed97 6a03 	vldr	s12, [r7, #12]
 800628a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80063a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800628e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800629a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800629e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062a6:	e021      	b.n	80062ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	ee07 3a90 	vmov	s15, r3
 80062ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062b2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80063a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80062b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ba:	4b37      	ldr	r3, [pc, #220]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c2:	ee07 3a90 	vmov	s15, r3
 80062c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80062ce:	eddf 5a34 	vldr	s11, [pc, #208]	; 80063a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80062d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80062ec:	4b2a      	ldr	r3, [pc, #168]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f0:	0a5b      	lsrs	r3, r3, #9
 80062f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062f6:	ee07 3a90 	vmov	s15, r3
 80062fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006302:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006306:	edd7 6a07 	vldr	s13, [r7, #28]
 800630a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800630e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006312:	ee17 2a90 	vmov	r2, s15
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800631a:	4b1f      	ldr	r3, [pc, #124]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800631c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800631e:	0c1b      	lsrs	r3, r3, #16
 8006320:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006324:	ee07 3a90 	vmov	s15, r3
 8006328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800632c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006330:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006334:	edd7 6a07 	vldr	s13, [r7, #28]
 8006338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800633c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006340:	ee17 2a90 	vmov	r2, s15
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006348:	4b13      	ldr	r3, [pc, #76]	; (8006398 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800634a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634c:	0e1b      	lsrs	r3, r3, #24
 800634e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006352:	ee07 3a90 	vmov	s15, r3
 8006356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800635a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800635e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006362:	edd7 6a07 	vldr	s13, [r7, #28]
 8006366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800636a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800636e:	ee17 2a90 	vmov	r2, s15
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006376:	e008      	b.n	800638a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	609a      	str	r2, [r3, #8]
}
 800638a:	bf00      	nop
 800638c:	3724      	adds	r7, #36	; 0x24
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	58024400 	.word	0x58024400
 800639c:	03d09000 	.word	0x03d09000
 80063a0:	46000000 	.word	0x46000000
 80063a4:	4c742400 	.word	0x4c742400
 80063a8:	4a742400 	.word	0x4a742400
 80063ac:	4af42400 	.word	0x4af42400

080063b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b089      	sub	sp, #36	; 0x24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80063b8:	4ba1      	ldr	r3, [pc, #644]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063bc:	f003 0303 	and.w	r3, r3, #3
 80063c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80063c2:	4b9f      	ldr	r3, [pc, #636]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	0d1b      	lsrs	r3, r3, #20
 80063c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80063ce:	4b9c      	ldr	r3, [pc, #624]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d2:	0a1b      	lsrs	r3, r3, #8
 80063d4:	f003 0301 	and.w	r3, r3, #1
 80063d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80063da:	4b99      	ldr	r3, [pc, #612]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063de:	08db      	lsrs	r3, r3, #3
 80063e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	fb02 f303 	mul.w	r3, r2, r3
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f000 8111 	beq.w	8006620 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	2b02      	cmp	r3, #2
 8006402:	f000 8083 	beq.w	800650c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	2b02      	cmp	r3, #2
 800640a:	f200 80a1 	bhi.w	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800640e:	69bb      	ldr	r3, [r7, #24]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006414:	69bb      	ldr	r3, [r7, #24]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d056      	beq.n	80064c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800641a:	e099      	b.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800641c:	4b88      	ldr	r3, [pc, #544]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0320 	and.w	r3, r3, #32
 8006424:	2b00      	cmp	r3, #0
 8006426:	d02d      	beq.n	8006484 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006428:	4b85      	ldr	r3, [pc, #532]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	08db      	lsrs	r3, r3, #3
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	4a84      	ldr	r2, [pc, #528]	; (8006644 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006434:	fa22 f303 	lsr.w	r3, r2, r3
 8006438:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	ee07 3a90 	vmov	s15, r3
 8006440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	ee07 3a90 	vmov	s15, r3
 800644a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800644e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006452:	4b7b      	ldr	r3, [pc, #492]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800645a:	ee07 3a90 	vmov	s15, r3
 800645e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006462:	ed97 6a03 	vldr	s12, [r7, #12]
 8006466:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800646a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800646e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006472:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800647a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006482:	e087      	b.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800664c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006496:	4b6a      	ldr	r3, [pc, #424]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80064aa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80064c6:	e065      	b.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006650 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80064d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064da:	4b59      	ldr	r3, [pc, #356]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80064ee:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006506:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800650a:	e043      	b.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006654 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800651a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651e:	4b48      	ldr	r3, [pc, #288]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006532:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800654e:	e021      	b.n	8006594 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	ee07 3a90 	vmov	s15, r3
 8006556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800655a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006650 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800655e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006562:	4b37      	ldr	r3, [pc, #220]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800656a:	ee07 3a90 	vmov	s15, r3
 800656e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006572:	ed97 6a03 	vldr	s12, [r7, #12]
 8006576:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006648 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800657a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800657e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006582:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800658a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800658e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006592:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006594:	4b2a      	ldr	r3, [pc, #168]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006598:	0a5b      	lsrs	r3, r3, #9
 800659a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800659e:	ee07 3a90 	vmov	s15, r3
 80065a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80065aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80065b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065ba:	ee17 2a90 	vmov	r2, s15
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80065c2:	4b1f      	ldr	r3, [pc, #124]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	0c1b      	lsrs	r3, r3, #16
 80065c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065cc:	ee07 3a90 	vmov	s15, r3
 80065d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80065d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80065e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065e8:	ee17 2a90 	vmov	r2, s15
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80065f0:	4b13      	ldr	r3, [pc, #76]	; (8006640 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f4:	0e1b      	lsrs	r3, r3, #24
 80065f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065fa:	ee07 3a90 	vmov	s15, r3
 80065fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006602:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006606:	ee37 7a87 	vadd.f32	s14, s15, s14
 800660a:	edd7 6a07 	vldr	s13, [r7, #28]
 800660e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006616:	ee17 2a90 	vmov	r2, s15
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800661e:	e008      	b.n	8006632 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	609a      	str	r2, [r3, #8]
}
 8006632:	bf00      	nop
 8006634:	3724      	adds	r7, #36	; 0x24
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	58024400 	.word	0x58024400
 8006644:	03d09000 	.word	0x03d09000
 8006648:	46000000 	.word	0x46000000
 800664c:	4c742400 	.word	0x4c742400
 8006650:	4a742400 	.word	0x4a742400
 8006654:	4af42400 	.word	0x4af42400

08006658 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8006658:	b480      	push	{r7}
 800665a:	b089      	sub	sp, #36	; 0x24
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006660:	4ba0      	ldr	r3, [pc, #640]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006664:	f003 0303 	and.w	r3, r3, #3
 8006668:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800666a:	4b9e      	ldr	r3, [pc, #632]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800666c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800666e:	091b      	lsrs	r3, r3, #4
 8006670:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006674:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006676:	4b9b      	ldr	r3, [pc, #620]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006680:	4b98      	ldr	r3, [pc, #608]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006684:	08db      	lsrs	r3, r3, #3
 8006686:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	fb02 f303 	mul.w	r3, r2, r3
 8006690:	ee07 3a90 	vmov	s15, r3
 8006694:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006698:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f000 8111 	beq.w	80068c6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	f000 8083 	beq.w	80067b2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	f200 80a1 	bhi.w	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d056      	beq.n	800676e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80066c0:	e099      	b.n	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066c2:	4b88      	ldr	r3, [pc, #544]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 0320 	and.w	r3, r3, #32
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d02d      	beq.n	800672a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80066ce:	4b85      	ldr	r3, [pc, #532]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	08db      	lsrs	r3, r3, #3
 80066d4:	f003 0303 	and.w	r3, r3, #3
 80066d8:	4a83      	ldr	r2, [pc, #524]	; (80068e8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80066da:	fa22 f303 	lsr.w	r3, r2, r3
 80066de:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	ee07 3a90 	vmov	s15, r3
 80066e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	ee07 3a90 	vmov	s15, r3
 80066f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066f8:	4b7a      	ldr	r3, [pc, #488]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006700:	ee07 3a90 	vmov	s15, r3
 8006704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006708:	ed97 6a03 	vldr	s12, [r7, #12]
 800670c:	eddf 5a77 	vldr	s11, [pc, #476]	; 80068ec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006710:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006714:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006718:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800671c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006724:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006728:	e087      	b.n	800683a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	ee07 3a90 	vmov	s15, r3
 8006730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006734:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80068f0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800673c:	4b69      	ldr	r3, [pc, #420]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800673e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006744:	ee07 3a90 	vmov	s15, r3
 8006748:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800674c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006750:	eddf 5a66 	vldr	s11, [pc, #408]	; 80068ec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006754:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006758:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006760:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006768:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800676c:	e065      	b.n	800683a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	ee07 3a90 	vmov	s15, r3
 8006774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006778:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80068f4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800677c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006780:	4b58      	ldr	r3, [pc, #352]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006788:	ee07 3a90 	vmov	s15, r3
 800678c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006790:	ed97 6a03 	vldr	s12, [r7, #12]
 8006794:	eddf 5a55 	vldr	s11, [pc, #340]	; 80068ec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006798:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800679c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ac:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80067b0:	e043      	b.n	800683a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	ee07 3a90 	vmov	s15, r3
 80067b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067bc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80068f8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80067c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c4:	4b47      	ldr	r3, [pc, #284]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d8:	eddf 5a44 	vldr	s11, [pc, #272]	; 80068ec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80067e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067f0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80067f4:	e021      	b.n	800683a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	ee07 3a90 	vmov	s15, r3
 80067fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006800:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80068f0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006804:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006808:	4b36      	ldr	r3, [pc, #216]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800680a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800680c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006818:	ed97 6a03 	vldr	s12, [r7, #12]
 800681c:	eddf 5a33 	vldr	s11, [pc, #204]	; 80068ec <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006828:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800682c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006834:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006838:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800683a:	4b2a      	ldr	r3, [pc, #168]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800683c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800683e:	0a5b      	lsrs	r3, r3, #9
 8006840:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006844:	ee07 3a90 	vmov	s15, r3
 8006848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800684c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006850:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006854:	edd7 6a07 	vldr	s13, [r7, #28]
 8006858:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800685c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006860:	ee17 2a90 	vmov	r2, s15
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8006868:	4b1e      	ldr	r3, [pc, #120]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800686a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800686c:	0c1b      	lsrs	r3, r3, #16
 800686e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006872:	ee07 3a90 	vmov	s15, r3
 8006876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800687a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800687e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006882:	edd7 6a07 	vldr	s13, [r7, #28]
 8006886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800688a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800688e:	ee17 2a90 	vmov	r2, s15
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8006896:	4b13      	ldr	r3, [pc, #76]	; (80068e4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689a:	0e1b      	lsrs	r3, r3, #24
 800689c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068a0:	ee07 3a90 	vmov	s15, r3
 80068a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80068ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80068b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068bc:	ee17 2a90 	vmov	r2, s15
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80068c4:	e008      	b.n	80068d8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	609a      	str	r2, [r3, #8]
}
 80068d8:	bf00      	nop
 80068da:	3724      	adds	r7, #36	; 0x24
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	58024400 	.word	0x58024400
 80068e8:	03d09000 	.word	0x03d09000
 80068ec:	46000000 	.word	0x46000000
 80068f0:	4c742400 	.word	0x4c742400
 80068f4:	4a742400 	.word	0x4a742400
 80068f8:	4af42400 	.word	0x4af42400

080068fc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006906:	2300      	movs	r3, #0
 8006908:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800690a:	4b53      	ldr	r3, [pc, #332]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 800690c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800690e:	f003 0303 	and.w	r3, r3, #3
 8006912:	2b03      	cmp	r3, #3
 8006914:	d101      	bne.n	800691a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e099      	b.n	8006a4e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800691a:	4b4f      	ldr	r3, [pc, #316]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a4e      	ldr	r2, [pc, #312]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006920:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006924:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006926:	f7fb fb63 	bl	8001ff0 <HAL_GetTick>
 800692a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800692c:	e008      	b.n	8006940 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800692e:	f7fb fb5f 	bl	8001ff0 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	2b02      	cmp	r3, #2
 800693a:	d901      	bls.n	8006940 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	e086      	b.n	8006a4e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006940:	4b45      	ldr	r3, [pc, #276]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1f0      	bne.n	800692e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800694c:	4b42      	ldr	r3, [pc, #264]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 800694e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006950:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	031b      	lsls	r3, r3, #12
 800695a:	493f      	ldr	r1, [pc, #252]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 800695c:	4313      	orrs	r3, r2
 800695e:	628b      	str	r3, [r1, #40]	; 0x28
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	3b01      	subs	r3, #1
 8006966:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	3b01      	subs	r3, #1
 8006970:	025b      	lsls	r3, r3, #9
 8006972:	b29b      	uxth	r3, r3
 8006974:	431a      	orrs	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	3b01      	subs	r3, #1
 800697c:	041b      	lsls	r3, r3, #16
 800697e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006982:	431a      	orrs	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	3b01      	subs	r3, #1
 800698a:	061b      	lsls	r3, r3, #24
 800698c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006990:	4931      	ldr	r1, [pc, #196]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006992:	4313      	orrs	r3, r2
 8006994:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006996:	4b30      	ldr	r3, [pc, #192]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800699a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	492d      	ldr	r1, [pc, #180]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80069a8:	4b2b      	ldr	r3, [pc, #172]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ac:	f023 0220 	bic.w	r2, r3, #32
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	4928      	ldr	r1, [pc, #160]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80069ba:	4b27      	ldr	r3, [pc, #156]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069be:	4a26      	ldr	r2, [pc, #152]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069c0:	f023 0310 	bic.w	r3, r3, #16
 80069c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80069c6:	4b24      	ldr	r3, [pc, #144]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069ca:	4b24      	ldr	r3, [pc, #144]	; (8006a5c <RCCEx_PLL2_Config+0x160>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	69d2      	ldr	r2, [r2, #28]
 80069d2:	00d2      	lsls	r2, r2, #3
 80069d4:	4920      	ldr	r1, [pc, #128]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80069da:	4b1f      	ldr	r3, [pc, #124]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069de:	4a1e      	ldr	r2, [pc, #120]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069e0:	f043 0310 	orr.w	r3, r3, #16
 80069e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d106      	bne.n	80069fa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80069ec:	4b1a      	ldr	r3, [pc, #104]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f0:	4a19      	ldr	r2, [pc, #100]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 80069f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80069f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80069f8:	e00f      	b.n	8006a1a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d106      	bne.n	8006a0e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006a00:	4b15      	ldr	r3, [pc, #84]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a04:	4a14      	ldr	r2, [pc, #80]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006a0c:	e005      	b.n	8006a1a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006a0e:	4b12      	ldr	r3, [pc, #72]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a12:	4a11      	ldr	r2, [pc, #68]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006a18:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006a1a:	4b0f      	ldr	r3, [pc, #60]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a0e      	ldr	r2, [pc, #56]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006a24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a26:	f7fb fae3 	bl	8001ff0 <HAL_GetTick>
 8006a2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006a2c:	e008      	b.n	8006a40 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006a2e:	f7fb fadf 	bl	8001ff0 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d901      	bls.n	8006a40 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e006      	b.n	8006a4e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006a40:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <RCCEx_PLL2_Config+0x15c>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d0f0      	beq.n	8006a2e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	58024400 	.word	0x58024400
 8006a5c:	ffff0007 	.word	0xffff0007

08006a60 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006a6e:	4b53      	ldr	r3, [pc, #332]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a72:	f003 0303 	and.w	r3, r3, #3
 8006a76:	2b03      	cmp	r3, #3
 8006a78:	d101      	bne.n	8006a7e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e099      	b.n	8006bb2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006a7e:	4b4f      	ldr	r3, [pc, #316]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a4e      	ldr	r2, [pc, #312]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a8a:	f7fb fab1 	bl	8001ff0 <HAL_GetTick>
 8006a8e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a90:	e008      	b.n	8006aa4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006a92:	f7fb faad 	bl	8001ff0 <HAL_GetTick>
 8006a96:	4602      	mov	r2, r0
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	1ad3      	subs	r3, r2, r3
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d901      	bls.n	8006aa4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	e086      	b.n	8006bb2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006aa4:	4b45      	ldr	r3, [pc, #276]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1f0      	bne.n	8006a92 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006ab0:	4b42      	ldr	r3, [pc, #264]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	051b      	lsls	r3, r3, #20
 8006abe:	493f      	ldr	r1, [pc, #252]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	628b      	str	r3, [r1, #40]	; 0x28
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	025b      	lsls	r3, r3, #9
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	041b      	lsls	r3, r3, #16
 8006ae2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	691b      	ldr	r3, [r3, #16]
 8006aec:	3b01      	subs	r3, #1
 8006aee:	061b      	lsls	r3, r3, #24
 8006af0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006af4:	4931      	ldr	r1, [pc, #196]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006afa:	4b30      	ldr	r3, [pc, #192]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	492d      	ldr	r1, [pc, #180]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006b0c:	4b2b      	ldr	r3, [pc, #172]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b10:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	699b      	ldr	r3, [r3, #24]
 8006b18:	4928      	ldr	r1, [pc, #160]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006b1e:	4b27      	ldr	r3, [pc, #156]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b22:	4a26      	ldr	r2, [pc, #152]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b28:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006b2a:	4b24      	ldr	r3, [pc, #144]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b2e:	4b24      	ldr	r3, [pc, #144]	; (8006bc0 <RCCEx_PLL3_Config+0x160>)
 8006b30:	4013      	ands	r3, r2
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	69d2      	ldr	r2, [r2, #28]
 8006b36:	00d2      	lsls	r2, r2, #3
 8006b38:	4920      	ldr	r1, [pc, #128]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006b3e:	4b1f      	ldr	r3, [pc, #124]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b42:	4a1e      	ldr	r2, [pc, #120]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b48:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d106      	bne.n	8006b5e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006b50:	4b1a      	ldr	r3, [pc, #104]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b54:	4a19      	ldr	r2, [pc, #100]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006b5a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006b5c:	e00f      	b.n	8006b7e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d106      	bne.n	8006b72 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006b64:	4b15      	ldr	r3, [pc, #84]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b68:	4a14      	ldr	r2, [pc, #80]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b6a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006b6e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006b70:	e005      	b.n	8006b7e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006b72:	4b12      	ldr	r3, [pc, #72]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b76:	4a11      	ldr	r2, [pc, #68]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006b7c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006b7e:	4b0f      	ldr	r3, [pc, #60]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a0e      	ldr	r2, [pc, #56]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b8a:	f7fb fa31 	bl	8001ff0 <HAL_GetTick>
 8006b8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b90:	e008      	b.n	8006ba4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006b92:	f7fb fa2d 	bl	8001ff0 <HAL_GetTick>
 8006b96:	4602      	mov	r2, r0
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d901      	bls.n	8006ba4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e006      	b.n	8006bb2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006ba4:	4b05      	ldr	r3, [pc, #20]	; (8006bbc <RCCEx_PLL3_Config+0x15c>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d0f0      	beq.n	8006b92 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	58024400 	.word	0x58024400
 8006bc0:	ffff0007 	.word	0xffff0007

08006bc4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b08a      	sub	sp, #40	; 0x28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e075      	b.n	8006cc2 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d105      	bne.n	8006bee <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f7fa fe87 	bl	80018fc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2204      	movs	r2, #4
 8006bf2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f868 	bl	8006ccc <HAL_SD_InitCard>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d001      	beq.n	8006c06 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e05d      	b.n	8006cc2 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8006c06:	f107 0308 	add.w	r3, r7, #8
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fda9 	bl	8007764 <HAL_SD_GetCardStatus>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d001      	beq.n	8006c1c <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e052      	b.n	8006cc2 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8006c1c:	7e3b      	ldrb	r3, [r7, #24]
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8006c22:	7e7b      	ldrb	r3, [r7, #25]
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d10a      	bne.n	8006c46 <HAL_SD_Init+0x82>
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d102      	bne.n	8006c3c <HAL_SD_Init+0x78>
 8006c36:	6a3b      	ldr	r3, [r7, #32]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d004      	beq.n	8006c46 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c42:	659a      	str	r2, [r3, #88]	; 0x58
 8006c44:	e00b      	b.n	8006c5e <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d104      	bne.n	8006c58 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c54:	659a      	str	r2, [r3, #88]	; 0x58
 8006c56:	e002      	b.n	8006c5e <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	4619      	mov	r1, r3
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 fe67 	bl	8007938 <HAL_SD_ConfigWideBusOperation>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e026      	b.n	8006cc2 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8006c74:	f7fb f9bc 	bl	8001ff0 <HAL_GetTick>
 8006c78:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8006c7a:	e011      	b.n	8006ca0 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006c7c:	f7fb f9b8 	bl	8001ff0 <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8a:	d109      	bne.n	8006ca0 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c92:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e010      	b.n	8006cc2 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 ff5b 	bl	8007b5c <HAL_SD_GetCardState>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b04      	cmp	r3, #4
 8006caa:	d1e7      	bne.n	8006c7c <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3728      	adds	r7, #40	; 0x28
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
	...

08006ccc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006ccc:	b590      	push	{r4, r7, lr}
 8006cce:	b08d      	sub	sp, #52	; 0x34
 8006cd0:	af02      	add	r7, sp, #8
 8006cd2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk = 0U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8006ce8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006cec:	f7fe fd24 	bl	8005738 <HAL_RCCEx_GetPeriphCLKFreq>
 8006cf0:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d109      	bne.n	8006d0c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006d06:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e06a      	b.n	8006de2 <HAL_SD_InitCard+0x116>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8006d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d0e:	0a1b      	lsrs	r3, r3, #8
 8006d10:	4a36      	ldr	r2, [pc, #216]	; (8006dec <HAL_SD_InitCard+0x120>)
 8006d12:	fba2 2303 	umull	r2, r3, r2, r3
 8006d16:	091b      	lsrs	r3, r3, #4
 8006d18:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681c      	ldr	r4, [r3, #0]
 8006d1e:	466a      	mov	r2, sp
 8006d20:	f107 0318 	add.w	r3, r7, #24
 8006d24:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006d28:	e882 0003 	stmia.w	r2, {r0, r1}
 8006d2c:	f107 030c 	add.w	r3, r7, #12
 8006d30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006d32:	4620      	mov	r0, r4
 8006d34:	f002 fc14 	bl	8009560 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f002 fc57 	bl	80095f0 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	005b      	lsls	r3, r3, #1
 8006d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8006d4e:	4a28      	ldr	r2, [pc, #160]	; (8006df0 <HAL_SD_InitCard+0x124>)
 8006d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d56:	3301      	adds	r3, #1
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7fb f955 	bl	8002008 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 ffea 	bl	8007d38 <SD_PowerON>
 8006d64:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006d66:	6a3b      	ldr	r3, [r7, #32]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00b      	beq.n	8006d84 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d78:	6a3b      	ldr	r3, [r7, #32]
 8006d7a:	431a      	orrs	r2, r3
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e02e      	b.n	8006de2 <HAL_SD_InitCard+0x116>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 ff09 	bl	8007b9c <SD_InitCard>
 8006d8a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00b      	beq.n	8006daa <HAL_SD_InitCard+0xde>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d9e:	6a3b      	ldr	r3, [r7, #32]
 8006da0:	431a      	orrs	r2, r3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e01b      	b.n	8006de2 <HAL_SD_InitCard+0x116>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006db2:	4618      	mov	r0, r3
 8006db4:	f002 fcb2 	bl	800971c <SDMMC_CmdBlockLength>
 8006db8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006dba:	6a3b      	ldr	r3, [r7, #32]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00f      	beq.n	8006de0 <HAL_SD_InitCard+0x114>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a0b      	ldr	r2, [pc, #44]	; (8006df4 <HAL_SD_InitCard+0x128>)
 8006dc6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dcc:	6a3b      	ldr	r3, [r7, #32]
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e000      	b.n	8006de2 <HAL_SD_InitCard+0x116>
  }

  return HAL_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	372c      	adds	r7, #44	; 0x2c
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd90      	pop	{r4, r7, pc}
 8006dea:	bf00      	nop
 8006dec:	014f8b59 	.word	0x014f8b59
 8006df0:	00012110 	.word	0x00012110
 8006df4:	1fe00fff 	.word	0x1fe00fff

08006df8 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b08c      	sub	sp, #48	; 0x30
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
 8006e04:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d107      	bne.n	8006e20 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e14:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e08d      	b.n	8006f3c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	f040 8086 	bne.w	8006f3a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006e34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	441a      	add	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d907      	bls.n	8006e52 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e46:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e074      	b.n	8006f3c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2203      	movs	r2, #3
 8006e56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	025a      	lsls	r2, r3, #9
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d002      	beq.n	8006e7e <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 8006e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e7a:	025b      	lsls	r3, r3, #9
 8006e7c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e82:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	025b      	lsls	r3, r3, #9
 8006e88:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006e8a:	2390      	movs	r3, #144	; 0x90
 8006e8c:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006e8e:	2302      	movs	r3, #2
 8006e90:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8006e96:	2300      	movs	r3, #0
 8006e98:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f107 0210 	add.w	r2, r7, #16
 8006ea2:	4611      	mov	r1, r2
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f002 fc0d 	bl	80096c4 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68da      	ldr	r2, [r3, #12]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006eb8:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d90a      	bls.n	8006ee6 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2282      	movs	r2, #130	; 0x82
 8006ed4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006edc:	4618      	mov	r0, r3
 8006ede:	f002 fc63 	bl	80097a8 <SDMMC_CmdReadMultiBlock>
 8006ee2:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006ee4:	e009      	b.n	8006efa <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2281      	movs	r2, #129	; 0x81
 8006eea:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f002 fc35 	bl	8009762 <SDMMC_CmdReadSingleBlock>
 8006ef8:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8006efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d012      	beq.n	8006f26 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a0f      	ldr	r2, [pc, #60]	; (8006f44 <HAL_SD_ReadBlocks_DMA+0x14c>)
 8006f06:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f0e:	431a      	orrs	r2, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e00a      	b.n	8006f3c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8006f34:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 8006f36:	2300      	movs	r3, #0
 8006f38:	e000      	b.n	8006f3c <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006f3a:	2302      	movs	r3, #2
  }
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3730      	adds	r7, #48	; 0x30
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	1fe00fff 	.word	0x1fe00fff

08006f48 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b08c      	sub	sp, #48	; 0x30
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	607a      	str	r2, [r7, #4]
 8006f54:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d107      	bne.n	8006f70 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f64:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e08d      	b.n	800708c <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	f040 8086 	bne.w	800708a <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006f84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	441a      	add	r2, r3
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d907      	bls.n	8006fa2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f96:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e074      	b.n	800708c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2203      	movs	r2, #3
 8006fa6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	68ba      	ldr	r2, [r7, #8]
 8006fb6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	025a      	lsls	r2, r3, #9
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d002      	beq.n	8006fce <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 8006fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fca:	025b      	lsls	r3, r3, #9
 8006fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006fce:	f04f 33ff 	mov.w	r3, #4294967295
 8006fd2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	025b      	lsls	r3, r3, #9
 8006fd8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006fda:	2390      	movs	r3, #144	; 0x90
 8006fdc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f107 0210 	add.w	r2, r7, #16
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f002 fb65 	bl	80096c4 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68da      	ldr	r2, [r3, #12]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007008:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	68ba      	ldr	r2, [r7, #8]
 8007010:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2201      	movs	r2, #1
 8007018:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2b01      	cmp	r3, #1
 800701e:	d90a      	bls.n	8007036 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	22a0      	movs	r2, #160	; 0xa0
 8007024:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800702c:	4618      	mov	r0, r3
 800702e:	f002 fc01 	bl	8009834 <SDMMC_CmdWriteMultiBlock>
 8007032:	62f8      	str	r0, [r7, #44]	; 0x2c
 8007034:	e009      	b.n	800704a <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2290      	movs	r2, #144	; 0x90
 800703a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007042:	4618      	mov	r0, r3
 8007044:	f002 fbd3 	bl	80097ee <SDMMC_CmdWriteSingleBlock>
 8007048:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800704a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800704c:	2b00      	cmp	r3, #0
 800704e:	d012      	beq.n	8007076 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a0f      	ldr	r2, [pc, #60]	; (8007094 <HAL_SD_WriteBlocks_DMA+0x14c>)
 8007056:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800705c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800705e:	431a      	orrs	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e00a      	b.n	800708c <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 8007084:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007086:	2300      	movs	r3, #0
 8007088:	e000      	b.n	800708c <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800708a:	2302      	movs	r3, #2
  }
}
 800708c:	4618      	mov	r0, r3
 800708e:	3730      	adds	r7, #48	; 0x30
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	1fe00fff 	.word	0x1fe00fff

08007098 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d008      	beq.n	80070c6 <HAL_SD_IRQHandler+0x2e>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f003 0308 	and.w	r3, r3, #8
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d003      	beq.n	80070c6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f001 f926 	bl	8008310 <SD_Read_IT>
 80070c4:	e19a      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 80ac 	beq.w	800722e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80070de:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	4b59      	ldr	r3, [pc, #356]	; (8007250 <HAL_SD_IRQHandler+0x1b8>)
 80070ec:	400b      	ands	r3, r1
 80070ee:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80070fe:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68da      	ldr	r2, [r3, #12]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800710e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f003 0308 	and.w	r3, r3, #8
 8007116:	2b00      	cmp	r3, #0
 8007118:	d038      	beq.n	800718c <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d104      	bne.n	800712e <HAL_SD_IRQHandler+0x96>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f003 0320 	and.w	r3, r3, #32
 800712a:	2b00      	cmp	r3, #0
 800712c:	d011      	beq.n	8007152 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4618      	mov	r0, r3
 8007134:	f002 fba2 	bl	800987c <SDMMC_CmdStopTransfer>
 8007138:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d008      	beq.n	8007152 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	431a      	orrs	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 f95b 	bl	8007408 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a3f      	ldr	r2, [pc, #252]	; (8007254 <HAL_SD_IRQHandler+0x1bc>)
 8007158:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2201      	movs	r2, #1
 800715e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2200      	movs	r2, #0
 8007166:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f003 0301 	and.w	r3, r3, #1
 800716e:	2b00      	cmp	r3, #0
 8007170:	d104      	bne.n	800717c <HAL_SD_IRQHandler+0xe4>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f003 0302 	and.w	r3, r3, #2
 8007178:	2b00      	cmp	r3, #0
 800717a:	d003      	beq.n	8007184 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f003 f855 	bl	800a22c <HAL_SD_RxCpltCallback>
 8007182:	e13b      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f003 f847 	bl	800a218 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800718a:	e137      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 8132 	beq.w	80073fc <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2200      	movs	r2, #0
 800719e:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2200      	movs	r2, #0
 80071a6:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2200      	movs	r2, #0
 80071ae:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f003 0302 	and.w	r3, r3, #2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d104      	bne.n	80071c4 <HAL_SD_IRQHandler+0x12c>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f003 0320 	and.w	r3, r3, #32
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d011      	beq.n	80071e8 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4618      	mov	r0, r3
 80071ca:	f002 fb57 	bl	800987c <SDMMC_CmdStopTransfer>
 80071ce:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d008      	beq.n	80071e8 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	431a      	orrs	r2, r3
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f910 	bl	8007408 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f003 0310 	and.w	r3, r3, #16
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d104      	bne.n	800720a <HAL_SD_IRQHandler+0x172>
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f003 0320 	and.w	r3, r3, #32
 8007206:	2b00      	cmp	r3, #0
 8007208:	d002      	beq.n	8007210 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f003 f804 	bl	800a218 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d105      	bne.n	8007226 <HAL_SD_IRQHandler+0x18e>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f003 0302 	and.w	r3, r3, #2
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 80eb 	beq.w	80073fc <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f003 f800 	bl	800a22c <HAL_SD_RxCpltCallback>
}
 800722c:	e0e6      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00d      	beq.n	8007258 <HAL_SD_IRQHandler+0x1c0>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f003 0308 	and.w	r3, r3, #8
 8007242:	2b00      	cmp	r3, #0
 8007244:	d008      	beq.n	8007258 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f001 f8a8 	bl	800839c <SD_Write_IT>
 800724c:	e0d6      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
 800724e:	bf00      	nop
 8007250:	ffff3ec5 	.word	0xffff3ec5
 8007254:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800725e:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 809d 	beq.w	80073a2 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800726e:	f003 0302 	and.w	r3, r3, #2
 8007272:	2b00      	cmp	r3, #0
 8007274:	d005      	beq.n	8007282 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800727a:	f043 0202 	orr.w	r2, r3, #2
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007288:	f003 0308 	and.w	r3, r3, #8
 800728c:	2b00      	cmp	r3, #0
 800728e:	d005      	beq.n	800729c <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007294:	f043 0208 	orr.w	r2, r3, #8
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a2:	f003 0320 	and.w	r3, r3, #32
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d005      	beq.n	80072b6 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ae:	f043 0220 	orr.w	r2, r3, #32
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072bc:	f003 0310 	and.w	r3, r3, #16
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d005      	beq.n	80072d0 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c8:	f043 0210 	orr.w	r2, r3, #16
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a4b      	ldr	r2, [pc, #300]	; (8007404 <HAL_SD_IRQHandler+0x36c>)
 80072d6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80072e6:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072f6:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007306:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007316:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4618      	mov	r0, r3
 800731e:	f002 faad 	bl	800987c <SDMMC_CmdStopTransfer>
 8007322:	4602      	mov	r2, r0
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007328:	431a      	orrs	r2, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68da      	ldr	r2, [r3, #12]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800733c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007346:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f003 0308 	and.w	r3, r3, #8
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00a      	beq.n	8007368 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 f851 	bl	8007408 <HAL_SD_ErrorCallback>
}
 8007366:	e049      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736e:	2b00      	cmp	r3, #0
 8007370:	d044      	beq.n	80073fc <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007376:	2b00      	cmp	r3, #0
 8007378:	d040      	beq.n	80073fc <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007388:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2200      	movs	r2, #0
 8007390:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f834 	bl	8007408 <HAL_SD_ErrorCallback>
}
 80073a0:	e02c      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d025      	beq.n	80073fc <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073b8:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073c0:	f003 0304 	and.w	r3, r3, #4
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10c      	bne.n	80073e2 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f003 0320 	and.w	r3, r3, #32
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d003      	beq.n	80073da <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f001 f84a 	bl	800846c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 80073d8:	e010      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f001 f832 	bl	8008444 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 80073e0:	e00c      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f003 0320 	and.w	r3, r3, #32
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d003      	beq.n	80073f4 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f001 f833 	bl	8008458 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 80073f2:	e003      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f001 f81b 	bl	8008430 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 80073fa:	e7ff      	b.n	80073fc <HAL_SD_IRQHandler+0x364>
 80073fc:	bf00      	nop
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	18000f3a 	.word	0x18000f3a

08007408 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800741c:	b480      	push	{r7}
 800741e:	b083      	sub	sp, #12
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800742a:	0f9b      	lsrs	r3, r3, #30
 800742c:	b2da      	uxtb	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007436:	0e9b      	lsrs	r3, r3, #26
 8007438:	b2db      	uxtb	r3, r3
 800743a:	f003 030f 	and.w	r3, r3, #15
 800743e:	b2da      	uxtb	r2, r3
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007448:	0e1b      	lsrs	r3, r3, #24
 800744a:	b2db      	uxtb	r3, r3
 800744c:	f003 0303 	and.w	r3, r3, #3
 8007450:	b2da      	uxtb	r2, r3
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800745a:	0c1b      	lsrs	r3, r3, #16
 800745c:	b2da      	uxtb	r2, r3
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007466:	0a1b      	lsrs	r3, r3, #8
 8007468:	b2da      	uxtb	r2, r3
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007472:	b2da      	uxtb	r2, r3
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800747c:	0d1b      	lsrs	r3, r3, #20
 800747e:	b29a      	uxth	r2, r3
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007488:	0c1b      	lsrs	r3, r3, #16
 800748a:	b2db      	uxtb	r3, r3
 800748c:	f003 030f 	and.w	r3, r3, #15
 8007490:	b2da      	uxtb	r2, r3
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800749a:	0bdb      	lsrs	r3, r3, #15
 800749c:	b2db      	uxtb	r3, r3
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	b2da      	uxtb	r2, r3
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ac:	0b9b      	lsrs	r3, r3, #14
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	f003 0301 	and.w	r3, r3, #1
 80074b4:	b2da      	uxtb	r2, r3
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074be:	0b5b      	lsrs	r3, r3, #13
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	b2da      	uxtb	r2, r3
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074d0:	0b1b      	lsrs	r3, r3, #12
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	f003 0301 	and.w	r3, r3, #1
 80074d8:	b2da      	uxtb	r2, r3
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	2200      	movs	r2, #0
 80074e2:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d163      	bne.n	80075b4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074f0:	009a      	lsls	r2, r3, #2
 80074f2:	f640 73fc 	movw	r3, #4092	; 0xffc
 80074f6:	4013      	ands	r3, r2
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80074fc:	0f92      	lsrs	r2, r2, #30
 80074fe:	431a      	orrs	r2, r3
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007508:	0edb      	lsrs	r3, r3, #27
 800750a:	b2db      	uxtb	r3, r3
 800750c:	f003 0307 	and.w	r3, r3, #7
 8007510:	b2da      	uxtb	r2, r3
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800751a:	0e1b      	lsrs	r3, r3, #24
 800751c:	b2db      	uxtb	r3, r3
 800751e:	f003 0307 	and.w	r3, r3, #7
 8007522:	b2da      	uxtb	r2, r3
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800752c:	0d5b      	lsrs	r3, r3, #21
 800752e:	b2db      	uxtb	r3, r3
 8007530:	f003 0307 	and.w	r3, r3, #7
 8007534:	b2da      	uxtb	r2, r3
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800753e:	0c9b      	lsrs	r3, r3, #18
 8007540:	b2db      	uxtb	r3, r3
 8007542:	f003 0307 	and.w	r3, r3, #7
 8007546:	b2da      	uxtb	r2, r3
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007550:	0bdb      	lsrs	r3, r3, #15
 8007552:	b2db      	uxtb	r3, r3
 8007554:	f003 0307 	and.w	r3, r3, #7
 8007558:	b2da      	uxtb	r2, r3
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	1c5a      	adds	r2, r3, #1
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	7e1b      	ldrb	r3, [r3, #24]
 800756c:	b2db      	uxtb	r3, r3
 800756e:	f003 0307 	and.w	r3, r3, #7
 8007572:	3302      	adds	r3, #2
 8007574:	2201      	movs	r2, #1
 8007576:	fa02 f303 	lsl.w	r3, r2, r3
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800757e:	fb03 f202 	mul.w	r2, r3, r2
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	7a1b      	ldrb	r3, [r3, #8]
 800758a:	b2db      	uxtb	r3, r3
 800758c:	f003 030f 	and.w	r3, r3, #15
 8007590:	2201      	movs	r2, #1
 8007592:	409a      	lsls	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800759c:	687a      	ldr	r2, [r7, #4]
 800759e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80075a0:	0a52      	lsrs	r2, r2, #9
 80075a2:	fb03 f202 	mul.w	r2, r3, r2
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075b0:	655a      	str	r2, [r3, #84]	; 0x54
 80075b2:	e031      	b.n	8007618 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d11d      	bne.n	80075f8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075c0:	041b      	lsls	r3, r3, #16
 80075c2:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075ca:	0c1b      	lsrs	r3, r3, #16
 80075cc:	431a      	orrs	r2, r3
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	3301      	adds	r3, #1
 80075d8:	029a      	lsls	r2, r3, #10
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075ec:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	655a      	str	r2, [r3, #84]	; 0x54
 80075f6:	e00f      	b.n	8007618 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a58      	ldr	r2, [pc, #352]	; (8007760 <HAL_SD_GetCardCSD+0x344>)
 80075fe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007604:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e09d      	b.n	8007754 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800761c:	0b9b      	lsrs	r3, r3, #14
 800761e:	b2db      	uxtb	r3, r3
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	b2da      	uxtb	r2, r3
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800762e:	09db      	lsrs	r3, r3, #7
 8007630:	b2db      	uxtb	r3, r3
 8007632:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007636:	b2da      	uxtb	r2, r3
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007640:	b2db      	uxtb	r3, r3
 8007642:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007646:	b2da      	uxtb	r2, r3
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007650:	0fdb      	lsrs	r3, r3, #31
 8007652:	b2da      	uxtb	r2, r3
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800765c:	0f5b      	lsrs	r3, r3, #29
 800765e:	b2db      	uxtb	r3, r3
 8007660:	f003 0303 	and.w	r3, r3, #3
 8007664:	b2da      	uxtb	r2, r3
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800766e:	0e9b      	lsrs	r3, r3, #26
 8007670:	b2db      	uxtb	r3, r3
 8007672:	f003 0307 	and.w	r3, r3, #7
 8007676:	b2da      	uxtb	r2, r3
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007680:	0d9b      	lsrs	r3, r3, #22
 8007682:	b2db      	uxtb	r3, r3
 8007684:	f003 030f 	and.w	r3, r3, #15
 8007688:	b2da      	uxtb	r2, r3
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007692:	0d5b      	lsrs	r3, r3, #21
 8007694:	b2db      	uxtb	r3, r3
 8007696:	f003 0301 	and.w	r3, r3, #1
 800769a:	b2da      	uxtb	r2, r3
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076ae:	0c1b      	lsrs	r3, r3, #16
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	f003 0301 	and.w	r3, r3, #1
 80076b6:	b2da      	uxtb	r2, r3
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076c2:	0bdb      	lsrs	r3, r3, #15
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	f003 0301 	and.w	r3, r3, #1
 80076ca:	b2da      	uxtb	r2, r3
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076d6:	0b9b      	lsrs	r3, r3, #14
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	b2da      	uxtb	r2, r3
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076ea:	0b5b      	lsrs	r3, r3, #13
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	f003 0301 	and.w	r3, r3, #1
 80076f2:	b2da      	uxtb	r2, r3
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076fe:	0b1b      	lsrs	r3, r3, #12
 8007700:	b2db      	uxtb	r3, r3
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	b2da      	uxtb	r2, r3
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007712:	0a9b      	lsrs	r3, r3, #10
 8007714:	b2db      	uxtb	r3, r3
 8007716:	f003 0303 	and.w	r3, r3, #3
 800771a:	b2da      	uxtb	r2, r3
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007726:	0a1b      	lsrs	r3, r3, #8
 8007728:	b2db      	uxtb	r3, r3
 800772a:	f003 0303 	and.w	r3, r3, #3
 800772e:	b2da      	uxtb	r2, r3
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800773a:	085b      	lsrs	r3, r3, #1
 800773c:	b2db      	uxtb	r3, r3
 800773e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007742:	b2da      	uxtb	r2, r3
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	1fe00fff 	.word	0x1fe00fff

08007764 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b094      	sub	sp, #80	; 0x50
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800776e:	2300      	movs	r3, #0
 8007770:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b03      	cmp	r3, #3
 800777e:	d101      	bne.n	8007784 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e0a7      	b.n	80078d4 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8007784:	f107 0308 	add.w	r3, r7, #8
 8007788:	4619      	mov	r1, r3
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 fb62 	bl	8007e54 <SD_SendSDStatus>
 8007790:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8007792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007794:	2b00      	cmp	r3, #0
 8007796:	d011      	beq.n	80077bc <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a4f      	ldr	r2, [pc, #316]	; (80078dc <HAL_SD_GetCardStatus+0x178>)
 800779e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80077a6:	431a      	orrs	r2, r3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80077ba:	e070      	b.n	800789e <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	099b      	lsrs	r3, r3, #6
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	f003 0303 	and.w	r3, r3, #3
 80077c6:	b2da      	uxtb	r2, r3
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	095b      	lsrs	r3, r3, #5
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	b2da      	uxtb	r2, r3
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	0a1b      	lsrs	r3, r3, #8
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	0e1b      	lsrs	r3, r3, #24
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	4313      	orrs	r3, r2
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	061a      	lsls	r2, r3, #24
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	021b      	lsls	r3, r3, #8
 80077fe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007802:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	0a1b      	lsrs	r3, r3, #8
 8007808:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800780c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	0e1b      	lsrs	r3, r3, #24
 8007812:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	b2da      	uxtb	r2, r3
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	0a1b      	lsrs	r3, r3, #8
 8007824:	b2da      	uxtb	r2, r3
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	0d1b      	lsrs	r3, r3, #20
 800782e:	b2db      	uxtb	r3, r3
 8007830:	f003 030f 	and.w	r3, r3, #15
 8007834:	b2da      	uxtb	r2, r3
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	0c1b      	lsrs	r3, r3, #16
 800783e:	b29b      	uxth	r3, r3
 8007840:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007844:	b29a      	uxth	r2, r3
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	b29b      	uxth	r3, r3
 800784a:	b2db      	uxtb	r3, r3
 800784c:	b29b      	uxth	r3, r3
 800784e:	4313      	orrs	r3, r2
 8007850:	b29a      	uxth	r2, r3
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	0a9b      	lsrs	r3, r3, #10
 800785a:	b2db      	uxtb	r3, r3
 800785c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007860:	b2da      	uxtb	r2, r3
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	0a1b      	lsrs	r3, r3, #8
 800786a:	b2db      	uxtb	r3, r3
 800786c:	f003 0303 	and.w	r3, r3, #3
 8007870:	b2da      	uxtb	r2, r3
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	091b      	lsrs	r3, r3, #4
 800787a:	b2db      	uxtb	r3, r3
 800787c:	f003 030f 	and.w	r3, r3, #15
 8007880:	b2da      	uxtb	r2, r3
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	b2db      	uxtb	r3, r3
 800788a:	f003 030f 	and.w	r3, r3, #15
 800788e:	b2da      	uxtb	r2, r3
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	0e1b      	lsrs	r3, r3, #24
 8007898:	b2da      	uxtb	r2, r3
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80078a6:	4618      	mov	r0, r3
 80078a8:	f001 ff38 	bl	800971c <SDMMC_CmdBlockLength>
 80078ac:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80078ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00d      	beq.n	80078d0 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a08      	ldr	r2, [pc, #32]	; (80078dc <HAL_SD_GetCardStatus+0x178>)
 80078ba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078c0:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 80078d0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3750      	adds	r7, #80	; 0x50
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	1fe00fff 	.word	0x1fe00fff

080078e0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007938:	b590      	push	{r4, r7, lr}
 800793a:	b08d      	sub	sp, #52	; 0x34
 800793c:	af02      	add	r7, sp, #8
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	623b      	str	r3, [r7, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8007946:	2300      	movs	r3, #0
 8007948:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2203      	movs	r2, #3
 8007950:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007958:	2b03      	cmp	r3, #3
 800795a:	d02e      	beq.n	80079ba <HAL_SD_ConfigWideBusOperation+0x82>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007962:	d106      	bne.n	8007972 <HAL_SD_ConfigWideBusOperation+0x3a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007968:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	635a      	str	r2, [r3, #52]	; 0x34
 8007970:	e029      	b.n	80079c6 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007978:	d10a      	bne.n	8007990 <HAL_SD_ConfigWideBusOperation+0x58>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 fb62 	bl	8008044 <SD_WideBus_Enable>
 8007980:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007986:	69fb      	ldr	r3, [r7, #28]
 8007988:	431a      	orrs	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	635a      	str	r2, [r3, #52]	; 0x34
 800798e:	e01a      	b.n	80079c6 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10a      	bne.n	80079ac <HAL_SD_ConfigWideBusOperation+0x74>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fb9f 	bl	80080da <SD_WideBus_Disable>
 800799c:	61f8      	str	r0, [r7, #28]

      hsd->ErrorCode |= errorstate;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	431a      	orrs	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	635a      	str	r2, [r3, #52]	; 0x34
 80079aa:	e00c      	b.n	80079c6 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079b0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	635a      	str	r2, [r3, #52]	; 0x34
 80079b8:	e005      	b.n	80079c6 <HAL_SD_ConfigWideBusOperation+0x8e>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079be:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d007      	beq.n	80079de <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a5e      	ldr	r2, [pc, #376]	; (8007b4c <HAL_SD_ConfigWideBusOperation+0x214>)
 80079d4:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80079dc:	e094      	b.n	8007b08 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80079de:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80079e2:	f7fd fea9 	bl	8005738 <HAL_RCCEx_GetPeriphCLKFreq>
 80079e6:	6238      	str	r0, [r7, #32]
    if (sdmmc_clk != 0U)
 80079e8:	6a3b      	ldr	r3, [r7, #32]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 8083 	beq.w	8007af6 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	695a      	ldr	r2, [r3, #20]
 8007a0a:	6a3b      	ldr	r3, [r7, #32]
 8007a0c:	4950      	ldr	r1, [pc, #320]	; (8007b50 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007a0e:	fba1 1303 	umull	r1, r3, r1, r3
 8007a12:	0e1b      	lsrs	r3, r3, #24
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d303      	bcc.n	8007a20 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	695b      	ldr	r3, [r3, #20]
 8007a1c:	61bb      	str	r3, [r7, #24]
 8007a1e:	e05a      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a28:	d103      	bne.n	8007a32 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	695b      	ldr	r3, [r3, #20]
 8007a2e:	61bb      	str	r3, [r7, #24]
 8007a30:	e051      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a3a:	d126      	bne.n	8007a8a <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d10e      	bne.n	8007a62 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8007a44:	6a3b      	ldr	r3, [r7, #32]
 8007a46:	4a43      	ldr	r2, [pc, #268]	; (8007b54 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d906      	bls.n	8007a5a <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8007a4c:	6a3b      	ldr	r3, [r7, #32]
 8007a4e:	4a40      	ldr	r2, [pc, #256]	; (8007b50 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007a50:	fba2 2303 	umull	r2, r3, r2, r3
 8007a54:	0e5b      	lsrs	r3, r3, #25
 8007a56:	61bb      	str	r3, [r7, #24]
 8007a58:	e03d      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	695b      	ldr	r3, [r3, #20]
 8007a5e:	61bb      	str	r3, [r7, #24]
 8007a60:	e039      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	005b      	lsls	r3, r3, #1
 8007a68:	6a3a      	ldr	r2, [r7, #32]
 8007a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a6e:	4a39      	ldr	r2, [pc, #228]	; (8007b54 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d906      	bls.n	8007a82 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	4a36      	ldr	r2, [pc, #216]	; (8007b50 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007a78:	fba2 2303 	umull	r2, r3, r2, r3
 8007a7c:	0e5b      	lsrs	r3, r3, #25
 8007a7e:	61bb      	str	r3, [r7, #24]
 8007a80:	e029      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	61bb      	str	r3, [r7, #24]
 8007a88:	e025      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	695b      	ldr	r3, [r3, #20]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d10e      	bne.n	8007ab0 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8007a92:	6a3b      	ldr	r3, [r7, #32]
 8007a94:	4a30      	ldr	r2, [pc, #192]	; (8007b58 <HAL_SD_ConfigWideBusOperation+0x220>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d906      	bls.n	8007aa8 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8007a9a:	6a3b      	ldr	r3, [r7, #32]
 8007a9c:	4a2c      	ldr	r2, [pc, #176]	; (8007b50 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa2:	0e1b      	lsrs	r3, r3, #24
 8007aa4:	61bb      	str	r3, [r7, #24]
 8007aa6:	e016      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	695b      	ldr	r3, [r3, #20]
 8007aac:	61bb      	str	r3, [r7, #24]
 8007aae:	e012      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	695b      	ldr	r3, [r3, #20]
 8007ab4:	005b      	lsls	r3, r3, #1
 8007ab6:	6a3a      	ldr	r2, [r7, #32]
 8007ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007abc:	4a26      	ldr	r2, [pc, #152]	; (8007b58 <HAL_SD_ConfigWideBusOperation+0x220>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d906      	bls.n	8007ad0 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8007ac2:	6a3b      	ldr	r3, [r7, #32]
 8007ac4:	4a22      	ldr	r2, [pc, #136]	; (8007b50 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aca:	0e1b      	lsrs	r3, r3, #24
 8007acc:	61bb      	str	r3, [r7, #24]
 8007ace:	e002      	b.n	8007ad6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	695b      	ldr	r3, [r3, #20]
 8007ad4:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681c      	ldr	r4, [r3, #0]
 8007ada:	466a      	mov	r2, sp
 8007adc:	f107 0314 	add.w	r3, r7, #20
 8007ae0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007ae4:	e882 0003 	stmia.w	r2, {r0, r1}
 8007ae8:	f107 0308 	add.w	r3, r7, #8
 8007aec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007aee:	4620      	mov	r0, r4
 8007af0:	f001 fd36 	bl	8009560 <SDMMC_Init>
 8007af4:	e008      	b.n	8007b08 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007afa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007b10:	4618      	mov	r0, r3
 8007b12:	f001 fe03 	bl	800971c <SDMMC_CmdBlockLength>
 8007b16:	61f8      	str	r0, [r7, #28]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007b18:	69fb      	ldr	r3, [r7, #28]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00c      	beq.n	8007b38 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a0a      	ldr	r2, [pc, #40]	; (8007b4c <HAL_SD_ConfigWideBusOperation+0x214>)
 8007b24:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	431a      	orrs	r2, r3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8007b40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	372c      	adds	r7, #44	; 0x2c
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd90      	pop	{r4, r7, pc}
 8007b4c:	1fe00fff 	.word	0x1fe00fff
 8007b50:	55e63b89 	.word	0x55e63b89
 8007b54:	02faf080 	.word	0x02faf080
 8007b58:	017d7840 	.word	0x017d7840

08007b5c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007b64:	2300      	movs	r3, #0
 8007b66:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007b68:	f107 030c 	add.w	r3, r7, #12
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 fa40 	bl	8007ff4 <SD_SendStatus>
 8007b74:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d005      	beq.n	8007b88 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	431a      	orrs	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	0a5b      	lsrs	r3, r3, #9
 8007b8c:	f003 030f 	and.w	r3, r3, #15
 8007b90:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007b92:	693b      	ldr	r3, [r7, #16]
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3718      	adds	r7, #24
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b090      	sub	sp, #64	; 0x40
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8007ba8:	f7fa fa22 	bl	8001ff0 <HAL_GetTick>
 8007bac:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f001 fd2d 	bl	8009612 <SDMMC_GetPowerState>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d102      	bne.n	8007bc4 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007bbe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007bc2:	e0b5      	b.n	8007d30 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc8:	2b03      	cmp	r3, #3
 8007bca:	d02e      	beq.n	8007c2a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	f001 ff78 	bl	8009ac6 <SDMMC_CmdSendCID>
 8007bd6:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8007bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d001      	beq.n	8007be2 <SD_InitCard+0x46>
    {
      return errorstate;
 8007bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007be0:	e0a6      	b.n	8007d30 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	2100      	movs	r1, #0
 8007be8:	4618      	mov	r0, r3
 8007bea:	f001 fd58 	bl	800969e <SDMMC_GetResponse>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2104      	movs	r1, #4
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f001 fd4f 	bl	800969e <SDMMC_GetResponse>
 8007c00:	4602      	mov	r2, r0
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2108      	movs	r1, #8
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f001 fd46 	bl	800969e <SDMMC_GetResponse>
 8007c12:	4602      	mov	r2, r0
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	210c      	movs	r1, #12
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f001 fd3d 	bl	800969e <SDMMC_GetResponse>
 8007c24:	4602      	mov	r2, r0
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c2e:	2b03      	cmp	r3, #3
 8007c30:	d01d      	beq.n	8007c6e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8007c32:	e019      	b.n	8007c68 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f107 020a 	add.w	r2, r7, #10
 8007c3c:	4611      	mov	r1, r2
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f001 ff80 	bl	8009b44 <SDMMC_CmdSetRelAdd>
 8007c44:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8007c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d001      	beq.n	8007c50 <SD_InitCard+0xb4>
      {
        return errorstate;
 8007c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c4e:	e06f      	b.n	8007d30 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8007c50:	f7fa f9ce 	bl	8001ff0 <HAL_GetTick>
 8007c54:	4602      	mov	r2, r0
 8007c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c58:	1ad3      	subs	r3, r2, r3
 8007c5a:	f241 3287 	movw	r2, #4999	; 0x1387
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d902      	bls.n	8007c68 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8007c62:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c66:	e063      	b.n	8007d30 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8007c68:	897b      	ldrh	r3, [r7, #10]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d0e2      	beq.n	8007c34 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c72:	2b03      	cmp	r3, #3
 8007c74:	d036      	beq.n	8007ce4 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007c76:	897b      	ldrh	r3, [r7, #10]
 8007c78:	461a      	mov	r2, r3
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c86:	041b      	lsls	r3, r3, #16
 8007c88:	4619      	mov	r1, r3
 8007c8a:	4610      	mov	r0, r2
 8007c8c:	f001 ff3a 	bl	8009b04 <SDMMC_CmdSendCSD>
 8007c90:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8007c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d001      	beq.n	8007c9c <SD_InitCard+0x100>
    {
      return errorstate;
 8007c98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9a:	e049      	b.n	8007d30 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	2100      	movs	r1, #0
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f001 fcfb 	bl	800969e <SDMMC_GetResponse>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2104      	movs	r1, #4
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f001 fcf2 	bl	800969e <SDMMC_GetResponse>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2108      	movs	r1, #8
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f001 fce9 	bl	800969e <SDMMC_GetResponse>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	210c      	movs	r1, #12
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f001 fce0 	bl	800969e <SDMMC_GetResponse>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2104      	movs	r1, #4
 8007cea:	4618      	mov	r0, r3
 8007cec:	f001 fcd7 	bl	800969e <SDMMC_GetResponse>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	0d1a      	lsrs	r2, r3, #20
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007cf8:	f107 030c 	add.w	r3, r7, #12
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f7ff fb8c 	bl	800741c <HAL_SD_GetCardCSD>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d002      	beq.n	8007d10 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d0a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007d0e:	e00f      	b.n	8007d30 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681a      	ldr	r2, [r3, #0]
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d18:	041b      	lsls	r3, r3, #16
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	4610      	mov	r0, r2
 8007d1e:	f001 fde9 	bl	80098f4 <SDMMC_CmdSelDesel>
 8007d22:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8007d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d001      	beq.n	8007d2e <SD_InitCard+0x192>
  {
    return errorstate;
 8007d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2c:	e000      	b.n	8007d30 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3740      	adds	r7, #64	; 0x40
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d40:	2300      	movs	r3, #0
 8007d42:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4618      	mov	r0, r3
 8007d52:	f001 fdf2 	bl	800993a <SDMMC_CmdGoIdleState>
 8007d56:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d001      	beq.n	8007d62 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	e072      	b.n	8007e48 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f001 fe05 	bl	8009976 <SDMMC_CmdOperCond>
 8007d6c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d74:	d10d      	bne.n	8007d92 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f001 fdda 	bl	800993a <SDMMC_CmdGoIdleState>
 8007d86:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d004      	beq.n	8007d98 <SD_PowerON+0x60>
    {
      return errorstate;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	e05a      	b.n	8007e48 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d137      	bne.n	8007e10 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2100      	movs	r1, #0
 8007da6:	4618      	mov	r0, r3
 8007da8:	f001 fe05 	bl	80099b6 <SDMMC_CmdAppCommand>
 8007dac:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d02d      	beq.n	8007e10 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007db4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007db8:	e046      	b.n	8007e48 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f001 fdf8 	bl	80099b6 <SDMMC_CmdAppCommand>
 8007dc6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <SD_PowerON+0x9a>
    {
      return errorstate;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	e03a      	b.n	8007e48 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	491e      	ldr	r1, [pc, #120]	; (8007e50 <SD_PowerON+0x118>)
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f001 fe0f 	bl	80099fc <SDMMC_CmdAppOperCommand>
 8007dde:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d002      	beq.n	8007dec <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007de6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007dea:	e02d      	b.n	8007e48 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	2100      	movs	r1, #0
 8007df2:	4618      	mov	r0, r3
 8007df4:	f001 fc53 	bl	800969e <SDMMC_GetResponse>
 8007df8:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	0fdb      	lsrs	r3, r3, #31
 8007dfe:	2b01      	cmp	r3, #1
 8007e00:	d101      	bne.n	8007e06 <SD_PowerON+0xce>
 8007e02:	2301      	movs	r3, #1
 8007e04:	e000      	b.n	8007e08 <SD_PowerON+0xd0>
 8007e06:	2300      	movs	r3, #0
 8007e08:	613b      	str	r3, [r7, #16]

    count++;
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d802      	bhi.n	8007e20 <SD_PowerON+0xe8>
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d0cc      	beq.n	8007dba <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d902      	bls.n	8007e30 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007e2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007e2e:	e00b      	b.n	8007e48 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2200      	movs	r2, #0
 8007e34:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3718      	adds	r7, #24
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	c1100000 	.word	0xc1100000

08007e54 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b08c      	sub	sp, #48	; 0x30
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007e5e:	f7fa f8c7 	bl	8001ff0 <HAL_GetTick>
 8007e62:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f001 fc15 	bl	800969e <SDMMC_GetResponse>
 8007e74:	4603      	mov	r3, r0
 8007e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e7e:	d102      	bne.n	8007e86 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007e80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007e84:	e0b0      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2140      	movs	r1, #64	; 0x40
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f001 fc45 	bl	800971c <SDMMC_CmdBlockLength>
 8007e92:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007e94:	6a3b      	ldr	r3, [r7, #32]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d005      	beq.n	8007ea6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8007ea2:	6a3b      	ldr	r3, [r7, #32]
 8007ea4:	e0a0      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007eae:	041b      	lsls	r3, r3, #16
 8007eb0:	4619      	mov	r1, r3
 8007eb2:	4610      	mov	r0, r2
 8007eb4:	f001 fd7f 	bl	80099b6 <SDMMC_CmdAppCommand>
 8007eb8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007eba:	6a3b      	ldr	r3, [r7, #32]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d005      	beq.n	8007ecc <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8007ec8:	6a3b      	ldr	r3, [r7, #32]
 8007eca:	e08d      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8007ed0:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8007ed2:	2340      	movs	r3, #64	; 0x40
 8007ed4:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8007ed6:	2360      	movs	r3, #96	; 0x60
 8007ed8:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007eda:	2302      	movs	r3, #2
 8007edc:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f107 0208 	add.w	r2, r7, #8
 8007eee:	4611      	mov	r1, r2
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f001 fbe7 	bl	80096c4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f001 fe67 	bl	8009bce <SDMMC_CmdStatusRegister>
 8007f00:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d02b      	beq.n	8007f60 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	e069      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d013      	beq.n	8007f4a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8007f22:	2300      	movs	r3, #0
 8007f24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f26:	e00d      	b.n	8007f44 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f001 fb41 	bl	80095b4 <SDMMC_ReadFIFO>
 8007f32:	4602      	mov	r2, r0
 8007f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f36:	601a      	str	r2, [r3, #0]
        pData++;
 8007f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f3a:	3304      	adds	r3, #4
 8007f3c:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 8007f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f40:	3301      	adds	r3, #1
 8007f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f46:	2b07      	cmp	r3, #7
 8007f48:	d9ee      	bls.n	8007f28 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007f4a:	f7fa f851 	bl	8001ff0 <HAL_GetTick>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f52:	1ad3      	subs	r3, r2, r3
 8007f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f58:	d102      	bne.n	8007f60 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007f5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007f5e:	e043      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f66:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d0d2      	beq.n	8007f14 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f74:	f003 0308 	and.w	r3, r3, #8
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007f7c:	2308      	movs	r3, #8
 8007f7e:	e033      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f86:	f003 0302 	and.w	r3, r3, #2
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d001      	beq.n	8007f92 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007f8e:	2302      	movs	r3, #2
 8007f90:	e02a      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f98:	f003 0320 	and.w	r3, r3, #32
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d017      	beq.n	8007fd0 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8007fa0:	2320      	movs	r3, #32
 8007fa2:	e021      	b.n	8007fe8 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	f001 fb03 	bl	80095b4 <SDMMC_ReadFIFO>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb2:	601a      	str	r2, [r3, #0]
    pData++;
 8007fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb6:	3304      	adds	r3, #4
 8007fb8:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007fba:	f7fa f819 	bl	8001ff0 <HAL_GetTick>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc2:	1ad3      	subs	r3, r2, r3
 8007fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fc8:	d102      	bne.n	8007fd0 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007fca:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007fce:	e00b      	b.n	8007fe8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1e2      	bne.n	8007fa4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a03      	ldr	r2, [pc, #12]	; (8007ff0 <SD_SendSDStatus+0x19c>)
 8007fe4:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3730      	adds	r7, #48	; 0x30
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	18000f3a 	.word	0x18000f3a

08007ff4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d102      	bne.n	800800a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008004:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008008:	e018      	b.n	800803c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008012:	041b      	lsls	r3, r3, #16
 8008014:	4619      	mov	r1, r3
 8008016:	4610      	mov	r0, r2
 8008018:	f001 fdb6 	bl	8009b88 <SDMMC_CmdSendStatus>
 800801c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d001      	beq.n	8008028 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	e009      	b.n	800803c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2100      	movs	r1, #0
 800802e:	4618      	mov	r0, r3
 8008030:	f001 fb35 	bl	800969e <SDMMC_GetResponse>
 8008034:	4602      	mov	r2, r0
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b086      	sub	sp, #24
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800804c:	2300      	movs	r3, #0
 800804e:	60fb      	str	r3, [r7, #12]
 8008050:	2300      	movs	r3, #0
 8008052:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2100      	movs	r1, #0
 800805a:	4618      	mov	r0, r3
 800805c:	f001 fb1f 	bl	800969e <SDMMC_GetResponse>
 8008060:	4603      	mov	r3, r0
 8008062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008066:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800806a:	d102      	bne.n	8008072 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800806c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008070:	e02f      	b.n	80080d2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008072:	f107 030c 	add.w	r3, r7, #12
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f879 	bl	8008170 <SD_FindSCR>
 800807e:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d001      	beq.n	800808a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	e023      	b.n	80080d2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d01c      	beq.n	80080ce <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800809c:	041b      	lsls	r3, r3, #16
 800809e:	4619      	mov	r1, r3
 80080a0:	4610      	mov	r0, r2
 80080a2:	f001 fc88 	bl	80099b6 <SDMMC_CmdAppCommand>
 80080a6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d001      	beq.n	80080b2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	e00f      	b.n	80080d2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2102      	movs	r1, #2
 80080b8:	4618      	mov	r0, r3
 80080ba:	f001 fcbf 	bl	8009a3c <SDMMC_CmdBusWidth>
 80080be:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d001      	beq.n	80080ca <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	e003      	b.n	80080d2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80080ca:	2300      	movs	r3, #0
 80080cc:	e001      	b.n	80080d2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80080ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3718      	adds	r7, #24
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b086      	sub	sp, #24
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80080e2:	2300      	movs	r3, #0
 80080e4:	60fb      	str	r3, [r7, #12]
 80080e6:	2300      	movs	r3, #0
 80080e8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2100      	movs	r1, #0
 80080f0:	4618      	mov	r0, r3
 80080f2:	f001 fad4 	bl	800969e <SDMMC_GetResponse>
 80080f6:	4603      	mov	r3, r0
 80080f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080fc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008100:	d102      	bne.n	8008108 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008102:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008106:	e02f      	b.n	8008168 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008108:	f107 030c 	add.w	r3, r7, #12
 800810c:	4619      	mov	r1, r3
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f82e 	bl	8008170 <SD_FindSCR>
 8008114:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d001      	beq.n	8008120 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	e023      	b.n	8008168 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008126:	2b00      	cmp	r3, #0
 8008128:	d01c      	beq.n	8008164 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008132:	041b      	lsls	r3, r3, #16
 8008134:	4619      	mov	r1, r3
 8008136:	4610      	mov	r0, r2
 8008138:	f001 fc3d 	bl	80099b6 <SDMMC_CmdAppCommand>
 800813c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d001      	beq.n	8008148 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	e00f      	b.n	8008168 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2100      	movs	r1, #0
 800814e:	4618      	mov	r0, r3
 8008150:	f001 fc74 	bl	8009a3c <SDMMC_CmdBusWidth>
 8008154:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	e003      	b.n	8008168 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008160:	2300      	movs	r3, #0
 8008162:	e001      	b.n	8008168 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008164:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008168:	4618      	mov	r0, r3
 800816a:	3718      	adds	r7, #24
 800816c:	46bd      	mov	sp, r7
 800816e:	bd80      	pop	{r7, pc}

08008170 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b08e      	sub	sp, #56	; 0x38
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800817a:	f7f9 ff39 	bl	8001ff0 <HAL_GetTick>
 800817e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008180:	2300      	movs	r3, #0
 8008182:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8008184:	2300      	movs	r3, #0
 8008186:	60bb      	str	r3, [r7, #8]
 8008188:	2300      	movs	r3, #0
 800818a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2108      	movs	r1, #8
 8008196:	4618      	mov	r0, r3
 8008198:	f001 fac0 	bl	800971c <SDMMC_CmdBlockLength>
 800819c:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800819e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d001      	beq.n	80081a8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80081a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a6:	e0ad      	b.n	8008304 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081b0:	041b      	lsls	r3, r3, #16
 80081b2:	4619      	mov	r1, r3
 80081b4:	4610      	mov	r0, r2
 80081b6:	f001 fbfe 	bl	80099b6 <SDMMC_CmdAppCommand>
 80081ba:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d001      	beq.n	80081c6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80081c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c4:	e09e      	b.n	8008304 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80081c6:	f04f 33ff 	mov.w	r3, #4294967295
 80081ca:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80081cc:	2308      	movs	r3, #8
 80081ce:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80081d0:	2330      	movs	r3, #48	; 0x30
 80081d2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80081d4:	2302      	movs	r3, #2
 80081d6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80081d8:	2300      	movs	r3, #0
 80081da:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80081dc:	2301      	movs	r3, #1
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f107 0210 	add.w	r2, r7, #16
 80081e8:	4611      	mov	r1, r2
 80081ea:	4618      	mov	r0, r3
 80081ec:	f001 fa6a 	bl	80096c4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4618      	mov	r0, r3
 80081f6:	f001 fc44 	bl	8009a82 <SDMMC_CmdSendSCR>
 80081fa:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80081fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d027      	beq.n	8008252 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8008202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008204:	e07e      	b.n	8008304 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800820c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d113      	bne.n	800823c <SD_FindSCR+0xcc>
 8008214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008216:	2b00      	cmp	r3, #0
 8008218:	d110      	bne.n	800823c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4618      	mov	r0, r3
 8008220:	f001 f9c8 	bl	80095b4 <SDMMC_ReadFIFO>
 8008224:	4603      	mov	r3, r0
 8008226:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4618      	mov	r0, r3
 800822e:	f001 f9c1 	bl	80095b4 <SDMMC_ReadFIFO>
 8008232:	4603      	mov	r3, r0
 8008234:	60fb      	str	r3, [r7, #12]
      index++;
 8008236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008238:	3301      	adds	r3, #1
 800823a:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800823c:	f7f9 fed8 	bl	8001ff0 <HAL_GetTick>
 8008240:	4602      	mov	r2, r0
 8008242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824a:	d102      	bne.n	8008252 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800824c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008250:	e058      	b.n	8008304 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008258:	f240 532a 	movw	r3, #1322	; 0x52a
 800825c:	4013      	ands	r3, r2
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0d1      	beq.n	8008206 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008268:	f003 0308 	and.w	r3, r3, #8
 800826c:	2b00      	cmp	r3, #0
 800826e:	d005      	beq.n	800827c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2208      	movs	r2, #8
 8008276:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008278:	2308      	movs	r3, #8
 800827a:	e043      	b.n	8008304 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008282:	f003 0302 	and.w	r3, r3, #2
 8008286:	2b00      	cmp	r3, #0
 8008288:	d005      	beq.n	8008296 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2202      	movs	r2, #2
 8008290:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008292:	2302      	movs	r3, #2
 8008294:	e036      	b.n	8008304 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800829c:	f003 0320 	and.w	r3, r3, #32
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d005      	beq.n	80082b0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2220      	movs	r2, #32
 80082aa:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80082ac:	2320      	movs	r3, #32
 80082ae:	e029      	b.n	8008304 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a15      	ldr	r2, [pc, #84]	; (800830c <SD_FindSCR+0x19c>)
 80082b6:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	061a      	lsls	r2, r3, #24
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	021b      	lsls	r3, r3, #8
 80082c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80082c4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	0a1b      	lsrs	r3, r3, #8
 80082ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 80082ce:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	0e1b      	lsrs	r3, r3, #24
 80082d4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 80082d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082d8:	601a      	str	r2, [r3, #0]
    scr++;
 80082da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082dc:	3304      	adds	r3, #4
 80082de:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	061a      	lsls	r2, r3, #24
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	021b      	lsls	r3, r3, #8
 80082e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80082ec:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	0a1b      	lsrs	r3, r3, #8
 80082f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 80082f6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	0e1b      	lsrs	r3, r3, #24
 80082fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 80082fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008300:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3738      	adds	r7, #56	; 0x38
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	18000f3a 	.word	0x18000f3a

08008310 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b086      	sub	sp, #24
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008322:	2b1f      	cmp	r3, #31
 8008324:	d936      	bls.n	8008394 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 8008326:	2300      	movs	r3, #0
 8008328:	617b      	str	r3, [r7, #20]
 800832a:	e027      	b.n	800837c <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4618      	mov	r0, r3
 8008332:	f001 f93f 	bl	80095b4 <SDMMC_ReadFIFO>
 8008336:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	b2da      	uxtb	r2, r3
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	3301      	adds	r3, #1
 8008344:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	0a1b      	lsrs	r3, r3, #8
 800834a:	b2da      	uxtb	r2, r3
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	3301      	adds	r3, #1
 8008354:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	0c1b      	lsrs	r3, r3, #16
 800835a:	b2da      	uxtb	r2, r3
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	3301      	adds	r3, #1
 8008364:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	0e1b      	lsrs	r3, r3, #24
 800836a:	b2da      	uxtb	r2, r3
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	3301      	adds	r3, #1
 8008374:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	3301      	adds	r3, #1
 800837a:	617b      	str	r3, [r7, #20]
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	2b07      	cmp	r3, #7
 8008380:	d9d4      	bls.n	800832c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	693a      	ldr	r2, [r7, #16]
 8008386:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800838c:	f1a3 0220 	sub.w	r2, r3, #32
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 8008394:	bf00      	nop
 8008396:	3718      	adds	r7, #24
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	69db      	ldr	r3, [r3, #28]
 80083a8:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6a1b      	ldr	r3, [r3, #32]
 80083ae:	2b1f      	cmp	r3, #31
 80083b0:	d93a      	bls.n	8008428 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 80083b2:	2300      	movs	r3, #0
 80083b4:	617b      	str	r3, [r7, #20]
 80083b6:	e02b      	b.n	8008410 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	60fb      	str	r3, [r7, #12]
      tmp++;
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	3301      	adds	r3, #1
 80083c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	781b      	ldrb	r3, [r3, #0]
 80083c8:	021a      	lsls	r2, r3, #8
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]
      tmp++;
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	3301      	adds	r3, #1
 80083d4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	781b      	ldrb	r3, [r3, #0]
 80083da:	041a      	lsls	r2, r3, #16
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	4313      	orrs	r3, r2
 80083e0:	60fb      	str	r3, [r7, #12]
      tmp++;
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	3301      	adds	r3, #1
 80083e6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	061a      	lsls	r2, r3, #24
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	60fb      	str	r3, [r7, #12]
      tmp++;
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	3301      	adds	r3, #1
 80083f8:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f107 020c 	add.w	r2, r7, #12
 8008402:	4611      	mov	r1, r2
 8008404:	4618      	mov	r0, r3
 8008406:	f001 f8e2 	bl	80095ce <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	3301      	adds	r3, #1
 800840e:	617b      	str	r3, [r7, #20]
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	2b07      	cmp	r3, #7
 8008414:	d9d0      	bls.n	80083b8 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6a1b      	ldr	r3, [r3, #32]
 8008420:	f1a3 0220 	sub.w	r2, r3, #32
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	621a      	str	r2, [r3, #32]
  }
}
 8008428:	bf00      	nop
 800842a:	3718      	adds	r7, #24
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008458:	b480      	push	{r7}
 800845a:	b083      	sub	sp, #12
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	e042      	b.n	8008518 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008498:	2b00      	cmp	r3, #0
 800849a:	d106      	bne.n	80084aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f7f9 fad3 	bl	8001a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2224      	movs	r2, #36	; 0x24
 80084ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 0201 	bic.w	r2, r2, #1
 80084c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f82c 	bl	8008520 <UART_SetConfig>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d101      	bne.n	80084d2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e022      	b.n	8008518 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d002      	beq.n	80084e0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fd88 	bl	8008ff0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	685a      	ldr	r2, [r3, #4]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80084ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	689a      	ldr	r2, [r3, #8]
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80084fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	681a      	ldr	r2, [r3, #0]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f042 0201 	orr.w	r2, r2, #1
 800850e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 fe0f 	bl	8009134 <UART_CheckIdleState>
 8008516:	4603      	mov	r3, r0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3708      	adds	r7, #8
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008524:	b092      	sub	sp, #72	; 0x48
 8008526:	af00      	add	r7, sp, #0
 8008528:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800852a:	2300      	movs	r3, #0
 800852c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	689a      	ldr	r2, [r3, #8]
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	691b      	ldr	r3, [r3, #16]
 8008538:	431a      	orrs	r2, r3
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	695b      	ldr	r3, [r3, #20]
 800853e:	431a      	orrs	r2, r3
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	69db      	ldr	r3, [r3, #28]
 8008544:	4313      	orrs	r3, r2
 8008546:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	681a      	ldr	r2, [r3, #0]
 800854e:	4bbe      	ldr	r3, [pc, #760]	; (8008848 <UART_SetConfig+0x328>)
 8008550:	4013      	ands	r3, r2
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	6812      	ldr	r2, [r2, #0]
 8008556:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008558:	430b      	orrs	r3, r1
 800855a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	68da      	ldr	r2, [r3, #12]
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	430a      	orrs	r2, r1
 8008570:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	699b      	ldr	r3, [r3, #24]
 8008576:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4ab3      	ldr	r2, [pc, #716]	; (800884c <UART_SetConfig+0x32c>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d004      	beq.n	800858c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008588:	4313      	orrs	r3, r2
 800858a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689a      	ldr	r2, [r3, #8]
 8008592:	4baf      	ldr	r3, [pc, #700]	; (8008850 <UART_SetConfig+0x330>)
 8008594:	4013      	ands	r3, r2
 8008596:	697a      	ldr	r2, [r7, #20]
 8008598:	6812      	ldr	r2, [r2, #0]
 800859a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800859c:	430b      	orrs	r3, r1
 800859e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a6:	f023 010f 	bic.w	r1, r3, #15
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	430a      	orrs	r2, r1
 80085b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4aa6      	ldr	r2, [pc, #664]	; (8008854 <UART_SetConfig+0x334>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d177      	bne.n	80086b0 <UART_SetConfig+0x190>
 80085c0:	4ba5      	ldr	r3, [pc, #660]	; (8008858 <UART_SetConfig+0x338>)
 80085c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80085c8:	2b28      	cmp	r3, #40	; 0x28
 80085ca:	d86d      	bhi.n	80086a8 <UART_SetConfig+0x188>
 80085cc:	a201      	add	r2, pc, #4	; (adr r2, 80085d4 <UART_SetConfig+0xb4>)
 80085ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d2:	bf00      	nop
 80085d4:	08008679 	.word	0x08008679
 80085d8:	080086a9 	.word	0x080086a9
 80085dc:	080086a9 	.word	0x080086a9
 80085e0:	080086a9 	.word	0x080086a9
 80085e4:	080086a9 	.word	0x080086a9
 80085e8:	080086a9 	.word	0x080086a9
 80085ec:	080086a9 	.word	0x080086a9
 80085f0:	080086a9 	.word	0x080086a9
 80085f4:	08008681 	.word	0x08008681
 80085f8:	080086a9 	.word	0x080086a9
 80085fc:	080086a9 	.word	0x080086a9
 8008600:	080086a9 	.word	0x080086a9
 8008604:	080086a9 	.word	0x080086a9
 8008608:	080086a9 	.word	0x080086a9
 800860c:	080086a9 	.word	0x080086a9
 8008610:	080086a9 	.word	0x080086a9
 8008614:	08008689 	.word	0x08008689
 8008618:	080086a9 	.word	0x080086a9
 800861c:	080086a9 	.word	0x080086a9
 8008620:	080086a9 	.word	0x080086a9
 8008624:	080086a9 	.word	0x080086a9
 8008628:	080086a9 	.word	0x080086a9
 800862c:	080086a9 	.word	0x080086a9
 8008630:	080086a9 	.word	0x080086a9
 8008634:	08008691 	.word	0x08008691
 8008638:	080086a9 	.word	0x080086a9
 800863c:	080086a9 	.word	0x080086a9
 8008640:	080086a9 	.word	0x080086a9
 8008644:	080086a9 	.word	0x080086a9
 8008648:	080086a9 	.word	0x080086a9
 800864c:	080086a9 	.word	0x080086a9
 8008650:	080086a9 	.word	0x080086a9
 8008654:	08008699 	.word	0x08008699
 8008658:	080086a9 	.word	0x080086a9
 800865c:	080086a9 	.word	0x080086a9
 8008660:	080086a9 	.word	0x080086a9
 8008664:	080086a9 	.word	0x080086a9
 8008668:	080086a9 	.word	0x080086a9
 800866c:	080086a9 	.word	0x080086a9
 8008670:	080086a9 	.word	0x080086a9
 8008674:	080086a1 	.word	0x080086a1
 8008678:	2301      	movs	r3, #1
 800867a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800867e:	e222      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008680:	2304      	movs	r3, #4
 8008682:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008686:	e21e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008688:	2308      	movs	r3, #8
 800868a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800868e:	e21a      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008690:	2310      	movs	r3, #16
 8008692:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008696:	e216      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008698:	2320      	movs	r3, #32
 800869a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800869e:	e212      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80086a0:	2340      	movs	r3, #64	; 0x40
 80086a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80086a6:	e20e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80086a8:	2380      	movs	r3, #128	; 0x80
 80086aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80086ae:	e20a      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a69      	ldr	r2, [pc, #420]	; (800885c <UART_SetConfig+0x33c>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d130      	bne.n	800871c <UART_SetConfig+0x1fc>
 80086ba:	4b67      	ldr	r3, [pc, #412]	; (8008858 <UART_SetConfig+0x338>)
 80086bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086be:	f003 0307 	and.w	r3, r3, #7
 80086c2:	2b05      	cmp	r3, #5
 80086c4:	d826      	bhi.n	8008714 <UART_SetConfig+0x1f4>
 80086c6:	a201      	add	r2, pc, #4	; (adr r2, 80086cc <UART_SetConfig+0x1ac>)
 80086c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086cc:	080086e5 	.word	0x080086e5
 80086d0:	080086ed 	.word	0x080086ed
 80086d4:	080086f5 	.word	0x080086f5
 80086d8:	080086fd 	.word	0x080086fd
 80086dc:	08008705 	.word	0x08008705
 80086e0:	0800870d 	.word	0x0800870d
 80086e4:	2300      	movs	r3, #0
 80086e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80086ea:	e1ec      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80086ec:	2304      	movs	r3, #4
 80086ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80086f2:	e1e8      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80086f4:	2308      	movs	r3, #8
 80086f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80086fa:	e1e4      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80086fc:	2310      	movs	r3, #16
 80086fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008702:	e1e0      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008704:	2320      	movs	r3, #32
 8008706:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800870a:	e1dc      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800870c:	2340      	movs	r3, #64	; 0x40
 800870e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008712:	e1d8      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008714:	2380      	movs	r3, #128	; 0x80
 8008716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800871a:	e1d4      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a4f      	ldr	r2, [pc, #316]	; (8008860 <UART_SetConfig+0x340>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d130      	bne.n	8008788 <UART_SetConfig+0x268>
 8008726:	4b4c      	ldr	r3, [pc, #304]	; (8008858 <UART_SetConfig+0x338>)
 8008728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800872a:	f003 0307 	and.w	r3, r3, #7
 800872e:	2b05      	cmp	r3, #5
 8008730:	d826      	bhi.n	8008780 <UART_SetConfig+0x260>
 8008732:	a201      	add	r2, pc, #4	; (adr r2, 8008738 <UART_SetConfig+0x218>)
 8008734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008738:	08008751 	.word	0x08008751
 800873c:	08008759 	.word	0x08008759
 8008740:	08008761 	.word	0x08008761
 8008744:	08008769 	.word	0x08008769
 8008748:	08008771 	.word	0x08008771
 800874c:	08008779 	.word	0x08008779
 8008750:	2300      	movs	r3, #0
 8008752:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008756:	e1b6      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008758:	2304      	movs	r3, #4
 800875a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800875e:	e1b2      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008760:	2308      	movs	r3, #8
 8008762:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008766:	e1ae      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008768:	2310      	movs	r3, #16
 800876a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800876e:	e1aa      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008770:	2320      	movs	r3, #32
 8008772:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008776:	e1a6      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008778:	2340      	movs	r3, #64	; 0x40
 800877a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800877e:	e1a2      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008780:	2380      	movs	r3, #128	; 0x80
 8008782:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008786:	e19e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a35      	ldr	r2, [pc, #212]	; (8008864 <UART_SetConfig+0x344>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d130      	bne.n	80087f4 <UART_SetConfig+0x2d4>
 8008792:	4b31      	ldr	r3, [pc, #196]	; (8008858 <UART_SetConfig+0x338>)
 8008794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008796:	f003 0307 	and.w	r3, r3, #7
 800879a:	2b05      	cmp	r3, #5
 800879c:	d826      	bhi.n	80087ec <UART_SetConfig+0x2cc>
 800879e:	a201      	add	r2, pc, #4	; (adr r2, 80087a4 <UART_SetConfig+0x284>)
 80087a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a4:	080087bd 	.word	0x080087bd
 80087a8:	080087c5 	.word	0x080087c5
 80087ac:	080087cd 	.word	0x080087cd
 80087b0:	080087d5 	.word	0x080087d5
 80087b4:	080087dd 	.word	0x080087dd
 80087b8:	080087e5 	.word	0x080087e5
 80087bc:	2300      	movs	r3, #0
 80087be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087c2:	e180      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087c4:	2304      	movs	r3, #4
 80087c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087ca:	e17c      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087cc:	2308      	movs	r3, #8
 80087ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087d2:	e178      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087d4:	2310      	movs	r3, #16
 80087d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087da:	e174      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087dc:	2320      	movs	r3, #32
 80087de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087e2:	e170      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087e4:	2340      	movs	r3, #64	; 0x40
 80087e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087ea:	e16c      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087ec:	2380      	movs	r3, #128	; 0x80
 80087ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80087f2:	e168      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a1b      	ldr	r2, [pc, #108]	; (8008868 <UART_SetConfig+0x348>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d142      	bne.n	8008884 <UART_SetConfig+0x364>
 80087fe:	4b16      	ldr	r3, [pc, #88]	; (8008858 <UART_SetConfig+0x338>)
 8008800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008802:	f003 0307 	and.w	r3, r3, #7
 8008806:	2b05      	cmp	r3, #5
 8008808:	d838      	bhi.n	800887c <UART_SetConfig+0x35c>
 800880a:	a201      	add	r2, pc, #4	; (adr r2, 8008810 <UART_SetConfig+0x2f0>)
 800880c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008810:	08008829 	.word	0x08008829
 8008814:	08008831 	.word	0x08008831
 8008818:	08008839 	.word	0x08008839
 800881c:	08008841 	.word	0x08008841
 8008820:	0800886d 	.word	0x0800886d
 8008824:	08008875 	.word	0x08008875
 8008828:	2300      	movs	r3, #0
 800882a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800882e:	e14a      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008830:	2304      	movs	r3, #4
 8008832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008836:	e146      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008838:	2308      	movs	r3, #8
 800883a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800883e:	e142      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008840:	2310      	movs	r3, #16
 8008842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008846:	e13e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008848:	cfff69f3 	.word	0xcfff69f3
 800884c:	58000c00 	.word	0x58000c00
 8008850:	11fff4ff 	.word	0x11fff4ff
 8008854:	40011000 	.word	0x40011000
 8008858:	58024400 	.word	0x58024400
 800885c:	40004400 	.word	0x40004400
 8008860:	40004800 	.word	0x40004800
 8008864:	40004c00 	.word	0x40004c00
 8008868:	40005000 	.word	0x40005000
 800886c:	2320      	movs	r3, #32
 800886e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008872:	e128      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008874:	2340      	movs	r3, #64	; 0x40
 8008876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800887a:	e124      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800887c:	2380      	movs	r3, #128	; 0x80
 800887e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008882:	e120      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4acb      	ldr	r2, [pc, #812]	; (8008bb8 <UART_SetConfig+0x698>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d176      	bne.n	800897c <UART_SetConfig+0x45c>
 800888e:	4bcb      	ldr	r3, [pc, #812]	; (8008bbc <UART_SetConfig+0x69c>)
 8008890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008892:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008896:	2b28      	cmp	r3, #40	; 0x28
 8008898:	d86c      	bhi.n	8008974 <UART_SetConfig+0x454>
 800889a:	a201      	add	r2, pc, #4	; (adr r2, 80088a0 <UART_SetConfig+0x380>)
 800889c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a0:	08008945 	.word	0x08008945
 80088a4:	08008975 	.word	0x08008975
 80088a8:	08008975 	.word	0x08008975
 80088ac:	08008975 	.word	0x08008975
 80088b0:	08008975 	.word	0x08008975
 80088b4:	08008975 	.word	0x08008975
 80088b8:	08008975 	.word	0x08008975
 80088bc:	08008975 	.word	0x08008975
 80088c0:	0800894d 	.word	0x0800894d
 80088c4:	08008975 	.word	0x08008975
 80088c8:	08008975 	.word	0x08008975
 80088cc:	08008975 	.word	0x08008975
 80088d0:	08008975 	.word	0x08008975
 80088d4:	08008975 	.word	0x08008975
 80088d8:	08008975 	.word	0x08008975
 80088dc:	08008975 	.word	0x08008975
 80088e0:	08008955 	.word	0x08008955
 80088e4:	08008975 	.word	0x08008975
 80088e8:	08008975 	.word	0x08008975
 80088ec:	08008975 	.word	0x08008975
 80088f0:	08008975 	.word	0x08008975
 80088f4:	08008975 	.word	0x08008975
 80088f8:	08008975 	.word	0x08008975
 80088fc:	08008975 	.word	0x08008975
 8008900:	0800895d 	.word	0x0800895d
 8008904:	08008975 	.word	0x08008975
 8008908:	08008975 	.word	0x08008975
 800890c:	08008975 	.word	0x08008975
 8008910:	08008975 	.word	0x08008975
 8008914:	08008975 	.word	0x08008975
 8008918:	08008975 	.word	0x08008975
 800891c:	08008975 	.word	0x08008975
 8008920:	08008965 	.word	0x08008965
 8008924:	08008975 	.word	0x08008975
 8008928:	08008975 	.word	0x08008975
 800892c:	08008975 	.word	0x08008975
 8008930:	08008975 	.word	0x08008975
 8008934:	08008975 	.word	0x08008975
 8008938:	08008975 	.word	0x08008975
 800893c:	08008975 	.word	0x08008975
 8008940:	0800896d 	.word	0x0800896d
 8008944:	2301      	movs	r3, #1
 8008946:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800894a:	e0bc      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800894c:	2304      	movs	r3, #4
 800894e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008952:	e0b8      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008954:	2308      	movs	r3, #8
 8008956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800895a:	e0b4      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800895c:	2310      	movs	r3, #16
 800895e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008962:	e0b0      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008964:	2320      	movs	r3, #32
 8008966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800896a:	e0ac      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800896c:	2340      	movs	r3, #64	; 0x40
 800896e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008972:	e0a8      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008974:	2380      	movs	r3, #128	; 0x80
 8008976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800897a:	e0a4      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a8f      	ldr	r2, [pc, #572]	; (8008bc0 <UART_SetConfig+0x6a0>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d130      	bne.n	80089e8 <UART_SetConfig+0x4c8>
 8008986:	4b8d      	ldr	r3, [pc, #564]	; (8008bbc <UART_SetConfig+0x69c>)
 8008988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800898a:	f003 0307 	and.w	r3, r3, #7
 800898e:	2b05      	cmp	r3, #5
 8008990:	d826      	bhi.n	80089e0 <UART_SetConfig+0x4c0>
 8008992:	a201      	add	r2, pc, #4	; (adr r2, 8008998 <UART_SetConfig+0x478>)
 8008994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008998:	080089b1 	.word	0x080089b1
 800899c:	080089b9 	.word	0x080089b9
 80089a0:	080089c1 	.word	0x080089c1
 80089a4:	080089c9 	.word	0x080089c9
 80089a8:	080089d1 	.word	0x080089d1
 80089ac:	080089d9 	.word	0x080089d9
 80089b0:	2300      	movs	r3, #0
 80089b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089b6:	e086      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089b8:	2304      	movs	r3, #4
 80089ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089be:	e082      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089c0:	2308      	movs	r3, #8
 80089c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089c6:	e07e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089c8:	2310      	movs	r3, #16
 80089ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089ce:	e07a      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089d0:	2320      	movs	r3, #32
 80089d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089d6:	e076      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089d8:	2340      	movs	r3, #64	; 0x40
 80089da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089de:	e072      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089e0:	2380      	movs	r3, #128	; 0x80
 80089e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80089e6:	e06e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a75      	ldr	r2, [pc, #468]	; (8008bc4 <UART_SetConfig+0x6a4>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d130      	bne.n	8008a54 <UART_SetConfig+0x534>
 80089f2:	4b72      	ldr	r3, [pc, #456]	; (8008bbc <UART_SetConfig+0x69c>)
 80089f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089f6:	f003 0307 	and.w	r3, r3, #7
 80089fa:	2b05      	cmp	r3, #5
 80089fc:	d826      	bhi.n	8008a4c <UART_SetConfig+0x52c>
 80089fe:	a201      	add	r2, pc, #4	; (adr r2, 8008a04 <UART_SetConfig+0x4e4>)
 8008a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a04:	08008a1d 	.word	0x08008a1d
 8008a08:	08008a25 	.word	0x08008a25
 8008a0c:	08008a2d 	.word	0x08008a2d
 8008a10:	08008a35 	.word	0x08008a35
 8008a14:	08008a3d 	.word	0x08008a3d
 8008a18:	08008a45 	.word	0x08008a45
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a22:	e050      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a24:	2304      	movs	r3, #4
 8008a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a2a:	e04c      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a2c:	2308      	movs	r3, #8
 8008a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a32:	e048      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a34:	2310      	movs	r3, #16
 8008a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a3a:	e044      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a3c:	2320      	movs	r3, #32
 8008a3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a42:	e040      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a44:	2340      	movs	r3, #64	; 0x40
 8008a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a4a:	e03c      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a4c:	2380      	movs	r3, #128	; 0x80
 8008a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a52:	e038      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a54:	697b      	ldr	r3, [r7, #20]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a5b      	ldr	r2, [pc, #364]	; (8008bc8 <UART_SetConfig+0x6a8>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d130      	bne.n	8008ac0 <UART_SetConfig+0x5a0>
 8008a5e:	4b57      	ldr	r3, [pc, #348]	; (8008bbc <UART_SetConfig+0x69c>)
 8008a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a62:	f003 0307 	and.w	r3, r3, #7
 8008a66:	2b05      	cmp	r3, #5
 8008a68:	d826      	bhi.n	8008ab8 <UART_SetConfig+0x598>
 8008a6a:	a201      	add	r2, pc, #4	; (adr r2, 8008a70 <UART_SetConfig+0x550>)
 8008a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a70:	08008a89 	.word	0x08008a89
 8008a74:	08008a91 	.word	0x08008a91
 8008a78:	08008a99 	.word	0x08008a99
 8008a7c:	08008aa1 	.word	0x08008aa1
 8008a80:	08008aa9 	.word	0x08008aa9
 8008a84:	08008ab1 	.word	0x08008ab1
 8008a88:	2302      	movs	r3, #2
 8008a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a8e:	e01a      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a90:	2304      	movs	r3, #4
 8008a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a96:	e016      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008a98:	2308      	movs	r3, #8
 8008a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008a9e:	e012      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008aa0:	2310      	movs	r3, #16
 8008aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008aa6:	e00e      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008aa8:	2320      	movs	r3, #32
 8008aaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008aae:	e00a      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008ab0:	2340      	movs	r3, #64	; 0x40
 8008ab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008ab6:	e006      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008ab8:	2380      	movs	r3, #128	; 0x80
 8008aba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008abe:	e002      	b.n	8008ac6 <UART_SetConfig+0x5a6>
 8008ac0:	2380      	movs	r3, #128	; 0x80
 8008ac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a3f      	ldr	r2, [pc, #252]	; (8008bc8 <UART_SetConfig+0x6a8>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	f040 80f8 	bne.w	8008cc2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008ad2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008ad6:	2b20      	cmp	r3, #32
 8008ad8:	dc46      	bgt.n	8008b68 <UART_SetConfig+0x648>
 8008ada:	2b02      	cmp	r3, #2
 8008adc:	f2c0 8082 	blt.w	8008be4 <UART_SetConfig+0x6c4>
 8008ae0:	3b02      	subs	r3, #2
 8008ae2:	2b1e      	cmp	r3, #30
 8008ae4:	d87e      	bhi.n	8008be4 <UART_SetConfig+0x6c4>
 8008ae6:	a201      	add	r2, pc, #4	; (adr r2, 8008aec <UART_SetConfig+0x5cc>)
 8008ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aec:	08008b6f 	.word	0x08008b6f
 8008af0:	08008be5 	.word	0x08008be5
 8008af4:	08008b77 	.word	0x08008b77
 8008af8:	08008be5 	.word	0x08008be5
 8008afc:	08008be5 	.word	0x08008be5
 8008b00:	08008be5 	.word	0x08008be5
 8008b04:	08008b87 	.word	0x08008b87
 8008b08:	08008be5 	.word	0x08008be5
 8008b0c:	08008be5 	.word	0x08008be5
 8008b10:	08008be5 	.word	0x08008be5
 8008b14:	08008be5 	.word	0x08008be5
 8008b18:	08008be5 	.word	0x08008be5
 8008b1c:	08008be5 	.word	0x08008be5
 8008b20:	08008be5 	.word	0x08008be5
 8008b24:	08008b97 	.word	0x08008b97
 8008b28:	08008be5 	.word	0x08008be5
 8008b2c:	08008be5 	.word	0x08008be5
 8008b30:	08008be5 	.word	0x08008be5
 8008b34:	08008be5 	.word	0x08008be5
 8008b38:	08008be5 	.word	0x08008be5
 8008b3c:	08008be5 	.word	0x08008be5
 8008b40:	08008be5 	.word	0x08008be5
 8008b44:	08008be5 	.word	0x08008be5
 8008b48:	08008be5 	.word	0x08008be5
 8008b4c:	08008be5 	.word	0x08008be5
 8008b50:	08008be5 	.word	0x08008be5
 8008b54:	08008be5 	.word	0x08008be5
 8008b58:	08008be5 	.word	0x08008be5
 8008b5c:	08008be5 	.word	0x08008be5
 8008b60:	08008be5 	.word	0x08008be5
 8008b64:	08008bd7 	.word	0x08008bd7
 8008b68:	2b40      	cmp	r3, #64	; 0x40
 8008b6a:	d037      	beq.n	8008bdc <UART_SetConfig+0x6bc>
 8008b6c:	e03a      	b.n	8008be4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008b6e:	f7fd fab5 	bl	80060dc <HAL_RCCEx_GetD3PCLK1Freq>
 8008b72:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008b74:	e03c      	b.n	8008bf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7fd fac4 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b84:	e034      	b.n	8008bf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b86:	f107 0318 	add.w	r3, r7, #24
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7fd fc10 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008b90:	69fb      	ldr	r3, [r7, #28]
 8008b92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b94:	e02c      	b.n	8008bf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b96:	4b09      	ldr	r3, [pc, #36]	; (8008bbc <UART_SetConfig+0x69c>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 0320 	and.w	r3, r3, #32
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d016      	beq.n	8008bd0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008ba2:	4b06      	ldr	r3, [pc, #24]	; (8008bbc <UART_SetConfig+0x69c>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	08db      	lsrs	r3, r3, #3
 8008ba8:	f003 0303 	and.w	r3, r3, #3
 8008bac:	4a07      	ldr	r2, [pc, #28]	; (8008bcc <UART_SetConfig+0x6ac>)
 8008bae:	fa22 f303 	lsr.w	r3, r2, r3
 8008bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008bb4:	e01c      	b.n	8008bf0 <UART_SetConfig+0x6d0>
 8008bb6:	bf00      	nop
 8008bb8:	40011400 	.word	0x40011400
 8008bbc:	58024400 	.word	0x58024400
 8008bc0:	40007800 	.word	0x40007800
 8008bc4:	40007c00 	.word	0x40007c00
 8008bc8:	58000c00 	.word	0x58000c00
 8008bcc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008bd0:	4b9d      	ldr	r3, [pc, #628]	; (8008e48 <UART_SetConfig+0x928>)
 8008bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008bd4:	e00c      	b.n	8008bf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008bd6:	4b9d      	ldr	r3, [pc, #628]	; (8008e4c <UART_SetConfig+0x92c>)
 8008bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008bda:	e009      	b.n	8008bf0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008be0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008be2:	e005      	b.n	8008bf0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008be4:	2300      	movs	r3, #0
 8008be6:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8008bee:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f000 81de 	beq.w	8008fb4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bfc:	4a94      	ldr	r2, [pc, #592]	; (8008e50 <UART_SetConfig+0x930>)
 8008bfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c02:	461a      	mov	r2, r3
 8008c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c06:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c0a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	685a      	ldr	r2, [r3, #4]
 8008c10:	4613      	mov	r3, r2
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	4413      	add	r3, r2
 8008c16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d305      	bcc.n	8008c28 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d903      	bls.n	8008c30 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008c2e:	e1c1      	b.n	8008fb4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c32:	2200      	movs	r2, #0
 8008c34:	60bb      	str	r3, [r7, #8]
 8008c36:	60fa      	str	r2, [r7, #12]
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c3c:	4a84      	ldr	r2, [pc, #528]	; (8008e50 <UART_SetConfig+0x930>)
 8008c3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	2200      	movs	r2, #0
 8008c46:	603b      	str	r3, [r7, #0]
 8008c48:	607a      	str	r2, [r7, #4]
 8008c4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c4e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008c52:	f7f7 fb9d 	bl	8000390 <__aeabi_uldivmod>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	f04f 0200 	mov.w	r2, #0
 8008c62:	f04f 0300 	mov.w	r3, #0
 8008c66:	020b      	lsls	r3, r1, #8
 8008c68:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008c6c:	0202      	lsls	r2, r0, #8
 8008c6e:	6979      	ldr	r1, [r7, #20]
 8008c70:	6849      	ldr	r1, [r1, #4]
 8008c72:	0849      	lsrs	r1, r1, #1
 8008c74:	2000      	movs	r0, #0
 8008c76:	460c      	mov	r4, r1
 8008c78:	4605      	mov	r5, r0
 8008c7a:	eb12 0804 	adds.w	r8, r2, r4
 8008c7e:	eb43 0905 	adc.w	r9, r3, r5
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	469a      	mov	sl, r3
 8008c8a:	4693      	mov	fp, r2
 8008c8c:	4652      	mov	r2, sl
 8008c8e:	465b      	mov	r3, fp
 8008c90:	4640      	mov	r0, r8
 8008c92:	4649      	mov	r1, r9
 8008c94:	f7f7 fb7c 	bl	8000390 <__aeabi_uldivmod>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	4613      	mov	r3, r2
 8008c9e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ca6:	d308      	bcc.n	8008cba <UART_SetConfig+0x79a>
 8008ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008caa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cae:	d204      	bcs.n	8008cba <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008cb6:	60da      	str	r2, [r3, #12]
 8008cb8:	e17c      	b.n	8008fb4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008cc0:	e178      	b.n	8008fb4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	69db      	ldr	r3, [r3, #28]
 8008cc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cca:	f040 80c5 	bne.w	8008e58 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008cce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008cd2:	2b20      	cmp	r3, #32
 8008cd4:	dc48      	bgt.n	8008d68 <UART_SetConfig+0x848>
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	db7b      	blt.n	8008dd2 <UART_SetConfig+0x8b2>
 8008cda:	2b20      	cmp	r3, #32
 8008cdc:	d879      	bhi.n	8008dd2 <UART_SetConfig+0x8b2>
 8008cde:	a201      	add	r2, pc, #4	; (adr r2, 8008ce4 <UART_SetConfig+0x7c4>)
 8008ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ce4:	08008d6f 	.word	0x08008d6f
 8008ce8:	08008d77 	.word	0x08008d77
 8008cec:	08008dd3 	.word	0x08008dd3
 8008cf0:	08008dd3 	.word	0x08008dd3
 8008cf4:	08008d7f 	.word	0x08008d7f
 8008cf8:	08008dd3 	.word	0x08008dd3
 8008cfc:	08008dd3 	.word	0x08008dd3
 8008d00:	08008dd3 	.word	0x08008dd3
 8008d04:	08008d8f 	.word	0x08008d8f
 8008d08:	08008dd3 	.word	0x08008dd3
 8008d0c:	08008dd3 	.word	0x08008dd3
 8008d10:	08008dd3 	.word	0x08008dd3
 8008d14:	08008dd3 	.word	0x08008dd3
 8008d18:	08008dd3 	.word	0x08008dd3
 8008d1c:	08008dd3 	.word	0x08008dd3
 8008d20:	08008dd3 	.word	0x08008dd3
 8008d24:	08008d9f 	.word	0x08008d9f
 8008d28:	08008dd3 	.word	0x08008dd3
 8008d2c:	08008dd3 	.word	0x08008dd3
 8008d30:	08008dd3 	.word	0x08008dd3
 8008d34:	08008dd3 	.word	0x08008dd3
 8008d38:	08008dd3 	.word	0x08008dd3
 8008d3c:	08008dd3 	.word	0x08008dd3
 8008d40:	08008dd3 	.word	0x08008dd3
 8008d44:	08008dd3 	.word	0x08008dd3
 8008d48:	08008dd3 	.word	0x08008dd3
 8008d4c:	08008dd3 	.word	0x08008dd3
 8008d50:	08008dd3 	.word	0x08008dd3
 8008d54:	08008dd3 	.word	0x08008dd3
 8008d58:	08008dd3 	.word	0x08008dd3
 8008d5c:	08008dd3 	.word	0x08008dd3
 8008d60:	08008dd3 	.word	0x08008dd3
 8008d64:	08008dc5 	.word	0x08008dc5
 8008d68:	2b40      	cmp	r3, #64	; 0x40
 8008d6a:	d02e      	beq.n	8008dca <UART_SetConfig+0x8aa>
 8008d6c:	e031      	b.n	8008dd2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d6e:	f7fb fd71 	bl	8004854 <HAL_RCC_GetPCLK1Freq>
 8008d72:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008d74:	e033      	b.n	8008dde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d76:	f7fb fd83 	bl	8004880 <HAL_RCC_GetPCLK2Freq>
 8008d7a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008d7c:	e02f      	b.n	8008dde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7fd f9c0 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008d8c:	e027      	b.n	8008dde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d8e:	f107 0318 	add.w	r3, r7, #24
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7fd fb0c 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008d9c:	e01f      	b.n	8008dde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d9e:	4b2d      	ldr	r3, [pc, #180]	; (8008e54 <UART_SetConfig+0x934>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f003 0320 	and.w	r3, r3, #32
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d009      	beq.n	8008dbe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008daa:	4b2a      	ldr	r3, [pc, #168]	; (8008e54 <UART_SetConfig+0x934>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	08db      	lsrs	r3, r3, #3
 8008db0:	f003 0303 	and.w	r3, r3, #3
 8008db4:	4a24      	ldr	r2, [pc, #144]	; (8008e48 <UART_SetConfig+0x928>)
 8008db6:	fa22 f303 	lsr.w	r3, r2, r3
 8008dba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008dbc:	e00f      	b.n	8008dde <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008dbe:	4b22      	ldr	r3, [pc, #136]	; (8008e48 <UART_SetConfig+0x928>)
 8008dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008dc2:	e00c      	b.n	8008dde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008dc4:	4b21      	ldr	r3, [pc, #132]	; (8008e4c <UART_SetConfig+0x92c>)
 8008dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008dc8:	e009      	b.n	8008dde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008dce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008dd0:	e005      	b.n	8008dde <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8008ddc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008dde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f000 80e7 	beq.w	8008fb4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dea:	4a19      	ldr	r2, [pc, #100]	; (8008e50 <UART_SetConfig+0x930>)
 8008dec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008df0:	461a      	mov	r2, r3
 8008df2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008df4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008df8:	005a      	lsls	r2, r3, #1
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	085b      	lsrs	r3, r3, #1
 8008e00:	441a      	add	r2, r3
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e0a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e0e:	2b0f      	cmp	r3, #15
 8008e10:	d916      	bls.n	8008e40 <UART_SetConfig+0x920>
 8008e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e18:	d212      	bcs.n	8008e40 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	f023 030f 	bic.w	r3, r3, #15
 8008e22:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e26:	085b      	lsrs	r3, r3, #1
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	f003 0307 	and.w	r3, r3, #7
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8008e32:	4313      	orrs	r3, r2
 8008e34:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008e3c:	60da      	str	r2, [r3, #12]
 8008e3e:	e0b9      	b.n	8008fb4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008e46:	e0b5      	b.n	8008fb4 <UART_SetConfig+0xa94>
 8008e48:	03d09000 	.word	0x03d09000
 8008e4c:	003d0900 	.word	0x003d0900
 8008e50:	08011024 	.word	0x08011024
 8008e54:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e58:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008e5c:	2b20      	cmp	r3, #32
 8008e5e:	dc49      	bgt.n	8008ef4 <UART_SetConfig+0x9d4>
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	db7c      	blt.n	8008f5e <UART_SetConfig+0xa3e>
 8008e64:	2b20      	cmp	r3, #32
 8008e66:	d87a      	bhi.n	8008f5e <UART_SetConfig+0xa3e>
 8008e68:	a201      	add	r2, pc, #4	; (adr r2, 8008e70 <UART_SetConfig+0x950>)
 8008e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e6e:	bf00      	nop
 8008e70:	08008efb 	.word	0x08008efb
 8008e74:	08008f03 	.word	0x08008f03
 8008e78:	08008f5f 	.word	0x08008f5f
 8008e7c:	08008f5f 	.word	0x08008f5f
 8008e80:	08008f0b 	.word	0x08008f0b
 8008e84:	08008f5f 	.word	0x08008f5f
 8008e88:	08008f5f 	.word	0x08008f5f
 8008e8c:	08008f5f 	.word	0x08008f5f
 8008e90:	08008f1b 	.word	0x08008f1b
 8008e94:	08008f5f 	.word	0x08008f5f
 8008e98:	08008f5f 	.word	0x08008f5f
 8008e9c:	08008f5f 	.word	0x08008f5f
 8008ea0:	08008f5f 	.word	0x08008f5f
 8008ea4:	08008f5f 	.word	0x08008f5f
 8008ea8:	08008f5f 	.word	0x08008f5f
 8008eac:	08008f5f 	.word	0x08008f5f
 8008eb0:	08008f2b 	.word	0x08008f2b
 8008eb4:	08008f5f 	.word	0x08008f5f
 8008eb8:	08008f5f 	.word	0x08008f5f
 8008ebc:	08008f5f 	.word	0x08008f5f
 8008ec0:	08008f5f 	.word	0x08008f5f
 8008ec4:	08008f5f 	.word	0x08008f5f
 8008ec8:	08008f5f 	.word	0x08008f5f
 8008ecc:	08008f5f 	.word	0x08008f5f
 8008ed0:	08008f5f 	.word	0x08008f5f
 8008ed4:	08008f5f 	.word	0x08008f5f
 8008ed8:	08008f5f 	.word	0x08008f5f
 8008edc:	08008f5f 	.word	0x08008f5f
 8008ee0:	08008f5f 	.word	0x08008f5f
 8008ee4:	08008f5f 	.word	0x08008f5f
 8008ee8:	08008f5f 	.word	0x08008f5f
 8008eec:	08008f5f 	.word	0x08008f5f
 8008ef0:	08008f51 	.word	0x08008f51
 8008ef4:	2b40      	cmp	r3, #64	; 0x40
 8008ef6:	d02e      	beq.n	8008f56 <UART_SetConfig+0xa36>
 8008ef8:	e031      	b.n	8008f5e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008efa:	f7fb fcab 	bl	8004854 <HAL_RCC_GetPCLK1Freq>
 8008efe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008f00:	e033      	b.n	8008f6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f02:	f7fb fcbd 	bl	8004880 <HAL_RCC_GetPCLK2Freq>
 8008f06:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008f08:	e02f      	b.n	8008f6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f7fd f8fa 	bl	8006108 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f18:	e027      	b.n	8008f6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f1a:	f107 0318 	add.w	r3, r7, #24
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7fd fa46 	bl	80063b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f28:	e01f      	b.n	8008f6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f2a:	4b2d      	ldr	r3, [pc, #180]	; (8008fe0 <UART_SetConfig+0xac0>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f003 0320 	and.w	r3, r3, #32
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d009      	beq.n	8008f4a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008f36:	4b2a      	ldr	r3, [pc, #168]	; (8008fe0 <UART_SetConfig+0xac0>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	08db      	lsrs	r3, r3, #3
 8008f3c:	f003 0303 	and.w	r3, r3, #3
 8008f40:	4a28      	ldr	r2, [pc, #160]	; (8008fe4 <UART_SetConfig+0xac4>)
 8008f42:	fa22 f303 	lsr.w	r3, r2, r3
 8008f46:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008f48:	e00f      	b.n	8008f6a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008f4a:	4b26      	ldr	r3, [pc, #152]	; (8008fe4 <UART_SetConfig+0xac4>)
 8008f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f4e:	e00c      	b.n	8008f6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008f50:	4b25      	ldr	r3, [pc, #148]	; (8008fe8 <UART_SetConfig+0xac8>)
 8008f52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f54:	e009      	b.n	8008f6a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f5c:	e005      	b.n	8008f6a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8008f68:	bf00      	nop
    }

    if (pclk != 0U)
 8008f6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d021      	beq.n	8008fb4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f74:	4a1d      	ldr	r2, [pc, #116]	; (8008fec <UART_SetConfig+0xacc>)
 8008f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f7e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	085b      	lsrs	r3, r3, #1
 8008f88:	441a      	add	r2, r3
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f92:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f96:	2b0f      	cmp	r3, #15
 8008f98:	d909      	bls.n	8008fae <UART_SetConfig+0xa8e>
 8008f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fa0:	d205      	bcs.n	8008fae <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008fa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa4:	b29a      	uxth	r2, r3
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	60da      	str	r2, [r3, #12]
 8008fac:	e002      	b.n	8008fb4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008fd0:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	3748      	adds	r7, #72	; 0x48
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fde:	bf00      	nop
 8008fe0:	58024400 	.word	0x58024400
 8008fe4:	03d09000 	.word	0x03d09000
 8008fe8:	003d0900 	.word	0x003d0900
 8008fec:	08011024 	.word	0x08011024

08008ff0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffc:	f003 0301 	and.w	r3, r3, #1
 8009000:	2b00      	cmp	r3, #0
 8009002:	d00a      	beq.n	800901a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	430a      	orrs	r2, r1
 8009018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800901e:	f003 0302 	and.w	r3, r3, #2
 8009022:	2b00      	cmp	r3, #0
 8009024:	d00a      	beq.n	800903c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	430a      	orrs	r2, r1
 800903a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009040:	f003 0304 	and.w	r3, r3, #4
 8009044:	2b00      	cmp	r3, #0
 8009046:	d00a      	beq.n	800905e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	430a      	orrs	r2, r1
 800905c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009062:	f003 0308 	and.w	r3, r3, #8
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00a      	beq.n	8009080 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	430a      	orrs	r2, r1
 800907e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009084:	f003 0310 	and.w	r3, r3, #16
 8009088:	2b00      	cmp	r3, #0
 800908a:	d00a      	beq.n	80090a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	430a      	orrs	r2, r1
 80090a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090a6:	f003 0320 	and.w	r3, r3, #32
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00a      	beq.n	80090c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	430a      	orrs	r2, r1
 80090c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d01a      	beq.n	8009106 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	430a      	orrs	r2, r1
 80090e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090ee:	d10a      	bne.n	8009106 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	430a      	orrs	r2, r1
 8009104:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800910a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00a      	beq.n	8009128 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	430a      	orrs	r2, r1
 8009126:	605a      	str	r2, [r3, #4]
  }
}
 8009128:	bf00      	nop
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af02      	add	r7, sp, #8
 800913a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009144:	f7f8 ff54 	bl	8001ff0 <HAL_GetTick>
 8009148:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f003 0308 	and.w	r3, r3, #8
 8009154:	2b08      	cmp	r3, #8
 8009156:	d10e      	bne.n	8009176 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009158:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800915c:	9300      	str	r3, [sp, #0]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2200      	movs	r2, #0
 8009162:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 f82f 	bl	80091ca <UART_WaitOnFlagUntilTimeout>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d001      	beq.n	8009176 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009172:	2303      	movs	r3, #3
 8009174:	e025      	b.n	80091c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f003 0304 	and.w	r3, r3, #4
 8009180:	2b04      	cmp	r3, #4
 8009182:	d10e      	bne.n	80091a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009184:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2200      	movs	r2, #0
 800918e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 f819 	bl	80091ca <UART_WaitOnFlagUntilTimeout>
 8009198:	4603      	mov	r3, r0
 800919a:	2b00      	cmp	r3, #0
 800919c:	d001      	beq.n	80091a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800919e:	2303      	movs	r3, #3
 80091a0:	e00f      	b.n	80091c2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2220      	movs	r2, #32
 80091a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2220      	movs	r2, #32
 80091ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b09c      	sub	sp, #112	; 0x70
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	60f8      	str	r0, [r7, #12]
 80091d2:	60b9      	str	r1, [r7, #8]
 80091d4:	603b      	str	r3, [r7, #0]
 80091d6:	4613      	mov	r3, r2
 80091d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091da:	e0a9      	b.n	8009330 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e2:	f000 80a5 	beq.w	8009330 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091e6:	f7f8 ff03 	bl	8001ff0 <HAL_GetTick>
 80091ea:	4602      	mov	r2, r0
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d302      	bcc.n	80091fc <UART_WaitOnFlagUntilTimeout+0x32>
 80091f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d140      	bne.n	800927e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009202:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009204:	e853 3f00 	ldrex	r3, [r3]
 8009208:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800920a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800920c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009210:	667b      	str	r3, [r7, #100]	; 0x64
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	461a      	mov	r2, r3
 8009218:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800921a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800921c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009220:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009222:	e841 2300 	strex	r3, r2, [r1]
 8009226:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009228:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800922a:	2b00      	cmp	r3, #0
 800922c:	d1e6      	bne.n	80091fc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	3308      	adds	r3, #8
 8009234:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009238:	e853 3f00 	ldrex	r3, [r3]
 800923c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800923e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009240:	f023 0301 	bic.w	r3, r3, #1
 8009244:	663b      	str	r3, [r7, #96]	; 0x60
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	3308      	adds	r3, #8
 800924c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800924e:	64ba      	str	r2, [r7, #72]	; 0x48
 8009250:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009252:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009254:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009256:	e841 2300 	strex	r3, r2, [r1]
 800925a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800925c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800925e:	2b00      	cmp	r3, #0
 8009260:	d1e5      	bne.n	800922e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2220      	movs	r2, #32
 8009266:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2220      	movs	r2, #32
 800926e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2200      	movs	r2, #0
 8009276:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800927a:	2303      	movs	r3, #3
 800927c:	e069      	b.n	8009352 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f003 0304 	and.w	r3, r3, #4
 8009288:	2b00      	cmp	r3, #0
 800928a:	d051      	beq.n	8009330 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	69db      	ldr	r3, [r3, #28]
 8009292:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009296:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800929a:	d149      	bne.n	8009330 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092a4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ae:	e853 3f00 	ldrex	r3, [r3]
 80092b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80092ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	461a      	mov	r2, r3
 80092c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092c4:	637b      	str	r3, [r7, #52]	; 0x34
 80092c6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092cc:	e841 2300 	strex	r3, r2, [r1]
 80092d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80092d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1e6      	bne.n	80092a6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	3308      	adds	r3, #8
 80092de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	613b      	str	r3, [r7, #16]
   return(result);
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	f023 0301 	bic.w	r3, r3, #1
 80092ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	3308      	adds	r3, #8
 80092f6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80092f8:	623a      	str	r2, [r7, #32]
 80092fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	69f9      	ldr	r1, [r7, #28]
 80092fe:	6a3a      	ldr	r2, [r7, #32]
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	61bb      	str	r3, [r7, #24]
   return(result);
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e5      	bne.n	80092d8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2220      	movs	r2, #32
 8009310:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	2220      	movs	r2, #32
 8009318:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2220      	movs	r2, #32
 8009320:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800932c:	2303      	movs	r3, #3
 800932e:	e010      	b.n	8009352 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	69da      	ldr	r2, [r3, #28]
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	4013      	ands	r3, r2
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	429a      	cmp	r2, r3
 800933e:	bf0c      	ite	eq
 8009340:	2301      	moveq	r3, #1
 8009342:	2300      	movne	r3, #0
 8009344:	b2db      	uxtb	r3, r3
 8009346:	461a      	mov	r2, r3
 8009348:	79fb      	ldrb	r3, [r7, #7]
 800934a:	429a      	cmp	r2, r3
 800934c:	f43f af46 	beq.w	80091dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3770      	adds	r7, #112	; 0x70
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800935a:	b480      	push	{r7}
 800935c:	b085      	sub	sp, #20
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009368:	2b01      	cmp	r3, #1
 800936a:	d101      	bne.n	8009370 <HAL_UARTEx_DisableFifoMode+0x16>
 800936c:	2302      	movs	r3, #2
 800936e:	e027      	b.n	80093c0 <HAL_UARTEx_DisableFifoMode+0x66>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2224      	movs	r2, #36	; 0x24
 800937c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681a      	ldr	r2, [r3, #0]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f022 0201 	bic.w	r2, r2, #1
 8009396:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800939e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2220      	movs	r2, #32
 80093b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3714      	adds	r7, #20
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d101      	bne.n	80093e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80093e0:	2302      	movs	r3, #2
 80093e2:	e02d      	b.n	8009440 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2224      	movs	r2, #36	; 0x24
 80093f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f022 0201 	bic.w	r2, r2, #1
 800940a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	683a      	ldr	r2, [r7, #0]
 800941c:	430a      	orrs	r2, r1
 800941e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 f84f 	bl	80094c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2220      	movs	r2, #32
 8009432:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3710      	adds	r7, #16
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}

08009448 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
 8009450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009458:	2b01      	cmp	r3, #1
 800945a:	d101      	bne.n	8009460 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800945c:	2302      	movs	r3, #2
 800945e:	e02d      	b.n	80094bc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2201      	movs	r2, #1
 8009464:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2224      	movs	r2, #36	; 0x24
 800946c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f022 0201 	bic.w	r2, r2, #1
 8009486:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	689b      	ldr	r3, [r3, #8]
 800948e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	683a      	ldr	r2, [r7, #0]
 8009498:	430a      	orrs	r2, r1
 800949a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f811 	bl	80094c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	68fa      	ldr	r2, [r7, #12]
 80094a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2220      	movs	r2, #32
 80094ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80094ba:	2300      	movs	r3, #0
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3710      	adds	r7, #16
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b085      	sub	sp, #20
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d108      	bne.n	80094e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80094e4:	e031      	b.n	800954a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80094e6:	2310      	movs	r3, #16
 80094e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80094ea:	2310      	movs	r3, #16
 80094ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	0e5b      	lsrs	r3, r3, #25
 80094f6:	b2db      	uxtb	r3, r3
 80094f8:	f003 0307 	and.w	r3, r3, #7
 80094fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	0f5b      	lsrs	r3, r3, #29
 8009506:	b2db      	uxtb	r3, r3
 8009508:	f003 0307 	and.w	r3, r3, #7
 800950c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800950e:	7bbb      	ldrb	r3, [r7, #14]
 8009510:	7b3a      	ldrb	r2, [r7, #12]
 8009512:	4911      	ldr	r1, [pc, #68]	; (8009558 <UARTEx_SetNbDataToProcess+0x94>)
 8009514:	5c8a      	ldrb	r2, [r1, r2]
 8009516:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800951a:	7b3a      	ldrb	r2, [r7, #12]
 800951c:	490f      	ldr	r1, [pc, #60]	; (800955c <UARTEx_SetNbDataToProcess+0x98>)
 800951e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009520:	fb93 f3f2 	sdiv	r3, r3, r2
 8009524:	b29a      	uxth	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800952c:	7bfb      	ldrb	r3, [r7, #15]
 800952e:	7b7a      	ldrb	r2, [r7, #13]
 8009530:	4909      	ldr	r1, [pc, #36]	; (8009558 <UARTEx_SetNbDataToProcess+0x94>)
 8009532:	5c8a      	ldrb	r2, [r1, r2]
 8009534:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009538:	7b7a      	ldrb	r2, [r7, #13]
 800953a:	4908      	ldr	r1, [pc, #32]	; (800955c <UARTEx_SetNbDataToProcess+0x98>)
 800953c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800953e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009542:	b29a      	uxth	r2, r3
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800954a:	bf00      	nop
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	0801103c 	.word	0x0801103c
 800955c:	08011044 	.word	0x08011044

08009560 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009560:	b084      	sub	sp, #16
 8009562:	b480      	push	{r7}
 8009564:	b085      	sub	sp, #20
 8009566:	af00      	add	r7, sp, #0
 8009568:	6078      	str	r0, [r7, #4]
 800956a:	f107 001c 	add.w	r0, r7, #28
 800956e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009572:	2300      	movs	r3, #0
 8009574:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8009576:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8009578:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800957a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800957c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 800957e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8009580:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8009582:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8009586:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8009588:	68fa      	ldr	r2, [r7, #12]
 800958a:	4313      	orrs	r3, r2
 800958c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685a      	ldr	r2, [r3, #4]
 8009592:	4b07      	ldr	r3, [pc, #28]	; (80095b0 <SDMMC_Init+0x50>)
 8009594:	4013      	ands	r3, r2
 8009596:	68fa      	ldr	r2, [r7, #12]
 8009598:	431a      	orrs	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800959e:	2300      	movs	r3, #0
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3714      	adds	r7, #20
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	b004      	add	sp, #16
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	ffc02c00 	.word	0xffc02c00

080095b4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	370c      	adds	r7, #12
 80095c6:	46bd      	mov	sp, r7
 80095c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095cc:	4770      	bx	lr

080095ce <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80095ce:	b480      	push	{r7}
 80095d0:	b083      	sub	sp, #12
 80095d2:	af00      	add	r7, sp, #0
 80095d4:	6078      	str	r0, [r7, #4]
 80095d6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80095e2:	2300      	movs	r3, #0
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f043 0203 	orr.w	r2, r3, #3
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	370c      	adds	r7, #12
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr

08009612 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8009612:	b480      	push	{r7}
 8009614:	b083      	sub	sp, #12
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f003 0303 	and.w	r3, r3, #3
}
 8009622:	4618      	mov	r0, r3
 8009624:	370c      	adds	r7, #12
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr
	...

08009630 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800963a:	2300      	movs	r3, #0
 800963c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	681a      	ldr	r2, [r3, #0]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800964e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8009654:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800965a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	4313      	orrs	r3, r2
 8009660:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	4b06      	ldr	r3, [pc, #24]	; (8009680 <SDMMC_SendCommand+0x50>)
 8009668:	4013      	ands	r3, r2
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	431a      	orrs	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr
 8009680:	fffee0c0 	.word	0xfffee0c0

08009684 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	691b      	ldr	r3, [r3, #16]
 8009690:	b2db      	uxtb	r3, r3
}
 8009692:	4618      	mov	r0, r3
 8009694:	370c      	adds	r7, #12
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr

0800969e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800969e:	b480      	push	{r7}
 80096a0:	b085      	sub	sp, #20
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
 80096a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	3314      	adds	r3, #20
 80096ac:	461a      	mov	r2, r3
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	4413      	add	r3, r2
 80096b2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3714      	adds	r7, #20
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b085      	sub	sp, #20
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80096ce:	2300      	movs	r3, #0
 80096d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	685a      	ldr	r2, [r3, #4]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80096ea:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 80096f0:	431a      	orrs	r2, r3
                       Data->DPSM);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 80096f6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009702:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	431a      	orrs	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800970e:	2300      	movs	r3, #0

}
 8009710:	4618      	mov	r0, r3
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b088      	sub	sp, #32
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800972a:	2310      	movs	r3, #16
 800972c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800972e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009732:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009734:	2300      	movs	r3, #0
 8009736:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800973c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800973e:	f107 0308 	add.w	r3, r7, #8
 8009742:	4619      	mov	r1, r3
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f7ff ff73 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800974a:	f241 3288 	movw	r2, #5000	; 0x1388
 800974e:	2110      	movs	r1, #16
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f000 fa5f 	bl	8009c14 <SDMMC_GetCmdResp1>
 8009756:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009758:	69fb      	ldr	r3, [r7, #28]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3720      	adds	r7, #32
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b088      	sub	sp, #32
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009770:	2311      	movs	r3, #17
 8009772:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009774:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009778:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800977a:	2300      	movs	r3, #0
 800977c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800977e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009782:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009784:	f107 0308 	add.w	r3, r7, #8
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff ff50 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009790:	f241 3288 	movw	r2, #5000	; 0x1388
 8009794:	2111      	movs	r1, #17
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 fa3c 	bl	8009c14 <SDMMC_GetCmdResp1>
 800979c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800979e:	69fb      	ldr	r3, [r7, #28]
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	3720      	adds	r7, #32
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b088      	sub	sp, #32
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80097b6:	2312      	movs	r3, #18
 80097b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80097ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80097c0:	2300      	movs	r3, #0
 80097c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80097c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80097c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80097ca:	f107 0308 	add.w	r3, r7, #8
 80097ce:	4619      	mov	r1, r3
 80097d0:	6878      	ldr	r0, [r7, #4]
 80097d2:	f7ff ff2d 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80097d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80097da:	2112      	movs	r1, #18
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 fa19 	bl	8009c14 <SDMMC_GetCmdResp1>
 80097e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097e4:	69fb      	ldr	r3, [r7, #28]
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3720      	adds	r7, #32
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b088      	sub	sp, #32
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
 80097f6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80097fc:	2318      	movs	r3, #24
 80097fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009800:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009804:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009806:	2300      	movs	r3, #0
 8009808:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800980a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800980e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009810:	f107 0308 	add.w	r3, r7, #8
 8009814:	4619      	mov	r1, r3
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f7ff ff0a 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800981c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009820:	2118      	movs	r1, #24
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 f9f6 	bl	8009c14 <SDMMC_GetCmdResp1>
 8009828:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800982a:	69fb      	ldr	r3, [r7, #28]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3720      	adds	r7, #32
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b088      	sub	sp, #32
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009842:	2319      	movs	r3, #25
 8009844:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009846:	f44f 7380 	mov.w	r3, #256	; 0x100
 800984a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800984c:	2300      	movs	r3, #0
 800984e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009854:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009856:	f107 0308 	add.w	r3, r7, #8
 800985a:	4619      	mov	r1, r3
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f7ff fee7 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009862:	f241 3288 	movw	r2, #5000	; 0x1388
 8009866:	2119      	movs	r1, #25
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f9d3 	bl	8009c14 <SDMMC_GetCmdResp1>
 800986e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009870:	69fb      	ldr	r3, [r7, #28]
}
 8009872:	4618      	mov	r0, r3
 8009874:	3720      	adds	r7, #32
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
	...

0800987c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009884:	2300      	movs	r3, #0
 8009886:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009888:	230c      	movs	r3, #12
 800988a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800988c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009890:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009892:	2300      	movs	r3, #0
 8009894:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009896:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800989a:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80098b4:	f107 0308 	add.w	r3, r7, #8
 80098b8:	4619      	mov	r1, r3
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f7ff feb8 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80098c0:	4a0b      	ldr	r2, [pc, #44]	; (80098f0 <SDMMC_CmdStopTransfer+0x74>)
 80098c2:	210c      	movs	r1, #12
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 f9a5 	bl	8009c14 <SDMMC_GetCmdResp1>
 80098ca:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80098de:	d101      	bne.n	80098e4 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80098e0:	2300      	movs	r3, #0
 80098e2:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80098e4:	69fb      	ldr	r3, [r7, #28]
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3720      	adds	r7, #32
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	05f5e100 	.word	0x05f5e100

080098f4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b088      	sub	sp, #32
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009902:	2307      	movs	r3, #7
 8009904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009906:	f44f 7380 	mov.w	r3, #256	; 0x100
 800990a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800990c:	2300      	movs	r3, #0
 800990e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009910:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009914:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009916:	f107 0308 	add.w	r3, r7, #8
 800991a:	4619      	mov	r1, r3
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f7ff fe87 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009922:	f241 3288 	movw	r2, #5000	; 0x1388
 8009926:	2107      	movs	r1, #7
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 f973 	bl	8009c14 <SDMMC_GetCmdResp1>
 800992e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009930:	69fb      	ldr	r3, [r7, #28]
}
 8009932:	4618      	mov	r0, r3
 8009934:	3720      	adds	r7, #32
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b088      	sub	sp, #32
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009942:	2300      	movs	r3, #0
 8009944:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009946:	2300      	movs	r3, #0
 8009948:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800994a:	2300      	movs	r3, #0
 800994c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800994e:	2300      	movs	r3, #0
 8009950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009952:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009956:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009958:	f107 0308 	add.w	r3, r7, #8
 800995c:	4619      	mov	r1, r3
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7ff fe66 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fb97 	bl	800a098 <SDMMC_GetCmdError>
 800996a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800996c:	69fb      	ldr	r3, [r7, #28]
}
 800996e:	4618      	mov	r0, r3
 8009970:	3720      	adds	r7, #32
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}

08009976 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009976:	b580      	push	{r7, lr}
 8009978:	b088      	sub	sp, #32
 800997a:	af00      	add	r7, sp, #0
 800997c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800997e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009982:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009984:	2308      	movs	r3, #8
 8009986:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009988:	f44f 7380 	mov.w	r3, #256	; 0x100
 800998c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800998e:	2300      	movs	r3, #0
 8009990:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009992:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009996:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009998:	f107 0308 	add.w	r3, r7, #8
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f7ff fe46 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fb29 	bl	8009ffc <SDMMC_GetCmdResp7>
 80099aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099ac:	69fb      	ldr	r3, [r7, #28]
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3720      	adds	r7, #32
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b088      	sub	sp, #32
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
 80099be:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80099c4:	2337      	movs	r3, #55	; 0x37
 80099c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80099c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80099ce:	2300      	movs	r3, #0
 80099d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80099d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80099d8:	f107 0308 	add.w	r3, r7, #8
 80099dc:	4619      	mov	r1, r3
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff fe26 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80099e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80099e8:	2137      	movs	r1, #55	; 0x37
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f000 f912 	bl	8009c14 <SDMMC_GetCmdResp1>
 80099f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099f2:	69fb      	ldr	r3, [r7, #28]
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3720      	adds	r7, #32
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b088      	sub	sp, #32
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009a0a:	2329      	movs	r3, #41	; 0x29
 8009a0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a14:	2300      	movs	r3, #0
 8009a16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a1c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a1e:	f107 0308 	add.w	r3, r7, #8
 8009a22:	4619      	mov	r1, r3
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f7ff fe03 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 fa2e 	bl	8009e8c <SDMMC_GetCmdResp3>
 8009a30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a32:	69fb      	ldr	r3, [r7, #28]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3720      	adds	r7, #32
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b088      	sub	sp, #32
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009a4a:	2306      	movs	r3, #6
 8009a4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a54:	2300      	movs	r3, #0
 8009a56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a5c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009a5e:	f107 0308 	add.w	r3, r7, #8
 8009a62:	4619      	mov	r1, r3
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f7ff fde3 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009a6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a6e:	2106      	movs	r1, #6
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 f8cf 	bl	8009c14 <SDMMC_GetCmdResp1>
 8009a76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a78:	69fb      	ldr	r3, [r7, #28]
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3720      	adds	r7, #32
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}

08009a82 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8009a82:	b580      	push	{r7, lr}
 8009a84:	b088      	sub	sp, #32
 8009a86:	af00      	add	r7, sp, #0
 8009a88:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009a8e:	2333      	movs	r3, #51	; 0x33
 8009a90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009aa0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009aa2:	f107 0308 	add.w	r3, r7, #8
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f7ff fdc1 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ab2:	2133      	movs	r1, #51	; 0x33
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f8ad 	bl	8009c14 <SDMMC_GetCmdResp1>
 8009aba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009abc:	69fb      	ldr	r3, [r7, #28]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3720      	adds	r7, #32
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b088      	sub	sp, #32
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009ad2:	2302      	movs	r3, #2
 8009ad4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009ad6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009ada:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009adc:	2300      	movs	r3, #0
 8009ade:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ae4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ae6:	f107 0308 	add.w	r3, r7, #8
 8009aea:	4619      	mov	r1, r3
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f7ff fd9f 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 f980 	bl	8009df8 <SDMMC_GetCmdResp2>
 8009af8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009afa:	69fb      	ldr	r3, [r7, #28]
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3720      	adds	r7, #32
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b088      	sub	sp, #32
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
 8009b0c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009b12:	2309      	movs	r3, #9
 8009b14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009b16:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009b1a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b24:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b26:	f107 0308 	add.w	r3, r7, #8
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f7ff fd7f 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 f960 	bl	8009df8 <SDMMC_GetCmdResp2>
 8009b38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b3a:	69fb      	ldr	r3, [r7, #28]
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3720      	adds	r7, #32
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b088      	sub	sp, #32
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009b52:	2303      	movs	r3, #3
 8009b54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b64:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009b66:	f107 0308 	add.w	r3, r7, #8
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f7ff fd5f 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	2103      	movs	r1, #3
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f000 f9c8 	bl	8009f0c <SDMMC_GetCmdResp6>
 8009b7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b7e:	69fb      	ldr	r3, [r7, #28]
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3720      	adds	r7, #32
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b088      	sub	sp, #32
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009b96:	230d      	movs	r3, #13
 8009b98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009b9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ba8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009baa:	f107 0308 	add.w	r3, r7, #8
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f7ff fd3d 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8009bb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bba:	210d      	movs	r1, #13
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f000 f829 	bl	8009c14 <SDMMC_GetCmdResp1>
 8009bc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bc4:	69fb      	ldr	r3, [r7, #28]
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3720      	adds	r7, #32
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b088      	sub	sp, #32
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8009bda:	230d      	movs	r3, #13
 8009bdc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009bde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009be2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009be4:	2300      	movs	r3, #0
 8009be6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009bec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009bee:	f107 0308 	add.w	r3, r7, #8
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f7ff fd1b 	bl	8009630 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8009bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bfe:	210d      	movs	r1, #13
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f807 	bl	8009c14 <SDMMC_GetCmdResp1>
 8009c06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009c08:	69fb      	ldr	r3, [r7, #28]
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3720      	adds	r7, #32
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
	...

08009c14 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b088      	sub	sp, #32
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	607a      	str	r2, [r7, #4]
 8009c20:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8009c22:	4b70      	ldr	r3, [pc, #448]	; (8009de4 <SDMMC_GetCmdResp1+0x1d0>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	4a70      	ldr	r2, [pc, #448]	; (8009de8 <SDMMC_GetCmdResp1+0x1d4>)
 8009c28:	fba2 2303 	umull	r2, r3, r2, r3
 8009c2c:	0a5a      	lsrs	r2, r3, #9
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	fb02 f303 	mul.w	r3, r2, r3
 8009c34:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	1e5a      	subs	r2, r3, #1
 8009c3a:	61fa      	str	r2, [r7, #28]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d102      	bne.n	8009c46 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c44:	e0c9      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c4a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8009c4c:	69ba      	ldr	r2, [r7, #24]
 8009c4e:	4b67      	ldr	r3, [pc, #412]	; (8009dec <SDMMC_GetCmdResp1+0x1d8>)
 8009c50:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d0ef      	beq.n	8009c36 <SDMMC_GetCmdResp1+0x22>
 8009c56:	69bb      	ldr	r3, [r7, #24]
 8009c58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d1ea      	bne.n	8009c36 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c64:	f003 0304 	and.w	r3, r3, #4
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d004      	beq.n	8009c76 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2204      	movs	r2, #4
 8009c70:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009c72:	2304      	movs	r3, #4
 8009c74:	e0b1      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c7a:	f003 0301 	and.w	r3, r3, #1
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d004      	beq.n	8009c8c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2201      	movs	r2, #1
 8009c86:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	e0a6      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	4a58      	ldr	r2, [pc, #352]	; (8009df0 <SDMMC_GetCmdResp1+0x1dc>)
 8009c90:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009c92:	68f8      	ldr	r0, [r7, #12]
 8009c94:	f7ff fcf6 	bl	8009684 <SDMMC_GetCommandResponse>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	7afb      	ldrb	r3, [r7, #11]
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d001      	beq.n	8009ca6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e099      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f7ff fcf8 	bl	800969e <SDMMC_GetResponse>
 8009cae:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009cb0:	697a      	ldr	r2, [r7, #20]
 8009cb2:	4b50      	ldr	r3, [pc, #320]	; (8009df4 <SDMMC_GetCmdResp1+0x1e0>)
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	e08d      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	da02      	bge.n	8009cca <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009cc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009cc8:	e087      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d001      	beq.n	8009cd8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009cd4:	2340      	movs	r3, #64	; 0x40
 8009cd6:	e080      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d001      	beq.n	8009ce6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009ce2:	2380      	movs	r3, #128	; 0x80
 8009ce4:	e079      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d002      	beq.n	8009cf6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009cf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009cf4:	e071      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d002      	beq.n	8009d06 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d04:	e069      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d002      	beq.n	8009d16 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d14:	e061      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d002      	beq.n	8009d26 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009d20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009d24:	e059      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009d26:	697b      	ldr	r3, [r7, #20]
 8009d28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d002      	beq.n	8009d36 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009d30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d34:	e051      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d002      	beq.n	8009d46 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009d40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009d44:	e049      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d002      	beq.n	8009d56 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009d50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d54:	e041      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d002      	beq.n	8009d66 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009d60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d64:	e039      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d002      	beq.n	8009d76 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009d70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009d74:	e031      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009d80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d84:	e029      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d002      	beq.n	8009d96 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009d90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d94:	e021      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d002      	beq.n	8009da6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009da0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009da4:	e019      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d002      	beq.n	8009db6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009db0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009db4:	e011      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d002      	beq.n	8009dc6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009dc0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009dc4:	e009      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009dc6:	697b      	ldr	r3, [r7, #20]
 8009dc8:	f003 0308 	and.w	r3, r3, #8
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d002      	beq.n	8009dd6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009dd0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009dd4:	e001      	b.n	8009dda <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009dd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3720      	adds	r7, #32
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	24000004 	.word	0x24000004
 8009de8:	10624dd3 	.word	0x10624dd3
 8009dec:	00200045 	.word	0x00200045
 8009df0:	002000c5 	.word	0x002000c5
 8009df4:	fdffe008 	.word	0xfdffe008

08009df8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8009e00:	4b1f      	ldr	r3, [pc, #124]	; (8009e80 <SDMMC_GetCmdResp2+0x88>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a1f      	ldr	r2, [pc, #124]	; (8009e84 <SDMMC_GetCmdResp2+0x8c>)
 8009e06:	fba2 2303 	umull	r2, r3, r2, r3
 8009e0a:	0a5b      	lsrs	r3, r3, #9
 8009e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e10:	fb02 f303 	mul.w	r3, r2, r3
 8009e14:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	1e5a      	subs	r2, r3, #1
 8009e1a:	60fa      	str	r2, [r7, #12]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d102      	bne.n	8009e26 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e24:	e026      	b.n	8009e74 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e2a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d0ef      	beq.n	8009e16 <SDMMC_GetCmdResp2+0x1e>
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1ea      	bne.n	8009e16 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e44:	f003 0304 	and.w	r3, r3, #4
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d004      	beq.n	8009e56 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2204      	movs	r2, #4
 8009e50:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e52:	2304      	movs	r3, #4
 8009e54:	e00e      	b.n	8009e74 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d004      	beq.n	8009e6c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2201      	movs	r2, #1
 8009e66:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e003      	b.n	8009e74 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a06      	ldr	r2, [pc, #24]	; (8009e88 <SDMMC_GetCmdResp2+0x90>)
 8009e70:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3714      	adds	r7, #20
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr
 8009e80:	24000004 	.word	0x24000004
 8009e84:	10624dd3 	.word	0x10624dd3
 8009e88:	002000c5 	.word	0x002000c5

08009e8c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8009e94:	4b1a      	ldr	r3, [pc, #104]	; (8009f00 <SDMMC_GetCmdResp3+0x74>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4a1a      	ldr	r2, [pc, #104]	; (8009f04 <SDMMC_GetCmdResp3+0x78>)
 8009e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e9e:	0a5b      	lsrs	r3, r3, #9
 8009ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ea4:	fb02 f303 	mul.w	r3, r2, r3
 8009ea8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	1e5a      	subs	r2, r3, #1
 8009eae:	60fa      	str	r2, [r7, #12]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d102      	bne.n	8009eba <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009eb4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009eb8:	e01b      	b.n	8009ef2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ebe:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d0ef      	beq.n	8009eaa <SDMMC_GetCmdResp3+0x1e>
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d1ea      	bne.n	8009eaa <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ed8:	f003 0304 	and.w	r3, r3, #4
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d004      	beq.n	8009eea <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2204      	movs	r2, #4
 8009ee4:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ee6:	2304      	movs	r3, #4
 8009ee8:	e003      	b.n	8009ef2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4a06      	ldr	r2, [pc, #24]	; (8009f08 <SDMMC_GetCmdResp3+0x7c>)
 8009eee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3714      	adds	r7, #20
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop
 8009f00:	24000004 	.word	0x24000004
 8009f04:	10624dd3 	.word	0x10624dd3
 8009f08:	002000c5 	.word	0x002000c5

08009f0c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b088      	sub	sp, #32
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	460b      	mov	r3, r1
 8009f16:	607a      	str	r2, [r7, #4]
 8009f18:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8009f1a:	4b35      	ldr	r3, [pc, #212]	; (8009ff0 <SDMMC_GetCmdResp6+0xe4>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a35      	ldr	r2, [pc, #212]	; (8009ff4 <SDMMC_GetCmdResp6+0xe8>)
 8009f20:	fba2 2303 	umull	r2, r3, r2, r3
 8009f24:	0a5b      	lsrs	r3, r3, #9
 8009f26:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f2a:	fb02 f303 	mul.w	r3, r2, r3
 8009f2e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009f30:	69fb      	ldr	r3, [r7, #28]
 8009f32:	1e5a      	subs	r2, r3, #1
 8009f34:	61fa      	str	r2, [r7, #28]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d102      	bne.n	8009f40 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f3a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f3e:	e052      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f44:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d0ef      	beq.n	8009f30 <SDMMC_GetCmdResp6+0x24>
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1ea      	bne.n	8009f30 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f5e:	f003 0304 	and.w	r3, r3, #4
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d004      	beq.n	8009f70 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2204      	movs	r2, #4
 8009f6a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f6c:	2304      	movs	r3, #4
 8009f6e:	e03a      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f74:	f003 0301 	and.w	r3, r3, #1
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d004      	beq.n	8009f86 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f82:	2301      	movs	r3, #1
 8009f84:	e02f      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009f86:	68f8      	ldr	r0, [r7, #12]
 8009f88:	f7ff fb7c 	bl	8009684 <SDMMC_GetCommandResponse>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	461a      	mov	r2, r3
 8009f90:	7afb      	ldrb	r3, [r7, #11]
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d001      	beq.n	8009f9a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f96:	2301      	movs	r3, #1
 8009f98:	e025      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	4a16      	ldr	r2, [pc, #88]	; (8009ff8 <SDMMC_GetCmdResp6+0xec>)
 8009f9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009fa0:	2100      	movs	r1, #0
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f7ff fb7b 	bl	800969e <SDMMC_GetResponse>
 8009fa8:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d106      	bne.n	8009fc2 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	0c1b      	lsrs	r3, r3, #16
 8009fb8:	b29a      	uxth	r2, r3
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	e011      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d002      	beq.n	8009fd2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009fd0:	e009      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d002      	beq.n	8009fe2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009fdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009fe0:	e001      	b.n	8009fe6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009fe2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3720      	adds	r7, #32
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
 8009fee:	bf00      	nop
 8009ff0:	24000004 	.word	0x24000004
 8009ff4:	10624dd3 	.word	0x10624dd3
 8009ff8:	002000c5 	.word	0x002000c5

08009ffc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b085      	sub	sp, #20
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a004:	4b22      	ldr	r3, [pc, #136]	; (800a090 <SDMMC_GetCmdResp7+0x94>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a22      	ldr	r2, [pc, #136]	; (800a094 <SDMMC_GetCmdResp7+0x98>)
 800a00a:	fba2 2303 	umull	r2, r3, r2, r3
 800a00e:	0a5b      	lsrs	r3, r3, #9
 800a010:	f241 3288 	movw	r2, #5000	; 0x1388
 800a014:	fb02 f303 	mul.w	r3, r2, r3
 800a018:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	1e5a      	subs	r2, r3, #1
 800a01e:	60fa      	str	r2, [r7, #12]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d102      	bne.n	800a02a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a024:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a028:	e02c      	b.n	800a084 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a02e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800a036:	2b00      	cmp	r3, #0
 800a038:	d0ef      	beq.n	800a01a <SDMMC_GetCmdResp7+0x1e>
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1ea      	bne.n	800a01a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a048:	f003 0304 	and.w	r3, r3, #4
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d004      	beq.n	800a05a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2204      	movs	r2, #4
 800a054:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a056:	2304      	movs	r3, #4
 800a058:	e014      	b.n	800a084 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a05e:	f003 0301 	and.w	r3, r3, #1
 800a062:	2b00      	cmp	r3, #0
 800a064:	d004      	beq.n	800a070 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2201      	movs	r2, #1
 800a06a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a06c:	2301      	movs	r3, #1
 800a06e:	e009      	b.n	800a084 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d002      	beq.n	800a082 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2240      	movs	r2, #64	; 0x40
 800a080:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a082:	2300      	movs	r3, #0

}
 800a084:	4618      	mov	r0, r3
 800a086:	3714      	adds	r7, #20
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr
 800a090:	24000004 	.word	0x24000004
 800a094:	10624dd3 	.word	0x10624dd3

0800a098 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a098:	b480      	push	{r7}
 800a09a:	b085      	sub	sp, #20
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800a0a0:	4b11      	ldr	r3, [pc, #68]	; (800a0e8 <SDMMC_GetCmdError+0x50>)
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a11      	ldr	r2, [pc, #68]	; (800a0ec <SDMMC_GetCmdError+0x54>)
 800a0a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a0aa:	0a5b      	lsrs	r3, r3, #9
 800a0ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0b0:	fb02 f303 	mul.w	r3, r2, r3
 800a0b4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	1e5a      	subs	r2, r3, #1
 800a0ba:	60fa      	str	r2, [r7, #12]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d102      	bne.n	800a0c6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a0c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a0c4:	e009      	b.n	800a0da <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d0f1      	beq.n	800a0b6 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4a06      	ldr	r2, [pc, #24]	; (800a0f0 <SDMMC_GetCmdError+0x58>)
 800a0d6:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800a0d8:	2300      	movs	r3, #0
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	3714      	adds	r7, #20
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr
 800a0e6:	bf00      	nop
 800a0e8:	24000004 	.word	0x24000004
 800a0ec:	10624dd3 	.word	0x10624dd3
 800a0f0:	002000c5 	.word	0x002000c5

0800a0f4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a0f8:	4904      	ldr	r1, [pc, #16]	; (800a10c <MX_FATFS_Init+0x18>)
 800a0fa:	4805      	ldr	r0, [pc, #20]	; (800a110 <MX_FATFS_Init+0x1c>)
 800a0fc:	f003 fbfa 	bl	800d8f4 <FATFS_LinkDriver>
 800a100:	4603      	mov	r3, r0
 800a102:	461a      	mov	r2, r3
 800a104:	4b03      	ldr	r3, [pc, #12]	; (800a114 <MX_FATFS_Init+0x20>)
 800a106:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a108:	bf00      	nop
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	24003438 	.word	0x24003438
 800a110:	0801104c 	.word	0x0801104c
 800a114:	24003434 	.word	0x24003434

0800a118 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a118:	b480      	push	{r7}
 800a11a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a11c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a11e:	4618      	mov	r0, r3
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a12e:	2300      	movs	r3, #0
 800a130:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a132:	f000 f885 	bl	800a240 <BSP_SD_IsDetected>
 800a136:	4603      	mov	r3, r0
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d001      	beq.n	800a140 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800a13c:	2302      	movs	r3, #2
 800a13e:	e012      	b.n	800a166 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800a140:	480b      	ldr	r0, [pc, #44]	; (800a170 <BSP_SD_Init+0x48>)
 800a142:	f7fc fd3f 	bl	8006bc4 <HAL_SD_Init>
 800a146:	4603      	mov	r3, r0
 800a148:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a14a:	79fb      	ldrb	r3, [r7, #7]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d109      	bne.n	800a164 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800a150:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a154:	4806      	ldr	r0, [pc, #24]	; (800a170 <BSP_SD_Init+0x48>)
 800a156:	f7fd fbef 	bl	8007938 <HAL_SD_ConfigWideBusOperation>
 800a15a:	4603      	mov	r3, r0
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d001      	beq.n	800a164 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a160:	2301      	movs	r3, #1
 800a162:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a164:	79fb      	ldrb	r3, [r7, #7]
}
 800a166:	4618      	mov	r0, r3
 800a168:	3708      	adds	r7, #8
 800a16a:	46bd      	mov	sp, r7
 800a16c:	bd80      	pop	{r7, pc}
 800a16e:	bf00      	nop
 800a170:	24003320 	.word	0x24003320

0800a174 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b086      	sub	sp, #24
 800a178:	af00      	add	r7, sp, #0
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	60b9      	str	r1, [r7, #8]
 800a17e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a180:	2300      	movs	r3, #0
 800a182:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	68ba      	ldr	r2, [r7, #8]
 800a188:	68f9      	ldr	r1, [r7, #12]
 800a18a:	4806      	ldr	r0, [pc, #24]	; (800a1a4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a18c:	f7fc fe34 	bl	8006df8 <HAL_SD_ReadBlocks_DMA>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d001      	beq.n	800a19a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a196:	2301      	movs	r3, #1
 800a198:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a19a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3718      	adds	r7, #24
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}
 800a1a4:	24003320 	.word	0x24003320

0800a1a8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b086      	sub	sp, #24
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	60b9      	str	r1, [r7, #8]
 800a1b2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	68ba      	ldr	r2, [r7, #8]
 800a1bc:	68f9      	ldr	r1, [r7, #12]
 800a1be:	4806      	ldr	r0, [pc, #24]	; (800a1d8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a1c0:	f7fc fec2 	bl	8006f48 <HAL_SD_WriteBlocks_DMA>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d001      	beq.n	800a1ce <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a1ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3718      	adds	r7, #24
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}
 800a1d8:	24003320 	.word	0x24003320

0800a1dc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a1e0:	4805      	ldr	r0, [pc, #20]	; (800a1f8 <BSP_SD_GetCardState+0x1c>)
 800a1e2:	f7fd fcbb 	bl	8007b5c <HAL_SD_GetCardState>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b04      	cmp	r3, #4
 800a1ea:	bf14      	ite	ne
 800a1ec:	2301      	movne	r3, #1
 800a1ee:	2300      	moveq	r3, #0
 800a1f0:	b2db      	uxtb	r3, r3
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	24003320 	.word	0x24003320

0800a1fc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800a204:	6879      	ldr	r1, [r7, #4]
 800a206:	4803      	ldr	r0, [pc, #12]	; (800a214 <BSP_SD_GetCardInfo+0x18>)
 800a208:	f7fd fb6a 	bl	80078e0 <HAL_SD_GetCardInfo>
}
 800a20c:	bf00      	nop
 800a20e:	3708      	adds	r7, #8
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}
 800a214:	24003320 	.word	0x24003320

0800a218 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	b082      	sub	sp, #8
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a220:	f000 f9a0 	bl	800a564 <BSP_SD_WriteCpltCallback>
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}

0800a22c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b082      	sub	sp, #8
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a234:	f000 f9a2 	bl	800a57c <BSP_SD_ReadCpltCallback>
}
 800a238:	bf00      	nop
 800a23a:	3708      	adds	r7, #8
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}

0800a240 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a246:	2301      	movs	r3, #1
 800a248:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a24a:	f000 f80b 	bl	800a264 <BSP_PlatformIsDetected>
 800a24e:	4603      	mov	r3, r0
 800a250:	2b00      	cmp	r3, #0
 800a252:	d101      	bne.n	800a258 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a254:	2300      	movs	r3, #0
 800a256:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a258:	79fb      	ldrb	r3, [r7, #7]
 800a25a:	b2db      	uxtb	r3, r3
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a26a:	2301      	movs	r3, #1
 800a26c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a26e:	2101      	movs	r1, #1
 800a270:	4806      	ldr	r0, [pc, #24]	; (800a28c <BSP_PlatformIsDetected+0x28>)
 800a272:	f7f9 fa7d 	bl	8003770 <HAL_GPIO_ReadPin>
 800a276:	4603      	mov	r3, r0
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d001      	beq.n	800a280 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800a27c:	2300      	movs	r3, #0
 800a27e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a280:	79fb      	ldrb	r3, [r7, #7]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	58020c00 	.word	0x58020c00

0800a290 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800a298:	f7f7 feaa 	bl	8001ff0 <HAL_GetTick>
 800a29c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800a29e:	e006      	b.n	800a2ae <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a2a0:	f7ff ff9c 	bl	800a1dc <BSP_SD_GetCardState>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d101      	bne.n	800a2ae <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	e009      	b.n	800a2c2 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800a2ae:	f7f7 fe9f 	bl	8001ff0 <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d8f0      	bhi.n	800a2a0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a2be:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
	...

0800a2cc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a2d6:	4b0b      	ldr	r3, [pc, #44]	; (800a304 <SD_CheckStatus+0x38>)
 800a2d8:	2201      	movs	r2, #1
 800a2da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800a2dc:	f7ff ff7e 	bl	800a1dc <BSP_SD_GetCardState>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d107      	bne.n	800a2f6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a2e6:	4b07      	ldr	r3, [pc, #28]	; (800a304 <SD_CheckStatus+0x38>)
 800a2e8:	781b      	ldrb	r3, [r3, #0]
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	f023 0301 	bic.w	r3, r3, #1
 800a2f0:	b2da      	uxtb	r2, r3
 800a2f2:	4b04      	ldr	r3, [pc, #16]	; (800a304 <SD_CheckStatus+0x38>)
 800a2f4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a2f6:	4b03      	ldr	r3, [pc, #12]	; (800a304 <SD_CheckStatus+0x38>)
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	b2db      	uxtb	r3, r3
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	24000011 	.word	0x24000011

0800a308 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b082      	sub	sp, #8
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	4603      	mov	r3, r0
 800a310:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800a312:	f7ff ff09 	bl	800a128 <BSP_SD_Init>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d107      	bne.n	800a32c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800a31c:	79fb      	ldrb	r3, [r7, #7]
 800a31e:	4618      	mov	r0, r3
 800a320:	f7ff ffd4 	bl	800a2cc <SD_CheckStatus>
 800a324:	4603      	mov	r3, r0
 800a326:	461a      	mov	r2, r3
 800a328:	4b04      	ldr	r3, [pc, #16]	; (800a33c <SD_initialize+0x34>)
 800a32a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800a32c:	4b03      	ldr	r3, [pc, #12]	; (800a33c <SD_initialize+0x34>)
 800a32e:	781b      	ldrb	r3, [r3, #0]
 800a330:	b2db      	uxtb	r3, r3
}
 800a332:	4618      	mov	r0, r3
 800a334:	3708      	adds	r7, #8
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	24000011 	.word	0x24000011

0800a340 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b082      	sub	sp, #8
 800a344:	af00      	add	r7, sp, #0
 800a346:	4603      	mov	r3, r0
 800a348:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a34a:	79fb      	ldrb	r3, [r7, #7]
 800a34c:	4618      	mov	r0, r3
 800a34e:	f7ff ffbd 	bl	800a2cc <SD_CheckStatus>
 800a352:	4603      	mov	r3, r0
}
 800a354:	4618      	mov	r0, r3
 800a356:	3708      	adds	r7, #8
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b086      	sub	sp, #24
 800a360:	af00      	add	r7, sp, #0
 800a362:	60b9      	str	r1, [r7, #8]
 800a364:	607a      	str	r2, [r7, #4]
 800a366:	603b      	str	r3, [r7, #0]
 800a368:	4603      	mov	r3, r0
 800a36a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a36c:	2301      	movs	r3, #1
 800a36e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a370:	f247 5030 	movw	r0, #30000	; 0x7530
 800a374:	f7ff ff8c 	bl	800a290 <SD_CheckStatusWithTimeout>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	da01      	bge.n	800a382 <SD_read+0x26>
  {
    return res;
 800a37e:	7dfb      	ldrb	r3, [r7, #23]
 800a380:	e03b      	b.n	800a3fa <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800a382:	683a      	ldr	r2, [r7, #0]
 800a384:	6879      	ldr	r1, [r7, #4]
 800a386:	68b8      	ldr	r0, [r7, #8]
 800a388:	f7ff fef4 	bl	800a174 <BSP_SD_ReadBlocks_DMA>
 800a38c:	4603      	mov	r3, r0
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d132      	bne.n	800a3f8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800a392:	4b1c      	ldr	r3, [pc, #112]	; (800a404 <SD_read+0xa8>)
 800a394:	2200      	movs	r2, #0
 800a396:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800a398:	f7f7 fe2a 	bl	8001ff0 <HAL_GetTick>
 800a39c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a39e:	bf00      	nop
 800a3a0:	4b18      	ldr	r3, [pc, #96]	; (800a404 <SD_read+0xa8>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d108      	bne.n	800a3ba <SD_read+0x5e>
 800a3a8:	f7f7 fe22 	bl	8001ff0 <HAL_GetTick>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	1ad3      	subs	r3, r2, r3
 800a3b2:	f247 522f 	movw	r2, #29999	; 0x752f
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d9f2      	bls.n	800a3a0 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800a3ba:	4b12      	ldr	r3, [pc, #72]	; (800a404 <SD_read+0xa8>)
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d102      	bne.n	800a3c8 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	75fb      	strb	r3, [r7, #23]
 800a3c6:	e017      	b.n	800a3f8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800a3c8:	4b0e      	ldr	r3, [pc, #56]	; (800a404 <SD_read+0xa8>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a3ce:	f7f7 fe0f 	bl	8001ff0 <HAL_GetTick>
 800a3d2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a3d4:	e007      	b.n	800a3e6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a3d6:	f7ff ff01 	bl	800a1dc <BSP_SD_GetCardState>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d102      	bne.n	800a3e6 <SD_read+0x8a>
          {
            res = RES_OK;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800a3e4:	e008      	b.n	800a3f8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a3e6:	f7f7 fe03 	bl	8001ff0 <HAL_GetTick>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	f247 522f 	movw	r2, #29999	; 0x752f
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d9ee      	bls.n	800a3d6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a3f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3718      	adds	r7, #24
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
 800a402:	bf00      	nop
 800a404:	24003440 	.word	0x24003440

0800a408 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b086      	sub	sp, #24
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	60b9      	str	r1, [r7, #8]
 800a410:	607a      	str	r2, [r7, #4]
 800a412:	603b      	str	r3, [r7, #0]
 800a414:	4603      	mov	r3, r0
 800a416:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a418:	2301      	movs	r3, #1
 800a41a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a41c:	4b24      	ldr	r3, [pc, #144]	; (800a4b0 <SD_write+0xa8>)
 800a41e:	2200      	movs	r2, #0
 800a420:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a422:	f247 5030 	movw	r0, #30000	; 0x7530
 800a426:	f7ff ff33 	bl	800a290 <SD_CheckStatusWithTimeout>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	da01      	bge.n	800a434 <SD_write+0x2c>
  {
    return res;
 800a430:	7dfb      	ldrb	r3, [r7, #23]
 800a432:	e038      	b.n	800a4a6 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a434:	683a      	ldr	r2, [r7, #0]
 800a436:	6879      	ldr	r1, [r7, #4]
 800a438:	68b8      	ldr	r0, [r7, #8]
 800a43a:	f7ff feb5 	bl	800a1a8 <BSP_SD_WriteBlocks_DMA>
 800a43e:	4603      	mov	r3, r0
 800a440:	2b00      	cmp	r3, #0
 800a442:	d12f      	bne.n	800a4a4 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a444:	f7f7 fdd4 	bl	8001ff0 <HAL_GetTick>
 800a448:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a44a:	bf00      	nop
 800a44c:	4b18      	ldr	r3, [pc, #96]	; (800a4b0 <SD_write+0xa8>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d108      	bne.n	800a466 <SD_write+0x5e>
 800a454:	f7f7 fdcc 	bl	8001ff0 <HAL_GetTick>
 800a458:	4602      	mov	r2, r0
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	f247 522f 	movw	r2, #29999	; 0x752f
 800a462:	4293      	cmp	r3, r2
 800a464:	d9f2      	bls.n	800a44c <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800a466:	4b12      	ldr	r3, [pc, #72]	; (800a4b0 <SD_write+0xa8>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d102      	bne.n	800a474 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	75fb      	strb	r3, [r7, #23]
 800a472:	e017      	b.n	800a4a4 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a474:	4b0e      	ldr	r3, [pc, #56]	; (800a4b0 <SD_write+0xa8>)
 800a476:	2200      	movs	r2, #0
 800a478:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a47a:	f7f7 fdb9 	bl	8001ff0 <HAL_GetTick>
 800a47e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a480:	e007      	b.n	800a492 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a482:	f7ff feab 	bl	800a1dc <BSP_SD_GetCardState>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d102      	bne.n	800a492 <SD_write+0x8a>
          {
            res = RES_OK;
 800a48c:	2300      	movs	r3, #0
 800a48e:	75fb      	strb	r3, [r7, #23]
            break;
 800a490:	e008      	b.n	800a4a4 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a492:	f7f7 fdad 	bl	8001ff0 <HAL_GetTick>
 800a496:	4602      	mov	r2, r0
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	f247 522f 	movw	r2, #29999	; 0x752f
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d9ee      	bls.n	800a482 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a4a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3718      	adds	r7, #24
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	bf00      	nop
 800a4b0:	2400343c 	.word	0x2400343c

0800a4b4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b08c      	sub	sp, #48	; 0x30
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	603a      	str	r2, [r7, #0]
 800a4be:	71fb      	strb	r3, [r7, #7]
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a4ca:	4b25      	ldr	r3, [pc, #148]	; (800a560 <SD_ioctl+0xac>)
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d001      	beq.n	800a4dc <SD_ioctl+0x28>
 800a4d8:	2303      	movs	r3, #3
 800a4da:	e03c      	b.n	800a556 <SD_ioctl+0xa2>

  switch (cmd)
 800a4dc:	79bb      	ldrb	r3, [r7, #6]
 800a4de:	2b03      	cmp	r3, #3
 800a4e0:	d834      	bhi.n	800a54c <SD_ioctl+0x98>
 800a4e2:	a201      	add	r2, pc, #4	; (adr r2, 800a4e8 <SD_ioctl+0x34>)
 800a4e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4e8:	0800a4f9 	.word	0x0800a4f9
 800a4ec:	0800a501 	.word	0x0800a501
 800a4f0:	0800a519 	.word	0x0800a519
 800a4f4:	0800a533 	.word	0x0800a533
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a4fe:	e028      	b.n	800a552 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a500:	f107 0308 	add.w	r3, r7, #8
 800a504:	4618      	mov	r0, r3
 800a506:	f7ff fe79 	bl	800a1fc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a50a:	6a3a      	ldr	r2, [r7, #32]
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a510:	2300      	movs	r3, #0
 800a512:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a516:	e01c      	b.n	800a552 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a518:	f107 0308 	add.w	r3, r7, #8
 800a51c:	4618      	mov	r0, r3
 800a51e:	f7ff fe6d 	bl	800a1fc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a524:	b29a      	uxth	r2, r3
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a52a:	2300      	movs	r3, #0
 800a52c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a530:	e00f      	b.n	800a552 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a532:	f107 0308 	add.w	r3, r7, #8
 800a536:	4618      	mov	r0, r3
 800a538:	f7ff fe60 	bl	800a1fc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a53c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53e:	0a5a      	lsrs	r2, r3, #9
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a544:	2300      	movs	r3, #0
 800a546:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a54a:	e002      	b.n	800a552 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a54c:	2304      	movs	r3, #4
 800a54e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a552:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a556:	4618      	mov	r0, r3
 800a558:	3730      	adds	r7, #48	; 0x30
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	24000011 	.word	0x24000011

0800a564 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a564:	b480      	push	{r7}
 800a566:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800a568:	4b03      	ldr	r3, [pc, #12]	; (800a578 <BSP_SD_WriteCpltCallback+0x14>)
 800a56a:	2201      	movs	r2, #1
 800a56c:	601a      	str	r2, [r3, #0]
}
 800a56e:	bf00      	nop
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr
 800a578:	2400343c 	.word	0x2400343c

0800a57c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a57c:	b480      	push	{r7}
 800a57e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800a580:	4b03      	ldr	r3, [pc, #12]	; (800a590 <BSP_SD_ReadCpltCallback+0x14>)
 800a582:	2201      	movs	r2, #1
 800a584:	601a      	str	r2, [r3, #0]
}
 800a586:	bf00      	nop
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr
 800a590:	24003440 	.word	0x24003440

0800a594 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	4603      	mov	r3, r0
 800a59c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a59e:	79fb      	ldrb	r3, [r7, #7]
 800a5a0:	4a08      	ldr	r2, [pc, #32]	; (800a5c4 <disk_status+0x30>)
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4413      	add	r3, r2
 800a5a6:	685b      	ldr	r3, [r3, #4]
 800a5a8:	685b      	ldr	r3, [r3, #4]
 800a5aa:	79fa      	ldrb	r2, [r7, #7]
 800a5ac:	4905      	ldr	r1, [pc, #20]	; (800a5c4 <disk_status+0x30>)
 800a5ae:	440a      	add	r2, r1
 800a5b0:	7a12      	ldrb	r2, [r2, #8]
 800a5b2:	4610      	mov	r0, r2
 800a5b4:	4798      	blx	r3
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a5ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3710      	adds	r7, #16
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}
 800a5c4:	2400366c 	.word	0x2400366c

0800a5c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a5d6:	79fb      	ldrb	r3, [r7, #7]
 800a5d8:	4a0d      	ldr	r2, [pc, #52]	; (800a610 <disk_initialize+0x48>)
 800a5da:	5cd3      	ldrb	r3, [r2, r3]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d111      	bne.n	800a604 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a5e0:	79fb      	ldrb	r3, [r7, #7]
 800a5e2:	4a0b      	ldr	r2, [pc, #44]	; (800a610 <disk_initialize+0x48>)
 800a5e4:	2101      	movs	r1, #1
 800a5e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a5e8:	79fb      	ldrb	r3, [r7, #7]
 800a5ea:	4a09      	ldr	r2, [pc, #36]	; (800a610 <disk_initialize+0x48>)
 800a5ec:	009b      	lsls	r3, r3, #2
 800a5ee:	4413      	add	r3, r2
 800a5f0:	685b      	ldr	r3, [r3, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	79fa      	ldrb	r2, [r7, #7]
 800a5f6:	4906      	ldr	r1, [pc, #24]	; (800a610 <disk_initialize+0x48>)
 800a5f8:	440a      	add	r2, r1
 800a5fa:	7a12      	ldrb	r2, [r2, #8]
 800a5fc:	4610      	mov	r0, r2
 800a5fe:	4798      	blx	r3
 800a600:	4603      	mov	r3, r0
 800a602:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a604:	7bfb      	ldrb	r3, [r7, #15]
}
 800a606:	4618      	mov	r0, r3
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	2400366c 	.word	0x2400366c

0800a614 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a614:	b590      	push	{r4, r7, lr}
 800a616:	b087      	sub	sp, #28
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60b9      	str	r1, [r7, #8]
 800a61c:	607a      	str	r2, [r7, #4]
 800a61e:	603b      	str	r3, [r7, #0]
 800a620:	4603      	mov	r3, r0
 800a622:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a624:	7bfb      	ldrb	r3, [r7, #15]
 800a626:	4a0a      	ldr	r2, [pc, #40]	; (800a650 <disk_read+0x3c>)
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	4413      	add	r3, r2
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	689c      	ldr	r4, [r3, #8]
 800a630:	7bfb      	ldrb	r3, [r7, #15]
 800a632:	4a07      	ldr	r2, [pc, #28]	; (800a650 <disk_read+0x3c>)
 800a634:	4413      	add	r3, r2
 800a636:	7a18      	ldrb	r0, [r3, #8]
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	687a      	ldr	r2, [r7, #4]
 800a63c:	68b9      	ldr	r1, [r7, #8]
 800a63e:	47a0      	blx	r4
 800a640:	4603      	mov	r3, r0
 800a642:	75fb      	strb	r3, [r7, #23]
  return res;
 800a644:	7dfb      	ldrb	r3, [r7, #23]
}
 800a646:	4618      	mov	r0, r3
 800a648:	371c      	adds	r7, #28
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd90      	pop	{r4, r7, pc}
 800a64e:	bf00      	nop
 800a650:	2400366c 	.word	0x2400366c

0800a654 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a654:	b590      	push	{r4, r7, lr}
 800a656:	b087      	sub	sp, #28
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60b9      	str	r1, [r7, #8]
 800a65c:	607a      	str	r2, [r7, #4]
 800a65e:	603b      	str	r3, [r7, #0]
 800a660:	4603      	mov	r3, r0
 800a662:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a664:	7bfb      	ldrb	r3, [r7, #15]
 800a666:	4a0a      	ldr	r2, [pc, #40]	; (800a690 <disk_write+0x3c>)
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	4413      	add	r3, r2
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	68dc      	ldr	r4, [r3, #12]
 800a670:	7bfb      	ldrb	r3, [r7, #15]
 800a672:	4a07      	ldr	r2, [pc, #28]	; (800a690 <disk_write+0x3c>)
 800a674:	4413      	add	r3, r2
 800a676:	7a18      	ldrb	r0, [r3, #8]
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	68b9      	ldr	r1, [r7, #8]
 800a67e:	47a0      	blx	r4
 800a680:	4603      	mov	r3, r0
 800a682:	75fb      	strb	r3, [r7, #23]
  return res;
 800a684:	7dfb      	ldrb	r3, [r7, #23]
}
 800a686:	4618      	mov	r0, r3
 800a688:	371c      	adds	r7, #28
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd90      	pop	{r4, r7, pc}
 800a68e:	bf00      	nop
 800a690:	2400366c 	.word	0x2400366c

0800a694 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	4603      	mov	r3, r0
 800a69c:	603a      	str	r2, [r7, #0]
 800a69e:	71fb      	strb	r3, [r7, #7]
 800a6a0:	460b      	mov	r3, r1
 800a6a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a6a4:	79fb      	ldrb	r3, [r7, #7]
 800a6a6:	4a09      	ldr	r2, [pc, #36]	; (800a6cc <disk_ioctl+0x38>)
 800a6a8:	009b      	lsls	r3, r3, #2
 800a6aa:	4413      	add	r3, r2
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	79fa      	ldrb	r2, [r7, #7]
 800a6b2:	4906      	ldr	r1, [pc, #24]	; (800a6cc <disk_ioctl+0x38>)
 800a6b4:	440a      	add	r2, r1
 800a6b6:	7a10      	ldrb	r0, [r2, #8]
 800a6b8:	79b9      	ldrb	r1, [r7, #6]
 800a6ba:	683a      	ldr	r2, [r7, #0]
 800a6bc:	4798      	blx	r3
 800a6be:	4603      	mov	r3, r0
 800a6c0:	73fb      	strb	r3, [r7, #15]
  return res;
 800a6c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3710      	adds	r7, #16
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}
 800a6cc:	2400366c 	.word	0x2400366c

0800a6d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b085      	sub	sp, #20
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	3301      	adds	r3, #1
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a6e0:	89fb      	ldrh	r3, [r7, #14]
 800a6e2:	021b      	lsls	r3, r3, #8
 800a6e4:	b21a      	sxth	r2, r3
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	781b      	ldrb	r3, [r3, #0]
 800a6ea:	b21b      	sxth	r3, r3
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	b21b      	sxth	r3, r3
 800a6f0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a6f2:	89fb      	ldrh	r3, [r7, #14]
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3714      	adds	r7, #20
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a700:	b480      	push	{r7}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	3303      	adds	r3, #3
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	021b      	lsls	r3, r3, #8
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	3202      	adds	r2, #2
 800a718:	7812      	ldrb	r2, [r2, #0]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	021b      	lsls	r3, r3, #8
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	3201      	adds	r2, #1
 800a726:	7812      	ldrb	r2, [r2, #0]
 800a728:	4313      	orrs	r3, r2
 800a72a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	021b      	lsls	r3, r3, #8
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	7812      	ldrb	r2, [r2, #0]
 800a734:	4313      	orrs	r3, r2
 800a736:	60fb      	str	r3, [r7, #12]
	return rv;
 800a738:	68fb      	ldr	r3, [r7, #12]
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3714      	adds	r7, #20
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr

0800a746 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a746:	b480      	push	{r7}
 800a748:	b083      	sub	sp, #12
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
 800a74e:	460b      	mov	r3, r1
 800a750:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	1c5a      	adds	r2, r3, #1
 800a756:	607a      	str	r2, [r7, #4]
 800a758:	887a      	ldrh	r2, [r7, #2]
 800a75a:	b2d2      	uxtb	r2, r2
 800a75c:	701a      	strb	r2, [r3, #0]
 800a75e:	887b      	ldrh	r3, [r7, #2]
 800a760:	0a1b      	lsrs	r3, r3, #8
 800a762:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	1c5a      	adds	r2, r3, #1
 800a768:	607a      	str	r2, [r7, #4]
 800a76a:	887a      	ldrh	r2, [r7, #2]
 800a76c:	b2d2      	uxtb	r2, r2
 800a76e:	701a      	strb	r2, [r3, #0]
}
 800a770:	bf00      	nop
 800a772:	370c      	adds	r7, #12
 800a774:	46bd      	mov	sp, r7
 800a776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77a:	4770      	bx	lr

0800a77c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a77c:	b480      	push	{r7}
 800a77e:	b083      	sub	sp, #12
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	1c5a      	adds	r2, r3, #1
 800a78a:	607a      	str	r2, [r7, #4]
 800a78c:	683a      	ldr	r2, [r7, #0]
 800a78e:	b2d2      	uxtb	r2, r2
 800a790:	701a      	strb	r2, [r3, #0]
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	0a1b      	lsrs	r3, r3, #8
 800a796:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	1c5a      	adds	r2, r3, #1
 800a79c:	607a      	str	r2, [r7, #4]
 800a79e:	683a      	ldr	r2, [r7, #0]
 800a7a0:	b2d2      	uxtb	r2, r2
 800a7a2:	701a      	strb	r2, [r3, #0]
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	0a1b      	lsrs	r3, r3, #8
 800a7a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	1c5a      	adds	r2, r3, #1
 800a7ae:	607a      	str	r2, [r7, #4]
 800a7b0:	683a      	ldr	r2, [r7, #0]
 800a7b2:	b2d2      	uxtb	r2, r2
 800a7b4:	701a      	strb	r2, [r3, #0]
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	0a1b      	lsrs	r3, r3, #8
 800a7ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	1c5a      	adds	r2, r3, #1
 800a7c0:	607a      	str	r2, [r7, #4]
 800a7c2:	683a      	ldr	r2, [r7, #0]
 800a7c4:	b2d2      	uxtb	r2, r2
 800a7c6:	701a      	strb	r2, [r3, #0]
}
 800a7c8:	bf00      	nop
 800a7ca:	370c      	adds	r7, #12
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a7d4:	b480      	push	{r7}
 800a7d6:	b087      	sub	sp, #28
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	60f8      	str	r0, [r7, #12]
 800a7dc:	60b9      	str	r1, [r7, #8]
 800a7de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d00d      	beq.n	800a80a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a7ee:	693a      	ldr	r2, [r7, #16]
 800a7f0:	1c53      	adds	r3, r2, #1
 800a7f2:	613b      	str	r3, [r7, #16]
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	1c59      	adds	r1, r3, #1
 800a7f8:	6179      	str	r1, [r7, #20]
 800a7fa:	7812      	ldrb	r2, [r2, #0]
 800a7fc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	3b01      	subs	r3, #1
 800a802:	607b      	str	r3, [r7, #4]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d1f1      	bne.n	800a7ee <mem_cpy+0x1a>
	}
}
 800a80a:	bf00      	nop
 800a80c:	371c      	adds	r7, #28
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr

0800a816 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a816:	b480      	push	{r7}
 800a818:	b087      	sub	sp, #28
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	60f8      	str	r0, [r7, #12]
 800a81e:	60b9      	str	r1, [r7, #8]
 800a820:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	1c5a      	adds	r2, r3, #1
 800a82a:	617a      	str	r2, [r7, #20]
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	b2d2      	uxtb	r2, r2
 800a830:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	3b01      	subs	r3, #1
 800a836:	607b      	str	r3, [r7, #4]
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1f3      	bne.n	800a826 <mem_set+0x10>
}
 800a83e:	bf00      	nop
 800a840:	bf00      	nop
 800a842:	371c      	adds	r7, #28
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a84c:	b480      	push	{r7}
 800a84e:	b089      	sub	sp, #36	; 0x24
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	61fb      	str	r3, [r7, #28]
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a860:	2300      	movs	r3, #0
 800a862:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	1c5a      	adds	r2, r3, #1
 800a868:	61fa      	str	r2, [r7, #28]
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	4619      	mov	r1, r3
 800a86e:	69bb      	ldr	r3, [r7, #24]
 800a870:	1c5a      	adds	r2, r3, #1
 800a872:	61ba      	str	r2, [r7, #24]
 800a874:	781b      	ldrb	r3, [r3, #0]
 800a876:	1acb      	subs	r3, r1, r3
 800a878:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	3b01      	subs	r3, #1
 800a87e:	607b      	str	r3, [r7, #4]
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d002      	beq.n	800a88c <mem_cmp+0x40>
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d0eb      	beq.n	800a864 <mem_cmp+0x18>

	return r;
 800a88c:	697b      	ldr	r3, [r7, #20]
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3724      	adds	r7, #36	; 0x24
 800a892:	46bd      	mov	sp, r7
 800a894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a898:	4770      	bx	lr

0800a89a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a89a:	b480      	push	{r7}
 800a89c:	b083      	sub	sp, #12
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
 800a8a2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a8a4:	e002      	b.n	800a8ac <chk_chr+0x12>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	607b      	str	r3, [r7, #4]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d005      	beq.n	800a8c0 <chk_chr+0x26>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d1f2      	bne.n	800a8a6 <chk_chr+0xc>
	return *str;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	781b      	ldrb	r3, [r3, #0]
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr

0800a8d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b085      	sub	sp, #20
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
 800a8d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60bb      	str	r3, [r7, #8]
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	60fb      	str	r3, [r7, #12]
 800a8e2:	e029      	b.n	800a938 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a8e4:	4a27      	ldr	r2, [pc, #156]	; (800a984 <chk_lock+0xb4>)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	011b      	lsls	r3, r3, #4
 800a8ea:	4413      	add	r3, r2
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d01d      	beq.n	800a92e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a8f2:	4a24      	ldr	r2, [pc, #144]	; (800a984 <chk_lock+0xb4>)
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	011b      	lsls	r3, r3, #4
 800a8f8:	4413      	add	r3, r2
 800a8fa:	681a      	ldr	r2, [r3, #0]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	429a      	cmp	r2, r3
 800a902:	d116      	bne.n	800a932 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a904:	4a1f      	ldr	r2, [pc, #124]	; (800a984 <chk_lock+0xb4>)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	011b      	lsls	r3, r3, #4
 800a90a:	4413      	add	r3, r2
 800a90c:	3304      	adds	r3, #4
 800a90e:	681a      	ldr	r2, [r3, #0]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a914:	429a      	cmp	r2, r3
 800a916:	d10c      	bne.n	800a932 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a918:	4a1a      	ldr	r2, [pc, #104]	; (800a984 <chk_lock+0xb4>)
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	011b      	lsls	r3, r3, #4
 800a91e:	4413      	add	r3, r2
 800a920:	3308      	adds	r3, #8
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a928:	429a      	cmp	r2, r3
 800a92a:	d102      	bne.n	800a932 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a92c:	e007      	b.n	800a93e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a92e:	2301      	movs	r3, #1
 800a930:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	3301      	adds	r3, #1
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	d9d2      	bls.n	800a8e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	2b02      	cmp	r3, #2
 800a942:	d109      	bne.n	800a958 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d102      	bne.n	800a950 <chk_lock+0x80>
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d101      	bne.n	800a954 <chk_lock+0x84>
 800a950:	2300      	movs	r3, #0
 800a952:	e010      	b.n	800a976 <chk_lock+0xa6>
 800a954:	2312      	movs	r3, #18
 800a956:	e00e      	b.n	800a976 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d108      	bne.n	800a970 <chk_lock+0xa0>
 800a95e:	4a09      	ldr	r2, [pc, #36]	; (800a984 <chk_lock+0xb4>)
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	011b      	lsls	r3, r3, #4
 800a964:	4413      	add	r3, r2
 800a966:	330c      	adds	r3, #12
 800a968:	881b      	ldrh	r3, [r3, #0]
 800a96a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a96e:	d101      	bne.n	800a974 <chk_lock+0xa4>
 800a970:	2310      	movs	r3, #16
 800a972:	e000      	b.n	800a976 <chk_lock+0xa6>
 800a974:	2300      	movs	r3, #0
}
 800a976:	4618      	mov	r0, r3
 800a978:	3714      	adds	r7, #20
 800a97a:	46bd      	mov	sp, r7
 800a97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop
 800a984:	2400344c 	.word	0x2400344c

0800a988 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a988:	b480      	push	{r7}
 800a98a:	b083      	sub	sp, #12
 800a98c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a98e:	2300      	movs	r3, #0
 800a990:	607b      	str	r3, [r7, #4]
 800a992:	e002      	b.n	800a99a <enq_lock+0x12>
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	3301      	adds	r3, #1
 800a998:	607b      	str	r3, [r7, #4]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d806      	bhi.n	800a9ae <enq_lock+0x26>
 800a9a0:	4a09      	ldr	r2, [pc, #36]	; (800a9c8 <enq_lock+0x40>)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	011b      	lsls	r3, r3, #4
 800a9a6:	4413      	add	r3, r2
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d1f2      	bne.n	800a994 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	bf14      	ite	ne
 800a9b4:	2301      	movne	r3, #1
 800a9b6:	2300      	moveq	r3, #0
 800a9b8:	b2db      	uxtb	r3, r3
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	370c      	adds	r7, #12
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr
 800a9c6:	bf00      	nop
 800a9c8:	2400344c 	.word	0x2400344c

0800a9cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
 800a9d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	60fb      	str	r3, [r7, #12]
 800a9da:	e01f      	b.n	800aa1c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a9dc:	4a41      	ldr	r2, [pc, #260]	; (800aae4 <inc_lock+0x118>)
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	011b      	lsls	r3, r3, #4
 800a9e2:	4413      	add	r3, r2
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d113      	bne.n	800aa16 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a9ee:	4a3d      	ldr	r2, [pc, #244]	; (800aae4 <inc_lock+0x118>)
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	011b      	lsls	r3, r3, #4
 800a9f4:	4413      	add	r3, r2
 800a9f6:	3304      	adds	r3, #4
 800a9f8:	681a      	ldr	r2, [r3, #0]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d109      	bne.n	800aa16 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800aa02:	4a38      	ldr	r2, [pc, #224]	; (800aae4 <inc_lock+0x118>)
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	011b      	lsls	r3, r3, #4
 800aa08:	4413      	add	r3, r2
 800aa0a:	3308      	adds	r3, #8
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d006      	beq.n	800aa24 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	60fb      	str	r3, [r7, #12]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d9dc      	bls.n	800a9dc <inc_lock+0x10>
 800aa22:	e000      	b.n	800aa26 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800aa24:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2b02      	cmp	r3, #2
 800aa2a:	d132      	bne.n	800aa92 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	60fb      	str	r3, [r7, #12]
 800aa30:	e002      	b.n	800aa38 <inc_lock+0x6c>
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	3301      	adds	r3, #1
 800aa36:	60fb      	str	r3, [r7, #12]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d806      	bhi.n	800aa4c <inc_lock+0x80>
 800aa3e:	4a29      	ldr	r2, [pc, #164]	; (800aae4 <inc_lock+0x118>)
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	011b      	lsls	r3, r3, #4
 800aa44:	4413      	add	r3, r2
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d1f2      	bne.n	800aa32 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	2b02      	cmp	r3, #2
 800aa50:	d101      	bne.n	800aa56 <inc_lock+0x8a>
 800aa52:	2300      	movs	r3, #0
 800aa54:	e040      	b.n	800aad8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681a      	ldr	r2, [r3, #0]
 800aa5a:	4922      	ldr	r1, [pc, #136]	; (800aae4 <inc_lock+0x118>)
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	011b      	lsls	r3, r3, #4
 800aa60:	440b      	add	r3, r1
 800aa62:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	689a      	ldr	r2, [r3, #8]
 800aa68:	491e      	ldr	r1, [pc, #120]	; (800aae4 <inc_lock+0x118>)
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	011b      	lsls	r3, r3, #4
 800aa6e:	440b      	add	r3, r1
 800aa70:	3304      	adds	r3, #4
 800aa72:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	695a      	ldr	r2, [r3, #20]
 800aa78:	491a      	ldr	r1, [pc, #104]	; (800aae4 <inc_lock+0x118>)
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	011b      	lsls	r3, r3, #4
 800aa7e:	440b      	add	r3, r1
 800aa80:	3308      	adds	r3, #8
 800aa82:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800aa84:	4a17      	ldr	r2, [pc, #92]	; (800aae4 <inc_lock+0x118>)
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	011b      	lsls	r3, r3, #4
 800aa8a:	4413      	add	r3, r2
 800aa8c:	330c      	adds	r3, #12
 800aa8e:	2200      	movs	r2, #0
 800aa90:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d009      	beq.n	800aaac <inc_lock+0xe0>
 800aa98:	4a12      	ldr	r2, [pc, #72]	; (800aae4 <inc_lock+0x118>)
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	011b      	lsls	r3, r3, #4
 800aa9e:	4413      	add	r3, r2
 800aaa0:	330c      	adds	r3, #12
 800aaa2:	881b      	ldrh	r3, [r3, #0]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d001      	beq.n	800aaac <inc_lock+0xe0>
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	e015      	b.n	800aad8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d108      	bne.n	800aac4 <inc_lock+0xf8>
 800aab2:	4a0c      	ldr	r2, [pc, #48]	; (800aae4 <inc_lock+0x118>)
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	011b      	lsls	r3, r3, #4
 800aab8:	4413      	add	r3, r2
 800aaba:	330c      	adds	r3, #12
 800aabc:	881b      	ldrh	r3, [r3, #0]
 800aabe:	3301      	adds	r3, #1
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	e001      	b.n	800aac8 <inc_lock+0xfc>
 800aac4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aac8:	4906      	ldr	r1, [pc, #24]	; (800aae4 <inc_lock+0x118>)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	011b      	lsls	r3, r3, #4
 800aace:	440b      	add	r3, r1
 800aad0:	330c      	adds	r3, #12
 800aad2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	3301      	adds	r3, #1
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3714      	adds	r7, #20
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr
 800aae4:	2400344c 	.word	0x2400344c

0800aae8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b085      	sub	sp, #20
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	3b01      	subs	r3, #1
 800aaf4:	607b      	str	r3, [r7, #4]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d825      	bhi.n	800ab48 <dec_lock+0x60>
		n = Files[i].ctr;
 800aafc:	4a17      	ldr	r2, [pc, #92]	; (800ab5c <dec_lock+0x74>)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	011b      	lsls	r3, r3, #4
 800ab02:	4413      	add	r3, r2
 800ab04:	330c      	adds	r3, #12
 800ab06:	881b      	ldrh	r3, [r3, #0]
 800ab08:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ab0a:	89fb      	ldrh	r3, [r7, #14]
 800ab0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab10:	d101      	bne.n	800ab16 <dec_lock+0x2e>
 800ab12:	2300      	movs	r3, #0
 800ab14:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ab16:	89fb      	ldrh	r3, [r7, #14]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d002      	beq.n	800ab22 <dec_lock+0x3a>
 800ab1c:	89fb      	ldrh	r3, [r7, #14]
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ab22:	4a0e      	ldr	r2, [pc, #56]	; (800ab5c <dec_lock+0x74>)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	011b      	lsls	r3, r3, #4
 800ab28:	4413      	add	r3, r2
 800ab2a:	330c      	adds	r3, #12
 800ab2c:	89fa      	ldrh	r2, [r7, #14]
 800ab2e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ab30:	89fb      	ldrh	r3, [r7, #14]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d105      	bne.n	800ab42 <dec_lock+0x5a>
 800ab36:	4a09      	ldr	r2, [pc, #36]	; (800ab5c <dec_lock+0x74>)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	011b      	lsls	r3, r3, #4
 800ab3c:	4413      	add	r3, r2
 800ab3e:	2200      	movs	r2, #0
 800ab40:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ab42:	2300      	movs	r3, #0
 800ab44:	737b      	strb	r3, [r7, #13]
 800ab46:	e001      	b.n	800ab4c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ab48:	2302      	movs	r3, #2
 800ab4a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ab4c:	7b7b      	ldrb	r3, [r7, #13]
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3714      	adds	r7, #20
 800ab52:	46bd      	mov	sp, r7
 800ab54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab58:	4770      	bx	lr
 800ab5a:	bf00      	nop
 800ab5c:	2400344c 	.word	0x2400344c

0800ab60 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b085      	sub	sp, #20
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ab68:	2300      	movs	r3, #0
 800ab6a:	60fb      	str	r3, [r7, #12]
 800ab6c:	e010      	b.n	800ab90 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ab6e:	4a0d      	ldr	r2, [pc, #52]	; (800aba4 <clear_lock+0x44>)
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	011b      	lsls	r3, r3, #4
 800ab74:	4413      	add	r3, r2
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d105      	bne.n	800ab8a <clear_lock+0x2a>
 800ab7e:	4a09      	ldr	r2, [pc, #36]	; (800aba4 <clear_lock+0x44>)
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	011b      	lsls	r3, r3, #4
 800ab84:	4413      	add	r3, r2
 800ab86:	2200      	movs	r2, #0
 800ab88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	60fb      	str	r3, [r7, #12]
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	d9eb      	bls.n	800ab6e <clear_lock+0xe>
	}
}
 800ab96:	bf00      	nop
 800ab98:	bf00      	nop
 800ab9a:	3714      	adds	r7, #20
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr
 800aba4:	2400344c 	.word	0x2400344c

0800aba8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b086      	sub	sp, #24
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800abb0:	2300      	movs	r3, #0
 800abb2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	78db      	ldrb	r3, [r3, #3]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d034      	beq.n	800ac26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	7858      	ldrb	r0, [r3, #1]
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800abcc:	2301      	movs	r3, #1
 800abce:	697a      	ldr	r2, [r7, #20]
 800abd0:	f7ff fd40 	bl	800a654 <disk_write>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d002      	beq.n	800abe0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800abda:	2301      	movs	r3, #1
 800abdc:	73fb      	strb	r3, [r7, #15]
 800abde:	e022      	b.n	800ac26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2200      	movs	r2, #0
 800abe4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	1ad2      	subs	r2, r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6a1b      	ldr	r3, [r3, #32]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d217      	bcs.n	800ac26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	789b      	ldrb	r3, [r3, #2]
 800abfa:	613b      	str	r3, [r7, #16]
 800abfc:	e010      	b.n	800ac20 <sync_window+0x78>
					wsect += fs->fsize;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a1b      	ldr	r3, [r3, #32]
 800ac02:	697a      	ldr	r2, [r7, #20]
 800ac04:	4413      	add	r3, r2
 800ac06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	7858      	ldrb	r0, [r3, #1]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ac12:	2301      	movs	r3, #1
 800ac14:	697a      	ldr	r2, [r7, #20]
 800ac16:	f7ff fd1d 	bl	800a654 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ac1a:	693b      	ldr	r3, [r7, #16]
 800ac1c:	3b01      	subs	r3, #1
 800ac1e:	613b      	str	r3, [r7, #16]
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	2b01      	cmp	r3, #1
 800ac24:	d8eb      	bhi.n	800abfe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ac26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3718      	adds	r7, #24
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d01b      	beq.n	800ac80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f7ff ffad 	bl	800aba8 <sync_window>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ac52:	7bfb      	ldrb	r3, [r7, #15]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d113      	bne.n	800ac80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	7858      	ldrb	r0, [r3, #1]
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ac62:	2301      	movs	r3, #1
 800ac64:	683a      	ldr	r2, [r7, #0]
 800ac66:	f7ff fcd5 	bl	800a614 <disk_read>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d004      	beq.n	800ac7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800ac70:	f04f 33ff 	mov.w	r3, #4294967295
 800ac74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ac76:	2301      	movs	r3, #1
 800ac78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	683a      	ldr	r2, [r7, #0]
 800ac7e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800ac80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3710      	adds	r7, #16
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}
	...

0800ac8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b084      	sub	sp, #16
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f7ff ff87 	bl	800aba8 <sync_window>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ac9e:	7bfb      	ldrb	r3, [r7, #15]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d159      	bne.n	800ad58 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	2b03      	cmp	r3, #3
 800acaa:	d149      	bne.n	800ad40 <sync_fs+0xb4>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	791b      	ldrb	r3, [r3, #4]
 800acb0:	2b01      	cmp	r3, #1
 800acb2:	d145      	bne.n	800ad40 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	899b      	ldrh	r3, [r3, #12]
 800acbe:	461a      	mov	r2, r3
 800acc0:	2100      	movs	r1, #0
 800acc2:	f7ff fda8 	bl	800a816 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	3338      	adds	r3, #56	; 0x38
 800acca:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800acce:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7ff fd37 	bl	800a746 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	3338      	adds	r3, #56	; 0x38
 800acdc:	4921      	ldr	r1, [pc, #132]	; (800ad64 <sync_fs+0xd8>)
 800acde:	4618      	mov	r0, r3
 800ace0:	f7ff fd4c 	bl	800a77c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	3338      	adds	r3, #56	; 0x38
 800ace8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800acec:	491e      	ldr	r1, [pc, #120]	; (800ad68 <sync_fs+0xdc>)
 800acee:	4618      	mov	r0, r3
 800acf0:	f7ff fd44 	bl	800a77c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	3338      	adds	r3, #56	; 0x38
 800acf8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	699b      	ldr	r3, [r3, #24]
 800ad00:	4619      	mov	r1, r3
 800ad02:	4610      	mov	r0, r2
 800ad04:	f7ff fd3a 	bl	800a77c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	3338      	adds	r3, #56	; 0x38
 800ad0c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	695b      	ldr	r3, [r3, #20]
 800ad14:	4619      	mov	r1, r3
 800ad16:	4610      	mov	r0, r2
 800ad18:	f7ff fd30 	bl	800a77c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad20:	1c5a      	adds	r2, r3, #1
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	7858      	ldrb	r0, [r3, #1]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad34:	2301      	movs	r3, #1
 800ad36:	f7ff fc8d 	bl	800a654 <disk_write>
			fs->fsi_flag = 0;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	785b      	ldrb	r3, [r3, #1]
 800ad44:	2200      	movs	r2, #0
 800ad46:	2100      	movs	r1, #0
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7ff fca3 	bl	800a694 <disk_ioctl>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d001      	beq.n	800ad58 <sync_fs+0xcc>
 800ad54:	2301      	movs	r3, #1
 800ad56:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ad58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3710      	adds	r7, #16
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	41615252 	.word	0x41615252
 800ad68:	61417272 	.word	0x61417272

0800ad6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	b083      	sub	sp, #12
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	3b02      	subs	r3, #2
 800ad7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	69db      	ldr	r3, [r3, #28]
 800ad80:	3b02      	subs	r3, #2
 800ad82:	683a      	ldr	r2, [r7, #0]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d301      	bcc.n	800ad8c <clust2sect+0x20>
 800ad88:	2300      	movs	r3, #0
 800ad8a:	e008      	b.n	800ad9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	895b      	ldrh	r3, [r3, #10]
 800ad90:	461a      	mov	r2, r3
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	fb03 f202 	mul.w	r2, r3, r2
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad9c:	4413      	add	r3, r2
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	370c      	adds	r7, #12
 800ada2:	46bd      	mov	sp, r7
 800ada4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada8:	4770      	bx	lr

0800adaa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800adaa:	b580      	push	{r7, lr}
 800adac:	b086      	sub	sp, #24
 800adae:	af00      	add	r7, sp, #0
 800adb0:	6078      	str	r0, [r7, #4]
 800adb2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	2b01      	cmp	r3, #1
 800adbe:	d904      	bls.n	800adca <get_fat+0x20>
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	69db      	ldr	r3, [r3, #28]
 800adc4:	683a      	ldr	r2, [r7, #0]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d302      	bcc.n	800add0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800adca:	2301      	movs	r3, #1
 800adcc:	617b      	str	r3, [r7, #20]
 800adce:	e0bb      	b.n	800af48 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800add0:	f04f 33ff 	mov.w	r3, #4294967295
 800add4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	781b      	ldrb	r3, [r3, #0]
 800adda:	2b03      	cmp	r3, #3
 800addc:	f000 8083 	beq.w	800aee6 <get_fat+0x13c>
 800ade0:	2b03      	cmp	r3, #3
 800ade2:	f300 80a7 	bgt.w	800af34 <get_fat+0x18a>
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d002      	beq.n	800adf0 <get_fat+0x46>
 800adea:	2b02      	cmp	r3, #2
 800adec:	d056      	beq.n	800ae9c <get_fat+0xf2>
 800adee:	e0a1      	b.n	800af34 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	60fb      	str	r3, [r7, #12]
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	085b      	lsrs	r3, r3, #1
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	4413      	add	r3, r2
 800adfc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	899b      	ldrh	r3, [r3, #12]
 800ae06:	4619      	mov	r1, r3
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ae0e:	4413      	add	r3, r2
 800ae10:	4619      	mov	r1, r3
 800ae12:	6938      	ldr	r0, [r7, #16]
 800ae14:	f7ff ff0c 	bl	800ac30 <move_window>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	f040 808d 	bne.w	800af3a <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	1c5a      	adds	r2, r3, #1
 800ae24:	60fa      	str	r2, [r7, #12]
 800ae26:	693a      	ldr	r2, [r7, #16]
 800ae28:	8992      	ldrh	r2, [r2, #12]
 800ae2a:	fbb3 f1f2 	udiv	r1, r3, r2
 800ae2e:	fb01 f202 	mul.w	r2, r1, r2
 800ae32:	1a9b      	subs	r3, r3, r2
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	4413      	add	r3, r2
 800ae38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae3c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	899b      	ldrh	r3, [r3, #12]
 800ae46:	4619      	mov	r1, r3
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ae4e:	4413      	add	r3, r2
 800ae50:	4619      	mov	r1, r3
 800ae52:	6938      	ldr	r0, [r7, #16]
 800ae54:	f7ff feec 	bl	800ac30 <move_window>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d16f      	bne.n	800af3e <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	899b      	ldrh	r3, [r3, #12]
 800ae62:	461a      	mov	r2, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	fbb3 f1f2 	udiv	r1, r3, r2
 800ae6a:	fb01 f202 	mul.w	r2, r1, r2
 800ae6e:	1a9b      	subs	r3, r3, r2
 800ae70:	693a      	ldr	r2, [r7, #16]
 800ae72:	4413      	add	r3, r2
 800ae74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae78:	021b      	lsls	r3, r3, #8
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	f003 0301 	and.w	r3, r3, #1
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d002      	beq.n	800ae92 <get_fat+0xe8>
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	091b      	lsrs	r3, r3, #4
 800ae90:	e002      	b.n	800ae98 <get_fat+0xee>
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae98:	617b      	str	r3, [r7, #20]
			break;
 800ae9a:	e055      	b.n	800af48 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	899b      	ldrh	r3, [r3, #12]
 800aea4:	085b      	lsrs	r3, r3, #1
 800aea6:	b29b      	uxth	r3, r3
 800aea8:	4619      	mov	r1, r3
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	fbb3 f3f1 	udiv	r3, r3, r1
 800aeb0:	4413      	add	r3, r2
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	6938      	ldr	r0, [r7, #16]
 800aeb6:	f7ff febb 	bl	800ac30 <move_window>
 800aeba:	4603      	mov	r3, r0
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d140      	bne.n	800af42 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	005b      	lsls	r3, r3, #1
 800aeca:	693a      	ldr	r2, [r7, #16]
 800aecc:	8992      	ldrh	r2, [r2, #12]
 800aece:	fbb3 f0f2 	udiv	r0, r3, r2
 800aed2:	fb00 f202 	mul.w	r2, r0, r2
 800aed6:	1a9b      	subs	r3, r3, r2
 800aed8:	440b      	add	r3, r1
 800aeda:	4618      	mov	r0, r3
 800aedc:	f7ff fbf8 	bl	800a6d0 <ld_word>
 800aee0:	4603      	mov	r3, r0
 800aee2:	617b      	str	r3, [r7, #20]
			break;
 800aee4:	e030      	b.n	800af48 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aeea:	693b      	ldr	r3, [r7, #16]
 800aeec:	899b      	ldrh	r3, [r3, #12]
 800aeee:	089b      	lsrs	r3, r3, #2
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	4619      	mov	r1, r3
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	fbb3 f3f1 	udiv	r3, r3, r1
 800aefa:	4413      	add	r3, r2
 800aefc:	4619      	mov	r1, r3
 800aefe:	6938      	ldr	r0, [r7, #16]
 800af00:	f7ff fe96 	bl	800ac30 <move_window>
 800af04:	4603      	mov	r3, r0
 800af06:	2b00      	cmp	r3, #0
 800af08:	d11d      	bne.n	800af46 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	693a      	ldr	r2, [r7, #16]
 800af16:	8992      	ldrh	r2, [r2, #12]
 800af18:	fbb3 f0f2 	udiv	r0, r3, r2
 800af1c:	fb00 f202 	mul.w	r2, r0, r2
 800af20:	1a9b      	subs	r3, r3, r2
 800af22:	440b      	add	r3, r1
 800af24:	4618      	mov	r0, r3
 800af26:	f7ff fbeb 	bl	800a700 <ld_dword>
 800af2a:	4603      	mov	r3, r0
 800af2c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800af30:	617b      	str	r3, [r7, #20]
			break;
 800af32:	e009      	b.n	800af48 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800af34:	2301      	movs	r3, #1
 800af36:	617b      	str	r3, [r7, #20]
 800af38:	e006      	b.n	800af48 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af3a:	bf00      	nop
 800af3c:	e004      	b.n	800af48 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800af3e:	bf00      	nop
 800af40:	e002      	b.n	800af48 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800af42:	bf00      	nop
 800af44:	e000      	b.n	800af48 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800af46:	bf00      	nop
		}
	}

	return val;
 800af48:	697b      	ldr	r3, [r7, #20]
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3718      	adds	r7, #24
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}

0800af52 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800af52:	b590      	push	{r4, r7, lr}
 800af54:	b089      	sub	sp, #36	; 0x24
 800af56:	af00      	add	r7, sp, #0
 800af58:	60f8      	str	r0, [r7, #12]
 800af5a:	60b9      	str	r1, [r7, #8]
 800af5c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800af5e:	2302      	movs	r3, #2
 800af60:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	2b01      	cmp	r3, #1
 800af66:	f240 8102 	bls.w	800b16e <put_fat+0x21c>
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	69db      	ldr	r3, [r3, #28]
 800af6e:	68ba      	ldr	r2, [r7, #8]
 800af70:	429a      	cmp	r2, r3
 800af72:	f080 80fc 	bcs.w	800b16e <put_fat+0x21c>
		switch (fs->fs_type) {
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	2b03      	cmp	r3, #3
 800af7c:	f000 80b6 	beq.w	800b0ec <put_fat+0x19a>
 800af80:	2b03      	cmp	r3, #3
 800af82:	f300 80fd 	bgt.w	800b180 <put_fat+0x22e>
 800af86:	2b01      	cmp	r3, #1
 800af88:	d003      	beq.n	800af92 <put_fat+0x40>
 800af8a:	2b02      	cmp	r3, #2
 800af8c:	f000 8083 	beq.w	800b096 <put_fat+0x144>
 800af90:	e0f6      	b.n	800b180 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	61bb      	str	r3, [r7, #24]
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	085b      	lsrs	r3, r3, #1
 800af9a:	69ba      	ldr	r2, [r7, #24]
 800af9c:	4413      	add	r3, r2
 800af9e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	899b      	ldrh	r3, [r3, #12]
 800afa8:	4619      	mov	r1, r3
 800afaa:	69bb      	ldr	r3, [r7, #24]
 800afac:	fbb3 f3f1 	udiv	r3, r3, r1
 800afb0:	4413      	add	r3, r2
 800afb2:	4619      	mov	r1, r3
 800afb4:	68f8      	ldr	r0, [r7, #12]
 800afb6:	f7ff fe3b 	bl	800ac30 <move_window>
 800afba:	4603      	mov	r3, r0
 800afbc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800afbe:	7ffb      	ldrb	r3, [r7, #31]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f040 80d6 	bne.w	800b172 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800afcc:	69bb      	ldr	r3, [r7, #24]
 800afce:	1c5a      	adds	r2, r3, #1
 800afd0:	61ba      	str	r2, [r7, #24]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	8992      	ldrh	r2, [r2, #12]
 800afd6:	fbb3 f0f2 	udiv	r0, r3, r2
 800afda:	fb00 f202 	mul.w	r2, r0, r2
 800afde:	1a9b      	subs	r3, r3, r2
 800afe0:	440b      	add	r3, r1
 800afe2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	f003 0301 	and.w	r3, r3, #1
 800afea:	2b00      	cmp	r3, #0
 800afec:	d00d      	beq.n	800b00a <put_fat+0xb8>
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	781b      	ldrb	r3, [r3, #0]
 800aff2:	b25b      	sxtb	r3, r3
 800aff4:	f003 030f 	and.w	r3, r3, #15
 800aff8:	b25a      	sxtb	r2, r3
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	b2db      	uxtb	r3, r3
 800affe:	011b      	lsls	r3, r3, #4
 800b000:	b25b      	sxtb	r3, r3
 800b002:	4313      	orrs	r3, r2
 800b004:	b25b      	sxtb	r3, r3
 800b006:	b2db      	uxtb	r3, r3
 800b008:	e001      	b.n	800b00e <put_fat+0xbc>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	b2db      	uxtb	r3, r3
 800b00e:	697a      	ldr	r2, [r7, #20]
 800b010:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2201      	movs	r2, #1
 800b016:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	899b      	ldrh	r3, [r3, #12]
 800b020:	4619      	mov	r1, r3
 800b022:	69bb      	ldr	r3, [r7, #24]
 800b024:	fbb3 f3f1 	udiv	r3, r3, r1
 800b028:	4413      	add	r3, r2
 800b02a:	4619      	mov	r1, r3
 800b02c:	68f8      	ldr	r0, [r7, #12]
 800b02e:	f7ff fdff 	bl	800ac30 <move_window>
 800b032:	4603      	mov	r3, r0
 800b034:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b036:	7ffb      	ldrb	r3, [r7, #31]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f040 809c 	bne.w	800b176 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	899b      	ldrh	r3, [r3, #12]
 800b048:	461a      	mov	r2, r3
 800b04a:	69bb      	ldr	r3, [r7, #24]
 800b04c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b050:	fb00 f202 	mul.w	r2, r0, r2
 800b054:	1a9b      	subs	r3, r3, r2
 800b056:	440b      	add	r3, r1
 800b058:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	f003 0301 	and.w	r3, r3, #1
 800b060:	2b00      	cmp	r3, #0
 800b062:	d003      	beq.n	800b06c <put_fat+0x11a>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	091b      	lsrs	r3, r3, #4
 800b068:	b2db      	uxtb	r3, r3
 800b06a:	e00e      	b.n	800b08a <put_fat+0x138>
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	781b      	ldrb	r3, [r3, #0]
 800b070:	b25b      	sxtb	r3, r3
 800b072:	f023 030f 	bic.w	r3, r3, #15
 800b076:	b25a      	sxtb	r2, r3
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	0a1b      	lsrs	r3, r3, #8
 800b07c:	b25b      	sxtb	r3, r3
 800b07e:	f003 030f 	and.w	r3, r3, #15
 800b082:	b25b      	sxtb	r3, r3
 800b084:	4313      	orrs	r3, r2
 800b086:	b25b      	sxtb	r3, r3
 800b088:	b2db      	uxtb	r3, r3
 800b08a:	697a      	ldr	r2, [r7, #20]
 800b08c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2201      	movs	r2, #1
 800b092:	70da      	strb	r2, [r3, #3]
			break;
 800b094:	e074      	b.n	800b180 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	899b      	ldrh	r3, [r3, #12]
 800b09e:	085b      	lsrs	r3, r3, #1
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	fbb3 f3f1 	udiv	r3, r3, r1
 800b0aa:	4413      	add	r3, r2
 800b0ac:	4619      	mov	r1, r3
 800b0ae:	68f8      	ldr	r0, [r7, #12]
 800b0b0:	f7ff fdbe 	bl	800ac30 <move_window>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b0b8:	7ffb      	ldrb	r3, [r7, #31]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d15d      	bne.n	800b17a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	005b      	lsls	r3, r3, #1
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	8992      	ldrh	r2, [r2, #12]
 800b0cc:	fbb3 f0f2 	udiv	r0, r3, r2
 800b0d0:	fb00 f202 	mul.w	r2, r0, r2
 800b0d4:	1a9b      	subs	r3, r3, r2
 800b0d6:	440b      	add	r3, r1
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	b292      	uxth	r2, r2
 800b0dc:	4611      	mov	r1, r2
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7ff fb31 	bl	800a746 <st_word>
			fs->wflag = 1;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	70da      	strb	r2, [r3, #3]
			break;
 800b0ea:	e049      	b.n	800b180 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	899b      	ldrh	r3, [r3, #12]
 800b0f4:	089b      	lsrs	r3, r3, #2
 800b0f6:	b29b      	uxth	r3, r3
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	fbb3 f3f1 	udiv	r3, r3, r1
 800b100:	4413      	add	r3, r2
 800b102:	4619      	mov	r1, r3
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	f7ff fd93 	bl	800ac30 <move_window>
 800b10a:	4603      	mov	r3, r0
 800b10c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b10e:	7ffb      	ldrb	r3, [r7, #31]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d134      	bne.n	800b17e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	009b      	lsls	r3, r3, #2
 800b124:	68fa      	ldr	r2, [r7, #12]
 800b126:	8992      	ldrh	r2, [r2, #12]
 800b128:	fbb3 f0f2 	udiv	r0, r3, r2
 800b12c:	fb00 f202 	mul.w	r2, r0, r2
 800b130:	1a9b      	subs	r3, r3, r2
 800b132:	440b      	add	r3, r1
 800b134:	4618      	mov	r0, r3
 800b136:	f7ff fae3 	bl	800a700 <ld_dword>
 800b13a:	4603      	mov	r3, r0
 800b13c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b140:	4323      	orrs	r3, r4
 800b142:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	68fa      	ldr	r2, [r7, #12]
 800b150:	8992      	ldrh	r2, [r2, #12]
 800b152:	fbb3 f0f2 	udiv	r0, r3, r2
 800b156:	fb00 f202 	mul.w	r2, r0, r2
 800b15a:	1a9b      	subs	r3, r3, r2
 800b15c:	440b      	add	r3, r1
 800b15e:	6879      	ldr	r1, [r7, #4]
 800b160:	4618      	mov	r0, r3
 800b162:	f7ff fb0b 	bl	800a77c <st_dword>
			fs->wflag = 1;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2201      	movs	r2, #1
 800b16a:	70da      	strb	r2, [r3, #3]
			break;
 800b16c:	e008      	b.n	800b180 <put_fat+0x22e>
		}
	}
 800b16e:	bf00      	nop
 800b170:	e006      	b.n	800b180 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b172:	bf00      	nop
 800b174:	e004      	b.n	800b180 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b176:	bf00      	nop
 800b178:	e002      	b.n	800b180 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b17a:	bf00      	nop
 800b17c:	e000      	b.n	800b180 <put_fat+0x22e>
			if (res != FR_OK) break;
 800b17e:	bf00      	nop
	return res;
 800b180:	7ffb      	ldrb	r3, [r7, #31]
}
 800b182:	4618      	mov	r0, r3
 800b184:	3724      	adds	r7, #36	; 0x24
 800b186:	46bd      	mov	sp, r7
 800b188:	bd90      	pop	{r4, r7, pc}

0800b18a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b18a:	b580      	push	{r7, lr}
 800b18c:	b088      	sub	sp, #32
 800b18e:	af00      	add	r7, sp, #0
 800b190:	60f8      	str	r0, [r7, #12]
 800b192:	60b9      	str	r1, [r7, #8]
 800b194:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b196:	2300      	movs	r3, #0
 800b198:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d904      	bls.n	800b1b0 <remove_chain+0x26>
 800b1a6:	69bb      	ldr	r3, [r7, #24]
 800b1a8:	69db      	ldr	r3, [r3, #28]
 800b1aa:	68ba      	ldr	r2, [r7, #8]
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d301      	bcc.n	800b1b4 <remove_chain+0x2a>
 800b1b0:	2302      	movs	r3, #2
 800b1b2:	e04b      	b.n	800b24c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d00c      	beq.n	800b1d4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b1ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b1be:	6879      	ldr	r1, [r7, #4]
 800b1c0:	69b8      	ldr	r0, [r7, #24]
 800b1c2:	f7ff fec6 	bl	800af52 <put_fat>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b1ca:	7ffb      	ldrb	r3, [r7, #31]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d001      	beq.n	800b1d4 <remove_chain+0x4a>
 800b1d0:	7ffb      	ldrb	r3, [r7, #31]
 800b1d2:	e03b      	b.n	800b24c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b1d4:	68b9      	ldr	r1, [r7, #8]
 800b1d6:	68f8      	ldr	r0, [r7, #12]
 800b1d8:	f7ff fde7 	bl	800adaa <get_fat>
 800b1dc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d031      	beq.n	800b248 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b1e4:	697b      	ldr	r3, [r7, #20]
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d101      	bne.n	800b1ee <remove_chain+0x64>
 800b1ea:	2302      	movs	r3, #2
 800b1ec:	e02e      	b.n	800b24c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b1ee:	697b      	ldr	r3, [r7, #20]
 800b1f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1f4:	d101      	bne.n	800b1fa <remove_chain+0x70>
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e028      	b.n	800b24c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	68b9      	ldr	r1, [r7, #8]
 800b1fe:	69b8      	ldr	r0, [r7, #24]
 800b200:	f7ff fea7 	bl	800af52 <put_fat>
 800b204:	4603      	mov	r3, r0
 800b206:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b208:	7ffb      	ldrb	r3, [r7, #31]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d001      	beq.n	800b212 <remove_chain+0x88>
 800b20e:	7ffb      	ldrb	r3, [r7, #31]
 800b210:	e01c      	b.n	800b24c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b212:	69bb      	ldr	r3, [r7, #24]
 800b214:	699a      	ldr	r2, [r3, #24]
 800b216:	69bb      	ldr	r3, [r7, #24]
 800b218:	69db      	ldr	r3, [r3, #28]
 800b21a:	3b02      	subs	r3, #2
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d20b      	bcs.n	800b238 <remove_chain+0xae>
			fs->free_clst++;
 800b220:	69bb      	ldr	r3, [r7, #24]
 800b222:	699b      	ldr	r3, [r3, #24]
 800b224:	1c5a      	adds	r2, r3, #1
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800b22a:	69bb      	ldr	r3, [r7, #24]
 800b22c:	791b      	ldrb	r3, [r3, #4]
 800b22e:	f043 0301 	orr.w	r3, r3, #1
 800b232:	b2da      	uxtb	r2, r3
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b23c:	69bb      	ldr	r3, [r7, #24]
 800b23e:	69db      	ldr	r3, [r3, #28]
 800b240:	68ba      	ldr	r2, [r7, #8]
 800b242:	429a      	cmp	r2, r3
 800b244:	d3c6      	bcc.n	800b1d4 <remove_chain+0x4a>
 800b246:	e000      	b.n	800b24a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b248:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b24a:	2300      	movs	r3, #0
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3720      	adds	r7, #32
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b088      	sub	sp, #32
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10d      	bne.n	800b286 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	695b      	ldr	r3, [r3, #20]
 800b26e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b270:	69bb      	ldr	r3, [r7, #24]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d004      	beq.n	800b280 <create_chain+0x2c>
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	69db      	ldr	r3, [r3, #28]
 800b27a:	69ba      	ldr	r2, [r7, #24]
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d31b      	bcc.n	800b2b8 <create_chain+0x64>
 800b280:	2301      	movs	r3, #1
 800b282:	61bb      	str	r3, [r7, #24]
 800b284:	e018      	b.n	800b2b8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b286:	6839      	ldr	r1, [r7, #0]
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f7ff fd8e 	bl	800adaa <get_fat>
 800b28e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	2b01      	cmp	r3, #1
 800b294:	d801      	bhi.n	800b29a <create_chain+0x46>
 800b296:	2301      	movs	r3, #1
 800b298:	e070      	b.n	800b37c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2a0:	d101      	bne.n	800b2a6 <create_chain+0x52>
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	e06a      	b.n	800b37c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	69db      	ldr	r3, [r3, #28]
 800b2aa:	68fa      	ldr	r2, [r7, #12]
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d201      	bcs.n	800b2b4 <create_chain+0x60>
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	e063      	b.n	800b37c <create_chain+0x128>
		scl = clst;
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b2b8:	69bb      	ldr	r3, [r7, #24]
 800b2ba:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b2bc:	69fb      	ldr	r3, [r7, #28]
 800b2be:	3301      	adds	r3, #1
 800b2c0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	69db      	ldr	r3, [r3, #28]
 800b2c6:	69fa      	ldr	r2, [r7, #28]
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d307      	bcc.n	800b2dc <create_chain+0x88>
				ncl = 2;
 800b2cc:	2302      	movs	r3, #2
 800b2ce:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b2d0:	69fa      	ldr	r2, [r7, #28]
 800b2d2:	69bb      	ldr	r3, [r7, #24]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d901      	bls.n	800b2dc <create_chain+0x88>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	e04f      	b.n	800b37c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b2dc:	69f9      	ldr	r1, [r7, #28]
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f7ff fd63 	bl	800adaa <get_fat>
 800b2e4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d00e      	beq.n	800b30a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	2b01      	cmp	r3, #1
 800b2f0:	d003      	beq.n	800b2fa <create_chain+0xa6>
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2f8:	d101      	bne.n	800b2fe <create_chain+0xaa>
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	e03e      	b.n	800b37c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b2fe:	69fa      	ldr	r2, [r7, #28]
 800b300:	69bb      	ldr	r3, [r7, #24]
 800b302:	429a      	cmp	r2, r3
 800b304:	d1da      	bne.n	800b2bc <create_chain+0x68>
 800b306:	2300      	movs	r3, #0
 800b308:	e038      	b.n	800b37c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b30a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b30c:	f04f 32ff 	mov.w	r2, #4294967295
 800b310:	69f9      	ldr	r1, [r7, #28]
 800b312:	6938      	ldr	r0, [r7, #16]
 800b314:	f7ff fe1d 	bl	800af52 <put_fat>
 800b318:	4603      	mov	r3, r0
 800b31a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b31c:	7dfb      	ldrb	r3, [r7, #23]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d109      	bne.n	800b336 <create_chain+0xe2>
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d006      	beq.n	800b336 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b328:	69fa      	ldr	r2, [r7, #28]
 800b32a:	6839      	ldr	r1, [r7, #0]
 800b32c:	6938      	ldr	r0, [r7, #16]
 800b32e:	f7ff fe10 	bl	800af52 <put_fat>
 800b332:	4603      	mov	r3, r0
 800b334:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b336:	7dfb      	ldrb	r3, [r7, #23]
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d116      	bne.n	800b36a <create_chain+0x116>
		fs->last_clst = ncl;
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	69fa      	ldr	r2, [r7, #28]
 800b340:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	699a      	ldr	r2, [r3, #24]
 800b346:	693b      	ldr	r3, [r7, #16]
 800b348:	69db      	ldr	r3, [r3, #28]
 800b34a:	3b02      	subs	r3, #2
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d804      	bhi.n	800b35a <create_chain+0x106>
 800b350:	693b      	ldr	r3, [r7, #16]
 800b352:	699b      	ldr	r3, [r3, #24]
 800b354:	1e5a      	subs	r2, r3, #1
 800b356:	693b      	ldr	r3, [r7, #16]
 800b358:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800b35a:	693b      	ldr	r3, [r7, #16]
 800b35c:	791b      	ldrb	r3, [r3, #4]
 800b35e:	f043 0301 	orr.w	r3, r3, #1
 800b362:	b2da      	uxtb	r2, r3
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	711a      	strb	r2, [r3, #4]
 800b368:	e007      	b.n	800b37a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b36a:	7dfb      	ldrb	r3, [r7, #23]
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d102      	bne.n	800b376 <create_chain+0x122>
 800b370:	f04f 33ff 	mov.w	r3, #4294967295
 800b374:	e000      	b.n	800b378 <create_chain+0x124>
 800b376:	2301      	movs	r3, #1
 800b378:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b37a:	69fb      	ldr	r3, [r7, #28]
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	3720      	adds	r7, #32
 800b380:	46bd      	mov	sp, r7
 800b382:	bd80      	pop	{r7, pc}

0800b384 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b384:	b480      	push	{r7}
 800b386:	b087      	sub	sp, #28
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b398:	3304      	adds	r3, #4
 800b39a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	899b      	ldrh	r3, [r3, #12]
 800b3a0:	461a      	mov	r2, r3
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b3a8:	68fa      	ldr	r2, [r7, #12]
 800b3aa:	8952      	ldrh	r2, [r2, #10]
 800b3ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800b3b0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	1d1a      	adds	r2, r3, #4
 800b3b6:	613a      	str	r2, [r7, #16]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d101      	bne.n	800b3c6 <clmt_clust+0x42>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	e010      	b.n	800b3e8 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b3c6:	697a      	ldr	r2, [r7, #20]
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d307      	bcc.n	800b3de <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b3ce:	697a      	ldr	r2, [r7, #20]
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	1ad3      	subs	r3, r2, r3
 800b3d4:	617b      	str	r3, [r7, #20]
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	3304      	adds	r3, #4
 800b3da:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b3dc:	e7e9      	b.n	800b3b2 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b3de:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	681a      	ldr	r2, [r3, #0]
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	4413      	add	r3, r2
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	371c      	adds	r7, #28
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f2:	4770      	bx	lr

0800b3f4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b40a:	d204      	bcs.n	800b416 <dir_sdi+0x22>
 800b40c:	683b      	ldr	r3, [r7, #0]
 800b40e:	f003 031f 	and.w	r3, r3, #31
 800b412:	2b00      	cmp	r3, #0
 800b414:	d001      	beq.n	800b41a <dir_sdi+0x26>
		return FR_INT_ERR;
 800b416:	2302      	movs	r3, #2
 800b418:	e071      	b.n	800b4fe <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	683a      	ldr	r2, [r7, #0]
 800b41e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	689b      	ldr	r3, [r3, #8]
 800b424:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d106      	bne.n	800b43a <dir_sdi+0x46>
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	781b      	ldrb	r3, [r3, #0]
 800b430:	2b02      	cmp	r3, #2
 800b432:	d902      	bls.n	800b43a <dir_sdi+0x46>
		clst = fs->dirbase;
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b438:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10c      	bne.n	800b45a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	095b      	lsrs	r3, r3, #5
 800b444:	693a      	ldr	r2, [r7, #16]
 800b446:	8912      	ldrh	r2, [r2, #8]
 800b448:	4293      	cmp	r3, r2
 800b44a:	d301      	bcc.n	800b450 <dir_sdi+0x5c>
 800b44c:	2302      	movs	r3, #2
 800b44e:	e056      	b.n	800b4fe <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	61da      	str	r2, [r3, #28]
 800b458:	e02d      	b.n	800b4b6 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	895b      	ldrh	r3, [r3, #10]
 800b45e:	461a      	mov	r2, r3
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	899b      	ldrh	r3, [r3, #12]
 800b464:	fb02 f303 	mul.w	r3, r2, r3
 800b468:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b46a:	e019      	b.n	800b4a0 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6979      	ldr	r1, [r7, #20]
 800b470:	4618      	mov	r0, r3
 800b472:	f7ff fc9a 	bl	800adaa <get_fat>
 800b476:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47e:	d101      	bne.n	800b484 <dir_sdi+0x90>
 800b480:	2301      	movs	r3, #1
 800b482:	e03c      	b.n	800b4fe <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d904      	bls.n	800b494 <dir_sdi+0xa0>
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	69db      	ldr	r3, [r3, #28]
 800b48e:	697a      	ldr	r2, [r7, #20]
 800b490:	429a      	cmp	r2, r3
 800b492:	d301      	bcc.n	800b498 <dir_sdi+0xa4>
 800b494:	2302      	movs	r3, #2
 800b496:	e032      	b.n	800b4fe <dir_sdi+0x10a>
			ofs -= csz;
 800b498:	683a      	ldr	r2, [r7, #0]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	1ad3      	subs	r3, r2, r3
 800b49e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b4a0:	683a      	ldr	r2, [r7, #0]
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	429a      	cmp	r2, r3
 800b4a6:	d2e1      	bcs.n	800b46c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b4a8:	6979      	ldr	r1, [r7, #20]
 800b4aa:	6938      	ldr	r0, [r7, #16]
 800b4ac:	f7ff fc5e 	bl	800ad6c <clust2sect>
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	697a      	ldr	r2, [r7, #20]
 800b4ba:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	69db      	ldr	r3, [r3, #28]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d101      	bne.n	800b4c8 <dir_sdi+0xd4>
 800b4c4:	2302      	movs	r3, #2
 800b4c6:	e01a      	b.n	800b4fe <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	69da      	ldr	r2, [r3, #28]
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	899b      	ldrh	r3, [r3, #12]
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	fbb3 f3f1 	udiv	r3, r3, r1
 800b4d8:	441a      	add	r2, r3
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	899b      	ldrh	r3, [r3, #12]
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	fbb3 f0f2 	udiv	r0, r3, r2
 800b4f0:	fb00 f202 	mul.w	r2, r0, r2
 800b4f4:	1a9b      	subs	r3, r3, r2
 800b4f6:	18ca      	adds	r2, r1, r3
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b4fc:	2300      	movs	r3, #0
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3718      	adds	r7, #24
 800b502:	46bd      	mov	sp, r7
 800b504:	bd80      	pop	{r7, pc}

0800b506 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b506:	b580      	push	{r7, lr}
 800b508:	b086      	sub	sp, #24
 800b50a:	af00      	add	r7, sp, #0
 800b50c:	6078      	str	r0, [r7, #4]
 800b50e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	3320      	adds	r3, #32
 800b51c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	69db      	ldr	r3, [r3, #28]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d003      	beq.n	800b52e <dir_next+0x28>
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b52c:	d301      	bcc.n	800b532 <dir_next+0x2c>
 800b52e:	2304      	movs	r3, #4
 800b530:	e0bb      	b.n	800b6aa <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	899b      	ldrh	r3, [r3, #12]
 800b536:	461a      	mov	r2, r3
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	fbb3 f1f2 	udiv	r1, r3, r2
 800b53e:	fb01 f202 	mul.w	r2, r1, r2
 800b542:	1a9b      	subs	r3, r3, r2
 800b544:	2b00      	cmp	r3, #0
 800b546:	f040 809d 	bne.w	800b684 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	69db      	ldr	r3, [r3, #28]
 800b54e:	1c5a      	adds	r2, r3, #1
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	699b      	ldr	r3, [r3, #24]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d10b      	bne.n	800b574 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	095b      	lsrs	r3, r3, #5
 800b560:	68fa      	ldr	r2, [r7, #12]
 800b562:	8912      	ldrh	r2, [r2, #8]
 800b564:	4293      	cmp	r3, r2
 800b566:	f0c0 808d 	bcc.w	800b684 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	61da      	str	r2, [r3, #28]
 800b570:	2304      	movs	r3, #4
 800b572:	e09a      	b.n	800b6aa <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	899b      	ldrh	r3, [r3, #12]
 800b578:	461a      	mov	r2, r3
 800b57a:	68bb      	ldr	r3, [r7, #8]
 800b57c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b580:	68fa      	ldr	r2, [r7, #12]
 800b582:	8952      	ldrh	r2, [r2, #10]
 800b584:	3a01      	subs	r2, #1
 800b586:	4013      	ands	r3, r2
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d17b      	bne.n	800b684 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b58c:	687a      	ldr	r2, [r7, #4]
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	699b      	ldr	r3, [r3, #24]
 800b592:	4619      	mov	r1, r3
 800b594:	4610      	mov	r0, r2
 800b596:	f7ff fc08 	bl	800adaa <get_fat>
 800b59a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d801      	bhi.n	800b5a6 <dir_next+0xa0>
 800b5a2:	2302      	movs	r3, #2
 800b5a4:	e081      	b.n	800b6aa <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5ac:	d101      	bne.n	800b5b2 <dir_next+0xac>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e07b      	b.n	800b6aa <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	69db      	ldr	r3, [r3, #28]
 800b5b6:	697a      	ldr	r2, [r7, #20]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d359      	bcc.n	800b670 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d104      	bne.n	800b5cc <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	61da      	str	r2, [r3, #28]
 800b5c8:	2304      	movs	r3, #4
 800b5ca:	e06e      	b.n	800b6aa <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b5cc:	687a      	ldr	r2, [r7, #4]
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	699b      	ldr	r3, [r3, #24]
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	4610      	mov	r0, r2
 800b5d6:	f7ff fe3d 	bl	800b254 <create_chain>
 800b5da:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d101      	bne.n	800b5e6 <dir_next+0xe0>
 800b5e2:	2307      	movs	r3, #7
 800b5e4:	e061      	b.n	800b6aa <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d101      	bne.n	800b5f0 <dir_next+0xea>
 800b5ec:	2302      	movs	r3, #2
 800b5ee:	e05c      	b.n	800b6aa <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5f6:	d101      	bne.n	800b5fc <dir_next+0xf6>
 800b5f8:	2301      	movs	r3, #1
 800b5fa:	e056      	b.n	800b6aa <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b5fc:	68f8      	ldr	r0, [r7, #12]
 800b5fe:	f7ff fad3 	bl	800aba8 <sync_window>
 800b602:	4603      	mov	r3, r0
 800b604:	2b00      	cmp	r3, #0
 800b606:	d001      	beq.n	800b60c <dir_next+0x106>
 800b608:	2301      	movs	r3, #1
 800b60a:	e04e      	b.n	800b6aa <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	899b      	ldrh	r3, [r3, #12]
 800b616:	461a      	mov	r2, r3
 800b618:	2100      	movs	r1, #0
 800b61a:	f7ff f8fc 	bl	800a816 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b61e:	2300      	movs	r3, #0
 800b620:	613b      	str	r3, [r7, #16]
 800b622:	6979      	ldr	r1, [r7, #20]
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f7ff fba1 	bl	800ad6c <clust2sect>
 800b62a:	4602      	mov	r2, r0
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	635a      	str	r2, [r3, #52]	; 0x34
 800b630:	e012      	b.n	800b658 <dir_next+0x152>
						fs->wflag = 1;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2201      	movs	r2, #1
 800b636:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b638:	68f8      	ldr	r0, [r7, #12]
 800b63a:	f7ff fab5 	bl	800aba8 <sync_window>
 800b63e:	4603      	mov	r3, r0
 800b640:	2b00      	cmp	r3, #0
 800b642:	d001      	beq.n	800b648 <dir_next+0x142>
 800b644:	2301      	movs	r3, #1
 800b646:	e030      	b.n	800b6aa <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	3301      	adds	r3, #1
 800b64c:	613b      	str	r3, [r7, #16]
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b652:	1c5a      	adds	r2, r3, #1
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	635a      	str	r2, [r3, #52]	; 0x34
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	895b      	ldrh	r3, [r3, #10]
 800b65c:	461a      	mov	r2, r3
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	4293      	cmp	r3, r2
 800b662:	d3e6      	bcc.n	800b632 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b668:	693b      	ldr	r3, [r7, #16]
 800b66a:	1ad2      	subs	r2, r2, r3
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	697a      	ldr	r2, [r7, #20]
 800b674:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b676:	6979      	ldr	r1, [r7, #20]
 800b678:	68f8      	ldr	r0, [r7, #12]
 800b67a:	f7ff fb77 	bl	800ad6c <clust2sect>
 800b67e:	4602      	mov	r2, r0
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	899b      	ldrh	r3, [r3, #12]
 800b694:	461a      	mov	r2, r3
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	fbb3 f0f2 	udiv	r0, r3, r2
 800b69c:	fb00 f202 	mul.w	r2, r0, r2
 800b6a0:	1a9b      	subs	r3, r3, r2
 800b6a2:	18ca      	adds	r2, r1, r3
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b6a8:	2300      	movs	r3, #0
}
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	3718      	adds	r7, #24
 800b6ae:	46bd      	mov	sp, r7
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b086      	sub	sp, #24
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	6078      	str	r0, [r7, #4]
 800b6ba:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b6c2:	2100      	movs	r1, #0
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f7ff fe95 	bl	800b3f4 <dir_sdi>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b6ce:	7dfb      	ldrb	r3, [r7, #23]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d12b      	bne.n	800b72c <dir_alloc+0x7a>
		n = 0;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	69db      	ldr	r3, [r3, #28]
 800b6dc:	4619      	mov	r1, r3
 800b6de:	68f8      	ldr	r0, [r7, #12]
 800b6e0:	f7ff faa6 	bl	800ac30 <move_window>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b6e8:	7dfb      	ldrb	r3, [r7, #23]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d11d      	bne.n	800b72a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	781b      	ldrb	r3, [r3, #0]
 800b6f4:	2be5      	cmp	r3, #229	; 0xe5
 800b6f6:	d004      	beq.n	800b702 <dir_alloc+0x50>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6a1b      	ldr	r3, [r3, #32]
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d107      	bne.n	800b712 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b702:	693b      	ldr	r3, [r7, #16]
 800b704:	3301      	adds	r3, #1
 800b706:	613b      	str	r3, [r7, #16]
 800b708:	693a      	ldr	r2, [r7, #16]
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d102      	bne.n	800b716 <dir_alloc+0x64>
 800b710:	e00c      	b.n	800b72c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b712:	2300      	movs	r3, #0
 800b714:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b716:	2101      	movs	r1, #1
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f7ff fef4 	bl	800b506 <dir_next>
 800b71e:	4603      	mov	r3, r0
 800b720:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b722:	7dfb      	ldrb	r3, [r7, #23]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d0d7      	beq.n	800b6d8 <dir_alloc+0x26>
 800b728:	e000      	b.n	800b72c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b72a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b72c:	7dfb      	ldrb	r3, [r7, #23]
 800b72e:	2b04      	cmp	r3, #4
 800b730:	d101      	bne.n	800b736 <dir_alloc+0x84>
 800b732:	2307      	movs	r3, #7
 800b734:	75fb      	strb	r3, [r7, #23]
	return res;
 800b736:	7dfb      	ldrb	r3, [r7, #23]
}
 800b738:	4618      	mov	r0, r3
 800b73a:	3718      	adds	r7, #24
 800b73c:	46bd      	mov	sp, r7
 800b73e:	bd80      	pop	{r7, pc}

0800b740 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b084      	sub	sp, #16
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
 800b748:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	331a      	adds	r3, #26
 800b74e:	4618      	mov	r0, r3
 800b750:	f7fe ffbe 	bl	800a6d0 <ld_word>
 800b754:	4603      	mov	r3, r0
 800b756:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	2b03      	cmp	r3, #3
 800b75e:	d109      	bne.n	800b774 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	3314      	adds	r3, #20
 800b764:	4618      	mov	r0, r3
 800b766:	f7fe ffb3 	bl	800a6d0 <ld_word>
 800b76a:	4603      	mov	r3, r0
 800b76c:	041b      	lsls	r3, r3, #16
 800b76e:	68fa      	ldr	r2, [r7, #12]
 800b770:	4313      	orrs	r3, r2
 800b772:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b774:	68fb      	ldr	r3, [r7, #12]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3710      	adds	r7, #16
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}

0800b77e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b77e:	b580      	push	{r7, lr}
 800b780:	b084      	sub	sp, #16
 800b782:	af00      	add	r7, sp, #0
 800b784:	60f8      	str	r0, [r7, #12]
 800b786:	60b9      	str	r1, [r7, #8]
 800b788:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	331a      	adds	r3, #26
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	b292      	uxth	r2, r2
 800b792:	4611      	mov	r1, r2
 800b794:	4618      	mov	r0, r3
 800b796:	f7fe ffd6 	bl	800a746 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	781b      	ldrb	r3, [r3, #0]
 800b79e:	2b03      	cmp	r3, #3
 800b7a0:	d109      	bne.n	800b7b6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	f103 0214 	add.w	r2, r3, #20
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	0c1b      	lsrs	r3, r3, #16
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	f7fe ffc8 	bl	800a746 <st_word>
	}
}
 800b7b6:	bf00      	nop
 800b7b8:	3710      	adds	r7, #16
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
	...

0800b7c0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b7c0:	b590      	push	{r4, r7, lr}
 800b7c2:	b087      	sub	sp, #28
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	331a      	adds	r3, #26
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f7fe ff7e 	bl	800a6d0 <ld_word>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d001      	beq.n	800b7de <cmp_lfn+0x1e>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	e059      	b.n	800b892 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b7e6:	1e5a      	subs	r2, r3, #1
 800b7e8:	4613      	mov	r3, r2
 800b7ea:	005b      	lsls	r3, r3, #1
 800b7ec:	4413      	add	r3, r2
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	4413      	add	r3, r2
 800b7f2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	81fb      	strh	r3, [r7, #14]
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	613b      	str	r3, [r7, #16]
 800b7fc:	e033      	b.n	800b866 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b7fe:	4a27      	ldr	r2, [pc, #156]	; (800b89c <cmp_lfn+0xdc>)
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	4413      	add	r3, r2
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	461a      	mov	r2, r3
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	4413      	add	r3, r2
 800b80c:	4618      	mov	r0, r3
 800b80e:	f7fe ff5f 	bl	800a6d0 <ld_word>
 800b812:	4603      	mov	r3, r0
 800b814:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b816:	89fb      	ldrh	r3, [r7, #14]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d01a      	beq.n	800b852 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	2bfe      	cmp	r3, #254	; 0xfe
 800b820:	d812      	bhi.n	800b848 <cmp_lfn+0x88>
 800b822:	89bb      	ldrh	r3, [r7, #12]
 800b824:	4618      	mov	r0, r3
 800b826:	f002 f8b1 	bl	800d98c <ff_wtoupper>
 800b82a:	4603      	mov	r3, r0
 800b82c:	461c      	mov	r4, r3
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	1c5a      	adds	r2, r3, #1
 800b832:	617a      	str	r2, [r7, #20]
 800b834:	005b      	lsls	r3, r3, #1
 800b836:	687a      	ldr	r2, [r7, #4]
 800b838:	4413      	add	r3, r2
 800b83a:	881b      	ldrh	r3, [r3, #0]
 800b83c:	4618      	mov	r0, r3
 800b83e:	f002 f8a5 	bl	800d98c <ff_wtoupper>
 800b842:	4603      	mov	r3, r0
 800b844:	429c      	cmp	r4, r3
 800b846:	d001      	beq.n	800b84c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b848:	2300      	movs	r3, #0
 800b84a:	e022      	b.n	800b892 <cmp_lfn+0xd2>
			}
			wc = uc;
 800b84c:	89bb      	ldrh	r3, [r7, #12]
 800b84e:	81fb      	strh	r3, [r7, #14]
 800b850:	e006      	b.n	800b860 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b852:	89bb      	ldrh	r3, [r7, #12]
 800b854:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b858:	4293      	cmp	r3, r2
 800b85a:	d001      	beq.n	800b860 <cmp_lfn+0xa0>
 800b85c:	2300      	movs	r3, #0
 800b85e:	e018      	b.n	800b892 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	3301      	adds	r3, #1
 800b864:	613b      	str	r3, [r7, #16]
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	2b0c      	cmp	r3, #12
 800b86a:	d9c8      	bls.n	800b7fe <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b86c:	683b      	ldr	r3, [r7, #0]
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b874:	2b00      	cmp	r3, #0
 800b876:	d00b      	beq.n	800b890 <cmp_lfn+0xd0>
 800b878:	89fb      	ldrh	r3, [r7, #14]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d008      	beq.n	800b890 <cmp_lfn+0xd0>
 800b87e:	697b      	ldr	r3, [r7, #20]
 800b880:	005b      	lsls	r3, r3, #1
 800b882:	687a      	ldr	r2, [r7, #4]
 800b884:	4413      	add	r3, r2
 800b886:	881b      	ldrh	r3, [r3, #0]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d001      	beq.n	800b890 <cmp_lfn+0xd0>
 800b88c:	2300      	movs	r3, #0
 800b88e:	e000      	b.n	800b892 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800b890:	2301      	movs	r3, #1
}
 800b892:	4618      	mov	r0, r3
 800b894:	371c      	adds	r7, #28
 800b896:	46bd      	mov	sp, r7
 800b898:	bd90      	pop	{r4, r7, pc}
 800b89a:	bf00      	nop
 800b89c:	080110e0 	.word	0x080110e0

0800b8a0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b088      	sub	sp, #32
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	4611      	mov	r1, r2
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	71fb      	strb	r3, [r7, #7]
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	330d      	adds	r3, #13
 800b8ba:	79ba      	ldrb	r2, [r7, #6]
 800b8bc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	330b      	adds	r3, #11
 800b8c2:	220f      	movs	r2, #15
 800b8c4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	330c      	adds	r3, #12
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	331a      	adds	r3, #26
 800b8d2:	2100      	movs	r1, #0
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f7fe ff36 	bl	800a746 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800b8da:	79fb      	ldrb	r3, [r7, #7]
 800b8dc:	1e5a      	subs	r2, r3, #1
 800b8de:	4613      	mov	r3, r2
 800b8e0:	005b      	lsls	r3, r3, #1
 800b8e2:	4413      	add	r3, r2
 800b8e4:	009b      	lsls	r3, r3, #2
 800b8e6:	4413      	add	r3, r2
 800b8e8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	82fb      	strh	r3, [r7, #22]
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800b8f2:	8afb      	ldrh	r3, [r7, #22]
 800b8f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b8f8:	4293      	cmp	r3, r2
 800b8fa:	d007      	beq.n	800b90c <put_lfn+0x6c>
 800b8fc:	69fb      	ldr	r3, [r7, #28]
 800b8fe:	1c5a      	adds	r2, r3, #1
 800b900:	61fa      	str	r2, [r7, #28]
 800b902:	005b      	lsls	r3, r3, #1
 800b904:	68fa      	ldr	r2, [r7, #12]
 800b906:	4413      	add	r3, r2
 800b908:	881b      	ldrh	r3, [r3, #0]
 800b90a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800b90c:	4a17      	ldr	r2, [pc, #92]	; (800b96c <put_lfn+0xcc>)
 800b90e:	69bb      	ldr	r3, [r7, #24]
 800b910:	4413      	add	r3, r2
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	461a      	mov	r2, r3
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	4413      	add	r3, r2
 800b91a:	8afa      	ldrh	r2, [r7, #22]
 800b91c:	4611      	mov	r1, r2
 800b91e:	4618      	mov	r0, r3
 800b920:	f7fe ff11 	bl	800a746 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800b924:	8afb      	ldrh	r3, [r7, #22]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d102      	bne.n	800b930 <put_lfn+0x90>
 800b92a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b92e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800b930:	69bb      	ldr	r3, [r7, #24]
 800b932:	3301      	adds	r3, #1
 800b934:	61bb      	str	r3, [r7, #24]
 800b936:	69bb      	ldr	r3, [r7, #24]
 800b938:	2b0c      	cmp	r3, #12
 800b93a:	d9da      	bls.n	800b8f2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800b93c:	8afb      	ldrh	r3, [r7, #22]
 800b93e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b942:	4293      	cmp	r3, r2
 800b944:	d006      	beq.n	800b954 <put_lfn+0xb4>
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	005b      	lsls	r3, r3, #1
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	4413      	add	r3, r2
 800b94e:	881b      	ldrh	r3, [r3, #0]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d103      	bne.n	800b95c <put_lfn+0xbc>
 800b954:	79fb      	ldrb	r3, [r7, #7]
 800b956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b95a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	79fa      	ldrb	r2, [r7, #7]
 800b960:	701a      	strb	r2, [r3, #0]
}
 800b962:	bf00      	nop
 800b964:	3720      	adds	r7, #32
 800b966:	46bd      	mov	sp, r7
 800b968:	bd80      	pop	{r7, pc}
 800b96a:	bf00      	nop
 800b96c:	080110e0 	.word	0x080110e0

0800b970 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800b970:	b580      	push	{r7, lr}
 800b972:	b08c      	sub	sp, #48	; 0x30
 800b974:	af00      	add	r7, sp, #0
 800b976:	60f8      	str	r0, [r7, #12]
 800b978:	60b9      	str	r1, [r7, #8]
 800b97a:	607a      	str	r2, [r7, #4]
 800b97c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800b97e:	220b      	movs	r2, #11
 800b980:	68b9      	ldr	r1, [r7, #8]
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f7fe ff26 	bl	800a7d4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	2b05      	cmp	r3, #5
 800b98c:	d929      	bls.n	800b9e2 <gen_numname+0x72>
		sr = seq;
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800b992:	e020      	b.n	800b9d6 <gen_numname+0x66>
			wc = *lfn++;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	1c9a      	adds	r2, r3, #2
 800b998:	607a      	str	r2, [r7, #4]
 800b99a:	881b      	ldrh	r3, [r3, #0]
 800b99c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800b99e:	2300      	movs	r3, #0
 800b9a0:	62bb      	str	r3, [r7, #40]	; 0x28
 800b9a2:	e015      	b.n	800b9d0 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800b9a4:	69fb      	ldr	r3, [r7, #28]
 800b9a6:	005a      	lsls	r2, r3, #1
 800b9a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b9aa:	f003 0301 	and.w	r3, r3, #1
 800b9ae:	4413      	add	r3, r2
 800b9b0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800b9b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b9b4:	085b      	lsrs	r3, r3, #1
 800b9b6:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800b9b8:	69fb      	ldr	r3, [r7, #28]
 800b9ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d003      	beq.n	800b9ca <gen_numname+0x5a>
 800b9c2:	69fa      	ldr	r2, [r7, #28]
 800b9c4:	4b30      	ldr	r3, [pc, #192]	; (800ba88 <gen_numname+0x118>)
 800b9c6:	4053      	eors	r3, r2
 800b9c8:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800b9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	62bb      	str	r3, [r7, #40]	; 0x28
 800b9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d2:	2b0f      	cmp	r3, #15
 800b9d4:	d9e6      	bls.n	800b9a4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	881b      	ldrh	r3, [r3, #0]
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d1da      	bne.n	800b994 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800b9de:	69fb      	ldr	r3, [r7, #28]
 800b9e0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800b9e2:	2307      	movs	r3, #7
 800b9e4:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	f003 030f 	and.w	r3, r3, #15
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	3330      	adds	r3, #48	; 0x30
 800b9f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800b9f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b9fa:	2b39      	cmp	r3, #57	; 0x39
 800b9fc:	d904      	bls.n	800ba08 <gen_numname+0x98>
 800b9fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ba02:	3307      	adds	r3, #7
 800ba04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800ba08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba0a:	1e5a      	subs	r2, r3, #1
 800ba0c:	62ba      	str	r2, [r7, #40]	; 0x28
 800ba0e:	3330      	adds	r3, #48	; 0x30
 800ba10:	443b      	add	r3, r7
 800ba12:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ba16:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	091b      	lsrs	r3, r3, #4
 800ba1e:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d1df      	bne.n	800b9e6 <gen_numname+0x76>
	ns[i] = '~';
 800ba26:	f107 0214 	add.w	r2, r7, #20
 800ba2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba2c:	4413      	add	r3, r2
 800ba2e:	227e      	movs	r2, #126	; 0x7e
 800ba30:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ba32:	2300      	movs	r3, #0
 800ba34:	627b      	str	r3, [r7, #36]	; 0x24
 800ba36:	e002      	b.n	800ba3e <gen_numname+0xce>
 800ba38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	627b      	str	r3, [r7, #36]	; 0x24
 800ba3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba42:	429a      	cmp	r2, r3
 800ba44:	d205      	bcs.n	800ba52 <gen_numname+0xe2>
 800ba46:	68fa      	ldr	r2, [r7, #12]
 800ba48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba4a:	4413      	add	r3, r2
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	2b20      	cmp	r3, #32
 800ba50:	d1f2      	bne.n	800ba38 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ba52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba54:	2b07      	cmp	r3, #7
 800ba56:	d807      	bhi.n	800ba68 <gen_numname+0xf8>
 800ba58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba5a:	1c5a      	adds	r2, r3, #1
 800ba5c:	62ba      	str	r2, [r7, #40]	; 0x28
 800ba5e:	3330      	adds	r3, #48	; 0x30
 800ba60:	443b      	add	r3, r7
 800ba62:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ba66:	e000      	b.n	800ba6a <gen_numname+0xfa>
 800ba68:	2120      	movs	r1, #32
 800ba6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba6c:	1c5a      	adds	r2, r3, #1
 800ba6e:	627a      	str	r2, [r7, #36]	; 0x24
 800ba70:	68fa      	ldr	r2, [r7, #12]
 800ba72:	4413      	add	r3, r2
 800ba74:	460a      	mov	r2, r1
 800ba76:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ba78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7a:	2b07      	cmp	r3, #7
 800ba7c:	d9e9      	bls.n	800ba52 <gen_numname+0xe2>
}
 800ba7e:	bf00      	nop
 800ba80:	bf00      	nop
 800ba82:	3730      	adds	r7, #48	; 0x30
 800ba84:	46bd      	mov	sp, r7
 800ba86:	bd80      	pop	{r7, pc}
 800ba88:	00011021 	.word	0x00011021

0800ba8c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ba8c:	b480      	push	{r7}
 800ba8e:	b085      	sub	sp, #20
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ba94:	2300      	movs	r3, #0
 800ba96:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ba98:	230b      	movs	r3, #11
 800ba9a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ba9c:	7bfb      	ldrb	r3, [r7, #15]
 800ba9e:	b2da      	uxtb	r2, r3
 800baa0:	0852      	lsrs	r2, r2, #1
 800baa2:	01db      	lsls	r3, r3, #7
 800baa4:	4313      	orrs	r3, r2
 800baa6:	b2da      	uxtb	r2, r3
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	1c59      	adds	r1, r3, #1
 800baac:	6079      	str	r1, [r7, #4]
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	4413      	add	r3, r2
 800bab2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	3b01      	subs	r3, #1
 800bab8:	60bb      	str	r3, [r7, #8]
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d1ed      	bne.n	800ba9c <sum_sfn+0x10>
	return sum;
 800bac0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bac2:	4618      	mov	r0, r3
 800bac4:	3714      	adds	r7, #20
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr

0800bace <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b086      	sub	sp, #24
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800badc:	2100      	movs	r1, #0
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f7ff fc88 	bl	800b3f4 <dir_sdi>
 800bae4:	4603      	mov	r3, r0
 800bae6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bae8:	7dfb      	ldrb	r3, [r7, #23]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d001      	beq.n	800baf2 <dir_find+0x24>
 800baee:	7dfb      	ldrb	r3, [r7, #23]
 800baf0:	e0a9      	b.n	800bc46 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800baf2:	23ff      	movs	r3, #255	; 0xff
 800baf4:	753b      	strb	r3, [r7, #20]
 800baf6:	7d3b      	ldrb	r3, [r7, #20]
 800baf8:	757b      	strb	r3, [r7, #21]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f04f 32ff 	mov.w	r2, #4294967295
 800bb00:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	69db      	ldr	r3, [r3, #28]
 800bb06:	4619      	mov	r1, r3
 800bb08:	6938      	ldr	r0, [r7, #16]
 800bb0a:	f7ff f891 	bl	800ac30 <move_window>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bb12:	7dfb      	ldrb	r3, [r7, #23]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	f040 8090 	bne.w	800bc3a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6a1b      	ldr	r3, [r3, #32]
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bb22:	7dbb      	ldrb	r3, [r7, #22]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d102      	bne.n	800bb2e <dir_find+0x60>
 800bb28:	2304      	movs	r3, #4
 800bb2a:	75fb      	strb	r3, [r7, #23]
 800bb2c:	e08a      	b.n	800bc44 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6a1b      	ldr	r3, [r3, #32]
 800bb32:	330b      	adds	r3, #11
 800bb34:	781b      	ldrb	r3, [r3, #0]
 800bb36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bb3a:	73fb      	strb	r3, [r7, #15]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	7bfa      	ldrb	r2, [r7, #15]
 800bb40:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bb42:	7dbb      	ldrb	r3, [r7, #22]
 800bb44:	2be5      	cmp	r3, #229	; 0xe5
 800bb46:	d007      	beq.n	800bb58 <dir_find+0x8a>
 800bb48:	7bfb      	ldrb	r3, [r7, #15]
 800bb4a:	f003 0308 	and.w	r3, r3, #8
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d009      	beq.n	800bb66 <dir_find+0x98>
 800bb52:	7bfb      	ldrb	r3, [r7, #15]
 800bb54:	2b0f      	cmp	r3, #15
 800bb56:	d006      	beq.n	800bb66 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bb58:	23ff      	movs	r3, #255	; 0xff
 800bb5a:	757b      	strb	r3, [r7, #21]
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb62:	631a      	str	r2, [r3, #48]	; 0x30
 800bb64:	e05e      	b.n	800bc24 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bb66:	7bfb      	ldrb	r3, [r7, #15]
 800bb68:	2b0f      	cmp	r3, #15
 800bb6a:	d136      	bne.n	800bbda <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bb72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d154      	bne.n	800bc24 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bb7a:	7dbb      	ldrb	r3, [r7, #22]
 800bb7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00d      	beq.n	800bba0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	6a1b      	ldr	r3, [r3, #32]
 800bb88:	7b5b      	ldrb	r3, [r3, #13]
 800bb8a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800bb8c:	7dbb      	ldrb	r3, [r7, #22]
 800bb8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb92:	75bb      	strb	r3, [r7, #22]
 800bb94:	7dbb      	ldrb	r3, [r7, #22]
 800bb96:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	695a      	ldr	r2, [r3, #20]
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bba0:	7dba      	ldrb	r2, [r7, #22]
 800bba2:	7d7b      	ldrb	r3, [r7, #21]
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d115      	bne.n	800bbd4 <dir_find+0x106>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6a1b      	ldr	r3, [r3, #32]
 800bbac:	330d      	adds	r3, #13
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	7d3a      	ldrb	r2, [r7, #20]
 800bbb2:	429a      	cmp	r2, r3
 800bbb4:	d10e      	bne.n	800bbd4 <dir_find+0x106>
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	691a      	ldr	r2, [r3, #16]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6a1b      	ldr	r3, [r3, #32]
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	4610      	mov	r0, r2
 800bbc2:	f7ff fdfd 	bl	800b7c0 <cmp_lfn>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d003      	beq.n	800bbd4 <dir_find+0x106>
 800bbcc:	7d7b      	ldrb	r3, [r7, #21]
 800bbce:	3b01      	subs	r3, #1
 800bbd0:	b2db      	uxtb	r3, r3
 800bbd2:	e000      	b.n	800bbd6 <dir_find+0x108>
 800bbd4:	23ff      	movs	r3, #255	; 0xff
 800bbd6:	757b      	strb	r3, [r7, #21]
 800bbd8:	e024      	b.n	800bc24 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bbda:	7d7b      	ldrb	r3, [r7, #21]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d109      	bne.n	800bbf4 <dir_find+0x126>
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	6a1b      	ldr	r3, [r3, #32]
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f7ff ff51 	bl	800ba8c <sum_sfn>
 800bbea:	4603      	mov	r3, r0
 800bbec:	461a      	mov	r2, r3
 800bbee:	7d3b      	ldrb	r3, [r7, #20]
 800bbf0:	4293      	cmp	r3, r2
 800bbf2:	d024      	beq.n	800bc3e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bbfa:	f003 0301 	and.w	r3, r3, #1
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d10a      	bne.n	800bc18 <dir_find+0x14a>
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6a18      	ldr	r0, [r3, #32]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	3324      	adds	r3, #36	; 0x24
 800bc0a:	220b      	movs	r2, #11
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	f7fe fe1d 	bl	800a84c <mem_cmp>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d014      	beq.n	800bc42 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bc18:	23ff      	movs	r3, #255	; 0xff
 800bc1a:	757b      	strb	r3, [r7, #21]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc22:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bc24:	2100      	movs	r1, #0
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f7ff fc6d 	bl	800b506 <dir_next>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bc30:	7dfb      	ldrb	r3, [r7, #23]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	f43f af65 	beq.w	800bb02 <dir_find+0x34>
 800bc38:	e004      	b.n	800bc44 <dir_find+0x176>
		if (res != FR_OK) break;
 800bc3a:	bf00      	nop
 800bc3c:	e002      	b.n	800bc44 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bc3e:	bf00      	nop
 800bc40:	e000      	b.n	800bc44 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bc42:	bf00      	nop

	return res;
 800bc44:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3718      	adds	r7, #24
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
	...

0800bc50 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b08c      	sub	sp, #48	; 0x30
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bc64:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d001      	beq.n	800bc70 <dir_register+0x20>
 800bc6c:	2306      	movs	r3, #6
 800bc6e:	e0e0      	b.n	800be32 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bc70:	2300      	movs	r3, #0
 800bc72:	627b      	str	r3, [r7, #36]	; 0x24
 800bc74:	e002      	b.n	800bc7c <dir_register+0x2c>
 800bc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc78:	3301      	adds	r3, #1
 800bc7a:	627b      	str	r3, [r7, #36]	; 0x24
 800bc7c:	69fb      	ldr	r3, [r7, #28]
 800bc7e:	691a      	ldr	r2, [r3, #16]
 800bc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc82:	005b      	lsls	r3, r3, #1
 800bc84:	4413      	add	r3, r2
 800bc86:	881b      	ldrh	r3, [r3, #0]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d1f4      	bne.n	800bc76 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800bc92:	f107 030c 	add.w	r3, r7, #12
 800bc96:	220c      	movs	r2, #12
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f7fe fd9b 	bl	800a7d4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800bc9e:	7dfb      	ldrb	r3, [r7, #23]
 800bca0:	f003 0301 	and.w	r3, r3, #1
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d032      	beq.n	800bd0e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2240      	movs	r2, #64	; 0x40
 800bcac:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bcb4:	e016      	b.n	800bce4 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800bcbc:	69fb      	ldr	r3, [r7, #28]
 800bcbe:	691a      	ldr	r2, [r3, #16]
 800bcc0:	f107 010c 	add.w	r1, r7, #12
 800bcc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcc6:	f7ff fe53 	bl	800b970 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f7ff feff 	bl	800bace <dir_find>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800bcd6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d106      	bne.n	800bcec <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800bcde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce0:	3301      	adds	r3, #1
 800bce2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce6:	2b63      	cmp	r3, #99	; 0x63
 800bce8:	d9e5      	bls.n	800bcb6 <dir_register+0x66>
 800bcea:	e000      	b.n	800bcee <dir_register+0x9e>
			if (res != FR_OK) break;
 800bcec:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800bcee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf0:	2b64      	cmp	r3, #100	; 0x64
 800bcf2:	d101      	bne.n	800bcf8 <dir_register+0xa8>
 800bcf4:	2307      	movs	r3, #7
 800bcf6:	e09c      	b.n	800be32 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800bcf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bcfc:	2b04      	cmp	r3, #4
 800bcfe:	d002      	beq.n	800bd06 <dir_register+0xb6>
 800bd00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bd04:	e095      	b.n	800be32 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800bd06:	7dfa      	ldrb	r2, [r7, #23]
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bd0e:	7dfb      	ldrb	r3, [r7, #23]
 800bd10:	f003 0302 	and.w	r3, r3, #2
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d007      	beq.n	800bd28 <dir_register+0xd8>
 800bd18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd1a:	330c      	adds	r3, #12
 800bd1c:	4a47      	ldr	r2, [pc, #284]	; (800be3c <dir_register+0x1ec>)
 800bd1e:	fba2 2303 	umull	r2, r3, r2, r3
 800bd22:	089b      	lsrs	r3, r3, #2
 800bd24:	3301      	adds	r3, #1
 800bd26:	e000      	b.n	800bd2a <dir_register+0xda>
 800bd28:	2301      	movs	r3, #1
 800bd2a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800bd2c:	6a39      	ldr	r1, [r7, #32]
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f7ff fcbf 	bl	800b6b2 <dir_alloc>
 800bd34:	4603      	mov	r3, r0
 800bd36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800bd3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d148      	bne.n	800bdd4 <dir_register+0x184>
 800bd42:	6a3b      	ldr	r3, [r7, #32]
 800bd44:	3b01      	subs	r3, #1
 800bd46:	623b      	str	r3, [r7, #32]
 800bd48:	6a3b      	ldr	r3, [r7, #32]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d042      	beq.n	800bdd4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	695a      	ldr	r2, [r3, #20]
 800bd52:	6a3b      	ldr	r3, [r7, #32]
 800bd54:	015b      	lsls	r3, r3, #5
 800bd56:	1ad3      	subs	r3, r2, r3
 800bd58:	4619      	mov	r1, r3
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f7ff fb4a 	bl	800b3f4 <dir_sdi>
 800bd60:	4603      	mov	r3, r0
 800bd62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800bd66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d132      	bne.n	800bdd4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	3324      	adds	r3, #36	; 0x24
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7ff fe8a 	bl	800ba8c <sum_sfn>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	69db      	ldr	r3, [r3, #28]
 800bd80:	4619      	mov	r1, r3
 800bd82:	69f8      	ldr	r0, [r7, #28]
 800bd84:	f7fe ff54 	bl	800ac30 <move_window>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800bd8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d11d      	bne.n	800bdd2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800bd96:	69fb      	ldr	r3, [r7, #28]
 800bd98:	6918      	ldr	r0, [r3, #16]
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6a19      	ldr	r1, [r3, #32]
 800bd9e:	6a3b      	ldr	r3, [r7, #32]
 800bda0:	b2da      	uxtb	r2, r3
 800bda2:	7efb      	ldrb	r3, [r7, #27]
 800bda4:	f7ff fd7c 	bl	800b8a0 <put_lfn>
				fs->wflag = 1;
 800bda8:	69fb      	ldr	r3, [r7, #28]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800bdae:	2100      	movs	r1, #0
 800bdb0:	6878      	ldr	r0, [r7, #4]
 800bdb2:	f7ff fba8 	bl	800b506 <dir_next>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800bdbc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d107      	bne.n	800bdd4 <dir_register+0x184>
 800bdc4:	6a3b      	ldr	r3, [r7, #32]
 800bdc6:	3b01      	subs	r3, #1
 800bdc8:	623b      	str	r3, [r7, #32]
 800bdca:	6a3b      	ldr	r3, [r7, #32]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d1d5      	bne.n	800bd7c <dir_register+0x12c>
 800bdd0:	e000      	b.n	800bdd4 <dir_register+0x184>
				if (res != FR_OK) break;
 800bdd2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bdd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d128      	bne.n	800be2e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	69db      	ldr	r3, [r3, #28]
 800bde0:	4619      	mov	r1, r3
 800bde2:	69f8      	ldr	r0, [r7, #28]
 800bde4:	f7fe ff24 	bl	800ac30 <move_window>
 800bde8:	4603      	mov	r3, r0
 800bdea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800bdee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d11b      	bne.n	800be2e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6a1b      	ldr	r3, [r3, #32]
 800bdfa:	2220      	movs	r2, #32
 800bdfc:	2100      	movs	r1, #0
 800bdfe:	4618      	mov	r0, r3
 800be00:	f7fe fd09 	bl	800a816 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6a18      	ldr	r0, [r3, #32]
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	3324      	adds	r3, #36	; 0x24
 800be0c:	220b      	movs	r2, #11
 800be0e:	4619      	mov	r1, r3
 800be10:	f7fe fce0 	bl	800a7d4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6a1b      	ldr	r3, [r3, #32]
 800be1e:	330c      	adds	r3, #12
 800be20:	f002 0218 	and.w	r2, r2, #24
 800be24:	b2d2      	uxtb	r2, r2
 800be26:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800be28:	69fb      	ldr	r3, [r7, #28]
 800be2a:	2201      	movs	r2, #1
 800be2c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800be2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800be32:	4618      	mov	r0, r3
 800be34:	3730      	adds	r7, #48	; 0x30
 800be36:	46bd      	mov	sp, r7
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop
 800be3c:	4ec4ec4f 	.word	0x4ec4ec4f

0800be40 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b088      	sub	sp, #32
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	2200      	movs	r2, #0
 800be54:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	69db      	ldr	r3, [r3, #28]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	f000 80c9 	beq.w	800bff2 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be68:	d032      	beq.n	800bed0 <get_fileinfo+0x90>
			i = j = 0;
 800be6a:	2300      	movs	r3, #0
 800be6c:	61bb      	str	r3, [r7, #24]
 800be6e:	69bb      	ldr	r3, [r7, #24]
 800be70:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800be72:	e01b      	b.n	800beac <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800be74:	89fb      	ldrh	r3, [r7, #14]
 800be76:	2100      	movs	r1, #0
 800be78:	4618      	mov	r0, r3
 800be7a:	f001 fd4b 	bl	800d914 <ff_convert>
 800be7e:	4603      	mov	r3, r0
 800be80:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800be82:	89fb      	ldrh	r3, [r7, #14]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d102      	bne.n	800be8e <get_fileinfo+0x4e>
 800be88:	2300      	movs	r3, #0
 800be8a:	61fb      	str	r3, [r7, #28]
 800be8c:	e01a      	b.n	800bec4 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800be8e:	69fb      	ldr	r3, [r7, #28]
 800be90:	2bfe      	cmp	r3, #254	; 0xfe
 800be92:	d902      	bls.n	800be9a <get_fileinfo+0x5a>
 800be94:	2300      	movs	r3, #0
 800be96:	61fb      	str	r3, [r7, #28]
 800be98:	e014      	b.n	800bec4 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800be9a:	69fb      	ldr	r3, [r7, #28]
 800be9c:	1c5a      	adds	r2, r3, #1
 800be9e:	61fa      	str	r2, [r7, #28]
 800bea0:	89fa      	ldrh	r2, [r7, #14]
 800bea2:	b2d1      	uxtb	r1, r2
 800bea4:	683a      	ldr	r2, [r7, #0]
 800bea6:	4413      	add	r3, r2
 800bea8:	460a      	mov	r2, r1
 800beaa:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	691a      	ldr	r2, [r3, #16]
 800beb0:	69bb      	ldr	r3, [r7, #24]
 800beb2:	1c59      	adds	r1, r3, #1
 800beb4:	61b9      	str	r1, [r7, #24]
 800beb6:	005b      	lsls	r3, r3, #1
 800beb8:	4413      	add	r3, r2
 800beba:	881b      	ldrh	r3, [r3, #0]
 800bebc:	81fb      	strh	r3, [r7, #14]
 800bebe:	89fb      	ldrh	r3, [r7, #14]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d1d7      	bne.n	800be74 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800bec4:	683a      	ldr	r2, [r7, #0]
 800bec6:	69fb      	ldr	r3, [r7, #28]
 800bec8:	4413      	add	r3, r2
 800beca:	3316      	adds	r3, #22
 800becc:	2200      	movs	r2, #0
 800bece:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800bed0:	2300      	movs	r3, #0
 800bed2:	61bb      	str	r3, [r7, #24]
 800bed4:	69bb      	ldr	r3, [r7, #24]
 800bed6:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800bed8:	683a      	ldr	r2, [r7, #0]
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	4413      	add	r3, r2
 800bede:	3316      	adds	r3, #22
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800bee4:	e04c      	b.n	800bf80 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	6a1a      	ldr	r2, [r3, #32]
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	1c59      	adds	r1, r3, #1
 800beee:	61f9      	str	r1, [r7, #28]
 800bef0:	4413      	add	r3, r2
 800bef2:	781b      	ldrb	r3, [r3, #0]
 800bef4:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800bef6:	7dfb      	ldrb	r3, [r7, #23]
 800bef8:	2b20      	cmp	r3, #32
 800befa:	d100      	bne.n	800befe <get_fileinfo+0xbe>
 800befc:	e040      	b.n	800bf80 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800befe:	7dfb      	ldrb	r3, [r7, #23]
 800bf00:	2b05      	cmp	r3, #5
 800bf02:	d101      	bne.n	800bf08 <get_fileinfo+0xc8>
 800bf04:	23e5      	movs	r3, #229	; 0xe5
 800bf06:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800bf08:	69fb      	ldr	r3, [r7, #28]
 800bf0a:	2b09      	cmp	r3, #9
 800bf0c:	d10f      	bne.n	800bf2e <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 800bf0e:	89bb      	ldrh	r3, [r7, #12]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d105      	bne.n	800bf20 <get_fileinfo+0xe0>
 800bf14:	683a      	ldr	r2, [r7, #0]
 800bf16:	69bb      	ldr	r3, [r7, #24]
 800bf18:	4413      	add	r3, r2
 800bf1a:	3316      	adds	r3, #22
 800bf1c:	222e      	movs	r2, #46	; 0x2e
 800bf1e:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	1c5a      	adds	r2, r3, #1
 800bf24:	61ba      	str	r2, [r7, #24]
 800bf26:	683a      	ldr	r2, [r7, #0]
 800bf28:	4413      	add	r3, r2
 800bf2a:	222e      	movs	r2, #46	; 0x2e
 800bf2c:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800bf2e:	683a      	ldr	r2, [r7, #0]
 800bf30:	69bb      	ldr	r3, [r7, #24]
 800bf32:	4413      	add	r3, r2
 800bf34:	3309      	adds	r3, #9
 800bf36:	7dfa      	ldrb	r2, [r7, #23]
 800bf38:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800bf3a:	89bb      	ldrh	r3, [r7, #12]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d11c      	bne.n	800bf7a <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800bf40:	7dfb      	ldrb	r3, [r7, #23]
 800bf42:	2b40      	cmp	r3, #64	; 0x40
 800bf44:	d913      	bls.n	800bf6e <get_fileinfo+0x12e>
 800bf46:	7dfb      	ldrb	r3, [r7, #23]
 800bf48:	2b5a      	cmp	r3, #90	; 0x5a
 800bf4a:	d810      	bhi.n	800bf6e <get_fileinfo+0x12e>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6a1b      	ldr	r3, [r3, #32]
 800bf50:	330c      	adds	r3, #12
 800bf52:	781b      	ldrb	r3, [r3, #0]
 800bf54:	461a      	mov	r2, r3
 800bf56:	69fb      	ldr	r3, [r7, #28]
 800bf58:	2b08      	cmp	r3, #8
 800bf5a:	d901      	bls.n	800bf60 <get_fileinfo+0x120>
 800bf5c:	2310      	movs	r3, #16
 800bf5e:	e000      	b.n	800bf62 <get_fileinfo+0x122>
 800bf60:	2308      	movs	r3, #8
 800bf62:	4013      	ands	r3, r2
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d002      	beq.n	800bf6e <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 800bf68:	7dfb      	ldrb	r3, [r7, #23]
 800bf6a:	3320      	adds	r3, #32
 800bf6c:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800bf6e:	683a      	ldr	r2, [r7, #0]
 800bf70:	69bb      	ldr	r3, [r7, #24]
 800bf72:	4413      	add	r3, r2
 800bf74:	3316      	adds	r3, #22
 800bf76:	7dfa      	ldrb	r2, [r7, #23]
 800bf78:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800bf7a:	69bb      	ldr	r3, [r7, #24]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 800bf80:	69fb      	ldr	r3, [r7, #28]
 800bf82:	2b0a      	cmp	r3, #10
 800bf84:	d9af      	bls.n	800bee6 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800bf86:	89bb      	ldrh	r3, [r7, #12]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d10d      	bne.n	800bfa8 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 800bf8c:	683a      	ldr	r2, [r7, #0]
 800bf8e:	69bb      	ldr	r3, [r7, #24]
 800bf90:	4413      	add	r3, r2
 800bf92:	3316      	adds	r3, #22
 800bf94:	2200      	movs	r2, #0
 800bf96:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6a1b      	ldr	r3, [r3, #32]
 800bf9c:	330c      	adds	r3, #12
 800bf9e:	781b      	ldrb	r3, [r3, #0]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d101      	bne.n	800bfa8 <get_fileinfo+0x168>
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800bfa8:	683a      	ldr	r2, [r7, #0]
 800bfaa:	69bb      	ldr	r3, [r7, #24]
 800bfac:	4413      	add	r3, r2
 800bfae:	3309      	adds	r3, #9
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6a1b      	ldr	r3, [r3, #32]
 800bfb8:	7ada      	ldrb	r2, [r3, #11]
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	6a1b      	ldr	r3, [r3, #32]
 800bfc2:	331c      	adds	r3, #28
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f7fe fb9b 	bl	800a700 <ld_dword>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6a1b      	ldr	r3, [r3, #32]
 800bfd4:	3316      	adds	r3, #22
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7fe fb92 	bl	800a700 <ld_dword>
 800bfdc:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	b29a      	uxth	r2, r3
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	80da      	strh	r2, [r3, #6]
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	0c1b      	lsrs	r3, r3, #16
 800bfea:	b29a      	uxth	r2, r3
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	809a      	strh	r2, [r3, #4]
 800bff0:	e000      	b.n	800bff4 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800bff2:	bf00      	nop
}
 800bff4:	3720      	adds	r7, #32
 800bff6:	46bd      	mov	sp, r7
 800bff8:	bd80      	pop	{r7, pc}
	...

0800bffc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b08a      	sub	sp, #40	; 0x28
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
 800c004:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	613b      	str	r3, [r7, #16]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	691b      	ldr	r3, [r3, #16]
 800c012:	60fb      	str	r3, [r7, #12]
 800c014:	2300      	movs	r3, #0
 800c016:	617b      	str	r3, [r7, #20]
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c01c:	69bb      	ldr	r3, [r7, #24]
 800c01e:	1c5a      	adds	r2, r3, #1
 800c020:	61ba      	str	r2, [r7, #24]
 800c022:	693a      	ldr	r2, [r7, #16]
 800c024:	4413      	add	r3, r2
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c02a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c02c:	2b1f      	cmp	r3, #31
 800c02e:	d940      	bls.n	800c0b2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c032:	2b2f      	cmp	r3, #47	; 0x2f
 800c034:	d006      	beq.n	800c044 <create_name+0x48>
 800c036:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c038:	2b5c      	cmp	r3, #92	; 0x5c
 800c03a:	d110      	bne.n	800c05e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c03c:	e002      	b.n	800c044 <create_name+0x48>
 800c03e:	69bb      	ldr	r3, [r7, #24]
 800c040:	3301      	adds	r3, #1
 800c042:	61bb      	str	r3, [r7, #24]
 800c044:	693a      	ldr	r2, [r7, #16]
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	4413      	add	r3, r2
 800c04a:	781b      	ldrb	r3, [r3, #0]
 800c04c:	2b2f      	cmp	r3, #47	; 0x2f
 800c04e:	d0f6      	beq.n	800c03e <create_name+0x42>
 800c050:	693a      	ldr	r2, [r7, #16]
 800c052:	69bb      	ldr	r3, [r7, #24]
 800c054:	4413      	add	r3, r2
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	2b5c      	cmp	r3, #92	; 0x5c
 800c05a:	d0f0      	beq.n	800c03e <create_name+0x42>
			break;
 800c05c:	e02a      	b.n	800c0b4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	2bfe      	cmp	r3, #254	; 0xfe
 800c062:	d901      	bls.n	800c068 <create_name+0x6c>
 800c064:	2306      	movs	r3, #6
 800c066:	e17d      	b.n	800c364 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c068:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c06e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c070:	2101      	movs	r1, #1
 800c072:	4618      	mov	r0, r3
 800c074:	f001 fc4e 	bl	800d914 <ff_convert>
 800c078:	4603      	mov	r3, r0
 800c07a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c07c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d101      	bne.n	800c086 <create_name+0x8a>
 800c082:	2306      	movs	r3, #6
 800c084:	e16e      	b.n	800c364 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c086:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c088:	2b7f      	cmp	r3, #127	; 0x7f
 800c08a:	d809      	bhi.n	800c0a0 <create_name+0xa4>
 800c08c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c08e:	4619      	mov	r1, r3
 800c090:	488d      	ldr	r0, [pc, #564]	; (800c2c8 <create_name+0x2cc>)
 800c092:	f7fe fc02 	bl	800a89a <chk_chr>
 800c096:	4603      	mov	r3, r0
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d001      	beq.n	800c0a0 <create_name+0xa4>
 800c09c:	2306      	movs	r3, #6
 800c09e:	e161      	b.n	800c364 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c0a0:	697b      	ldr	r3, [r7, #20]
 800c0a2:	1c5a      	adds	r2, r3, #1
 800c0a4:	617a      	str	r2, [r7, #20]
 800c0a6:	005b      	lsls	r3, r3, #1
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	4413      	add	r3, r2
 800c0ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c0ae:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c0b0:	e7b4      	b.n	800c01c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c0b2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c0b4:	693a      	ldr	r2, [r7, #16]
 800c0b6:	69bb      	ldr	r3, [r7, #24]
 800c0b8:	441a      	add	r2, r3
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c0be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c0c0:	2b1f      	cmp	r3, #31
 800c0c2:	d801      	bhi.n	800c0c8 <create_name+0xcc>
 800c0c4:	2304      	movs	r3, #4
 800c0c6:	e000      	b.n	800c0ca <create_name+0xce>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c0ce:	e011      	b.n	800c0f4 <create_name+0xf8>
		w = lfn[di - 1];
 800c0d0:	697a      	ldr	r2, [r7, #20]
 800c0d2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c0d6:	4413      	add	r3, r2
 800c0d8:	005b      	lsls	r3, r3, #1
 800c0da:	68fa      	ldr	r2, [r7, #12]
 800c0dc:	4413      	add	r3, r2
 800c0de:	881b      	ldrh	r3, [r3, #0]
 800c0e0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800c0e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c0e4:	2b20      	cmp	r3, #32
 800c0e6:	d002      	beq.n	800c0ee <create_name+0xf2>
 800c0e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c0ea:	2b2e      	cmp	r3, #46	; 0x2e
 800c0ec:	d106      	bne.n	800c0fc <create_name+0x100>
		di--;
 800c0ee:	697b      	ldr	r3, [r7, #20]
 800c0f0:	3b01      	subs	r3, #1
 800c0f2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d1ea      	bne.n	800c0d0 <create_name+0xd4>
 800c0fa:	e000      	b.n	800c0fe <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c0fc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	005b      	lsls	r3, r3, #1
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	4413      	add	r3, r2
 800c106:	2200      	movs	r2, #0
 800c108:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d101      	bne.n	800c114 <create_name+0x118>
 800c110:	2306      	movs	r3, #6
 800c112:	e127      	b.n	800c364 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	3324      	adds	r3, #36	; 0x24
 800c118:	220b      	movs	r2, #11
 800c11a:	2120      	movs	r1, #32
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7fe fb7a 	bl	800a816 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c122:	2300      	movs	r3, #0
 800c124:	61bb      	str	r3, [r7, #24]
 800c126:	e002      	b.n	800c12e <create_name+0x132>
 800c128:	69bb      	ldr	r3, [r7, #24]
 800c12a:	3301      	adds	r3, #1
 800c12c:	61bb      	str	r3, [r7, #24]
 800c12e:	69bb      	ldr	r3, [r7, #24]
 800c130:	005b      	lsls	r3, r3, #1
 800c132:	68fa      	ldr	r2, [r7, #12]
 800c134:	4413      	add	r3, r2
 800c136:	881b      	ldrh	r3, [r3, #0]
 800c138:	2b20      	cmp	r3, #32
 800c13a:	d0f5      	beq.n	800c128 <create_name+0x12c>
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	005b      	lsls	r3, r3, #1
 800c140:	68fa      	ldr	r2, [r7, #12]
 800c142:	4413      	add	r3, r2
 800c144:	881b      	ldrh	r3, [r3, #0]
 800c146:	2b2e      	cmp	r3, #46	; 0x2e
 800c148:	d0ee      	beq.n	800c128 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c14a:	69bb      	ldr	r3, [r7, #24]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d009      	beq.n	800c164 <create_name+0x168>
 800c150:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c154:	f043 0303 	orr.w	r3, r3, #3
 800c158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c15c:	e002      	b.n	800c164 <create_name+0x168>
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	3b01      	subs	r3, #1
 800c162:	617b      	str	r3, [r7, #20]
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d009      	beq.n	800c17e <create_name+0x182>
 800c16a:	697a      	ldr	r2, [r7, #20]
 800c16c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c170:	4413      	add	r3, r2
 800c172:	005b      	lsls	r3, r3, #1
 800c174:	68fa      	ldr	r2, [r7, #12]
 800c176:	4413      	add	r3, r2
 800c178:	881b      	ldrh	r3, [r3, #0]
 800c17a:	2b2e      	cmp	r3, #46	; 0x2e
 800c17c:	d1ef      	bne.n	800c15e <create_name+0x162>

	i = b = 0; ni = 8;
 800c17e:	2300      	movs	r3, #0
 800c180:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c184:	2300      	movs	r3, #0
 800c186:	623b      	str	r3, [r7, #32]
 800c188:	2308      	movs	r3, #8
 800c18a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c18c:	69bb      	ldr	r3, [r7, #24]
 800c18e:	1c5a      	adds	r2, r3, #1
 800c190:	61ba      	str	r2, [r7, #24]
 800c192:	005b      	lsls	r3, r3, #1
 800c194:	68fa      	ldr	r2, [r7, #12]
 800c196:	4413      	add	r3, r2
 800c198:	881b      	ldrh	r3, [r3, #0]
 800c19a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c19c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	f000 8090 	beq.w	800c2c4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c1a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1a6:	2b20      	cmp	r3, #32
 800c1a8:	d006      	beq.n	800c1b8 <create_name+0x1bc>
 800c1aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c1ac:	2b2e      	cmp	r3, #46	; 0x2e
 800c1ae:	d10a      	bne.n	800c1c6 <create_name+0x1ca>
 800c1b0:	69ba      	ldr	r2, [r7, #24]
 800c1b2:	697b      	ldr	r3, [r7, #20]
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d006      	beq.n	800c1c6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c1b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1bc:	f043 0303 	orr.w	r3, r3, #3
 800c1c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c1c4:	e07d      	b.n	800c2c2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c1c6:	6a3a      	ldr	r2, [r7, #32]
 800c1c8:	69fb      	ldr	r3, [r7, #28]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d203      	bcs.n	800c1d6 <create_name+0x1da>
 800c1ce:	69ba      	ldr	r2, [r7, #24]
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d123      	bne.n	800c21e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c1d6:	69fb      	ldr	r3, [r7, #28]
 800c1d8:	2b0b      	cmp	r3, #11
 800c1da:	d106      	bne.n	800c1ea <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c1dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1e0:	f043 0303 	orr.w	r3, r3, #3
 800c1e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c1e8:	e075      	b.n	800c2d6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c1ea:	69ba      	ldr	r2, [r7, #24]
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d005      	beq.n	800c1fe <create_name+0x202>
 800c1f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1f6:	f043 0303 	orr.w	r3, r3, #3
 800c1fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800c1fe:	69ba      	ldr	r2, [r7, #24]
 800c200:	697b      	ldr	r3, [r7, #20]
 800c202:	429a      	cmp	r2, r3
 800c204:	d866      	bhi.n	800c2d4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	61bb      	str	r3, [r7, #24]
 800c20a:	2308      	movs	r3, #8
 800c20c:	623b      	str	r3, [r7, #32]
 800c20e:	230b      	movs	r3, #11
 800c210:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c212:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c216:	009b      	lsls	r3, r3, #2
 800c218:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c21c:	e051      	b.n	800c2c2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c21e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c220:	2b7f      	cmp	r3, #127	; 0x7f
 800c222:	d914      	bls.n	800c24e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c224:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c226:	2100      	movs	r1, #0
 800c228:	4618      	mov	r0, r3
 800c22a:	f001 fb73 	bl	800d914 <ff_convert>
 800c22e:	4603      	mov	r3, r0
 800c230:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c232:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c234:	2b00      	cmp	r3, #0
 800c236:	d004      	beq.n	800c242 <create_name+0x246>
 800c238:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c23a:	3b80      	subs	r3, #128	; 0x80
 800c23c:	4a23      	ldr	r2, [pc, #140]	; (800c2cc <create_name+0x2d0>)
 800c23e:	5cd3      	ldrb	r3, [r2, r3]
 800c240:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c242:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c246:	f043 0302 	orr.w	r3, r3, #2
 800c24a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c24e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c250:	2b00      	cmp	r3, #0
 800c252:	d007      	beq.n	800c264 <create_name+0x268>
 800c254:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c256:	4619      	mov	r1, r3
 800c258:	481d      	ldr	r0, [pc, #116]	; (800c2d0 <create_name+0x2d4>)
 800c25a:	f7fe fb1e 	bl	800a89a <chk_chr>
 800c25e:	4603      	mov	r3, r0
 800c260:	2b00      	cmp	r3, #0
 800c262:	d008      	beq.n	800c276 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c264:	235f      	movs	r3, #95	; 0x5f
 800c266:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c26c:	f043 0303 	orr.w	r3, r3, #3
 800c270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c274:	e01b      	b.n	800c2ae <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c276:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c278:	2b40      	cmp	r3, #64	; 0x40
 800c27a:	d909      	bls.n	800c290 <create_name+0x294>
 800c27c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c27e:	2b5a      	cmp	r3, #90	; 0x5a
 800c280:	d806      	bhi.n	800c290 <create_name+0x294>
					b |= 2;
 800c282:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c286:	f043 0302 	orr.w	r3, r3, #2
 800c28a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c28e:	e00e      	b.n	800c2ae <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c290:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c292:	2b60      	cmp	r3, #96	; 0x60
 800c294:	d90b      	bls.n	800c2ae <create_name+0x2b2>
 800c296:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c298:	2b7a      	cmp	r3, #122	; 0x7a
 800c29a:	d808      	bhi.n	800c2ae <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c29c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2a0:	f043 0301 	orr.w	r3, r3, #1
 800c2a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c2a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c2aa:	3b20      	subs	r3, #32
 800c2ac:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c2ae:	6a3b      	ldr	r3, [r7, #32]
 800c2b0:	1c5a      	adds	r2, r3, #1
 800c2b2:	623a      	str	r2, [r7, #32]
 800c2b4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c2b6:	b2d1      	uxtb	r1, r2
 800c2b8:	687a      	ldr	r2, [r7, #4]
 800c2ba:	4413      	add	r3, r2
 800c2bc:	460a      	mov	r2, r1
 800c2be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c2c2:	e763      	b.n	800c18c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c2c4:	bf00      	nop
 800c2c6:	e006      	b.n	800c2d6 <create_name+0x2da>
 800c2c8:	08010fbc 	.word	0x08010fbc
 800c2cc:	08011060 	.word	0x08011060
 800c2d0:	08010fc8 	.word	0x08010fc8
			if (si > di) break;			/* No extension */
 800c2d4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c2dc:	2be5      	cmp	r3, #229	; 0xe5
 800c2de:	d103      	bne.n	800c2e8 <create_name+0x2ec>
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2205      	movs	r2, #5
 800c2e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	2b08      	cmp	r3, #8
 800c2ec:	d104      	bne.n	800c2f8 <create_name+0x2fc>
 800c2ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2f2:	009b      	lsls	r3, r3, #2
 800c2f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c2f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c2fc:	f003 030c 	and.w	r3, r3, #12
 800c300:	2b0c      	cmp	r3, #12
 800c302:	d005      	beq.n	800c310 <create_name+0x314>
 800c304:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c308:	f003 0303 	and.w	r3, r3, #3
 800c30c:	2b03      	cmp	r3, #3
 800c30e:	d105      	bne.n	800c31c <create_name+0x320>
 800c310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c314:	f043 0302 	orr.w	r3, r3, #2
 800c318:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c31c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c320:	f003 0302 	and.w	r3, r3, #2
 800c324:	2b00      	cmp	r3, #0
 800c326:	d117      	bne.n	800c358 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c328:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c32c:	f003 0303 	and.w	r3, r3, #3
 800c330:	2b01      	cmp	r3, #1
 800c332:	d105      	bne.n	800c340 <create_name+0x344>
 800c334:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c338:	f043 0310 	orr.w	r3, r3, #16
 800c33c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c340:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c344:	f003 030c 	and.w	r3, r3, #12
 800c348:	2b04      	cmp	r3, #4
 800c34a:	d105      	bne.n	800c358 <create_name+0x35c>
 800c34c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c350:	f043 0308 	orr.w	r3, r3, #8
 800c354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c35e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800c362:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c364:	4618      	mov	r0, r3
 800c366:	3728      	adds	r7, #40	; 0x28
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}

0800c36c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b086      	sub	sp, #24
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c380:	e002      	b.n	800c388 <follow_path+0x1c>
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	3301      	adds	r3, #1
 800c386:	603b      	str	r3, [r7, #0]
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	781b      	ldrb	r3, [r3, #0]
 800c38c:	2b2f      	cmp	r3, #47	; 0x2f
 800c38e:	d0f8      	beq.n	800c382 <follow_path+0x16>
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	2b5c      	cmp	r3, #92	; 0x5c
 800c396:	d0f4      	beq.n	800c382 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	2200      	movs	r2, #0
 800c39c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	781b      	ldrb	r3, [r3, #0]
 800c3a2:	2b1f      	cmp	r3, #31
 800c3a4:	d80a      	bhi.n	800c3bc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2280      	movs	r2, #128	; 0x80
 800c3aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800c3ae:	2100      	movs	r1, #0
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f7ff f81f 	bl	800b3f4 <dir_sdi>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	75fb      	strb	r3, [r7, #23]
 800c3ba:	e048      	b.n	800c44e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c3bc:	463b      	mov	r3, r7
 800c3be:	4619      	mov	r1, r3
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f7ff fe1b 	bl	800bffc <create_name>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c3ca:	7dfb      	ldrb	r3, [r7, #23]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d139      	bne.n	800c444 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f7ff fb7c 	bl	800bace <dir_find>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c3e0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c3e2:	7dfb      	ldrb	r3, [r7, #23]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d00a      	beq.n	800c3fe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c3e8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ea:	2b04      	cmp	r3, #4
 800c3ec:	d12c      	bne.n	800c448 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c3ee:	7afb      	ldrb	r3, [r7, #11]
 800c3f0:	f003 0304 	and.w	r3, r3, #4
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d127      	bne.n	800c448 <follow_path+0xdc>
 800c3f8:	2305      	movs	r3, #5
 800c3fa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c3fc:	e024      	b.n	800c448 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c3fe:	7afb      	ldrb	r3, [r7, #11]
 800c400:	f003 0304 	and.w	r3, r3, #4
 800c404:	2b00      	cmp	r3, #0
 800c406:	d121      	bne.n	800c44c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c408:	693b      	ldr	r3, [r7, #16]
 800c40a:	799b      	ldrb	r3, [r3, #6]
 800c40c:	f003 0310 	and.w	r3, r3, #16
 800c410:	2b00      	cmp	r3, #0
 800c412:	d102      	bne.n	800c41a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c414:	2305      	movs	r3, #5
 800c416:	75fb      	strb	r3, [r7, #23]
 800c418:	e019      	b.n	800c44e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	695b      	ldr	r3, [r3, #20]
 800c424:	68fa      	ldr	r2, [r7, #12]
 800c426:	8992      	ldrh	r2, [r2, #12]
 800c428:	fbb3 f0f2 	udiv	r0, r3, r2
 800c42c:	fb00 f202 	mul.w	r2, r0, r2
 800c430:	1a9b      	subs	r3, r3, r2
 800c432:	440b      	add	r3, r1
 800c434:	4619      	mov	r1, r3
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f7ff f982 	bl	800b740 <ld_clust>
 800c43c:	4602      	mov	r2, r0
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c442:	e7bb      	b.n	800c3bc <follow_path+0x50>
			if (res != FR_OK) break;
 800c444:	bf00      	nop
 800c446:	e002      	b.n	800c44e <follow_path+0xe2>
				break;
 800c448:	bf00      	nop
 800c44a:	e000      	b.n	800c44e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c44c:	bf00      	nop
			}
		}
	}

	return res;
 800c44e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c450:	4618      	mov	r0, r3
 800c452:	3718      	adds	r7, #24
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}

0800c458 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c458:	b480      	push	{r7}
 800c45a:	b087      	sub	sp, #28
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c460:	f04f 33ff 	mov.w	r3, #4294967295
 800c464:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d031      	beq.n	800c4d2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	617b      	str	r3, [r7, #20]
 800c474:	e002      	b.n	800c47c <get_ldnumber+0x24>
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	3301      	adds	r3, #1
 800c47a:	617b      	str	r3, [r7, #20]
 800c47c:	697b      	ldr	r3, [r7, #20]
 800c47e:	781b      	ldrb	r3, [r3, #0]
 800c480:	2b1f      	cmp	r3, #31
 800c482:	d903      	bls.n	800c48c <get_ldnumber+0x34>
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	781b      	ldrb	r3, [r3, #0]
 800c488:	2b3a      	cmp	r3, #58	; 0x3a
 800c48a:	d1f4      	bne.n	800c476 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c48c:	697b      	ldr	r3, [r7, #20]
 800c48e:	781b      	ldrb	r3, [r3, #0]
 800c490:	2b3a      	cmp	r3, #58	; 0x3a
 800c492:	d11c      	bne.n	800c4ce <get_ldnumber+0x76>
			tp = *path;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	1c5a      	adds	r2, r3, #1
 800c49e:	60fa      	str	r2, [r7, #12]
 800c4a0:	781b      	ldrb	r3, [r3, #0]
 800c4a2:	3b30      	subs	r3, #48	; 0x30
 800c4a4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	2b09      	cmp	r3, #9
 800c4aa:	d80e      	bhi.n	800c4ca <get_ldnumber+0x72>
 800c4ac:	68fa      	ldr	r2, [r7, #12]
 800c4ae:	697b      	ldr	r3, [r7, #20]
 800c4b0:	429a      	cmp	r2, r3
 800c4b2:	d10a      	bne.n	800c4ca <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c4b4:	68bb      	ldr	r3, [r7, #8]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d107      	bne.n	800c4ca <get_ldnumber+0x72>
					vol = (int)i;
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	3301      	adds	r3, #1
 800c4c2:	617b      	str	r3, [r7, #20]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	697a      	ldr	r2, [r7, #20]
 800c4c8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	e002      	b.n	800c4d4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c4ce:	2300      	movs	r3, #0
 800c4d0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c4d2:	693b      	ldr	r3, [r7, #16]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	371c      	adds	r7, #28
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr

0800c4e0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b082      	sub	sp, #8
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	70da      	strb	r2, [r3, #3]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c4f6:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c4f8:	6839      	ldr	r1, [r7, #0]
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f7fe fb98 	bl	800ac30 <move_window>
 800c500:	4603      	mov	r3, r0
 800c502:	2b00      	cmp	r3, #0
 800c504:	d001      	beq.n	800c50a <check_fs+0x2a>
 800c506:	2304      	movs	r3, #4
 800c508:	e038      	b.n	800c57c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	3338      	adds	r3, #56	; 0x38
 800c50e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c512:	4618      	mov	r0, r3
 800c514:	f7fe f8dc 	bl	800a6d0 <ld_word>
 800c518:	4603      	mov	r3, r0
 800c51a:	461a      	mov	r2, r3
 800c51c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c520:	429a      	cmp	r2, r3
 800c522:	d001      	beq.n	800c528 <check_fs+0x48>
 800c524:	2303      	movs	r3, #3
 800c526:	e029      	b.n	800c57c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c52e:	2be9      	cmp	r3, #233	; 0xe9
 800c530:	d009      	beq.n	800c546 <check_fs+0x66>
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c538:	2beb      	cmp	r3, #235	; 0xeb
 800c53a:	d11e      	bne.n	800c57a <check_fs+0x9a>
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c542:	2b90      	cmp	r3, #144	; 0x90
 800c544:	d119      	bne.n	800c57a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	3338      	adds	r3, #56	; 0x38
 800c54a:	3336      	adds	r3, #54	; 0x36
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7fe f8d7 	bl	800a700 <ld_dword>
 800c552:	4603      	mov	r3, r0
 800c554:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c558:	4a0a      	ldr	r2, [pc, #40]	; (800c584 <check_fs+0xa4>)
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d101      	bne.n	800c562 <check_fs+0x82>
 800c55e:	2300      	movs	r3, #0
 800c560:	e00c      	b.n	800c57c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	3338      	adds	r3, #56	; 0x38
 800c566:	3352      	adds	r3, #82	; 0x52
 800c568:	4618      	mov	r0, r3
 800c56a:	f7fe f8c9 	bl	800a700 <ld_dword>
 800c56e:	4603      	mov	r3, r0
 800c570:	4a05      	ldr	r2, [pc, #20]	; (800c588 <check_fs+0xa8>)
 800c572:	4293      	cmp	r3, r2
 800c574:	d101      	bne.n	800c57a <check_fs+0x9a>
 800c576:	2300      	movs	r3, #0
 800c578:	e000      	b.n	800c57c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c57a:	2302      	movs	r3, #2
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3708      	adds	r7, #8
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}
 800c584:	00544146 	.word	0x00544146
 800c588:	33544146 	.word	0x33544146

0800c58c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b096      	sub	sp, #88	; 0x58
 800c590:	af00      	add	r7, sp, #0
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	60b9      	str	r1, [r7, #8]
 800c596:	4613      	mov	r3, r2
 800c598:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	2200      	movs	r2, #0
 800c59e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c5a0:	68f8      	ldr	r0, [r7, #12]
 800c5a2:	f7ff ff59 	bl	800c458 <get_ldnumber>
 800c5a6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c5a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	da01      	bge.n	800c5b2 <find_volume+0x26>
 800c5ae:	230b      	movs	r3, #11
 800c5b0:	e265      	b.n	800ca7e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c5b2:	4a9f      	ldr	r2, [pc, #636]	; (800c830 <find_volume+0x2a4>)
 800c5b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5ba:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d101      	bne.n	800c5c6 <find_volume+0x3a>
 800c5c2:	230c      	movs	r3, #12
 800c5c4:	e25b      	b.n	800ca7e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c5ca:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c5cc:	79fb      	ldrb	r3, [r7, #7]
 800c5ce:	f023 0301 	bic.w	r3, r3, #1
 800c5d2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5d6:	781b      	ldrb	r3, [r3, #0]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d01a      	beq.n	800c612 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c5dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5de:	785b      	ldrb	r3, [r3, #1]
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f7fd ffd7 	bl	800a594 <disk_status>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c5ec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c5f0:	f003 0301 	and.w	r3, r3, #1
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d10c      	bne.n	800c612 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c5f8:	79fb      	ldrb	r3, [r7, #7]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d007      	beq.n	800c60e <find_volume+0x82>
 800c5fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c602:	f003 0304 	and.w	r3, r3, #4
 800c606:	2b00      	cmp	r3, #0
 800c608:	d001      	beq.n	800c60e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c60a:	230a      	movs	r3, #10
 800c60c:	e237      	b.n	800ca7e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800c60e:	2300      	movs	r3, #0
 800c610:	e235      	b.n	800ca7e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c614:	2200      	movs	r2, #0
 800c616:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c61a:	b2da      	uxtb	r2, r3
 800c61c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c61e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c622:	785b      	ldrb	r3, [r3, #1]
 800c624:	4618      	mov	r0, r3
 800c626:	f7fd ffcf 	bl	800a5c8 <disk_initialize>
 800c62a:	4603      	mov	r3, r0
 800c62c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c630:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c634:	f003 0301 	and.w	r3, r3, #1
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d001      	beq.n	800c640 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c63c:	2303      	movs	r3, #3
 800c63e:	e21e      	b.n	800ca7e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c640:	79fb      	ldrb	r3, [r7, #7]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d007      	beq.n	800c656 <find_volume+0xca>
 800c646:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c64a:	f003 0304 	and.w	r3, r3, #4
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d001      	beq.n	800c656 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c652:	230a      	movs	r3, #10
 800c654:	e213      	b.n	800ca7e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c658:	7858      	ldrb	r0, [r3, #1]
 800c65a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c65c:	330c      	adds	r3, #12
 800c65e:	461a      	mov	r2, r3
 800c660:	2102      	movs	r1, #2
 800c662:	f7fe f817 	bl	800a694 <disk_ioctl>
 800c666:	4603      	mov	r3, r0
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d001      	beq.n	800c670 <find_volume+0xe4>
 800c66c:	2301      	movs	r3, #1
 800c66e:	e206      	b.n	800ca7e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c672:	899b      	ldrh	r3, [r3, #12]
 800c674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c678:	d80d      	bhi.n	800c696 <find_volume+0x10a>
 800c67a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c67c:	899b      	ldrh	r3, [r3, #12]
 800c67e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c682:	d308      	bcc.n	800c696 <find_volume+0x10a>
 800c684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c686:	899b      	ldrh	r3, [r3, #12]
 800c688:	461a      	mov	r2, r3
 800c68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c68c:	899b      	ldrh	r3, [r3, #12]
 800c68e:	3b01      	subs	r3, #1
 800c690:	4013      	ands	r3, r2
 800c692:	2b00      	cmp	r3, #0
 800c694:	d001      	beq.n	800c69a <find_volume+0x10e>
 800c696:	2301      	movs	r3, #1
 800c698:	e1f1      	b.n	800ca7e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c69a:	2300      	movs	r3, #0
 800c69c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c69e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c6a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c6a2:	f7ff ff1d 	bl	800c4e0 <check_fs>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c6ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c6b0:	2b02      	cmp	r3, #2
 800c6b2:	d149      	bne.n	800c748 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	643b      	str	r3, [r7, #64]	; 0x40
 800c6b8:	e01e      	b.n	800c6f8 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6bc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800c6c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6c2:	011b      	lsls	r3, r3, #4
 800c6c4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c6c8:	4413      	add	r3, r2
 800c6ca:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ce:	3304      	adds	r3, #4
 800c6d0:	781b      	ldrb	r3, [r3, #0]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d006      	beq.n	800c6e4 <find_volume+0x158>
 800c6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6d8:	3308      	adds	r3, #8
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7fe f810 	bl	800a700 <ld_dword>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	e000      	b.n	800c6e6 <find_volume+0x15a>
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	3358      	adds	r3, #88	; 0x58
 800c6ec:	443b      	add	r3, r7
 800c6ee:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c6f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	643b      	str	r3, [r7, #64]	; 0x40
 800c6f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c6fa:	2b03      	cmp	r3, #3
 800c6fc:	d9dd      	bls.n	800c6ba <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c6fe:	2300      	movs	r3, #0
 800c700:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c704:	2b00      	cmp	r3, #0
 800c706:	d002      	beq.n	800c70e <find_volume+0x182>
 800c708:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c70a:	3b01      	subs	r3, #1
 800c70c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c70e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	3358      	adds	r3, #88	; 0x58
 800c714:	443b      	add	r3, r7
 800c716:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c71a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c71c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d005      	beq.n	800c72e <find_volume+0x1a2>
 800c722:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c724:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c726:	f7ff fedb 	bl	800c4e0 <check_fs>
 800c72a:	4603      	mov	r3, r0
 800c72c:	e000      	b.n	800c730 <find_volume+0x1a4>
 800c72e:	2303      	movs	r3, #3
 800c730:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c734:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c738:	2b01      	cmp	r3, #1
 800c73a:	d905      	bls.n	800c748 <find_volume+0x1bc>
 800c73c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c73e:	3301      	adds	r3, #1
 800c740:	643b      	str	r3, [r7, #64]	; 0x40
 800c742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c744:	2b03      	cmp	r3, #3
 800c746:	d9e2      	bls.n	800c70e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c748:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c74c:	2b04      	cmp	r3, #4
 800c74e:	d101      	bne.n	800c754 <find_volume+0x1c8>
 800c750:	2301      	movs	r3, #1
 800c752:	e194      	b.n	800ca7e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c754:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c758:	2b01      	cmp	r3, #1
 800c75a:	d901      	bls.n	800c760 <find_volume+0x1d4>
 800c75c:	230d      	movs	r3, #13
 800c75e:	e18e      	b.n	800ca7e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c762:	3338      	adds	r3, #56	; 0x38
 800c764:	330b      	adds	r3, #11
 800c766:	4618      	mov	r0, r3
 800c768:	f7fd ffb2 	bl	800a6d0 <ld_word>
 800c76c:	4603      	mov	r3, r0
 800c76e:	461a      	mov	r2, r3
 800c770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c772:	899b      	ldrh	r3, [r3, #12]
 800c774:	429a      	cmp	r2, r3
 800c776:	d001      	beq.n	800c77c <find_volume+0x1f0>
 800c778:	230d      	movs	r3, #13
 800c77a:	e180      	b.n	800ca7e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c77e:	3338      	adds	r3, #56	; 0x38
 800c780:	3316      	adds	r3, #22
 800c782:	4618      	mov	r0, r3
 800c784:	f7fd ffa4 	bl	800a6d0 <ld_word>
 800c788:	4603      	mov	r3, r0
 800c78a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c78c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d106      	bne.n	800c7a0 <find_volume+0x214>
 800c792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c794:	3338      	adds	r3, #56	; 0x38
 800c796:	3324      	adds	r3, #36	; 0x24
 800c798:	4618      	mov	r0, r3
 800c79a:	f7fd ffb1 	bl	800a700 <ld_dword>
 800c79e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800c7a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c7a4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c7a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7a8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800c7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ae:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c7b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7b2:	789b      	ldrb	r3, [r3, #2]
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d005      	beq.n	800c7c4 <find_volume+0x238>
 800c7b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ba:	789b      	ldrb	r3, [r3, #2]
 800c7bc:	2b02      	cmp	r3, #2
 800c7be:	d001      	beq.n	800c7c4 <find_volume+0x238>
 800c7c0:	230d      	movs	r3, #13
 800c7c2:	e15c      	b.n	800ca7e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c7c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7c6:	789b      	ldrb	r3, [r3, #2]
 800c7c8:	461a      	mov	r2, r3
 800c7ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c7cc:	fb02 f303 	mul.w	r3, r2, r3
 800c7d0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c7d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c7d8:	b29a      	uxth	r2, r3
 800c7da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7dc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c7de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7e0:	895b      	ldrh	r3, [r3, #10]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d008      	beq.n	800c7f8 <find_volume+0x26c>
 800c7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7e8:	895b      	ldrh	r3, [r3, #10]
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7ee:	895b      	ldrh	r3, [r3, #10]
 800c7f0:	3b01      	subs	r3, #1
 800c7f2:	4013      	ands	r3, r2
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d001      	beq.n	800c7fc <find_volume+0x270>
 800c7f8:	230d      	movs	r3, #13
 800c7fa:	e140      	b.n	800ca7e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c7fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7fe:	3338      	adds	r3, #56	; 0x38
 800c800:	3311      	adds	r3, #17
 800c802:	4618      	mov	r0, r3
 800c804:	f7fd ff64 	bl	800a6d0 <ld_word>
 800c808:	4603      	mov	r3, r0
 800c80a:	461a      	mov	r2, r3
 800c80c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c80e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c812:	891b      	ldrh	r3, [r3, #8]
 800c814:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c816:	8992      	ldrh	r2, [r2, #12]
 800c818:	0952      	lsrs	r2, r2, #5
 800c81a:	b292      	uxth	r2, r2
 800c81c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c820:	fb01 f202 	mul.w	r2, r1, r2
 800c824:	1a9b      	subs	r3, r3, r2
 800c826:	b29b      	uxth	r3, r3
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d003      	beq.n	800c834 <find_volume+0x2a8>
 800c82c:	230d      	movs	r3, #13
 800c82e:	e126      	b.n	800ca7e <find_volume+0x4f2>
 800c830:	24003444 	.word	0x24003444

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c836:	3338      	adds	r3, #56	; 0x38
 800c838:	3313      	adds	r3, #19
 800c83a:	4618      	mov	r0, r3
 800c83c:	f7fd ff48 	bl	800a6d0 <ld_word>
 800c840:	4603      	mov	r3, r0
 800c842:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c844:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c846:	2b00      	cmp	r3, #0
 800c848:	d106      	bne.n	800c858 <find_volume+0x2cc>
 800c84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c84c:	3338      	adds	r3, #56	; 0x38
 800c84e:	3320      	adds	r3, #32
 800c850:	4618      	mov	r0, r3
 800c852:	f7fd ff55 	bl	800a700 <ld_dword>
 800c856:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c85a:	3338      	adds	r3, #56	; 0x38
 800c85c:	330e      	adds	r3, #14
 800c85e:	4618      	mov	r0, r3
 800c860:	f7fd ff36 	bl	800a6d0 <ld_word>
 800c864:	4603      	mov	r3, r0
 800c866:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c868:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d101      	bne.n	800c872 <find_volume+0x2e6>
 800c86e:	230d      	movs	r3, #13
 800c870:	e105      	b.n	800ca7e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c872:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c876:	4413      	add	r3, r2
 800c878:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c87a:	8911      	ldrh	r1, [r2, #8]
 800c87c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c87e:	8992      	ldrh	r2, [r2, #12]
 800c880:	0952      	lsrs	r2, r2, #5
 800c882:	b292      	uxth	r2, r2
 800c884:	fbb1 f2f2 	udiv	r2, r1, r2
 800c888:	b292      	uxth	r2, r2
 800c88a:	4413      	add	r3, r2
 800c88c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c88e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c892:	429a      	cmp	r2, r3
 800c894:	d201      	bcs.n	800c89a <find_volume+0x30e>
 800c896:	230d      	movs	r3, #13
 800c898:	e0f1      	b.n	800ca7e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c89a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c89e:	1ad3      	subs	r3, r2, r3
 800c8a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c8a2:	8952      	ldrh	r2, [r2, #10]
 800c8a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8a8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c8aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d101      	bne.n	800c8b4 <find_volume+0x328>
 800c8b0:	230d      	movs	r3, #13
 800c8b2:	e0e4      	b.n	800ca7e <find_volume+0x4f2>
		fmt = FS_FAT32;
 800c8b4:	2303      	movs	r3, #3
 800c8b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8bc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d802      	bhi.n	800c8ca <find_volume+0x33e>
 800c8c4:	2302      	movs	r3, #2
 800c8c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c8ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8cc:	f640 72f5 	movw	r2, #4085	; 0xff5
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d802      	bhi.n	800c8da <find_volume+0x34e>
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c8da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8dc:	1c9a      	adds	r2, r3, #2
 800c8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8e0:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800c8e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c8e6:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c8e8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c8ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c8ec:	441a      	add	r2, r3
 800c8ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8f0:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800c8f2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f6:	441a      	add	r2, r3
 800c8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8fa:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800c8fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c900:	2b03      	cmp	r3, #3
 800c902:	d11e      	bne.n	800c942 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c906:	3338      	adds	r3, #56	; 0x38
 800c908:	332a      	adds	r3, #42	; 0x2a
 800c90a:	4618      	mov	r0, r3
 800c90c:	f7fd fee0 	bl	800a6d0 <ld_word>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d001      	beq.n	800c91a <find_volume+0x38e>
 800c916:	230d      	movs	r3, #13
 800c918:	e0b1      	b.n	800ca7e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c91a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c91c:	891b      	ldrh	r3, [r3, #8]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d001      	beq.n	800c926 <find_volume+0x39a>
 800c922:	230d      	movs	r3, #13
 800c924:	e0ab      	b.n	800ca7e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c928:	3338      	adds	r3, #56	; 0x38
 800c92a:	332c      	adds	r3, #44	; 0x2c
 800c92c:	4618      	mov	r0, r3
 800c92e:	f7fd fee7 	bl	800a700 <ld_dword>
 800c932:	4602      	mov	r2, r0
 800c934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c936:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c93a:	69db      	ldr	r3, [r3, #28]
 800c93c:	009b      	lsls	r3, r3, #2
 800c93e:	647b      	str	r3, [r7, #68]	; 0x44
 800c940:	e01f      	b.n	800c982 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c944:	891b      	ldrh	r3, [r3, #8]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d101      	bne.n	800c94e <find_volume+0x3c2>
 800c94a:	230d      	movs	r3, #13
 800c94c:	e097      	b.n	800ca7e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c950:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c954:	441a      	add	r2, r3
 800c956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c958:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c95a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c95e:	2b02      	cmp	r3, #2
 800c960:	d103      	bne.n	800c96a <find_volume+0x3de>
 800c962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c964:	69db      	ldr	r3, [r3, #28]
 800c966:	005b      	lsls	r3, r3, #1
 800c968:	e00a      	b.n	800c980 <find_volume+0x3f4>
 800c96a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c96c:	69da      	ldr	r2, [r3, #28]
 800c96e:	4613      	mov	r3, r2
 800c970:	005b      	lsls	r3, r3, #1
 800c972:	4413      	add	r3, r2
 800c974:	085a      	lsrs	r2, r3, #1
 800c976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c978:	69db      	ldr	r3, [r3, #28]
 800c97a:	f003 0301 	and.w	r3, r3, #1
 800c97e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c980:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c984:	6a1a      	ldr	r2, [r3, #32]
 800c986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c988:	899b      	ldrh	r3, [r3, #12]
 800c98a:	4619      	mov	r1, r3
 800c98c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c98e:	440b      	add	r3, r1
 800c990:	3b01      	subs	r3, #1
 800c992:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c994:	8989      	ldrh	r1, [r1, #12]
 800c996:	fbb3 f3f1 	udiv	r3, r3, r1
 800c99a:	429a      	cmp	r2, r3
 800c99c:	d201      	bcs.n	800c9a2 <find_volume+0x416>
 800c99e:	230d      	movs	r3, #13
 800c9a0:	e06d      	b.n	800ca7e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c9a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c9a8:	619a      	str	r2, [r3, #24]
 800c9aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ac:	699a      	ldr	r2, [r3, #24]
 800c9ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9b0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800c9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9b4:	2280      	movs	r2, #128	; 0x80
 800c9b6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c9b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c9bc:	2b03      	cmp	r3, #3
 800c9be:	d149      	bne.n	800ca54 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c9c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9c2:	3338      	adds	r3, #56	; 0x38
 800c9c4:	3330      	adds	r3, #48	; 0x30
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f7fd fe82 	bl	800a6d0 <ld_word>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	2b01      	cmp	r3, #1
 800c9d0:	d140      	bne.n	800ca54 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c9d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	4619      	mov	r1, r3
 800c9d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c9da:	f7fe f929 	bl	800ac30 <move_window>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d137      	bne.n	800ca54 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800c9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ec:	3338      	adds	r3, #56	; 0x38
 800c9ee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	f7fd fe6c 	bl	800a6d0 <ld_word>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ca00:	429a      	cmp	r2, r3
 800ca02:	d127      	bne.n	800ca54 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ca04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca06:	3338      	adds	r3, #56	; 0x38
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f7fd fe79 	bl	800a700 <ld_dword>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	4a1d      	ldr	r2, [pc, #116]	; (800ca88 <find_volume+0x4fc>)
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d11e      	bne.n	800ca54 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ca16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca18:	3338      	adds	r3, #56	; 0x38
 800ca1a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f7fd fe6e 	bl	800a700 <ld_dword>
 800ca24:	4603      	mov	r3, r0
 800ca26:	4a19      	ldr	r2, [pc, #100]	; (800ca8c <find_volume+0x500>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d113      	bne.n	800ca54 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ca2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca2e:	3338      	adds	r3, #56	; 0x38
 800ca30:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ca34:	4618      	mov	r0, r3
 800ca36:	f7fd fe63 	bl	800a700 <ld_dword>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca3e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ca40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca42:	3338      	adds	r3, #56	; 0x38
 800ca44:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ca48:	4618      	mov	r0, r3
 800ca4a:	f7fd fe59 	bl	800a700 <ld_dword>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca52:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ca54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca56:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ca5a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ca5c:	4b0c      	ldr	r3, [pc, #48]	; (800ca90 <find_volume+0x504>)
 800ca5e:	881b      	ldrh	r3, [r3, #0]
 800ca60:	3301      	adds	r3, #1
 800ca62:	b29a      	uxth	r2, r3
 800ca64:	4b0a      	ldr	r3, [pc, #40]	; (800ca90 <find_volume+0x504>)
 800ca66:	801a      	strh	r2, [r3, #0]
 800ca68:	4b09      	ldr	r3, [pc, #36]	; (800ca90 <find_volume+0x504>)
 800ca6a:	881a      	ldrh	r2, [r3, #0]
 800ca6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca6e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800ca70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca72:	4a08      	ldr	r2, [pc, #32]	; (800ca94 <find_volume+0x508>)
 800ca74:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ca76:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ca78:	f7fe f872 	bl	800ab60 <clear_lock>
#endif
	return FR_OK;
 800ca7c:	2300      	movs	r3, #0
}
 800ca7e:	4618      	mov	r0, r3
 800ca80:	3758      	adds	r7, #88	; 0x58
 800ca82:	46bd      	mov	sp, r7
 800ca84:	bd80      	pop	{r7, pc}
 800ca86:	bf00      	nop
 800ca88:	41615252 	.word	0x41615252
 800ca8c:	61417272 	.word	0x61417272
 800ca90:	24003448 	.word	0x24003448
 800ca94:	2400346c 	.word	0x2400346c

0800ca98 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b084      	sub	sp, #16
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800caa2:	2309      	movs	r3, #9
 800caa4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d01c      	beq.n	800cae6 <validate+0x4e>
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d018      	beq.n	800cae6 <validate+0x4e>
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d013      	beq.n	800cae6 <validate+0x4e>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	889a      	ldrh	r2, [r3, #4]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	88db      	ldrh	r3, [r3, #6]
 800cac8:	429a      	cmp	r2, r3
 800caca:	d10c      	bne.n	800cae6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	785b      	ldrb	r3, [r3, #1]
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7fd fd5e 	bl	800a594 <disk_status>
 800cad8:	4603      	mov	r3, r0
 800cada:	f003 0301 	and.w	r3, r3, #1
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d101      	bne.n	800cae6 <validate+0x4e>
			res = FR_OK;
 800cae2:	2300      	movs	r3, #0
 800cae4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cae6:	7bfb      	ldrb	r3, [r7, #15]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d102      	bne.n	800caf2 <validate+0x5a>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	e000      	b.n	800caf4 <validate+0x5c>
 800caf2:	2300      	movs	r3, #0
 800caf4:	683a      	ldr	r2, [r7, #0]
 800caf6:	6013      	str	r3, [r2, #0]
	return res;
 800caf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3710      	adds	r7, #16
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
	...

0800cb04 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b088      	sub	sp, #32
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	4613      	mov	r3, r2
 800cb10:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cb16:	f107 0310 	add.w	r3, r7, #16
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7ff fc9c 	bl	800c458 <get_ldnumber>
 800cb20:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb22:	69fb      	ldr	r3, [r7, #28]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	da01      	bge.n	800cb2c <f_mount+0x28>
 800cb28:	230b      	movs	r3, #11
 800cb2a:	e02b      	b.n	800cb84 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cb2c:	4a17      	ldr	r2, [pc, #92]	; (800cb8c <f_mount+0x88>)
 800cb2e:	69fb      	ldr	r3, [r7, #28]
 800cb30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb34:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cb36:	69bb      	ldr	r3, [r7, #24]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d005      	beq.n	800cb48 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cb3c:	69b8      	ldr	r0, [r7, #24]
 800cb3e:	f7fe f80f 	bl	800ab60 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cb42:	69bb      	ldr	r3, [r7, #24]
 800cb44:	2200      	movs	r2, #0
 800cb46:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d002      	beq.n	800cb54 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	2200      	movs	r2, #0
 800cb52:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cb54:	68fa      	ldr	r2, [r7, #12]
 800cb56:	490d      	ldr	r1, [pc, #52]	; (800cb8c <f_mount+0x88>)
 800cb58:	69fb      	ldr	r3, [r7, #28]
 800cb5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d002      	beq.n	800cb6a <f_mount+0x66>
 800cb64:	79fb      	ldrb	r3, [r7, #7]
 800cb66:	2b01      	cmp	r3, #1
 800cb68:	d001      	beq.n	800cb6e <f_mount+0x6a>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	e00a      	b.n	800cb84 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cb6e:	f107 010c 	add.w	r1, r7, #12
 800cb72:	f107 0308 	add.w	r3, r7, #8
 800cb76:	2200      	movs	r2, #0
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f7ff fd07 	bl	800c58c <find_volume>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cb82:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	3720      	adds	r7, #32
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	24003444 	.word	0x24003444

0800cb90 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b09a      	sub	sp, #104	; 0x68
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	4613      	mov	r3, r2
 800cb9c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d101      	bne.n	800cba8 <f_open+0x18>
 800cba4:	2309      	movs	r3, #9
 800cba6:	e1bb      	b.n	800cf20 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cba8:	79fb      	ldrb	r3, [r7, #7]
 800cbaa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cbae:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cbb0:	79fa      	ldrb	r2, [r7, #7]
 800cbb2:	f107 0114 	add.w	r1, r7, #20
 800cbb6:	f107 0308 	add.w	r3, r7, #8
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f7ff fce6 	bl	800c58c <find_volume>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800cbc6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	f040 819f 	bne.w	800cf0e <f_open+0x37e>
		dj.obj.fs = fs;
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cbd4:	68ba      	ldr	r2, [r7, #8]
 800cbd6:	f107 0318 	add.w	r3, r7, #24
 800cbda:	4611      	mov	r1, r2
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f7ff fbc5 	bl	800c36c <follow_path>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cbe8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d11a      	bne.n	800cc26 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cbf0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800cbf4:	b25b      	sxtb	r3, r3
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	da03      	bge.n	800cc02 <f_open+0x72>
				res = FR_INVALID_NAME;
 800cbfa:	2306      	movs	r3, #6
 800cbfc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cc00:	e011      	b.n	800cc26 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cc02:	79fb      	ldrb	r3, [r7, #7]
 800cc04:	f023 0301 	bic.w	r3, r3, #1
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	bf14      	ite	ne
 800cc0c:	2301      	movne	r3, #1
 800cc0e:	2300      	moveq	r3, #0
 800cc10:	b2db      	uxtb	r3, r3
 800cc12:	461a      	mov	r2, r3
 800cc14:	f107 0318 	add.w	r3, r7, #24
 800cc18:	4611      	mov	r1, r2
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f7fd fe58 	bl	800a8d0 <chk_lock>
 800cc20:	4603      	mov	r3, r0
 800cc22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cc26:	79fb      	ldrb	r3, [r7, #7]
 800cc28:	f003 031c 	and.w	r3, r3, #28
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d07f      	beq.n	800cd30 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800cc30:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d017      	beq.n	800cc68 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cc38:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cc3c:	2b04      	cmp	r3, #4
 800cc3e:	d10e      	bne.n	800cc5e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cc40:	f7fd fea2 	bl	800a988 <enq_lock>
 800cc44:	4603      	mov	r3, r0
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d006      	beq.n	800cc58 <f_open+0xc8>
 800cc4a:	f107 0318 	add.w	r3, r7, #24
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f7fe fffe 	bl	800bc50 <dir_register>
 800cc54:	4603      	mov	r3, r0
 800cc56:	e000      	b.n	800cc5a <f_open+0xca>
 800cc58:	2312      	movs	r3, #18
 800cc5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cc5e:	79fb      	ldrb	r3, [r7, #7]
 800cc60:	f043 0308 	orr.w	r3, r3, #8
 800cc64:	71fb      	strb	r3, [r7, #7]
 800cc66:	e010      	b.n	800cc8a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cc68:	7fbb      	ldrb	r3, [r7, #30]
 800cc6a:	f003 0311 	and.w	r3, r3, #17
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d003      	beq.n	800cc7a <f_open+0xea>
					res = FR_DENIED;
 800cc72:	2307      	movs	r3, #7
 800cc74:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cc78:	e007      	b.n	800cc8a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cc7a:	79fb      	ldrb	r3, [r7, #7]
 800cc7c:	f003 0304 	and.w	r3, r3, #4
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d002      	beq.n	800cc8a <f_open+0xfa>
 800cc84:	2308      	movs	r3, #8
 800cc86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cc8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d168      	bne.n	800cd64 <f_open+0x1d4>
 800cc92:	79fb      	ldrb	r3, [r7, #7]
 800cc94:	f003 0308 	and.w	r3, r3, #8
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d063      	beq.n	800cd64 <f_open+0x1d4>
				dw = GET_FATTIME();
 800cc9c:	f7fd fa3c 	bl	800a118 <get_fattime>
 800cca0:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cca4:	330e      	adds	r3, #14
 800cca6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f7fd fd67 	bl	800a77c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ccae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccb0:	3316      	adds	r3, #22
 800ccb2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	f7fd fd61 	bl	800a77c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ccba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccbc:	330b      	adds	r3, #11
 800ccbe:	2220      	movs	r2, #32
 800ccc0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ccc6:	4611      	mov	r1, r2
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7fe fd39 	bl	800b740 <ld_clust>
 800ccce:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ccd0:	697b      	ldr	r3, [r7, #20]
 800ccd2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	f7fe fd51 	bl	800b77e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800ccdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccde:	331c      	adds	r3, #28
 800cce0:	2100      	movs	r1, #0
 800cce2:	4618      	mov	r0, r3
 800cce4:	f7fd fd4a 	bl	800a77c <st_dword>
					fs->wflag = 1;
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	2201      	movs	r2, #1
 800ccec:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ccee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d037      	beq.n	800cd64 <f_open+0x1d4>
						dw = fs->winsect;
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccf8:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800ccfa:	f107 0318 	add.w	r3, r7, #24
 800ccfe:	2200      	movs	r2, #0
 800cd00:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cd02:	4618      	mov	r0, r3
 800cd04:	f7fe fa41 	bl	800b18a <remove_chain>
 800cd08:	4603      	mov	r3, r0
 800cd0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800cd0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d126      	bne.n	800cd64 <f_open+0x1d4>
							res = move_window(fs, dw);
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7fd ff88 	bl	800ac30 <move_window>
 800cd20:	4603      	mov	r3, r0
 800cd22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cd2a:	3a01      	subs	r2, #1
 800cd2c:	615a      	str	r2, [r3, #20]
 800cd2e:	e019      	b.n	800cd64 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cd30:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d115      	bne.n	800cd64 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cd38:	7fbb      	ldrb	r3, [r7, #30]
 800cd3a:	f003 0310 	and.w	r3, r3, #16
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d003      	beq.n	800cd4a <f_open+0x1ba>
					res = FR_NO_FILE;
 800cd42:	2304      	movs	r3, #4
 800cd44:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800cd48:	e00c      	b.n	800cd64 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cd4a:	79fb      	ldrb	r3, [r7, #7]
 800cd4c:	f003 0302 	and.w	r3, r3, #2
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d007      	beq.n	800cd64 <f_open+0x1d4>
 800cd54:	7fbb      	ldrb	r3, [r7, #30]
 800cd56:	f003 0301 	and.w	r3, r3, #1
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d002      	beq.n	800cd64 <f_open+0x1d4>
						res = FR_DENIED;
 800cd5e:	2307      	movs	r3, #7
 800cd60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800cd64:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d128      	bne.n	800cdbe <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cd6c:	79fb      	ldrb	r3, [r7, #7]
 800cd6e:	f003 0308 	and.w	r3, r3, #8
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d003      	beq.n	800cd7e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800cd76:	79fb      	ldrb	r3, [r7, #7]
 800cd78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd7c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800cd86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cd8c:	79fb      	ldrb	r3, [r7, #7]
 800cd8e:	f023 0301 	bic.w	r3, r3, #1
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	bf14      	ite	ne
 800cd96:	2301      	movne	r3, #1
 800cd98:	2300      	moveq	r3, #0
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	461a      	mov	r2, r3
 800cd9e:	f107 0318 	add.w	r3, r7, #24
 800cda2:	4611      	mov	r1, r2
 800cda4:	4618      	mov	r0, r3
 800cda6:	f7fd fe11 	bl	800a9cc <inc_lock>
 800cdaa:	4602      	mov	r2, r0
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	691b      	ldr	r3, [r3, #16]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d102      	bne.n	800cdbe <f_open+0x22e>
 800cdb8:	2302      	movs	r3, #2
 800cdba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cdbe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	f040 80a3 	bne.w	800cf0e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cdcc:	4611      	mov	r1, r2
 800cdce:	4618      	mov	r0, r3
 800cdd0:	f7fe fcb6 	bl	800b740 <ld_clust>
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cdda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cddc:	331c      	adds	r3, #28
 800cdde:	4618      	mov	r0, r3
 800cde0:	f7fd fc8e 	bl	800a700 <ld_dword>
 800cde4:	4602      	mov	r2, r0
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2200      	movs	r2, #0
 800cdee:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cdf0:	697a      	ldr	r2, [r7, #20]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	88da      	ldrh	r2, [r3, #6]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	79fa      	ldrb	r2, [r7, #7]
 800ce02:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2200      	movs	r2, #0
 800ce08:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2200      	movs	r2, #0
 800ce14:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	3330      	adds	r3, #48	; 0x30
 800ce1a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ce1e:	2100      	movs	r1, #0
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7fd fcf8 	bl	800a816 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ce26:	79fb      	ldrb	r3, [r7, #7]
 800ce28:	f003 0320 	and.w	r3, r3, #32
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d06e      	beq.n	800cf0e <f_open+0x37e>
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	68db      	ldr	r3, [r3, #12]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d06a      	beq.n	800cf0e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	68da      	ldr	r2, [r3, #12]
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	895b      	ldrh	r3, [r3, #10]
 800ce44:	461a      	mov	r2, r3
 800ce46:	697b      	ldr	r3, [r7, #20]
 800ce48:	899b      	ldrh	r3, [r3, #12]
 800ce4a:	fb02 f303 	mul.w	r3, r2, r3
 800ce4e:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	68db      	ldr	r3, [r3, #12]
 800ce5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce5c:	e016      	b.n	800ce8c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7fd ffa1 	bl	800adaa <get_fat>
 800ce68:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800ce6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ce6c:	2b01      	cmp	r3, #1
 800ce6e:	d802      	bhi.n	800ce76 <f_open+0x2e6>
 800ce70:	2302      	movs	r3, #2
 800ce72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ce76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ce78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce7c:	d102      	bne.n	800ce84 <f_open+0x2f4>
 800ce7e:	2301      	movs	r3, #1
 800ce80:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce84:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ce86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce88:	1ad3      	subs	r3, r2, r3
 800ce8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce8c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d103      	bne.n	800ce9c <f_open+0x30c>
 800ce94:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ce96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	d8e0      	bhi.n	800ce5e <f_open+0x2ce>
				}
				fp->clust = clst;
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cea0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cea2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d131      	bne.n	800cf0e <f_open+0x37e>
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	899b      	ldrh	r3, [r3, #12]
 800ceae:	461a      	mov	r2, r3
 800ceb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ceb2:	fbb3 f1f2 	udiv	r1, r3, r2
 800ceb6:	fb01 f202 	mul.w	r2, r1, r2
 800ceba:	1a9b      	subs	r3, r3, r2
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d026      	beq.n	800cf0e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cec4:	4618      	mov	r0, r3
 800cec6:	f7fd ff51 	bl	800ad6c <clust2sect>
 800ceca:	64f8      	str	r0, [r7, #76]	; 0x4c
 800cecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d103      	bne.n	800ceda <f_open+0x34a>
						res = FR_INT_ERR;
 800ced2:	2302      	movs	r3, #2
 800ced4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ced8:	e019      	b.n	800cf0e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ceda:	697b      	ldr	r3, [r7, #20]
 800cedc:	899b      	ldrh	r3, [r3, #12]
 800cede:	461a      	mov	r2, r3
 800cee0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cee2:	fbb3 f2f2 	udiv	r2, r3, r2
 800cee6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cee8:	441a      	add	r2, r3
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ceee:	697b      	ldr	r3, [r7, #20]
 800cef0:	7858      	ldrb	r0, [r3, #1]
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	6a1a      	ldr	r2, [r3, #32]
 800cefc:	2301      	movs	r3, #1
 800cefe:	f7fd fb89 	bl	800a614 <disk_read>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d002      	beq.n	800cf0e <f_open+0x37e>
 800cf08:	2301      	movs	r3, #1
 800cf0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cf0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d002      	beq.n	800cf1c <f_open+0x38c>
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2200      	movs	r2, #0
 800cf1a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cf1c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3768      	adds	r7, #104	; 0x68
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}

0800cf28 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b08c      	sub	sp, #48	; 0x30
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	60f8      	str	r0, [r7, #12]
 800cf30:	60b9      	str	r1, [r7, #8]
 800cf32:	607a      	str	r2, [r7, #4]
 800cf34:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f107 0210 	add.w	r2, r7, #16
 800cf46:	4611      	mov	r1, r2
 800cf48:	4618      	mov	r0, r3
 800cf4a:	f7ff fda5 	bl	800ca98 <validate>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cf54:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d107      	bne.n	800cf6c <f_write+0x44>
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	7d5b      	ldrb	r3, [r3, #21]
 800cf60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800cf64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d002      	beq.n	800cf72 <f_write+0x4a>
 800cf6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf70:	e16a      	b.n	800d248 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	7d1b      	ldrb	r3, [r3, #20]
 800cf76:	f003 0302 	and.w	r3, r3, #2
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d101      	bne.n	800cf82 <f_write+0x5a>
 800cf7e:	2307      	movs	r3, #7
 800cf80:	e162      	b.n	800d248 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	699a      	ldr	r2, [r3, #24]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	441a      	add	r2, r3
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	699b      	ldr	r3, [r3, #24]
 800cf8e:	429a      	cmp	r2, r3
 800cf90:	f080 814c 	bcs.w	800d22c <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	699b      	ldr	r3, [r3, #24]
 800cf98:	43db      	mvns	r3, r3
 800cf9a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800cf9c:	e146      	b.n	800d22c <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	699b      	ldr	r3, [r3, #24]
 800cfa2:	693a      	ldr	r2, [r7, #16]
 800cfa4:	8992      	ldrh	r2, [r2, #12]
 800cfa6:	fbb3 f1f2 	udiv	r1, r3, r2
 800cfaa:	fb01 f202 	mul.w	r2, r1, r2
 800cfae:	1a9b      	subs	r3, r3, r2
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	f040 80f1 	bne.w	800d198 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	699b      	ldr	r3, [r3, #24]
 800cfba:	693a      	ldr	r2, [r7, #16]
 800cfbc:	8992      	ldrh	r2, [r2, #12]
 800cfbe:	fbb3 f3f2 	udiv	r3, r3, r2
 800cfc2:	693a      	ldr	r2, [r7, #16]
 800cfc4:	8952      	ldrh	r2, [r2, #10]
 800cfc6:	3a01      	subs	r2, #1
 800cfc8:	4013      	ands	r3, r2
 800cfca:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800cfcc:	69bb      	ldr	r3, [r7, #24]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d143      	bne.n	800d05a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	699b      	ldr	r3, [r3, #24]
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d10c      	bne.n	800cff4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	689b      	ldr	r3, [r3, #8]
 800cfde:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800cfe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d11a      	bne.n	800d01c <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	2100      	movs	r1, #0
 800cfea:	4618      	mov	r0, r3
 800cfec:	f7fe f932 	bl	800b254 <create_chain>
 800cff0:	62b8      	str	r0, [r7, #40]	; 0x28
 800cff2:	e013      	b.n	800d01c <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d007      	beq.n	800d00c <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	699b      	ldr	r3, [r3, #24]
 800d000:	4619      	mov	r1, r3
 800d002:	68f8      	ldr	r0, [r7, #12]
 800d004:	f7fe f9be 	bl	800b384 <clmt_clust>
 800d008:	62b8      	str	r0, [r7, #40]	; 0x28
 800d00a:	e007      	b.n	800d01c <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d00c:	68fa      	ldr	r2, [r7, #12]
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	69db      	ldr	r3, [r3, #28]
 800d012:	4619      	mov	r1, r3
 800d014:	4610      	mov	r0, r2
 800d016:	f7fe f91d 	bl	800b254 <create_chain>
 800d01a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d01c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d01e:	2b00      	cmp	r3, #0
 800d020:	f000 8109 	beq.w	800d236 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d026:	2b01      	cmp	r3, #1
 800d028:	d104      	bne.n	800d034 <f_write+0x10c>
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	2202      	movs	r2, #2
 800d02e:	755a      	strb	r2, [r3, #21]
 800d030:	2302      	movs	r3, #2
 800d032:	e109      	b.n	800d248 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d03a:	d104      	bne.n	800d046 <f_write+0x11e>
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	2201      	movs	r2, #1
 800d040:	755a      	strb	r2, [r3, #21]
 800d042:	2301      	movs	r3, #1
 800d044:	e100      	b.n	800d248 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d04a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	689b      	ldr	r3, [r3, #8]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d102      	bne.n	800d05a <f_write+0x132>
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d058:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	7d1b      	ldrb	r3, [r3, #20]
 800d05e:	b25b      	sxtb	r3, r3
 800d060:	2b00      	cmp	r3, #0
 800d062:	da18      	bge.n	800d096 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	7858      	ldrb	r0, [r3, #1]
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	6a1a      	ldr	r2, [r3, #32]
 800d072:	2301      	movs	r3, #1
 800d074:	f7fd faee 	bl	800a654 <disk_write>
 800d078:	4603      	mov	r3, r0
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d004      	beq.n	800d088 <f_write+0x160>
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	2201      	movs	r2, #1
 800d082:	755a      	strb	r2, [r3, #21]
 800d084:	2301      	movs	r3, #1
 800d086:	e0df      	b.n	800d248 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	7d1b      	ldrb	r3, [r3, #20]
 800d08c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d090:	b2da      	uxtb	r2, r3
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d096:	693a      	ldr	r2, [r7, #16]
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	69db      	ldr	r3, [r3, #28]
 800d09c:	4619      	mov	r1, r3
 800d09e:	4610      	mov	r0, r2
 800d0a0:	f7fd fe64 	bl	800ad6c <clust2sect>
 800d0a4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d104      	bne.n	800d0b6 <f_write+0x18e>
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	2202      	movs	r2, #2
 800d0b0:	755a      	strb	r2, [r3, #21]
 800d0b2:	2302      	movs	r3, #2
 800d0b4:	e0c8      	b.n	800d248 <f_write+0x320>
			sect += csect;
 800d0b6:	697a      	ldr	r2, [r7, #20]
 800d0b8:	69bb      	ldr	r3, [r7, #24]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	899b      	ldrh	r3, [r3, #12]
 800d0c2:	461a      	mov	r2, r3
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0ca:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d0cc:	6a3b      	ldr	r3, [r7, #32]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d043      	beq.n	800d15a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d0d2:	69ba      	ldr	r2, [r7, #24]
 800d0d4:	6a3b      	ldr	r3, [r7, #32]
 800d0d6:	4413      	add	r3, r2
 800d0d8:	693a      	ldr	r2, [r7, #16]
 800d0da:	8952      	ldrh	r2, [r2, #10]
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d905      	bls.n	800d0ec <f_write+0x1c4>
					cc = fs->csize - csect;
 800d0e0:	693b      	ldr	r3, [r7, #16]
 800d0e2:	895b      	ldrh	r3, [r3, #10]
 800d0e4:	461a      	mov	r2, r3
 800d0e6:	69bb      	ldr	r3, [r7, #24]
 800d0e8:	1ad3      	subs	r3, r2, r3
 800d0ea:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	7858      	ldrb	r0, [r3, #1]
 800d0f0:	6a3b      	ldr	r3, [r7, #32]
 800d0f2:	697a      	ldr	r2, [r7, #20]
 800d0f4:	69f9      	ldr	r1, [r7, #28]
 800d0f6:	f7fd faad 	bl	800a654 <disk_write>
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d004      	beq.n	800d10a <f_write+0x1e2>
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	2201      	movs	r2, #1
 800d104:	755a      	strb	r2, [r3, #21]
 800d106:	2301      	movs	r3, #1
 800d108:	e09e      	b.n	800d248 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	6a1a      	ldr	r2, [r3, #32]
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	1ad3      	subs	r3, r2, r3
 800d112:	6a3a      	ldr	r2, [r7, #32]
 800d114:	429a      	cmp	r2, r3
 800d116:	d918      	bls.n	800d14a <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	6a1a      	ldr	r2, [r3, #32]
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	1ad3      	subs	r3, r2, r3
 800d126:	693a      	ldr	r2, [r7, #16]
 800d128:	8992      	ldrh	r2, [r2, #12]
 800d12a:	fb02 f303 	mul.w	r3, r2, r3
 800d12e:	69fa      	ldr	r2, [r7, #28]
 800d130:	18d1      	adds	r1, r2, r3
 800d132:	693b      	ldr	r3, [r7, #16]
 800d134:	899b      	ldrh	r3, [r3, #12]
 800d136:	461a      	mov	r2, r3
 800d138:	f7fd fb4c 	bl	800a7d4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	7d1b      	ldrb	r3, [r3, #20]
 800d140:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d144:	b2da      	uxtb	r2, r3
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	899b      	ldrh	r3, [r3, #12]
 800d14e:	461a      	mov	r2, r3
 800d150:	6a3b      	ldr	r3, [r7, #32]
 800d152:	fb02 f303 	mul.w	r3, r2, r3
 800d156:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800d158:	e04b      	b.n	800d1f2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	6a1b      	ldr	r3, [r3, #32]
 800d15e:	697a      	ldr	r2, [r7, #20]
 800d160:	429a      	cmp	r2, r3
 800d162:	d016      	beq.n	800d192 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	699a      	ldr	r2, [r3, #24]
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d16c:	429a      	cmp	r2, r3
 800d16e:	d210      	bcs.n	800d192 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	7858      	ldrb	r0, [r3, #1]
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d17a:	2301      	movs	r3, #1
 800d17c:	697a      	ldr	r2, [r7, #20]
 800d17e:	f7fd fa49 	bl	800a614 <disk_read>
 800d182:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d184:	2b00      	cmp	r3, #0
 800d186:	d004      	beq.n	800d192 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	2201      	movs	r2, #1
 800d18c:	755a      	strb	r2, [r3, #21]
 800d18e:	2301      	movs	r3, #1
 800d190:	e05a      	b.n	800d248 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	697a      	ldr	r2, [r7, #20]
 800d196:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	899b      	ldrh	r3, [r3, #12]
 800d19c:	4618      	mov	r0, r3
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	699b      	ldr	r3, [r3, #24]
 800d1a2:	693a      	ldr	r2, [r7, #16]
 800d1a4:	8992      	ldrh	r2, [r2, #12]
 800d1a6:	fbb3 f1f2 	udiv	r1, r3, r2
 800d1aa:	fb01 f202 	mul.w	r2, r1, r2
 800d1ae:	1a9b      	subs	r3, r3, r2
 800d1b0:	1ac3      	subs	r3, r0, r3
 800d1b2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d1b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	429a      	cmp	r2, r3
 800d1ba:	d901      	bls.n	800d1c0 <f_write+0x298>
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	699b      	ldr	r3, [r3, #24]
 800d1ca:	693a      	ldr	r2, [r7, #16]
 800d1cc:	8992      	ldrh	r2, [r2, #12]
 800d1ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800d1d2:	fb00 f202 	mul.w	r2, r0, r2
 800d1d6:	1a9b      	subs	r3, r3, r2
 800d1d8:	440b      	add	r3, r1
 800d1da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1dc:	69f9      	ldr	r1, [r7, #28]
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f7fd faf8 	bl	800a7d4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	7d1b      	ldrb	r3, [r3, #20]
 800d1e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d1ec:	b2da      	uxtb	r2, r3
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d1f2:	69fa      	ldr	r2, [r7, #28]
 800d1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1f6:	4413      	add	r3, r2
 800d1f8:	61fb      	str	r3, [r7, #28]
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	699a      	ldr	r2, [r3, #24]
 800d1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d200:	441a      	add	r2, r3
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	619a      	str	r2, [r3, #24]
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	68da      	ldr	r2, [r3, #12]
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	699b      	ldr	r3, [r3, #24]
 800d20e:	429a      	cmp	r2, r3
 800d210:	bf38      	it	cc
 800d212:	461a      	movcc	r2, r3
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	60da      	str	r2, [r3, #12]
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d21e:	441a      	add	r2, r3
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	601a      	str	r2, [r3, #0]
 800d224:	687a      	ldr	r2, [r7, #4]
 800d226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d228:	1ad3      	subs	r3, r2, r3
 800d22a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	f47f aeb5 	bne.w	800cf9e <f_write+0x76>
 800d234:	e000      	b.n	800d238 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d236:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	7d1b      	ldrb	r3, [r3, #20]
 800d23c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d240:	b2da      	uxtb	r2, r3
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d246:	2300      	movs	r3, #0
}
 800d248:	4618      	mov	r0, r3
 800d24a:	3730      	adds	r7, #48	; 0x30
 800d24c:	46bd      	mov	sp, r7
 800d24e:	bd80      	pop	{r7, pc}

0800d250 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b086      	sub	sp, #24
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f107 0208 	add.w	r2, r7, #8
 800d25e:	4611      	mov	r1, r2
 800d260:	4618      	mov	r0, r3
 800d262:	f7ff fc19 	bl	800ca98 <validate>
 800d266:	4603      	mov	r3, r0
 800d268:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d26a:	7dfb      	ldrb	r3, [r7, #23]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d168      	bne.n	800d342 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	7d1b      	ldrb	r3, [r3, #20]
 800d274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d062      	beq.n	800d342 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	7d1b      	ldrb	r3, [r3, #20]
 800d280:	b25b      	sxtb	r3, r3
 800d282:	2b00      	cmp	r3, #0
 800d284:	da15      	bge.n	800d2b2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d286:	68bb      	ldr	r3, [r7, #8]
 800d288:	7858      	ldrb	r0, [r3, #1]
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	6a1a      	ldr	r2, [r3, #32]
 800d294:	2301      	movs	r3, #1
 800d296:	f7fd f9dd 	bl	800a654 <disk_write>
 800d29a:	4603      	mov	r3, r0
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d001      	beq.n	800d2a4 <f_sync+0x54>
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	e04f      	b.n	800d344 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	7d1b      	ldrb	r3, [r3, #20]
 800d2a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2ac:	b2da      	uxtb	r2, r3
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d2b2:	f7fc ff31 	bl	800a118 <get_fattime>
 800d2b6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d2b8:	68ba      	ldr	r2, [r7, #8]
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d2be:	4619      	mov	r1, r3
 800d2c0:	4610      	mov	r0, r2
 800d2c2:	f7fd fcb5 	bl	800ac30 <move_window>
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d2ca:	7dfb      	ldrb	r3, [r7, #23]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d138      	bne.n	800d342 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2d4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	330b      	adds	r3, #11
 800d2da:	781a      	ldrb	r2, [r3, #0]
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	330b      	adds	r3, #11
 800d2e0:	f042 0220 	orr.w	r2, r2, #32
 800d2e4:	b2d2      	uxtb	r2, r2
 800d2e6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	6818      	ldr	r0, [r3, #0]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	689b      	ldr	r3, [r3, #8]
 800d2f0:	461a      	mov	r2, r3
 800d2f2:	68f9      	ldr	r1, [r7, #12]
 800d2f4:	f7fe fa43 	bl	800b77e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f103 021c 	add.w	r2, r3, #28
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	68db      	ldr	r3, [r3, #12]
 800d302:	4619      	mov	r1, r3
 800d304:	4610      	mov	r0, r2
 800d306:	f7fd fa39 	bl	800a77c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	3316      	adds	r3, #22
 800d30e:	6939      	ldr	r1, [r7, #16]
 800d310:	4618      	mov	r0, r3
 800d312:	f7fd fa33 	bl	800a77c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	3312      	adds	r3, #18
 800d31a:	2100      	movs	r1, #0
 800d31c:	4618      	mov	r0, r3
 800d31e:	f7fd fa12 	bl	800a746 <st_word>
					fs->wflag = 1;
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	2201      	movs	r2, #1
 800d326:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	4618      	mov	r0, r3
 800d32c:	f7fd fcae 	bl	800ac8c <sync_fs>
 800d330:	4603      	mov	r3, r0
 800d332:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	7d1b      	ldrb	r3, [r3, #20]
 800d338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d33c:	b2da      	uxtb	r2, r3
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d342:	7dfb      	ldrb	r3, [r7, #23]
}
 800d344:	4618      	mov	r0, r3
 800d346:	3718      	adds	r7, #24
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}

0800d34c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b084      	sub	sp, #16
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d354:	6878      	ldr	r0, [r7, #4]
 800d356:	f7ff ff7b 	bl	800d250 <f_sync>
 800d35a:	4603      	mov	r3, r0
 800d35c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d35e:	7bfb      	ldrb	r3, [r7, #15]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d118      	bne.n	800d396 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f107 0208 	add.w	r2, r7, #8
 800d36a:	4611      	mov	r1, r2
 800d36c:	4618      	mov	r0, r3
 800d36e:	f7ff fb93 	bl	800ca98 <validate>
 800d372:	4603      	mov	r3, r0
 800d374:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d376:	7bfb      	ldrb	r3, [r7, #15]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d10c      	bne.n	800d396 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	691b      	ldr	r3, [r3, #16]
 800d380:	4618      	mov	r0, r3
 800d382:	f7fd fbb1 	bl	800aae8 <dec_lock>
 800d386:	4603      	mov	r3, r0
 800d388:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d38a:	7bfb      	ldrb	r3, [r7, #15]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d102      	bne.n	800d396 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	2200      	movs	r2, #0
 800d394:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d396:	7bfb      	ldrb	r3, [r7, #15]
}
 800d398:	4618      	mov	r0, r3
 800d39a:	3710      	adds	r7, #16
 800d39c:	46bd      	mov	sp, r7
 800d39e:	bd80      	pop	{r7, pc}

0800d3a0 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b090      	sub	sp, #64	; 0x40
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
 800d3a8:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	f107 0208 	add.w	r2, r7, #8
 800d3b0:	4611      	mov	r1, r2
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f7ff fb70 	bl	800ca98 <validate>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800d3be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d103      	bne.n	800d3ce <f_lseek+0x2e>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	7d5b      	ldrb	r3, [r3, #21]
 800d3ca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800d3ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d002      	beq.n	800d3dc <f_lseek+0x3c>
 800d3d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d3da:	e201      	b.n	800d7e0 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	f000 80d9 	beq.w	800d598 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3ec:	d15a      	bne.n	800d4a4 <f_lseek+0x104>
			tbl = fp->cltbl;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3f2:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800d3f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3f6:	1d1a      	adds	r2, r3, #4
 800d3f8:	627a      	str	r2, [r7, #36]	; 0x24
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	617b      	str	r3, [r7, #20]
 800d3fe:	2302      	movs	r3, #2
 800d400:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	689b      	ldr	r3, [r3, #8]
 800d406:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800d408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d03a      	beq.n	800d484 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d410:	613b      	str	r3, [r7, #16]
 800d412:	2300      	movs	r3, #0
 800d414:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d418:	3302      	adds	r3, #2
 800d41a:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800d41c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d41e:	60fb      	str	r3, [r7, #12]
 800d420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d422:	3301      	adds	r3, #1
 800d424:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d42a:	4618      	mov	r0, r3
 800d42c:	f7fd fcbd 	bl	800adaa <get_fat>
 800d430:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d434:	2b01      	cmp	r3, #1
 800d436:	d804      	bhi.n	800d442 <f_lseek+0xa2>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2202      	movs	r2, #2
 800d43c:	755a      	strb	r2, [r3, #21]
 800d43e:	2302      	movs	r3, #2
 800d440:	e1ce      	b.n	800d7e0 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d444:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d448:	d104      	bne.n	800d454 <f_lseek+0xb4>
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2201      	movs	r2, #1
 800d44e:	755a      	strb	r2, [r3, #21]
 800d450:	2301      	movs	r3, #1
 800d452:	e1c5      	b.n	800d7e0 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	3301      	adds	r3, #1
 800d458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d45a:	429a      	cmp	r2, r3
 800d45c:	d0de      	beq.n	800d41c <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d45e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	429a      	cmp	r2, r3
 800d464:	d809      	bhi.n	800d47a <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d468:	1d1a      	adds	r2, r3, #4
 800d46a:	627a      	str	r2, [r7, #36]	; 0x24
 800d46c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d46e:	601a      	str	r2, [r3, #0]
 800d470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d472:	1d1a      	adds	r2, r3, #4
 800d474:	627a      	str	r2, [r7, #36]	; 0x24
 800d476:	693a      	ldr	r2, [r7, #16]
 800d478:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d47a:	68bb      	ldr	r3, [r7, #8]
 800d47c:	69db      	ldr	r3, [r3, #28]
 800d47e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d480:	429a      	cmp	r2, r3
 800d482:	d3c4      	bcc.n	800d40e <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d488:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d48a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d48c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d48e:	697b      	ldr	r3, [r7, #20]
 800d490:	429a      	cmp	r2, r3
 800d492:	d803      	bhi.n	800d49c <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d496:	2200      	movs	r2, #0
 800d498:	601a      	str	r2, [r3, #0]
 800d49a:	e19f      	b.n	800d7dc <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d49c:	2311      	movs	r3, #17
 800d49e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800d4a2:	e19b      	b.n	800d7dc <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	683a      	ldr	r2, [r7, #0]
 800d4aa:	429a      	cmp	r2, r3
 800d4ac:	d902      	bls.n	800d4b4 <f_lseek+0x114>
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	68db      	ldr	r3, [r3, #12]
 800d4b2:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	683a      	ldr	r2, [r7, #0]
 800d4b8:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	f000 818d 	beq.w	800d7dc <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	3b01      	subs	r3, #1
 800d4c6:	4619      	mov	r1, r3
 800d4c8:	6878      	ldr	r0, [r7, #4]
 800d4ca:	f7fd ff5b 	bl	800b384 <clmt_clust>
 800d4ce:	4602      	mov	r2, r0
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d4d4:	68ba      	ldr	r2, [r7, #8]
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	69db      	ldr	r3, [r3, #28]
 800d4da:	4619      	mov	r1, r3
 800d4dc:	4610      	mov	r0, r2
 800d4de:	f7fd fc45 	bl	800ad6c <clust2sect>
 800d4e2:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d4e4:	69bb      	ldr	r3, [r7, #24]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d104      	bne.n	800d4f4 <f_lseek+0x154>
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	2202      	movs	r2, #2
 800d4ee:	755a      	strb	r2, [r3, #21]
 800d4f0:	2302      	movs	r3, #2
 800d4f2:	e175      	b.n	800d7e0 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	3b01      	subs	r3, #1
 800d4f8:	68ba      	ldr	r2, [r7, #8]
 800d4fa:	8992      	ldrh	r2, [r2, #12]
 800d4fc:	fbb3 f3f2 	udiv	r3, r3, r2
 800d500:	68ba      	ldr	r2, [r7, #8]
 800d502:	8952      	ldrh	r2, [r2, #10]
 800d504:	3a01      	subs	r2, #1
 800d506:	4013      	ands	r3, r2
 800d508:	69ba      	ldr	r2, [r7, #24]
 800d50a:	4413      	add	r3, r2
 800d50c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	699b      	ldr	r3, [r3, #24]
 800d512:	68ba      	ldr	r2, [r7, #8]
 800d514:	8992      	ldrh	r2, [r2, #12]
 800d516:	fbb3 f1f2 	udiv	r1, r3, r2
 800d51a:	fb01 f202 	mul.w	r2, r1, r2
 800d51e:	1a9b      	subs	r3, r3, r2
 800d520:	2b00      	cmp	r3, #0
 800d522:	f000 815b 	beq.w	800d7dc <f_lseek+0x43c>
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	6a1b      	ldr	r3, [r3, #32]
 800d52a:	69ba      	ldr	r2, [r7, #24]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	f000 8155 	beq.w	800d7dc <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	7d1b      	ldrb	r3, [r3, #20]
 800d536:	b25b      	sxtb	r3, r3
 800d538:	2b00      	cmp	r3, #0
 800d53a:	da18      	bge.n	800d56e <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	7858      	ldrb	r0, [r3, #1]
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	6a1a      	ldr	r2, [r3, #32]
 800d54a:	2301      	movs	r3, #1
 800d54c:	f7fd f882 	bl	800a654 <disk_write>
 800d550:	4603      	mov	r3, r0
 800d552:	2b00      	cmp	r3, #0
 800d554:	d004      	beq.n	800d560 <f_lseek+0x1c0>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2201      	movs	r2, #1
 800d55a:	755a      	strb	r2, [r3, #21]
 800d55c:	2301      	movs	r3, #1
 800d55e:	e13f      	b.n	800d7e0 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	7d1b      	ldrb	r3, [r3, #20]
 800d564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d568:	b2da      	uxtb	r2, r3
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	7858      	ldrb	r0, [r3, #1]
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d578:	2301      	movs	r3, #1
 800d57a:	69ba      	ldr	r2, [r7, #24]
 800d57c:	f7fd f84a 	bl	800a614 <disk_read>
 800d580:	4603      	mov	r3, r0
 800d582:	2b00      	cmp	r3, #0
 800d584:	d004      	beq.n	800d590 <f_lseek+0x1f0>
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	2201      	movs	r2, #1
 800d58a:	755a      	strb	r2, [r3, #21]
 800d58c:	2301      	movs	r3, #1
 800d58e:	e127      	b.n	800d7e0 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	69ba      	ldr	r2, [r7, #24]
 800d594:	621a      	str	r2, [r3, #32]
 800d596:	e121      	b.n	800d7dc <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	68db      	ldr	r3, [r3, #12]
 800d59c:	683a      	ldr	r2, [r7, #0]
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d908      	bls.n	800d5b4 <f_lseek+0x214>
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	7d1b      	ldrb	r3, [r3, #20]
 800d5a6:	f003 0302 	and.w	r3, r3, #2
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d102      	bne.n	800d5b4 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	68db      	ldr	r3, [r3, #12]
 800d5b2:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	699b      	ldr	r3, [r3, #24]
 800d5b8:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	637b      	str	r3, [r7, #52]	; 0x34
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d5c2:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f000 80b5 	beq.w	800d736 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	895b      	ldrh	r3, [r3, #10]
 800d5d0:	461a      	mov	r2, r3
 800d5d2:	68bb      	ldr	r3, [r7, #8]
 800d5d4:	899b      	ldrh	r3, [r3, #12]
 800d5d6:	fb02 f303 	mul.w	r3, r2, r3
 800d5da:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800d5dc:	6a3b      	ldr	r3, [r7, #32]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d01b      	beq.n	800d61a <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	1e5a      	subs	r2, r3, #1
 800d5e6:	69fb      	ldr	r3, [r7, #28]
 800d5e8:	fbb2 f2f3 	udiv	r2, r2, r3
 800d5ec:	6a3b      	ldr	r3, [r7, #32]
 800d5ee:	1e59      	subs	r1, r3, #1
 800d5f0:	69fb      	ldr	r3, [r7, #28]
 800d5f2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	d30f      	bcc.n	800d61a <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800d5fa:	6a3b      	ldr	r3, [r7, #32]
 800d5fc:	1e5a      	subs	r2, r3, #1
 800d5fe:	69fb      	ldr	r3, [r7, #28]
 800d600:	425b      	negs	r3, r3
 800d602:	401a      	ands	r2, r3
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	699b      	ldr	r3, [r3, #24]
 800d60c:	683a      	ldr	r2, [r7, #0]
 800d60e:	1ad3      	subs	r3, r2, r3
 800d610:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	69db      	ldr	r3, [r3, #28]
 800d616:	63bb      	str	r3, [r7, #56]	; 0x38
 800d618:	e022      	b.n	800d660 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	689b      	ldr	r3, [r3, #8]
 800d61e:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800d620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d622:	2b00      	cmp	r3, #0
 800d624:	d119      	bne.n	800d65a <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2100      	movs	r1, #0
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7fd fe12 	bl	800b254 <create_chain>
 800d630:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d634:	2b01      	cmp	r3, #1
 800d636:	d104      	bne.n	800d642 <f_lseek+0x2a2>
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2202      	movs	r2, #2
 800d63c:	755a      	strb	r2, [r3, #21]
 800d63e:	2302      	movs	r3, #2
 800d640:	e0ce      	b.n	800d7e0 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d644:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d648:	d104      	bne.n	800d654 <f_lseek+0x2b4>
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2201      	movs	r2, #1
 800d64e:	755a      	strb	r2, [r3, #21]
 800d650:	2301      	movs	r3, #1
 800d652:	e0c5      	b.n	800d7e0 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d658:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d65e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800d660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d662:	2b00      	cmp	r3, #0
 800d664:	d067      	beq.n	800d736 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800d666:	e03a      	b.n	800d6de <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800d668:	683a      	ldr	r2, [r7, #0]
 800d66a:	69fb      	ldr	r3, [r7, #28]
 800d66c:	1ad3      	subs	r3, r2, r3
 800d66e:	603b      	str	r3, [r7, #0]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	699a      	ldr	r2, [r3, #24]
 800d674:	69fb      	ldr	r3, [r7, #28]
 800d676:	441a      	add	r2, r3
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	7d1b      	ldrb	r3, [r3, #20]
 800d680:	f003 0302 	and.w	r3, r3, #2
 800d684:	2b00      	cmp	r3, #0
 800d686:	d00b      	beq.n	800d6a0 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d68c:	4618      	mov	r0, r3
 800d68e:	f7fd fde1 	bl	800b254 <create_chain>
 800d692:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800d694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d696:	2b00      	cmp	r3, #0
 800d698:	d108      	bne.n	800d6ac <f_lseek+0x30c>
							ofs = 0; break;
 800d69a:	2300      	movs	r3, #0
 800d69c:	603b      	str	r3, [r7, #0]
 800d69e:	e022      	b.n	800d6e6 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f7fd fb80 	bl	800adaa <get_fat>
 800d6aa:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6b2:	d104      	bne.n	800d6be <f_lseek+0x31e>
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2201      	movs	r2, #1
 800d6b8:	755a      	strb	r2, [r3, #21]
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	e090      	b.n	800d7e0 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800d6be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	d904      	bls.n	800d6ce <f_lseek+0x32e>
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	69db      	ldr	r3, [r3, #28]
 800d6c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d304      	bcc.n	800d6d8 <f_lseek+0x338>
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	2202      	movs	r2, #2
 800d6d2:	755a      	strb	r2, [r3, #21]
 800d6d4:	2302      	movs	r3, #2
 800d6d6:	e083      	b.n	800d7e0 <f_lseek+0x440>
					fp->clust = clst;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d6dc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800d6de:	683a      	ldr	r2, [r7, #0]
 800d6e0:	69fb      	ldr	r3, [r7, #28]
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d8c0      	bhi.n	800d668 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	699a      	ldr	r2, [r3, #24]
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	441a      	add	r2, r3
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800d6f2:	68bb      	ldr	r3, [r7, #8]
 800d6f4:	899b      	ldrh	r3, [r3, #12]
 800d6f6:	461a      	mov	r2, r3
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	fbb3 f1f2 	udiv	r1, r3, r2
 800d6fe:	fb01 f202 	mul.w	r2, r1, r2
 800d702:	1a9b      	subs	r3, r3, r2
 800d704:	2b00      	cmp	r3, #0
 800d706:	d016      	beq.n	800d736 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800d708:	68bb      	ldr	r3, [r7, #8]
 800d70a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d70c:	4618      	mov	r0, r3
 800d70e:	f7fd fb2d 	bl	800ad6c <clust2sect>
 800d712:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800d714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d716:	2b00      	cmp	r3, #0
 800d718:	d104      	bne.n	800d724 <f_lseek+0x384>
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2202      	movs	r2, #2
 800d71e:	755a      	strb	r2, [r3, #21]
 800d720:	2302      	movs	r3, #2
 800d722:	e05d      	b.n	800d7e0 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	899b      	ldrh	r3, [r3, #12]
 800d728:	461a      	mov	r2, r3
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d730:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d732:	4413      	add	r3, r2
 800d734:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	699a      	ldr	r2, [r3, #24]
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	68db      	ldr	r3, [r3, #12]
 800d73e:	429a      	cmp	r2, r3
 800d740:	d90a      	bls.n	800d758 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	699a      	ldr	r2, [r3, #24]
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	7d1b      	ldrb	r3, [r3, #20]
 800d74e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d752:	b2da      	uxtb	r2, r3
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	699b      	ldr	r3, [r3, #24]
 800d75c:	68ba      	ldr	r2, [r7, #8]
 800d75e:	8992      	ldrh	r2, [r2, #12]
 800d760:	fbb3 f1f2 	udiv	r1, r3, r2
 800d764:	fb01 f202 	mul.w	r2, r1, r2
 800d768:	1a9b      	subs	r3, r3, r2
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d036      	beq.n	800d7dc <f_lseek+0x43c>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6a1b      	ldr	r3, [r3, #32]
 800d772:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d774:	429a      	cmp	r2, r3
 800d776:	d031      	beq.n	800d7dc <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	7d1b      	ldrb	r3, [r3, #20]
 800d77c:	b25b      	sxtb	r3, r3
 800d77e:	2b00      	cmp	r3, #0
 800d780:	da18      	bge.n	800d7b4 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	7858      	ldrb	r0, [r3, #1]
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	6a1a      	ldr	r2, [r3, #32]
 800d790:	2301      	movs	r3, #1
 800d792:	f7fc ff5f 	bl	800a654 <disk_write>
 800d796:	4603      	mov	r3, r0
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d004      	beq.n	800d7a6 <f_lseek+0x406>
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	2201      	movs	r2, #1
 800d7a0:	755a      	strb	r2, [r3, #21]
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	e01c      	b.n	800d7e0 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	7d1b      	ldrb	r3, [r3, #20]
 800d7aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7ae:	b2da      	uxtb	r2, r3
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d7b4:	68bb      	ldr	r3, [r7, #8]
 800d7b6:	7858      	ldrb	r0, [r3, #1]
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d7be:	2301      	movs	r3, #1
 800d7c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d7c2:	f7fc ff27 	bl	800a614 <disk_read>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d004      	beq.n	800d7d6 <f_lseek+0x436>
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	755a      	strb	r2, [r3, #21]
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	e004      	b.n	800d7e0 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d7da:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800d7dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3740      	adds	r7, #64	; 0x40
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}

0800d7e8 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b090      	sub	sp, #64	; 0x40
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	6078      	str	r0, [r7, #4]
 800d7f0:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800d7f2:	f107 0108 	add.w	r1, r7, #8
 800d7f6:	1d3b      	adds	r3, r7, #4
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	f7fe fec6 	bl	800c58c <find_volume>
 800d800:	4603      	mov	r3, r0
 800d802:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 800d806:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d11f      	bne.n	800d84e <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d80e:	687a      	ldr	r2, [r7, #4]
 800d810:	f107 0308 	add.w	r3, r7, #8
 800d814:	4611      	mov	r1, r2
 800d816:	4618      	mov	r0, r3
 800d818:	f7fe fda8 	bl	800c36c <follow_path>
 800d81c:	4603      	mov	r3, r0
 800d81e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800d822:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d826:	2b00      	cmp	r3, #0
 800d828:	d111      	bne.n	800d84e <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800d82a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d82e:	b25b      	sxtb	r3, r3
 800d830:	2b00      	cmp	r3, #0
 800d832:	da03      	bge.n	800d83c <f_stat+0x54>
				res = FR_INVALID_NAME;
 800d834:	2306      	movs	r3, #6
 800d836:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800d83a:	e008      	b.n	800d84e <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d005      	beq.n	800d84e <f_stat+0x66>
 800d842:	f107 0308 	add.w	r3, r7, #8
 800d846:	6839      	ldr	r1, [r7, #0]
 800d848:	4618      	mov	r0, r3
 800d84a:	f7fe faf9 	bl	800be40 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 800d84e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800d852:	4618      	mov	r0, r3
 800d854:	3740      	adds	r7, #64	; 0x40
 800d856:	46bd      	mov	sp, r7
 800d858:	bd80      	pop	{r7, pc}
	...

0800d85c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d85c:	b480      	push	{r7}
 800d85e:	b087      	sub	sp, #28
 800d860:	af00      	add	r7, sp, #0
 800d862:	60f8      	str	r0, [r7, #12]
 800d864:	60b9      	str	r1, [r7, #8]
 800d866:	4613      	mov	r3, r2
 800d868:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d86a:	2301      	movs	r3, #1
 800d86c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d86e:	2300      	movs	r3, #0
 800d870:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d872:	4b1f      	ldr	r3, [pc, #124]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d874:	7a5b      	ldrb	r3, [r3, #9]
 800d876:	b2db      	uxtb	r3, r3
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d131      	bne.n	800d8e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d87c:	4b1c      	ldr	r3, [pc, #112]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d87e:	7a5b      	ldrb	r3, [r3, #9]
 800d880:	b2db      	uxtb	r3, r3
 800d882:	461a      	mov	r2, r3
 800d884:	4b1a      	ldr	r3, [pc, #104]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d886:	2100      	movs	r1, #0
 800d888:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d88a:	4b19      	ldr	r3, [pc, #100]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d88c:	7a5b      	ldrb	r3, [r3, #9]
 800d88e:	b2db      	uxtb	r3, r3
 800d890:	4a17      	ldr	r2, [pc, #92]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	4413      	add	r3, r2
 800d896:	68fa      	ldr	r2, [r7, #12]
 800d898:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d89a:	4b15      	ldr	r3, [pc, #84]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d89c:	7a5b      	ldrb	r3, [r3, #9]
 800d89e:	b2db      	uxtb	r3, r3
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	4b13      	ldr	r3, [pc, #76]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d8a4:	4413      	add	r3, r2
 800d8a6:	79fa      	ldrb	r2, [r7, #7]
 800d8a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d8aa:	4b11      	ldr	r3, [pc, #68]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d8ac:	7a5b      	ldrb	r3, [r3, #9]
 800d8ae:	b2db      	uxtb	r3, r3
 800d8b0:	1c5a      	adds	r2, r3, #1
 800d8b2:	b2d1      	uxtb	r1, r2
 800d8b4:	4a0e      	ldr	r2, [pc, #56]	; (800d8f0 <FATFS_LinkDriverEx+0x94>)
 800d8b6:	7251      	strb	r1, [r2, #9]
 800d8b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d8ba:	7dbb      	ldrb	r3, [r7, #22]
 800d8bc:	3330      	adds	r3, #48	; 0x30
 800d8be:	b2da      	uxtb	r2, r3
 800d8c0:	68bb      	ldr	r3, [r7, #8]
 800d8c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	3301      	adds	r3, #1
 800d8c8:	223a      	movs	r2, #58	; 0x3a
 800d8ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d8cc:	68bb      	ldr	r3, [r7, #8]
 800d8ce:	3302      	adds	r3, #2
 800d8d0:	222f      	movs	r2, #47	; 0x2f
 800d8d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d8d4:	68bb      	ldr	r3, [r7, #8]
 800d8d6:	3303      	adds	r3, #3
 800d8d8:	2200      	movs	r2, #0
 800d8da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d8dc:	2300      	movs	r3, #0
 800d8de:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d8e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	371c      	adds	r7, #28
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ec:	4770      	bx	lr
 800d8ee:	bf00      	nop
 800d8f0:	2400366c 	.word	0x2400366c

0800d8f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b082      	sub	sp, #8
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d8fe:	2200      	movs	r2, #0
 800d900:	6839      	ldr	r1, [r7, #0]
 800d902:	6878      	ldr	r0, [r7, #4]
 800d904:	f7ff ffaa 	bl	800d85c <FATFS_LinkDriverEx>
 800d908:	4603      	mov	r3, r0
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	3708      	adds	r7, #8
 800d90e:	46bd      	mov	sp, r7
 800d910:	bd80      	pop	{r7, pc}
	...

0800d914 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d914:	b480      	push	{r7}
 800d916:	b085      	sub	sp, #20
 800d918:	af00      	add	r7, sp, #0
 800d91a:	4603      	mov	r3, r0
 800d91c:	6039      	str	r1, [r7, #0]
 800d91e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d920:	88fb      	ldrh	r3, [r7, #6]
 800d922:	2b7f      	cmp	r3, #127	; 0x7f
 800d924:	d802      	bhi.n	800d92c <ff_convert+0x18>
		c = chr;
 800d926:	88fb      	ldrh	r3, [r7, #6]
 800d928:	81fb      	strh	r3, [r7, #14]
 800d92a:	e025      	b.n	800d978 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d00b      	beq.n	800d94a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d932:	88fb      	ldrh	r3, [r7, #6]
 800d934:	2bff      	cmp	r3, #255	; 0xff
 800d936:	d805      	bhi.n	800d944 <ff_convert+0x30>
 800d938:	88fb      	ldrh	r3, [r7, #6]
 800d93a:	3b80      	subs	r3, #128	; 0x80
 800d93c:	4a12      	ldr	r2, [pc, #72]	; (800d988 <ff_convert+0x74>)
 800d93e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d942:	e000      	b.n	800d946 <ff_convert+0x32>
 800d944:	2300      	movs	r3, #0
 800d946:	81fb      	strh	r3, [r7, #14]
 800d948:	e016      	b.n	800d978 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800d94a:	2300      	movs	r3, #0
 800d94c:	81fb      	strh	r3, [r7, #14]
 800d94e:	e009      	b.n	800d964 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800d950:	89fb      	ldrh	r3, [r7, #14]
 800d952:	4a0d      	ldr	r2, [pc, #52]	; (800d988 <ff_convert+0x74>)
 800d954:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d958:	88fa      	ldrh	r2, [r7, #6]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d006      	beq.n	800d96c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800d95e:	89fb      	ldrh	r3, [r7, #14]
 800d960:	3301      	adds	r3, #1
 800d962:	81fb      	strh	r3, [r7, #14]
 800d964:	89fb      	ldrh	r3, [r7, #14]
 800d966:	2b7f      	cmp	r3, #127	; 0x7f
 800d968:	d9f2      	bls.n	800d950 <ff_convert+0x3c>
 800d96a:	e000      	b.n	800d96e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800d96c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800d96e:	89fb      	ldrh	r3, [r7, #14]
 800d970:	3380      	adds	r3, #128	; 0x80
 800d972:	b29b      	uxth	r3, r3
 800d974:	b2db      	uxtb	r3, r3
 800d976:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800d978:	89fb      	ldrh	r3, [r7, #14]
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3714      	adds	r7, #20
 800d97e:	46bd      	mov	sp, r7
 800d980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d984:	4770      	bx	lr
 800d986:	bf00      	nop
 800d988:	080110f0 	.word	0x080110f0

0800d98c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b087      	sub	sp, #28
 800d990:	af00      	add	r7, sp, #0
 800d992:	4603      	mov	r3, r0
 800d994:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d996:	88fb      	ldrh	r3, [r7, #6]
 800d998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d99c:	d201      	bcs.n	800d9a2 <ff_wtoupper+0x16>
 800d99e:	4b3e      	ldr	r3, [pc, #248]	; (800da98 <ff_wtoupper+0x10c>)
 800d9a0:	e000      	b.n	800d9a4 <ff_wtoupper+0x18>
 800d9a2:	4b3e      	ldr	r3, [pc, #248]	; (800da9c <ff_wtoupper+0x110>)
 800d9a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d9a6:	697b      	ldr	r3, [r7, #20]
 800d9a8:	1c9a      	adds	r2, r3, #2
 800d9aa:	617a      	str	r2, [r7, #20]
 800d9ac:	881b      	ldrh	r3, [r3, #0]
 800d9ae:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d9b0:	8a7b      	ldrh	r3, [r7, #18]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d068      	beq.n	800da88 <ff_wtoupper+0xfc>
 800d9b6:	88fa      	ldrh	r2, [r7, #6]
 800d9b8:	8a7b      	ldrh	r3, [r7, #18]
 800d9ba:	429a      	cmp	r2, r3
 800d9bc:	d364      	bcc.n	800da88 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d9be:	697b      	ldr	r3, [r7, #20]
 800d9c0:	1c9a      	adds	r2, r3, #2
 800d9c2:	617a      	str	r2, [r7, #20]
 800d9c4:	881b      	ldrh	r3, [r3, #0]
 800d9c6:	823b      	strh	r3, [r7, #16]
 800d9c8:	8a3b      	ldrh	r3, [r7, #16]
 800d9ca:	0a1b      	lsrs	r3, r3, #8
 800d9cc:	81fb      	strh	r3, [r7, #14]
 800d9ce:	8a3b      	ldrh	r3, [r7, #16]
 800d9d0:	b2db      	uxtb	r3, r3
 800d9d2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d9d4:	88fa      	ldrh	r2, [r7, #6]
 800d9d6:	8a79      	ldrh	r1, [r7, #18]
 800d9d8:	8a3b      	ldrh	r3, [r7, #16]
 800d9da:	440b      	add	r3, r1
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	da49      	bge.n	800da74 <ff_wtoupper+0xe8>
			switch (cmd) {
 800d9e0:	89fb      	ldrh	r3, [r7, #14]
 800d9e2:	2b08      	cmp	r3, #8
 800d9e4:	d84f      	bhi.n	800da86 <ff_wtoupper+0xfa>
 800d9e6:	a201      	add	r2, pc, #4	; (adr r2, 800d9ec <ff_wtoupper+0x60>)
 800d9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9ec:	0800da11 	.word	0x0800da11
 800d9f0:	0800da23 	.word	0x0800da23
 800d9f4:	0800da39 	.word	0x0800da39
 800d9f8:	0800da41 	.word	0x0800da41
 800d9fc:	0800da49 	.word	0x0800da49
 800da00:	0800da51 	.word	0x0800da51
 800da04:	0800da59 	.word	0x0800da59
 800da08:	0800da61 	.word	0x0800da61
 800da0c:	0800da69 	.word	0x0800da69
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800da10:	88fa      	ldrh	r2, [r7, #6]
 800da12:	8a7b      	ldrh	r3, [r7, #18]
 800da14:	1ad3      	subs	r3, r2, r3
 800da16:	005b      	lsls	r3, r3, #1
 800da18:	697a      	ldr	r2, [r7, #20]
 800da1a:	4413      	add	r3, r2
 800da1c:	881b      	ldrh	r3, [r3, #0]
 800da1e:	80fb      	strh	r3, [r7, #6]
 800da20:	e027      	b.n	800da72 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800da22:	88fa      	ldrh	r2, [r7, #6]
 800da24:	8a7b      	ldrh	r3, [r7, #18]
 800da26:	1ad3      	subs	r3, r2, r3
 800da28:	b29b      	uxth	r3, r3
 800da2a:	f003 0301 	and.w	r3, r3, #1
 800da2e:	b29b      	uxth	r3, r3
 800da30:	88fa      	ldrh	r2, [r7, #6]
 800da32:	1ad3      	subs	r3, r2, r3
 800da34:	80fb      	strh	r3, [r7, #6]
 800da36:	e01c      	b.n	800da72 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800da38:	88fb      	ldrh	r3, [r7, #6]
 800da3a:	3b10      	subs	r3, #16
 800da3c:	80fb      	strh	r3, [r7, #6]
 800da3e:	e018      	b.n	800da72 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800da40:	88fb      	ldrh	r3, [r7, #6]
 800da42:	3b20      	subs	r3, #32
 800da44:	80fb      	strh	r3, [r7, #6]
 800da46:	e014      	b.n	800da72 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800da48:	88fb      	ldrh	r3, [r7, #6]
 800da4a:	3b30      	subs	r3, #48	; 0x30
 800da4c:	80fb      	strh	r3, [r7, #6]
 800da4e:	e010      	b.n	800da72 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800da50:	88fb      	ldrh	r3, [r7, #6]
 800da52:	3b1a      	subs	r3, #26
 800da54:	80fb      	strh	r3, [r7, #6]
 800da56:	e00c      	b.n	800da72 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800da58:	88fb      	ldrh	r3, [r7, #6]
 800da5a:	3308      	adds	r3, #8
 800da5c:	80fb      	strh	r3, [r7, #6]
 800da5e:	e008      	b.n	800da72 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800da60:	88fb      	ldrh	r3, [r7, #6]
 800da62:	3b50      	subs	r3, #80	; 0x50
 800da64:	80fb      	strh	r3, [r7, #6]
 800da66:	e004      	b.n	800da72 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800da68:	88fb      	ldrh	r3, [r7, #6]
 800da6a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800da6e:	80fb      	strh	r3, [r7, #6]
 800da70:	bf00      	nop
			}
			break;
 800da72:	e008      	b.n	800da86 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800da74:	89fb      	ldrh	r3, [r7, #14]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d195      	bne.n	800d9a6 <ff_wtoupper+0x1a>
 800da7a:	8a3b      	ldrh	r3, [r7, #16]
 800da7c:	005b      	lsls	r3, r3, #1
 800da7e:	697a      	ldr	r2, [r7, #20]
 800da80:	4413      	add	r3, r2
 800da82:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800da84:	e78f      	b.n	800d9a6 <ff_wtoupper+0x1a>
			break;
 800da86:	bf00      	nop
	}

	return chr;
 800da88:	88fb      	ldrh	r3, [r7, #6]
}
 800da8a:	4618      	mov	r0, r3
 800da8c:	371c      	adds	r7, #28
 800da8e:	46bd      	mov	sp, r7
 800da90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da94:	4770      	bx	lr
 800da96:	bf00      	nop
 800da98:	080111f0 	.word	0x080111f0
 800da9c:	080113e4 	.word	0x080113e4

0800daa0 <__errno>:
 800daa0:	4b01      	ldr	r3, [pc, #4]	; (800daa8 <__errno+0x8>)
 800daa2:	6818      	ldr	r0, [r3, #0]
 800daa4:	4770      	bx	lr
 800daa6:	bf00      	nop
 800daa8:	24000014 	.word	0x24000014

0800daac <__libc_init_array>:
 800daac:	b570      	push	{r4, r5, r6, lr}
 800daae:	4d0d      	ldr	r5, [pc, #52]	; (800dae4 <__libc_init_array+0x38>)
 800dab0:	4c0d      	ldr	r4, [pc, #52]	; (800dae8 <__libc_init_array+0x3c>)
 800dab2:	1b64      	subs	r4, r4, r5
 800dab4:	10a4      	asrs	r4, r4, #2
 800dab6:	2600      	movs	r6, #0
 800dab8:	42a6      	cmp	r6, r4
 800daba:	d109      	bne.n	800dad0 <__libc_init_array+0x24>
 800dabc:	4d0b      	ldr	r5, [pc, #44]	; (800daec <__libc_init_array+0x40>)
 800dabe:	4c0c      	ldr	r4, [pc, #48]	; (800daf0 <__libc_init_array+0x44>)
 800dac0:	f002 fe90 	bl	80107e4 <_init>
 800dac4:	1b64      	subs	r4, r4, r5
 800dac6:	10a4      	asrs	r4, r4, #2
 800dac8:	2600      	movs	r6, #0
 800daca:	42a6      	cmp	r6, r4
 800dacc:	d105      	bne.n	800dada <__libc_init_array+0x2e>
 800dace:	bd70      	pop	{r4, r5, r6, pc}
 800dad0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dad4:	4798      	blx	r3
 800dad6:	3601      	adds	r6, #1
 800dad8:	e7ee      	b.n	800dab8 <__libc_init_array+0xc>
 800dada:	f855 3b04 	ldr.w	r3, [r5], #4
 800dade:	4798      	blx	r3
 800dae0:	3601      	adds	r6, #1
 800dae2:	e7f2      	b.n	800daca <__libc_init_array+0x1e>
 800dae4:	08011884 	.word	0x08011884
 800dae8:	08011884 	.word	0x08011884
 800daec:	08011884 	.word	0x08011884
 800daf0:	08011888 	.word	0x08011888

0800daf4 <memcpy>:
 800daf4:	440a      	add	r2, r1
 800daf6:	4291      	cmp	r1, r2
 800daf8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dafc:	d100      	bne.n	800db00 <memcpy+0xc>
 800dafe:	4770      	bx	lr
 800db00:	b510      	push	{r4, lr}
 800db02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db06:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db0a:	4291      	cmp	r1, r2
 800db0c:	d1f9      	bne.n	800db02 <memcpy+0xe>
 800db0e:	bd10      	pop	{r4, pc}

0800db10 <memset>:
 800db10:	4402      	add	r2, r0
 800db12:	4603      	mov	r3, r0
 800db14:	4293      	cmp	r3, r2
 800db16:	d100      	bne.n	800db1a <memset+0xa>
 800db18:	4770      	bx	lr
 800db1a:	f803 1b01 	strb.w	r1, [r3], #1
 800db1e:	e7f9      	b.n	800db14 <memset+0x4>

0800db20 <__cvt>:
 800db20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db22:	ed2d 8b02 	vpush	{d8}
 800db26:	eeb0 8b40 	vmov.f64	d8, d0
 800db2a:	b085      	sub	sp, #20
 800db2c:	4617      	mov	r7, r2
 800db2e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800db30:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800db32:	ee18 2a90 	vmov	r2, s17
 800db36:	f025 0520 	bic.w	r5, r5, #32
 800db3a:	2a00      	cmp	r2, #0
 800db3c:	bfb6      	itet	lt
 800db3e:	222d      	movlt	r2, #45	; 0x2d
 800db40:	2200      	movge	r2, #0
 800db42:	eeb1 8b40 	vneglt.f64	d8, d0
 800db46:	2d46      	cmp	r5, #70	; 0x46
 800db48:	460c      	mov	r4, r1
 800db4a:	701a      	strb	r2, [r3, #0]
 800db4c:	d004      	beq.n	800db58 <__cvt+0x38>
 800db4e:	2d45      	cmp	r5, #69	; 0x45
 800db50:	d100      	bne.n	800db54 <__cvt+0x34>
 800db52:	3401      	adds	r4, #1
 800db54:	2102      	movs	r1, #2
 800db56:	e000      	b.n	800db5a <__cvt+0x3a>
 800db58:	2103      	movs	r1, #3
 800db5a:	ab03      	add	r3, sp, #12
 800db5c:	9301      	str	r3, [sp, #4]
 800db5e:	ab02      	add	r3, sp, #8
 800db60:	9300      	str	r3, [sp, #0]
 800db62:	4622      	mov	r2, r4
 800db64:	4633      	mov	r3, r6
 800db66:	eeb0 0b48 	vmov.f64	d0, d8
 800db6a:	f000 fcfd 	bl	800e568 <_dtoa_r>
 800db6e:	2d47      	cmp	r5, #71	; 0x47
 800db70:	d101      	bne.n	800db76 <__cvt+0x56>
 800db72:	07fb      	lsls	r3, r7, #31
 800db74:	d51a      	bpl.n	800dbac <__cvt+0x8c>
 800db76:	2d46      	cmp	r5, #70	; 0x46
 800db78:	eb00 0204 	add.w	r2, r0, r4
 800db7c:	d10c      	bne.n	800db98 <__cvt+0x78>
 800db7e:	7803      	ldrb	r3, [r0, #0]
 800db80:	2b30      	cmp	r3, #48	; 0x30
 800db82:	d107      	bne.n	800db94 <__cvt+0x74>
 800db84:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800db88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db8c:	bf1c      	itt	ne
 800db8e:	f1c4 0401 	rsbne	r4, r4, #1
 800db92:	6034      	strne	r4, [r6, #0]
 800db94:	6833      	ldr	r3, [r6, #0]
 800db96:	441a      	add	r2, r3
 800db98:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800db9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba0:	bf08      	it	eq
 800dba2:	9203      	streq	r2, [sp, #12]
 800dba4:	2130      	movs	r1, #48	; 0x30
 800dba6:	9b03      	ldr	r3, [sp, #12]
 800dba8:	4293      	cmp	r3, r2
 800dbaa:	d307      	bcc.n	800dbbc <__cvt+0x9c>
 800dbac:	9b03      	ldr	r3, [sp, #12]
 800dbae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dbb0:	1a1b      	subs	r3, r3, r0
 800dbb2:	6013      	str	r3, [r2, #0]
 800dbb4:	b005      	add	sp, #20
 800dbb6:	ecbd 8b02 	vpop	{d8}
 800dbba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbbc:	1c5c      	adds	r4, r3, #1
 800dbbe:	9403      	str	r4, [sp, #12]
 800dbc0:	7019      	strb	r1, [r3, #0]
 800dbc2:	e7f0      	b.n	800dba6 <__cvt+0x86>

0800dbc4 <__exponent>:
 800dbc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	2900      	cmp	r1, #0
 800dbca:	bfb8      	it	lt
 800dbcc:	4249      	neglt	r1, r1
 800dbce:	f803 2b02 	strb.w	r2, [r3], #2
 800dbd2:	bfb4      	ite	lt
 800dbd4:	222d      	movlt	r2, #45	; 0x2d
 800dbd6:	222b      	movge	r2, #43	; 0x2b
 800dbd8:	2909      	cmp	r1, #9
 800dbda:	7042      	strb	r2, [r0, #1]
 800dbdc:	dd2a      	ble.n	800dc34 <__exponent+0x70>
 800dbde:	f10d 0407 	add.w	r4, sp, #7
 800dbe2:	46a4      	mov	ip, r4
 800dbe4:	270a      	movs	r7, #10
 800dbe6:	46a6      	mov	lr, r4
 800dbe8:	460a      	mov	r2, r1
 800dbea:	fb91 f6f7 	sdiv	r6, r1, r7
 800dbee:	fb07 1516 	mls	r5, r7, r6, r1
 800dbf2:	3530      	adds	r5, #48	; 0x30
 800dbf4:	2a63      	cmp	r2, #99	; 0x63
 800dbf6:	f104 34ff 	add.w	r4, r4, #4294967295
 800dbfa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dbfe:	4631      	mov	r1, r6
 800dc00:	dcf1      	bgt.n	800dbe6 <__exponent+0x22>
 800dc02:	3130      	adds	r1, #48	; 0x30
 800dc04:	f1ae 0502 	sub.w	r5, lr, #2
 800dc08:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dc0c:	1c44      	adds	r4, r0, #1
 800dc0e:	4629      	mov	r1, r5
 800dc10:	4561      	cmp	r1, ip
 800dc12:	d30a      	bcc.n	800dc2a <__exponent+0x66>
 800dc14:	f10d 0209 	add.w	r2, sp, #9
 800dc18:	eba2 020e 	sub.w	r2, r2, lr
 800dc1c:	4565      	cmp	r5, ip
 800dc1e:	bf88      	it	hi
 800dc20:	2200      	movhi	r2, #0
 800dc22:	4413      	add	r3, r2
 800dc24:	1a18      	subs	r0, r3, r0
 800dc26:	b003      	add	sp, #12
 800dc28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc2e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dc32:	e7ed      	b.n	800dc10 <__exponent+0x4c>
 800dc34:	2330      	movs	r3, #48	; 0x30
 800dc36:	3130      	adds	r1, #48	; 0x30
 800dc38:	7083      	strb	r3, [r0, #2]
 800dc3a:	70c1      	strb	r1, [r0, #3]
 800dc3c:	1d03      	adds	r3, r0, #4
 800dc3e:	e7f1      	b.n	800dc24 <__exponent+0x60>

0800dc40 <_printf_float>:
 800dc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc44:	b08b      	sub	sp, #44	; 0x2c
 800dc46:	460c      	mov	r4, r1
 800dc48:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800dc4c:	4616      	mov	r6, r2
 800dc4e:	461f      	mov	r7, r3
 800dc50:	4605      	mov	r5, r0
 800dc52:	f001 f9f7 	bl	800f044 <_localeconv_r>
 800dc56:	f8d0 b000 	ldr.w	fp, [r0]
 800dc5a:	4658      	mov	r0, fp
 800dc5c:	f7f2 fb40 	bl	80002e0 <strlen>
 800dc60:	2300      	movs	r3, #0
 800dc62:	9308      	str	r3, [sp, #32]
 800dc64:	f8d8 3000 	ldr.w	r3, [r8]
 800dc68:	f894 9018 	ldrb.w	r9, [r4, #24]
 800dc6c:	6822      	ldr	r2, [r4, #0]
 800dc6e:	3307      	adds	r3, #7
 800dc70:	f023 0307 	bic.w	r3, r3, #7
 800dc74:	f103 0108 	add.w	r1, r3, #8
 800dc78:	f8c8 1000 	str.w	r1, [r8]
 800dc7c:	4682      	mov	sl, r0
 800dc7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dc82:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800dc86:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800dee8 <_printf_float+0x2a8>
 800dc8a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800dc8e:	eeb0 6bc0 	vabs.f64	d6, d0
 800dc92:	eeb4 6b47 	vcmp.f64	d6, d7
 800dc96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9a:	dd24      	ble.n	800dce6 <_printf_float+0xa6>
 800dc9c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca4:	d502      	bpl.n	800dcac <_printf_float+0x6c>
 800dca6:	232d      	movs	r3, #45	; 0x2d
 800dca8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcac:	4b90      	ldr	r3, [pc, #576]	; (800def0 <_printf_float+0x2b0>)
 800dcae:	4891      	ldr	r0, [pc, #580]	; (800def4 <_printf_float+0x2b4>)
 800dcb0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800dcb4:	bf94      	ite	ls
 800dcb6:	4698      	movls	r8, r3
 800dcb8:	4680      	movhi	r8, r0
 800dcba:	2303      	movs	r3, #3
 800dcbc:	6123      	str	r3, [r4, #16]
 800dcbe:	f022 0204 	bic.w	r2, r2, #4
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	6022      	str	r2, [r4, #0]
 800dcc6:	9304      	str	r3, [sp, #16]
 800dcc8:	9700      	str	r7, [sp, #0]
 800dcca:	4633      	mov	r3, r6
 800dccc:	aa09      	add	r2, sp, #36	; 0x24
 800dcce:	4621      	mov	r1, r4
 800dcd0:	4628      	mov	r0, r5
 800dcd2:	f000 f9d3 	bl	800e07c <_printf_common>
 800dcd6:	3001      	adds	r0, #1
 800dcd8:	f040 808a 	bne.w	800ddf0 <_printf_float+0x1b0>
 800dcdc:	f04f 30ff 	mov.w	r0, #4294967295
 800dce0:	b00b      	add	sp, #44	; 0x2c
 800dce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dce6:	eeb4 0b40 	vcmp.f64	d0, d0
 800dcea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcee:	d709      	bvc.n	800dd04 <_printf_float+0xc4>
 800dcf0:	ee10 3a90 	vmov	r3, s1
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	bfbc      	itt	lt
 800dcf8:	232d      	movlt	r3, #45	; 0x2d
 800dcfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dcfe:	487e      	ldr	r0, [pc, #504]	; (800def8 <_printf_float+0x2b8>)
 800dd00:	4b7e      	ldr	r3, [pc, #504]	; (800defc <_printf_float+0x2bc>)
 800dd02:	e7d5      	b.n	800dcb0 <_printf_float+0x70>
 800dd04:	6863      	ldr	r3, [r4, #4]
 800dd06:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800dd0a:	9104      	str	r1, [sp, #16]
 800dd0c:	1c59      	adds	r1, r3, #1
 800dd0e:	d13c      	bne.n	800dd8a <_printf_float+0x14a>
 800dd10:	2306      	movs	r3, #6
 800dd12:	6063      	str	r3, [r4, #4]
 800dd14:	2300      	movs	r3, #0
 800dd16:	9303      	str	r3, [sp, #12]
 800dd18:	ab08      	add	r3, sp, #32
 800dd1a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800dd1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dd22:	ab07      	add	r3, sp, #28
 800dd24:	6861      	ldr	r1, [r4, #4]
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	6022      	str	r2, [r4, #0]
 800dd2a:	f10d 031b 	add.w	r3, sp, #27
 800dd2e:	4628      	mov	r0, r5
 800dd30:	f7ff fef6 	bl	800db20 <__cvt>
 800dd34:	9b04      	ldr	r3, [sp, #16]
 800dd36:	9907      	ldr	r1, [sp, #28]
 800dd38:	2b47      	cmp	r3, #71	; 0x47
 800dd3a:	4680      	mov	r8, r0
 800dd3c:	d108      	bne.n	800dd50 <_printf_float+0x110>
 800dd3e:	1cc8      	adds	r0, r1, #3
 800dd40:	db02      	blt.n	800dd48 <_printf_float+0x108>
 800dd42:	6863      	ldr	r3, [r4, #4]
 800dd44:	4299      	cmp	r1, r3
 800dd46:	dd41      	ble.n	800ddcc <_printf_float+0x18c>
 800dd48:	f1a9 0902 	sub.w	r9, r9, #2
 800dd4c:	fa5f f989 	uxtb.w	r9, r9
 800dd50:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800dd54:	d820      	bhi.n	800dd98 <_printf_float+0x158>
 800dd56:	3901      	subs	r1, #1
 800dd58:	464a      	mov	r2, r9
 800dd5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dd5e:	9107      	str	r1, [sp, #28]
 800dd60:	f7ff ff30 	bl	800dbc4 <__exponent>
 800dd64:	9a08      	ldr	r2, [sp, #32]
 800dd66:	9004      	str	r0, [sp, #16]
 800dd68:	1813      	adds	r3, r2, r0
 800dd6a:	2a01      	cmp	r2, #1
 800dd6c:	6123      	str	r3, [r4, #16]
 800dd6e:	dc02      	bgt.n	800dd76 <_printf_float+0x136>
 800dd70:	6822      	ldr	r2, [r4, #0]
 800dd72:	07d2      	lsls	r2, r2, #31
 800dd74:	d501      	bpl.n	800dd7a <_printf_float+0x13a>
 800dd76:	3301      	adds	r3, #1
 800dd78:	6123      	str	r3, [r4, #16]
 800dd7a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d0a2      	beq.n	800dcc8 <_printf_float+0x88>
 800dd82:	232d      	movs	r3, #45	; 0x2d
 800dd84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd88:	e79e      	b.n	800dcc8 <_printf_float+0x88>
 800dd8a:	9904      	ldr	r1, [sp, #16]
 800dd8c:	2947      	cmp	r1, #71	; 0x47
 800dd8e:	d1c1      	bne.n	800dd14 <_printf_float+0xd4>
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d1bf      	bne.n	800dd14 <_printf_float+0xd4>
 800dd94:	2301      	movs	r3, #1
 800dd96:	e7bc      	b.n	800dd12 <_printf_float+0xd2>
 800dd98:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800dd9c:	d118      	bne.n	800ddd0 <_printf_float+0x190>
 800dd9e:	2900      	cmp	r1, #0
 800dda0:	6863      	ldr	r3, [r4, #4]
 800dda2:	dd0b      	ble.n	800ddbc <_printf_float+0x17c>
 800dda4:	6121      	str	r1, [r4, #16]
 800dda6:	b913      	cbnz	r3, 800ddae <_printf_float+0x16e>
 800dda8:	6822      	ldr	r2, [r4, #0]
 800ddaa:	07d0      	lsls	r0, r2, #31
 800ddac:	d502      	bpl.n	800ddb4 <_printf_float+0x174>
 800ddae:	3301      	adds	r3, #1
 800ddb0:	440b      	add	r3, r1
 800ddb2:	6123      	str	r3, [r4, #16]
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	65a1      	str	r1, [r4, #88]	; 0x58
 800ddb8:	9304      	str	r3, [sp, #16]
 800ddba:	e7de      	b.n	800dd7a <_printf_float+0x13a>
 800ddbc:	b913      	cbnz	r3, 800ddc4 <_printf_float+0x184>
 800ddbe:	6822      	ldr	r2, [r4, #0]
 800ddc0:	07d2      	lsls	r2, r2, #31
 800ddc2:	d501      	bpl.n	800ddc8 <_printf_float+0x188>
 800ddc4:	3302      	adds	r3, #2
 800ddc6:	e7f4      	b.n	800ddb2 <_printf_float+0x172>
 800ddc8:	2301      	movs	r3, #1
 800ddca:	e7f2      	b.n	800ddb2 <_printf_float+0x172>
 800ddcc:	f04f 0967 	mov.w	r9, #103	; 0x67
 800ddd0:	9b08      	ldr	r3, [sp, #32]
 800ddd2:	4299      	cmp	r1, r3
 800ddd4:	db05      	blt.n	800dde2 <_printf_float+0x1a2>
 800ddd6:	6823      	ldr	r3, [r4, #0]
 800ddd8:	6121      	str	r1, [r4, #16]
 800ddda:	07d8      	lsls	r0, r3, #31
 800dddc:	d5ea      	bpl.n	800ddb4 <_printf_float+0x174>
 800ddde:	1c4b      	adds	r3, r1, #1
 800dde0:	e7e7      	b.n	800ddb2 <_printf_float+0x172>
 800dde2:	2900      	cmp	r1, #0
 800dde4:	bfd4      	ite	le
 800dde6:	f1c1 0202 	rsble	r2, r1, #2
 800ddea:	2201      	movgt	r2, #1
 800ddec:	4413      	add	r3, r2
 800ddee:	e7e0      	b.n	800ddb2 <_printf_float+0x172>
 800ddf0:	6823      	ldr	r3, [r4, #0]
 800ddf2:	055a      	lsls	r2, r3, #21
 800ddf4:	d407      	bmi.n	800de06 <_printf_float+0x1c6>
 800ddf6:	6923      	ldr	r3, [r4, #16]
 800ddf8:	4642      	mov	r2, r8
 800ddfa:	4631      	mov	r1, r6
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	47b8      	blx	r7
 800de00:	3001      	adds	r0, #1
 800de02:	d12a      	bne.n	800de5a <_printf_float+0x21a>
 800de04:	e76a      	b.n	800dcdc <_printf_float+0x9c>
 800de06:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800de0a:	f240 80e2 	bls.w	800dfd2 <_printf_float+0x392>
 800de0e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800de12:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800de16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de1a:	d133      	bne.n	800de84 <_printf_float+0x244>
 800de1c:	4a38      	ldr	r2, [pc, #224]	; (800df00 <_printf_float+0x2c0>)
 800de1e:	2301      	movs	r3, #1
 800de20:	4631      	mov	r1, r6
 800de22:	4628      	mov	r0, r5
 800de24:	47b8      	blx	r7
 800de26:	3001      	adds	r0, #1
 800de28:	f43f af58 	beq.w	800dcdc <_printf_float+0x9c>
 800de2c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800de30:	429a      	cmp	r2, r3
 800de32:	db02      	blt.n	800de3a <_printf_float+0x1fa>
 800de34:	6823      	ldr	r3, [r4, #0]
 800de36:	07d8      	lsls	r0, r3, #31
 800de38:	d50f      	bpl.n	800de5a <_printf_float+0x21a>
 800de3a:	4653      	mov	r3, sl
 800de3c:	465a      	mov	r2, fp
 800de3e:	4631      	mov	r1, r6
 800de40:	4628      	mov	r0, r5
 800de42:	47b8      	blx	r7
 800de44:	3001      	adds	r0, #1
 800de46:	f43f af49 	beq.w	800dcdc <_printf_float+0x9c>
 800de4a:	f04f 0800 	mov.w	r8, #0
 800de4e:	f104 091a 	add.w	r9, r4, #26
 800de52:	9b08      	ldr	r3, [sp, #32]
 800de54:	3b01      	subs	r3, #1
 800de56:	4543      	cmp	r3, r8
 800de58:	dc09      	bgt.n	800de6e <_printf_float+0x22e>
 800de5a:	6823      	ldr	r3, [r4, #0]
 800de5c:	079b      	lsls	r3, r3, #30
 800de5e:	f100 8108 	bmi.w	800e072 <_printf_float+0x432>
 800de62:	68e0      	ldr	r0, [r4, #12]
 800de64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de66:	4298      	cmp	r0, r3
 800de68:	bfb8      	it	lt
 800de6a:	4618      	movlt	r0, r3
 800de6c:	e738      	b.n	800dce0 <_printf_float+0xa0>
 800de6e:	2301      	movs	r3, #1
 800de70:	464a      	mov	r2, r9
 800de72:	4631      	mov	r1, r6
 800de74:	4628      	mov	r0, r5
 800de76:	47b8      	blx	r7
 800de78:	3001      	adds	r0, #1
 800de7a:	f43f af2f 	beq.w	800dcdc <_printf_float+0x9c>
 800de7e:	f108 0801 	add.w	r8, r8, #1
 800de82:	e7e6      	b.n	800de52 <_printf_float+0x212>
 800de84:	9b07      	ldr	r3, [sp, #28]
 800de86:	2b00      	cmp	r3, #0
 800de88:	dc3c      	bgt.n	800df04 <_printf_float+0x2c4>
 800de8a:	4a1d      	ldr	r2, [pc, #116]	; (800df00 <_printf_float+0x2c0>)
 800de8c:	2301      	movs	r3, #1
 800de8e:	4631      	mov	r1, r6
 800de90:	4628      	mov	r0, r5
 800de92:	47b8      	blx	r7
 800de94:	3001      	adds	r0, #1
 800de96:	f43f af21 	beq.w	800dcdc <_printf_float+0x9c>
 800de9a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800de9e:	4313      	orrs	r3, r2
 800dea0:	d102      	bne.n	800dea8 <_printf_float+0x268>
 800dea2:	6823      	ldr	r3, [r4, #0]
 800dea4:	07d9      	lsls	r1, r3, #31
 800dea6:	d5d8      	bpl.n	800de5a <_printf_float+0x21a>
 800dea8:	4653      	mov	r3, sl
 800deaa:	465a      	mov	r2, fp
 800deac:	4631      	mov	r1, r6
 800deae:	4628      	mov	r0, r5
 800deb0:	47b8      	blx	r7
 800deb2:	3001      	adds	r0, #1
 800deb4:	f43f af12 	beq.w	800dcdc <_printf_float+0x9c>
 800deb8:	f04f 0900 	mov.w	r9, #0
 800debc:	f104 0a1a 	add.w	sl, r4, #26
 800dec0:	9b07      	ldr	r3, [sp, #28]
 800dec2:	425b      	negs	r3, r3
 800dec4:	454b      	cmp	r3, r9
 800dec6:	dc01      	bgt.n	800decc <_printf_float+0x28c>
 800dec8:	9b08      	ldr	r3, [sp, #32]
 800deca:	e795      	b.n	800ddf8 <_printf_float+0x1b8>
 800decc:	2301      	movs	r3, #1
 800dece:	4652      	mov	r2, sl
 800ded0:	4631      	mov	r1, r6
 800ded2:	4628      	mov	r0, r5
 800ded4:	47b8      	blx	r7
 800ded6:	3001      	adds	r0, #1
 800ded8:	f43f af00 	beq.w	800dcdc <_printf_float+0x9c>
 800dedc:	f109 0901 	add.w	r9, r9, #1
 800dee0:	e7ee      	b.n	800dec0 <_printf_float+0x280>
 800dee2:	bf00      	nop
 800dee4:	f3af 8000 	nop.w
 800dee8:	ffffffff 	.word	0xffffffff
 800deec:	7fefffff 	.word	0x7fefffff
 800def0:	080114a4 	.word	0x080114a4
 800def4:	080114a8 	.word	0x080114a8
 800def8:	080114b0 	.word	0x080114b0
 800defc:	080114ac 	.word	0x080114ac
 800df00:	080114b4 	.word	0x080114b4
 800df04:	9a08      	ldr	r2, [sp, #32]
 800df06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df08:	429a      	cmp	r2, r3
 800df0a:	bfa8      	it	ge
 800df0c:	461a      	movge	r2, r3
 800df0e:	2a00      	cmp	r2, #0
 800df10:	4691      	mov	r9, r2
 800df12:	dc38      	bgt.n	800df86 <_printf_float+0x346>
 800df14:	2300      	movs	r3, #0
 800df16:	9305      	str	r3, [sp, #20]
 800df18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df1c:	f104 021a 	add.w	r2, r4, #26
 800df20:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df22:	9905      	ldr	r1, [sp, #20]
 800df24:	9304      	str	r3, [sp, #16]
 800df26:	eba3 0309 	sub.w	r3, r3, r9
 800df2a:	428b      	cmp	r3, r1
 800df2c:	dc33      	bgt.n	800df96 <_printf_float+0x356>
 800df2e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800df32:	429a      	cmp	r2, r3
 800df34:	db3c      	blt.n	800dfb0 <_printf_float+0x370>
 800df36:	6823      	ldr	r3, [r4, #0]
 800df38:	07da      	lsls	r2, r3, #31
 800df3a:	d439      	bmi.n	800dfb0 <_printf_float+0x370>
 800df3c:	9b08      	ldr	r3, [sp, #32]
 800df3e:	9a04      	ldr	r2, [sp, #16]
 800df40:	9907      	ldr	r1, [sp, #28]
 800df42:	1a9a      	subs	r2, r3, r2
 800df44:	eba3 0901 	sub.w	r9, r3, r1
 800df48:	4591      	cmp	r9, r2
 800df4a:	bfa8      	it	ge
 800df4c:	4691      	movge	r9, r2
 800df4e:	f1b9 0f00 	cmp.w	r9, #0
 800df52:	dc35      	bgt.n	800dfc0 <_printf_float+0x380>
 800df54:	f04f 0800 	mov.w	r8, #0
 800df58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df5c:	f104 0a1a 	add.w	sl, r4, #26
 800df60:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800df64:	1a9b      	subs	r3, r3, r2
 800df66:	eba3 0309 	sub.w	r3, r3, r9
 800df6a:	4543      	cmp	r3, r8
 800df6c:	f77f af75 	ble.w	800de5a <_printf_float+0x21a>
 800df70:	2301      	movs	r3, #1
 800df72:	4652      	mov	r2, sl
 800df74:	4631      	mov	r1, r6
 800df76:	4628      	mov	r0, r5
 800df78:	47b8      	blx	r7
 800df7a:	3001      	adds	r0, #1
 800df7c:	f43f aeae 	beq.w	800dcdc <_printf_float+0x9c>
 800df80:	f108 0801 	add.w	r8, r8, #1
 800df84:	e7ec      	b.n	800df60 <_printf_float+0x320>
 800df86:	4613      	mov	r3, r2
 800df88:	4631      	mov	r1, r6
 800df8a:	4642      	mov	r2, r8
 800df8c:	4628      	mov	r0, r5
 800df8e:	47b8      	blx	r7
 800df90:	3001      	adds	r0, #1
 800df92:	d1bf      	bne.n	800df14 <_printf_float+0x2d4>
 800df94:	e6a2      	b.n	800dcdc <_printf_float+0x9c>
 800df96:	2301      	movs	r3, #1
 800df98:	4631      	mov	r1, r6
 800df9a:	4628      	mov	r0, r5
 800df9c:	9204      	str	r2, [sp, #16]
 800df9e:	47b8      	blx	r7
 800dfa0:	3001      	adds	r0, #1
 800dfa2:	f43f ae9b 	beq.w	800dcdc <_printf_float+0x9c>
 800dfa6:	9b05      	ldr	r3, [sp, #20]
 800dfa8:	9a04      	ldr	r2, [sp, #16]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	9305      	str	r3, [sp, #20]
 800dfae:	e7b7      	b.n	800df20 <_printf_float+0x2e0>
 800dfb0:	4653      	mov	r3, sl
 800dfb2:	465a      	mov	r2, fp
 800dfb4:	4631      	mov	r1, r6
 800dfb6:	4628      	mov	r0, r5
 800dfb8:	47b8      	blx	r7
 800dfba:	3001      	adds	r0, #1
 800dfbc:	d1be      	bne.n	800df3c <_printf_float+0x2fc>
 800dfbe:	e68d      	b.n	800dcdc <_printf_float+0x9c>
 800dfc0:	9a04      	ldr	r2, [sp, #16]
 800dfc2:	464b      	mov	r3, r9
 800dfc4:	4442      	add	r2, r8
 800dfc6:	4631      	mov	r1, r6
 800dfc8:	4628      	mov	r0, r5
 800dfca:	47b8      	blx	r7
 800dfcc:	3001      	adds	r0, #1
 800dfce:	d1c1      	bne.n	800df54 <_printf_float+0x314>
 800dfd0:	e684      	b.n	800dcdc <_printf_float+0x9c>
 800dfd2:	9a08      	ldr	r2, [sp, #32]
 800dfd4:	2a01      	cmp	r2, #1
 800dfd6:	dc01      	bgt.n	800dfdc <_printf_float+0x39c>
 800dfd8:	07db      	lsls	r3, r3, #31
 800dfda:	d537      	bpl.n	800e04c <_printf_float+0x40c>
 800dfdc:	2301      	movs	r3, #1
 800dfde:	4642      	mov	r2, r8
 800dfe0:	4631      	mov	r1, r6
 800dfe2:	4628      	mov	r0, r5
 800dfe4:	47b8      	blx	r7
 800dfe6:	3001      	adds	r0, #1
 800dfe8:	f43f ae78 	beq.w	800dcdc <_printf_float+0x9c>
 800dfec:	4653      	mov	r3, sl
 800dfee:	465a      	mov	r2, fp
 800dff0:	4631      	mov	r1, r6
 800dff2:	4628      	mov	r0, r5
 800dff4:	47b8      	blx	r7
 800dff6:	3001      	adds	r0, #1
 800dff8:	f43f ae70 	beq.w	800dcdc <_printf_float+0x9c>
 800dffc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e000:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e008:	d01b      	beq.n	800e042 <_printf_float+0x402>
 800e00a:	9b08      	ldr	r3, [sp, #32]
 800e00c:	f108 0201 	add.w	r2, r8, #1
 800e010:	3b01      	subs	r3, #1
 800e012:	4631      	mov	r1, r6
 800e014:	4628      	mov	r0, r5
 800e016:	47b8      	blx	r7
 800e018:	3001      	adds	r0, #1
 800e01a:	d10e      	bne.n	800e03a <_printf_float+0x3fa>
 800e01c:	e65e      	b.n	800dcdc <_printf_float+0x9c>
 800e01e:	2301      	movs	r3, #1
 800e020:	464a      	mov	r2, r9
 800e022:	4631      	mov	r1, r6
 800e024:	4628      	mov	r0, r5
 800e026:	47b8      	blx	r7
 800e028:	3001      	adds	r0, #1
 800e02a:	f43f ae57 	beq.w	800dcdc <_printf_float+0x9c>
 800e02e:	f108 0801 	add.w	r8, r8, #1
 800e032:	9b08      	ldr	r3, [sp, #32]
 800e034:	3b01      	subs	r3, #1
 800e036:	4543      	cmp	r3, r8
 800e038:	dcf1      	bgt.n	800e01e <_printf_float+0x3de>
 800e03a:	9b04      	ldr	r3, [sp, #16]
 800e03c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e040:	e6db      	b.n	800ddfa <_printf_float+0x1ba>
 800e042:	f04f 0800 	mov.w	r8, #0
 800e046:	f104 091a 	add.w	r9, r4, #26
 800e04a:	e7f2      	b.n	800e032 <_printf_float+0x3f2>
 800e04c:	2301      	movs	r3, #1
 800e04e:	4642      	mov	r2, r8
 800e050:	e7df      	b.n	800e012 <_printf_float+0x3d2>
 800e052:	2301      	movs	r3, #1
 800e054:	464a      	mov	r2, r9
 800e056:	4631      	mov	r1, r6
 800e058:	4628      	mov	r0, r5
 800e05a:	47b8      	blx	r7
 800e05c:	3001      	adds	r0, #1
 800e05e:	f43f ae3d 	beq.w	800dcdc <_printf_float+0x9c>
 800e062:	f108 0801 	add.w	r8, r8, #1
 800e066:	68e3      	ldr	r3, [r4, #12]
 800e068:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e06a:	1a5b      	subs	r3, r3, r1
 800e06c:	4543      	cmp	r3, r8
 800e06e:	dcf0      	bgt.n	800e052 <_printf_float+0x412>
 800e070:	e6f7      	b.n	800de62 <_printf_float+0x222>
 800e072:	f04f 0800 	mov.w	r8, #0
 800e076:	f104 0919 	add.w	r9, r4, #25
 800e07a:	e7f4      	b.n	800e066 <_printf_float+0x426>

0800e07c <_printf_common>:
 800e07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e080:	4616      	mov	r6, r2
 800e082:	4699      	mov	r9, r3
 800e084:	688a      	ldr	r2, [r1, #8]
 800e086:	690b      	ldr	r3, [r1, #16]
 800e088:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e08c:	4293      	cmp	r3, r2
 800e08e:	bfb8      	it	lt
 800e090:	4613      	movlt	r3, r2
 800e092:	6033      	str	r3, [r6, #0]
 800e094:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e098:	4607      	mov	r7, r0
 800e09a:	460c      	mov	r4, r1
 800e09c:	b10a      	cbz	r2, 800e0a2 <_printf_common+0x26>
 800e09e:	3301      	adds	r3, #1
 800e0a0:	6033      	str	r3, [r6, #0]
 800e0a2:	6823      	ldr	r3, [r4, #0]
 800e0a4:	0699      	lsls	r1, r3, #26
 800e0a6:	bf42      	ittt	mi
 800e0a8:	6833      	ldrmi	r3, [r6, #0]
 800e0aa:	3302      	addmi	r3, #2
 800e0ac:	6033      	strmi	r3, [r6, #0]
 800e0ae:	6825      	ldr	r5, [r4, #0]
 800e0b0:	f015 0506 	ands.w	r5, r5, #6
 800e0b4:	d106      	bne.n	800e0c4 <_printf_common+0x48>
 800e0b6:	f104 0a19 	add.w	sl, r4, #25
 800e0ba:	68e3      	ldr	r3, [r4, #12]
 800e0bc:	6832      	ldr	r2, [r6, #0]
 800e0be:	1a9b      	subs	r3, r3, r2
 800e0c0:	42ab      	cmp	r3, r5
 800e0c2:	dc26      	bgt.n	800e112 <_printf_common+0x96>
 800e0c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e0c8:	1e13      	subs	r3, r2, #0
 800e0ca:	6822      	ldr	r2, [r4, #0]
 800e0cc:	bf18      	it	ne
 800e0ce:	2301      	movne	r3, #1
 800e0d0:	0692      	lsls	r2, r2, #26
 800e0d2:	d42b      	bmi.n	800e12c <_printf_common+0xb0>
 800e0d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e0d8:	4649      	mov	r1, r9
 800e0da:	4638      	mov	r0, r7
 800e0dc:	47c0      	blx	r8
 800e0de:	3001      	adds	r0, #1
 800e0e0:	d01e      	beq.n	800e120 <_printf_common+0xa4>
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	68e5      	ldr	r5, [r4, #12]
 800e0e6:	6832      	ldr	r2, [r6, #0]
 800e0e8:	f003 0306 	and.w	r3, r3, #6
 800e0ec:	2b04      	cmp	r3, #4
 800e0ee:	bf08      	it	eq
 800e0f0:	1aad      	subeq	r5, r5, r2
 800e0f2:	68a3      	ldr	r3, [r4, #8]
 800e0f4:	6922      	ldr	r2, [r4, #16]
 800e0f6:	bf0c      	ite	eq
 800e0f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e0fc:	2500      	movne	r5, #0
 800e0fe:	4293      	cmp	r3, r2
 800e100:	bfc4      	itt	gt
 800e102:	1a9b      	subgt	r3, r3, r2
 800e104:	18ed      	addgt	r5, r5, r3
 800e106:	2600      	movs	r6, #0
 800e108:	341a      	adds	r4, #26
 800e10a:	42b5      	cmp	r5, r6
 800e10c:	d11a      	bne.n	800e144 <_printf_common+0xc8>
 800e10e:	2000      	movs	r0, #0
 800e110:	e008      	b.n	800e124 <_printf_common+0xa8>
 800e112:	2301      	movs	r3, #1
 800e114:	4652      	mov	r2, sl
 800e116:	4649      	mov	r1, r9
 800e118:	4638      	mov	r0, r7
 800e11a:	47c0      	blx	r8
 800e11c:	3001      	adds	r0, #1
 800e11e:	d103      	bne.n	800e128 <_printf_common+0xac>
 800e120:	f04f 30ff 	mov.w	r0, #4294967295
 800e124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e128:	3501      	adds	r5, #1
 800e12a:	e7c6      	b.n	800e0ba <_printf_common+0x3e>
 800e12c:	18e1      	adds	r1, r4, r3
 800e12e:	1c5a      	adds	r2, r3, #1
 800e130:	2030      	movs	r0, #48	; 0x30
 800e132:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e136:	4422      	add	r2, r4
 800e138:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e13c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e140:	3302      	adds	r3, #2
 800e142:	e7c7      	b.n	800e0d4 <_printf_common+0x58>
 800e144:	2301      	movs	r3, #1
 800e146:	4622      	mov	r2, r4
 800e148:	4649      	mov	r1, r9
 800e14a:	4638      	mov	r0, r7
 800e14c:	47c0      	blx	r8
 800e14e:	3001      	adds	r0, #1
 800e150:	d0e6      	beq.n	800e120 <_printf_common+0xa4>
 800e152:	3601      	adds	r6, #1
 800e154:	e7d9      	b.n	800e10a <_printf_common+0x8e>
	...

0800e158 <_printf_i>:
 800e158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e15c:	7e0f      	ldrb	r7, [r1, #24]
 800e15e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e160:	2f78      	cmp	r7, #120	; 0x78
 800e162:	4691      	mov	r9, r2
 800e164:	4680      	mov	r8, r0
 800e166:	460c      	mov	r4, r1
 800e168:	469a      	mov	sl, r3
 800e16a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e16e:	d807      	bhi.n	800e180 <_printf_i+0x28>
 800e170:	2f62      	cmp	r7, #98	; 0x62
 800e172:	d80a      	bhi.n	800e18a <_printf_i+0x32>
 800e174:	2f00      	cmp	r7, #0
 800e176:	f000 80d8 	beq.w	800e32a <_printf_i+0x1d2>
 800e17a:	2f58      	cmp	r7, #88	; 0x58
 800e17c:	f000 80a3 	beq.w	800e2c6 <_printf_i+0x16e>
 800e180:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e184:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e188:	e03a      	b.n	800e200 <_printf_i+0xa8>
 800e18a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e18e:	2b15      	cmp	r3, #21
 800e190:	d8f6      	bhi.n	800e180 <_printf_i+0x28>
 800e192:	a101      	add	r1, pc, #4	; (adr r1, 800e198 <_printf_i+0x40>)
 800e194:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e198:	0800e1f1 	.word	0x0800e1f1
 800e19c:	0800e205 	.word	0x0800e205
 800e1a0:	0800e181 	.word	0x0800e181
 800e1a4:	0800e181 	.word	0x0800e181
 800e1a8:	0800e181 	.word	0x0800e181
 800e1ac:	0800e181 	.word	0x0800e181
 800e1b0:	0800e205 	.word	0x0800e205
 800e1b4:	0800e181 	.word	0x0800e181
 800e1b8:	0800e181 	.word	0x0800e181
 800e1bc:	0800e181 	.word	0x0800e181
 800e1c0:	0800e181 	.word	0x0800e181
 800e1c4:	0800e311 	.word	0x0800e311
 800e1c8:	0800e235 	.word	0x0800e235
 800e1cc:	0800e2f3 	.word	0x0800e2f3
 800e1d0:	0800e181 	.word	0x0800e181
 800e1d4:	0800e181 	.word	0x0800e181
 800e1d8:	0800e333 	.word	0x0800e333
 800e1dc:	0800e181 	.word	0x0800e181
 800e1e0:	0800e235 	.word	0x0800e235
 800e1e4:	0800e181 	.word	0x0800e181
 800e1e8:	0800e181 	.word	0x0800e181
 800e1ec:	0800e2fb 	.word	0x0800e2fb
 800e1f0:	682b      	ldr	r3, [r5, #0]
 800e1f2:	1d1a      	adds	r2, r3, #4
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	602a      	str	r2, [r5, #0]
 800e1f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e200:	2301      	movs	r3, #1
 800e202:	e0a3      	b.n	800e34c <_printf_i+0x1f4>
 800e204:	6820      	ldr	r0, [r4, #0]
 800e206:	6829      	ldr	r1, [r5, #0]
 800e208:	0606      	lsls	r6, r0, #24
 800e20a:	f101 0304 	add.w	r3, r1, #4
 800e20e:	d50a      	bpl.n	800e226 <_printf_i+0xce>
 800e210:	680e      	ldr	r6, [r1, #0]
 800e212:	602b      	str	r3, [r5, #0]
 800e214:	2e00      	cmp	r6, #0
 800e216:	da03      	bge.n	800e220 <_printf_i+0xc8>
 800e218:	232d      	movs	r3, #45	; 0x2d
 800e21a:	4276      	negs	r6, r6
 800e21c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e220:	485e      	ldr	r0, [pc, #376]	; (800e39c <_printf_i+0x244>)
 800e222:	230a      	movs	r3, #10
 800e224:	e019      	b.n	800e25a <_printf_i+0x102>
 800e226:	680e      	ldr	r6, [r1, #0]
 800e228:	602b      	str	r3, [r5, #0]
 800e22a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e22e:	bf18      	it	ne
 800e230:	b236      	sxthne	r6, r6
 800e232:	e7ef      	b.n	800e214 <_printf_i+0xbc>
 800e234:	682b      	ldr	r3, [r5, #0]
 800e236:	6820      	ldr	r0, [r4, #0]
 800e238:	1d19      	adds	r1, r3, #4
 800e23a:	6029      	str	r1, [r5, #0]
 800e23c:	0601      	lsls	r1, r0, #24
 800e23e:	d501      	bpl.n	800e244 <_printf_i+0xec>
 800e240:	681e      	ldr	r6, [r3, #0]
 800e242:	e002      	b.n	800e24a <_printf_i+0xf2>
 800e244:	0646      	lsls	r6, r0, #25
 800e246:	d5fb      	bpl.n	800e240 <_printf_i+0xe8>
 800e248:	881e      	ldrh	r6, [r3, #0]
 800e24a:	4854      	ldr	r0, [pc, #336]	; (800e39c <_printf_i+0x244>)
 800e24c:	2f6f      	cmp	r7, #111	; 0x6f
 800e24e:	bf0c      	ite	eq
 800e250:	2308      	moveq	r3, #8
 800e252:	230a      	movne	r3, #10
 800e254:	2100      	movs	r1, #0
 800e256:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e25a:	6865      	ldr	r5, [r4, #4]
 800e25c:	60a5      	str	r5, [r4, #8]
 800e25e:	2d00      	cmp	r5, #0
 800e260:	bfa2      	ittt	ge
 800e262:	6821      	ldrge	r1, [r4, #0]
 800e264:	f021 0104 	bicge.w	r1, r1, #4
 800e268:	6021      	strge	r1, [r4, #0]
 800e26a:	b90e      	cbnz	r6, 800e270 <_printf_i+0x118>
 800e26c:	2d00      	cmp	r5, #0
 800e26e:	d04d      	beq.n	800e30c <_printf_i+0x1b4>
 800e270:	4615      	mov	r5, r2
 800e272:	fbb6 f1f3 	udiv	r1, r6, r3
 800e276:	fb03 6711 	mls	r7, r3, r1, r6
 800e27a:	5dc7      	ldrb	r7, [r0, r7]
 800e27c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e280:	4637      	mov	r7, r6
 800e282:	42bb      	cmp	r3, r7
 800e284:	460e      	mov	r6, r1
 800e286:	d9f4      	bls.n	800e272 <_printf_i+0x11a>
 800e288:	2b08      	cmp	r3, #8
 800e28a:	d10b      	bne.n	800e2a4 <_printf_i+0x14c>
 800e28c:	6823      	ldr	r3, [r4, #0]
 800e28e:	07de      	lsls	r6, r3, #31
 800e290:	d508      	bpl.n	800e2a4 <_printf_i+0x14c>
 800e292:	6923      	ldr	r3, [r4, #16]
 800e294:	6861      	ldr	r1, [r4, #4]
 800e296:	4299      	cmp	r1, r3
 800e298:	bfde      	ittt	le
 800e29a:	2330      	movle	r3, #48	; 0x30
 800e29c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e2a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e2a4:	1b52      	subs	r2, r2, r5
 800e2a6:	6122      	str	r2, [r4, #16]
 800e2a8:	f8cd a000 	str.w	sl, [sp]
 800e2ac:	464b      	mov	r3, r9
 800e2ae:	aa03      	add	r2, sp, #12
 800e2b0:	4621      	mov	r1, r4
 800e2b2:	4640      	mov	r0, r8
 800e2b4:	f7ff fee2 	bl	800e07c <_printf_common>
 800e2b8:	3001      	adds	r0, #1
 800e2ba:	d14c      	bne.n	800e356 <_printf_i+0x1fe>
 800e2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2c0:	b004      	add	sp, #16
 800e2c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2c6:	4835      	ldr	r0, [pc, #212]	; (800e39c <_printf_i+0x244>)
 800e2c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e2cc:	6829      	ldr	r1, [r5, #0]
 800e2ce:	6823      	ldr	r3, [r4, #0]
 800e2d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800e2d4:	6029      	str	r1, [r5, #0]
 800e2d6:	061d      	lsls	r5, r3, #24
 800e2d8:	d514      	bpl.n	800e304 <_printf_i+0x1ac>
 800e2da:	07df      	lsls	r7, r3, #31
 800e2dc:	bf44      	itt	mi
 800e2de:	f043 0320 	orrmi.w	r3, r3, #32
 800e2e2:	6023      	strmi	r3, [r4, #0]
 800e2e4:	b91e      	cbnz	r6, 800e2ee <_printf_i+0x196>
 800e2e6:	6823      	ldr	r3, [r4, #0]
 800e2e8:	f023 0320 	bic.w	r3, r3, #32
 800e2ec:	6023      	str	r3, [r4, #0]
 800e2ee:	2310      	movs	r3, #16
 800e2f0:	e7b0      	b.n	800e254 <_printf_i+0xfc>
 800e2f2:	6823      	ldr	r3, [r4, #0]
 800e2f4:	f043 0320 	orr.w	r3, r3, #32
 800e2f8:	6023      	str	r3, [r4, #0]
 800e2fa:	2378      	movs	r3, #120	; 0x78
 800e2fc:	4828      	ldr	r0, [pc, #160]	; (800e3a0 <_printf_i+0x248>)
 800e2fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e302:	e7e3      	b.n	800e2cc <_printf_i+0x174>
 800e304:	0659      	lsls	r1, r3, #25
 800e306:	bf48      	it	mi
 800e308:	b2b6      	uxthmi	r6, r6
 800e30a:	e7e6      	b.n	800e2da <_printf_i+0x182>
 800e30c:	4615      	mov	r5, r2
 800e30e:	e7bb      	b.n	800e288 <_printf_i+0x130>
 800e310:	682b      	ldr	r3, [r5, #0]
 800e312:	6826      	ldr	r6, [r4, #0]
 800e314:	6961      	ldr	r1, [r4, #20]
 800e316:	1d18      	adds	r0, r3, #4
 800e318:	6028      	str	r0, [r5, #0]
 800e31a:	0635      	lsls	r5, r6, #24
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	d501      	bpl.n	800e324 <_printf_i+0x1cc>
 800e320:	6019      	str	r1, [r3, #0]
 800e322:	e002      	b.n	800e32a <_printf_i+0x1d2>
 800e324:	0670      	lsls	r0, r6, #25
 800e326:	d5fb      	bpl.n	800e320 <_printf_i+0x1c8>
 800e328:	8019      	strh	r1, [r3, #0]
 800e32a:	2300      	movs	r3, #0
 800e32c:	6123      	str	r3, [r4, #16]
 800e32e:	4615      	mov	r5, r2
 800e330:	e7ba      	b.n	800e2a8 <_printf_i+0x150>
 800e332:	682b      	ldr	r3, [r5, #0]
 800e334:	1d1a      	adds	r2, r3, #4
 800e336:	602a      	str	r2, [r5, #0]
 800e338:	681d      	ldr	r5, [r3, #0]
 800e33a:	6862      	ldr	r2, [r4, #4]
 800e33c:	2100      	movs	r1, #0
 800e33e:	4628      	mov	r0, r5
 800e340:	f7f1 ffd6 	bl	80002f0 <memchr>
 800e344:	b108      	cbz	r0, 800e34a <_printf_i+0x1f2>
 800e346:	1b40      	subs	r0, r0, r5
 800e348:	6060      	str	r0, [r4, #4]
 800e34a:	6863      	ldr	r3, [r4, #4]
 800e34c:	6123      	str	r3, [r4, #16]
 800e34e:	2300      	movs	r3, #0
 800e350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e354:	e7a8      	b.n	800e2a8 <_printf_i+0x150>
 800e356:	6923      	ldr	r3, [r4, #16]
 800e358:	462a      	mov	r2, r5
 800e35a:	4649      	mov	r1, r9
 800e35c:	4640      	mov	r0, r8
 800e35e:	47d0      	blx	sl
 800e360:	3001      	adds	r0, #1
 800e362:	d0ab      	beq.n	800e2bc <_printf_i+0x164>
 800e364:	6823      	ldr	r3, [r4, #0]
 800e366:	079b      	lsls	r3, r3, #30
 800e368:	d413      	bmi.n	800e392 <_printf_i+0x23a>
 800e36a:	68e0      	ldr	r0, [r4, #12]
 800e36c:	9b03      	ldr	r3, [sp, #12]
 800e36e:	4298      	cmp	r0, r3
 800e370:	bfb8      	it	lt
 800e372:	4618      	movlt	r0, r3
 800e374:	e7a4      	b.n	800e2c0 <_printf_i+0x168>
 800e376:	2301      	movs	r3, #1
 800e378:	4632      	mov	r2, r6
 800e37a:	4649      	mov	r1, r9
 800e37c:	4640      	mov	r0, r8
 800e37e:	47d0      	blx	sl
 800e380:	3001      	adds	r0, #1
 800e382:	d09b      	beq.n	800e2bc <_printf_i+0x164>
 800e384:	3501      	adds	r5, #1
 800e386:	68e3      	ldr	r3, [r4, #12]
 800e388:	9903      	ldr	r1, [sp, #12]
 800e38a:	1a5b      	subs	r3, r3, r1
 800e38c:	42ab      	cmp	r3, r5
 800e38e:	dcf2      	bgt.n	800e376 <_printf_i+0x21e>
 800e390:	e7eb      	b.n	800e36a <_printf_i+0x212>
 800e392:	2500      	movs	r5, #0
 800e394:	f104 0619 	add.w	r6, r4, #25
 800e398:	e7f5      	b.n	800e386 <_printf_i+0x22e>
 800e39a:	bf00      	nop
 800e39c:	080114b6 	.word	0x080114b6
 800e3a0:	080114c7 	.word	0x080114c7

0800e3a4 <sniprintf>:
 800e3a4:	b40c      	push	{r2, r3}
 800e3a6:	b530      	push	{r4, r5, lr}
 800e3a8:	4b17      	ldr	r3, [pc, #92]	; (800e408 <sniprintf+0x64>)
 800e3aa:	1e0c      	subs	r4, r1, #0
 800e3ac:	681d      	ldr	r5, [r3, #0]
 800e3ae:	b09d      	sub	sp, #116	; 0x74
 800e3b0:	da08      	bge.n	800e3c4 <sniprintf+0x20>
 800e3b2:	238b      	movs	r3, #139	; 0x8b
 800e3b4:	602b      	str	r3, [r5, #0]
 800e3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ba:	b01d      	add	sp, #116	; 0x74
 800e3bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e3c0:	b002      	add	sp, #8
 800e3c2:	4770      	bx	lr
 800e3c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e3c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e3cc:	bf14      	ite	ne
 800e3ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e3d2:	4623      	moveq	r3, r4
 800e3d4:	9304      	str	r3, [sp, #16]
 800e3d6:	9307      	str	r3, [sp, #28]
 800e3d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e3dc:	9002      	str	r0, [sp, #8]
 800e3de:	9006      	str	r0, [sp, #24]
 800e3e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e3e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e3e6:	ab21      	add	r3, sp, #132	; 0x84
 800e3e8:	a902      	add	r1, sp, #8
 800e3ea:	4628      	mov	r0, r5
 800e3ec:	9301      	str	r3, [sp, #4]
 800e3ee:	f001 fb0b 	bl	800fa08 <_svfiprintf_r>
 800e3f2:	1c43      	adds	r3, r0, #1
 800e3f4:	bfbc      	itt	lt
 800e3f6:	238b      	movlt	r3, #139	; 0x8b
 800e3f8:	602b      	strlt	r3, [r5, #0]
 800e3fa:	2c00      	cmp	r4, #0
 800e3fc:	d0dd      	beq.n	800e3ba <sniprintf+0x16>
 800e3fe:	9b02      	ldr	r3, [sp, #8]
 800e400:	2200      	movs	r2, #0
 800e402:	701a      	strb	r2, [r3, #0]
 800e404:	e7d9      	b.n	800e3ba <sniprintf+0x16>
 800e406:	bf00      	nop
 800e408:	24000014 	.word	0x24000014

0800e40c <siprintf>:
 800e40c:	b40e      	push	{r1, r2, r3}
 800e40e:	b500      	push	{lr}
 800e410:	b09c      	sub	sp, #112	; 0x70
 800e412:	ab1d      	add	r3, sp, #116	; 0x74
 800e414:	9002      	str	r0, [sp, #8]
 800e416:	9006      	str	r0, [sp, #24]
 800e418:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e41c:	4809      	ldr	r0, [pc, #36]	; (800e444 <siprintf+0x38>)
 800e41e:	9107      	str	r1, [sp, #28]
 800e420:	9104      	str	r1, [sp, #16]
 800e422:	4909      	ldr	r1, [pc, #36]	; (800e448 <siprintf+0x3c>)
 800e424:	f853 2b04 	ldr.w	r2, [r3], #4
 800e428:	9105      	str	r1, [sp, #20]
 800e42a:	6800      	ldr	r0, [r0, #0]
 800e42c:	9301      	str	r3, [sp, #4]
 800e42e:	a902      	add	r1, sp, #8
 800e430:	f001 faea 	bl	800fa08 <_svfiprintf_r>
 800e434:	9b02      	ldr	r3, [sp, #8]
 800e436:	2200      	movs	r2, #0
 800e438:	701a      	strb	r2, [r3, #0]
 800e43a:	b01c      	add	sp, #112	; 0x70
 800e43c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e440:	b003      	add	sp, #12
 800e442:	4770      	bx	lr
 800e444:	24000014 	.word	0x24000014
 800e448:	ffff0208 	.word	0xffff0208

0800e44c <quorem>:
 800e44c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e450:	6903      	ldr	r3, [r0, #16]
 800e452:	690c      	ldr	r4, [r1, #16]
 800e454:	42a3      	cmp	r3, r4
 800e456:	4607      	mov	r7, r0
 800e458:	f2c0 8081 	blt.w	800e55e <quorem+0x112>
 800e45c:	3c01      	subs	r4, #1
 800e45e:	f101 0814 	add.w	r8, r1, #20
 800e462:	f100 0514 	add.w	r5, r0, #20
 800e466:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e46a:	9301      	str	r3, [sp, #4]
 800e46c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e470:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e474:	3301      	adds	r3, #1
 800e476:	429a      	cmp	r2, r3
 800e478:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e47c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e480:	fbb2 f6f3 	udiv	r6, r2, r3
 800e484:	d331      	bcc.n	800e4ea <quorem+0x9e>
 800e486:	f04f 0e00 	mov.w	lr, #0
 800e48a:	4640      	mov	r0, r8
 800e48c:	46ac      	mov	ip, r5
 800e48e:	46f2      	mov	sl, lr
 800e490:	f850 2b04 	ldr.w	r2, [r0], #4
 800e494:	b293      	uxth	r3, r2
 800e496:	fb06 e303 	mla	r3, r6, r3, lr
 800e49a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e49e:	b29b      	uxth	r3, r3
 800e4a0:	ebaa 0303 	sub.w	r3, sl, r3
 800e4a4:	f8dc a000 	ldr.w	sl, [ip]
 800e4a8:	0c12      	lsrs	r2, r2, #16
 800e4aa:	fa13 f38a 	uxtah	r3, r3, sl
 800e4ae:	fb06 e202 	mla	r2, r6, r2, lr
 800e4b2:	9300      	str	r3, [sp, #0]
 800e4b4:	9b00      	ldr	r3, [sp, #0]
 800e4b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e4ba:	b292      	uxth	r2, r2
 800e4bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e4c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e4c4:	f8bd 3000 	ldrh.w	r3, [sp]
 800e4c8:	4581      	cmp	r9, r0
 800e4ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4ce:	f84c 3b04 	str.w	r3, [ip], #4
 800e4d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e4d6:	d2db      	bcs.n	800e490 <quorem+0x44>
 800e4d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800e4dc:	b92b      	cbnz	r3, 800e4ea <quorem+0x9e>
 800e4de:	9b01      	ldr	r3, [sp, #4]
 800e4e0:	3b04      	subs	r3, #4
 800e4e2:	429d      	cmp	r5, r3
 800e4e4:	461a      	mov	r2, r3
 800e4e6:	d32e      	bcc.n	800e546 <quorem+0xfa>
 800e4e8:	613c      	str	r4, [r7, #16]
 800e4ea:	4638      	mov	r0, r7
 800e4ec:	f001 f838 	bl	800f560 <__mcmp>
 800e4f0:	2800      	cmp	r0, #0
 800e4f2:	db24      	blt.n	800e53e <quorem+0xf2>
 800e4f4:	3601      	adds	r6, #1
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	f04f 0c00 	mov.w	ip, #0
 800e4fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800e500:	f8d0 e000 	ldr.w	lr, [r0]
 800e504:	b293      	uxth	r3, r2
 800e506:	ebac 0303 	sub.w	r3, ip, r3
 800e50a:	0c12      	lsrs	r2, r2, #16
 800e50c:	fa13 f38e 	uxtah	r3, r3, lr
 800e510:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e514:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e518:	b29b      	uxth	r3, r3
 800e51a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e51e:	45c1      	cmp	r9, r8
 800e520:	f840 3b04 	str.w	r3, [r0], #4
 800e524:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e528:	d2e8      	bcs.n	800e4fc <quorem+0xb0>
 800e52a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e52e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e532:	b922      	cbnz	r2, 800e53e <quorem+0xf2>
 800e534:	3b04      	subs	r3, #4
 800e536:	429d      	cmp	r5, r3
 800e538:	461a      	mov	r2, r3
 800e53a:	d30a      	bcc.n	800e552 <quorem+0x106>
 800e53c:	613c      	str	r4, [r7, #16]
 800e53e:	4630      	mov	r0, r6
 800e540:	b003      	add	sp, #12
 800e542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e546:	6812      	ldr	r2, [r2, #0]
 800e548:	3b04      	subs	r3, #4
 800e54a:	2a00      	cmp	r2, #0
 800e54c:	d1cc      	bne.n	800e4e8 <quorem+0x9c>
 800e54e:	3c01      	subs	r4, #1
 800e550:	e7c7      	b.n	800e4e2 <quorem+0x96>
 800e552:	6812      	ldr	r2, [r2, #0]
 800e554:	3b04      	subs	r3, #4
 800e556:	2a00      	cmp	r2, #0
 800e558:	d1f0      	bne.n	800e53c <quorem+0xf0>
 800e55a:	3c01      	subs	r4, #1
 800e55c:	e7eb      	b.n	800e536 <quorem+0xea>
 800e55e:	2000      	movs	r0, #0
 800e560:	e7ee      	b.n	800e540 <quorem+0xf4>
 800e562:	0000      	movs	r0, r0
 800e564:	0000      	movs	r0, r0
	...

0800e568 <_dtoa_r>:
 800e568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e56c:	ed2d 8b02 	vpush	{d8}
 800e570:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e572:	b091      	sub	sp, #68	; 0x44
 800e574:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e578:	ec59 8b10 	vmov	r8, r9, d0
 800e57c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800e57e:	9106      	str	r1, [sp, #24]
 800e580:	4606      	mov	r6, r0
 800e582:	9208      	str	r2, [sp, #32]
 800e584:	930c      	str	r3, [sp, #48]	; 0x30
 800e586:	b975      	cbnz	r5, 800e5a6 <_dtoa_r+0x3e>
 800e588:	2010      	movs	r0, #16
 800e58a:	f000 fd5f 	bl	800f04c <malloc>
 800e58e:	4602      	mov	r2, r0
 800e590:	6270      	str	r0, [r6, #36]	; 0x24
 800e592:	b920      	cbnz	r0, 800e59e <_dtoa_r+0x36>
 800e594:	4baa      	ldr	r3, [pc, #680]	; (800e840 <_dtoa_r+0x2d8>)
 800e596:	21ea      	movs	r1, #234	; 0xea
 800e598:	48aa      	ldr	r0, [pc, #680]	; (800e844 <_dtoa_r+0x2dc>)
 800e59a:	f001 fb45 	bl	800fc28 <__assert_func>
 800e59e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e5a2:	6005      	str	r5, [r0, #0]
 800e5a4:	60c5      	str	r5, [r0, #12]
 800e5a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e5a8:	6819      	ldr	r1, [r3, #0]
 800e5aa:	b151      	cbz	r1, 800e5c2 <_dtoa_r+0x5a>
 800e5ac:	685a      	ldr	r2, [r3, #4]
 800e5ae:	604a      	str	r2, [r1, #4]
 800e5b0:	2301      	movs	r3, #1
 800e5b2:	4093      	lsls	r3, r2
 800e5b4:	608b      	str	r3, [r1, #8]
 800e5b6:	4630      	mov	r0, r6
 800e5b8:	f000 fd90 	bl	800f0dc <_Bfree>
 800e5bc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e5be:	2200      	movs	r2, #0
 800e5c0:	601a      	str	r2, [r3, #0]
 800e5c2:	f1b9 0300 	subs.w	r3, r9, #0
 800e5c6:	bfbb      	ittet	lt
 800e5c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e5cc:	9303      	strlt	r3, [sp, #12]
 800e5ce:	2300      	movge	r3, #0
 800e5d0:	2201      	movlt	r2, #1
 800e5d2:	bfac      	ite	ge
 800e5d4:	6023      	strge	r3, [r4, #0]
 800e5d6:	6022      	strlt	r2, [r4, #0]
 800e5d8:	4b9b      	ldr	r3, [pc, #620]	; (800e848 <_dtoa_r+0x2e0>)
 800e5da:	9c03      	ldr	r4, [sp, #12]
 800e5dc:	43a3      	bics	r3, r4
 800e5de:	d11c      	bne.n	800e61a <_dtoa_r+0xb2>
 800e5e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e5e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800e5e6:	6013      	str	r3, [r2, #0]
 800e5e8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800e5ec:	ea53 0308 	orrs.w	r3, r3, r8
 800e5f0:	f000 84fd 	beq.w	800efee <_dtoa_r+0xa86>
 800e5f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e5f6:	b963      	cbnz	r3, 800e612 <_dtoa_r+0xaa>
 800e5f8:	4b94      	ldr	r3, [pc, #592]	; (800e84c <_dtoa_r+0x2e4>)
 800e5fa:	e01f      	b.n	800e63c <_dtoa_r+0xd4>
 800e5fc:	4b94      	ldr	r3, [pc, #592]	; (800e850 <_dtoa_r+0x2e8>)
 800e5fe:	9301      	str	r3, [sp, #4]
 800e600:	3308      	adds	r3, #8
 800e602:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e604:	6013      	str	r3, [r2, #0]
 800e606:	9801      	ldr	r0, [sp, #4]
 800e608:	b011      	add	sp, #68	; 0x44
 800e60a:	ecbd 8b02 	vpop	{d8}
 800e60e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e612:	4b8e      	ldr	r3, [pc, #568]	; (800e84c <_dtoa_r+0x2e4>)
 800e614:	9301      	str	r3, [sp, #4]
 800e616:	3303      	adds	r3, #3
 800e618:	e7f3      	b.n	800e602 <_dtoa_r+0x9a>
 800e61a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800e61e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e626:	d10b      	bne.n	800e640 <_dtoa_r+0xd8>
 800e628:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e62a:	2301      	movs	r3, #1
 800e62c:	6013      	str	r3, [r2, #0]
 800e62e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e630:	2b00      	cmp	r3, #0
 800e632:	f000 84d9 	beq.w	800efe8 <_dtoa_r+0xa80>
 800e636:	4887      	ldr	r0, [pc, #540]	; (800e854 <_dtoa_r+0x2ec>)
 800e638:	6018      	str	r0, [r3, #0]
 800e63a:	1e43      	subs	r3, r0, #1
 800e63c:	9301      	str	r3, [sp, #4]
 800e63e:	e7e2      	b.n	800e606 <_dtoa_r+0x9e>
 800e640:	a90f      	add	r1, sp, #60	; 0x3c
 800e642:	aa0e      	add	r2, sp, #56	; 0x38
 800e644:	4630      	mov	r0, r6
 800e646:	eeb0 0b48 	vmov.f64	d0, d8
 800e64a:	f001 f82f 	bl	800f6ac <__d2b>
 800e64e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800e652:	4605      	mov	r5, r0
 800e654:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e656:	2900      	cmp	r1, #0
 800e658:	d046      	beq.n	800e6e8 <_dtoa_r+0x180>
 800e65a:	ee18 4a90 	vmov	r4, s17
 800e65e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e662:	ec53 2b18 	vmov	r2, r3, d8
 800e666:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800e66a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e66e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e672:	2400      	movs	r4, #0
 800e674:	ec43 2b16 	vmov	d6, r2, r3
 800e678:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800e67c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800e828 <_dtoa_r+0x2c0>
 800e680:	ee36 7b47 	vsub.f64	d7, d6, d7
 800e684:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800e830 <_dtoa_r+0x2c8>
 800e688:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e68c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800e838 <_dtoa_r+0x2d0>
 800e690:	ee07 1a90 	vmov	s15, r1
 800e694:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800e698:	eeb0 7b46 	vmov.f64	d7, d6
 800e69c:	eea4 7b05 	vfma.f64	d7, d4, d5
 800e6a0:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e6a4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6ac:	ee16 ba90 	vmov	fp, s13
 800e6b0:	940a      	str	r4, [sp, #40]	; 0x28
 800e6b2:	d508      	bpl.n	800e6c6 <_dtoa_r+0x15e>
 800e6b4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e6b8:	eeb4 6b47 	vcmp.f64	d6, d7
 800e6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6c0:	bf18      	it	ne
 800e6c2:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800e6c6:	f1bb 0f16 	cmp.w	fp, #22
 800e6ca:	d82f      	bhi.n	800e72c <_dtoa_r+0x1c4>
 800e6cc:	4b62      	ldr	r3, [pc, #392]	; (800e858 <_dtoa_r+0x2f0>)
 800e6ce:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e6d2:	ed93 7b00 	vldr	d7, [r3]
 800e6d6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e6da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6de:	d501      	bpl.n	800e6e4 <_dtoa_r+0x17c>
 800e6e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	e022      	b.n	800e72e <_dtoa_r+0x1c6>
 800e6e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e6ea:	4401      	add	r1, r0
 800e6ec:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800e6f0:	2b20      	cmp	r3, #32
 800e6f2:	bfc1      	itttt	gt
 800e6f4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e6f8:	fa04 f303 	lslgt.w	r3, r4, r3
 800e6fc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800e700:	fa28 f804 	lsrgt.w	r8, r8, r4
 800e704:	bfd6      	itet	le
 800e706:	f1c3 0320 	rsble	r3, r3, #32
 800e70a:	ea43 0808 	orrgt.w	r8, r3, r8
 800e70e:	fa08 f803 	lslle.w	r8, r8, r3
 800e712:	ee07 8a90 	vmov	s15, r8
 800e716:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e71a:	3901      	subs	r1, #1
 800e71c:	ee17 4a90 	vmov	r4, s15
 800e720:	ec53 2b17 	vmov	r2, r3, d7
 800e724:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800e728:	2401      	movs	r4, #1
 800e72a:	e7a3      	b.n	800e674 <_dtoa_r+0x10c>
 800e72c:	2301      	movs	r3, #1
 800e72e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e730:	1a43      	subs	r3, r0, r1
 800e732:	1e5a      	subs	r2, r3, #1
 800e734:	bf45      	ittet	mi
 800e736:	f1c3 0301 	rsbmi	r3, r3, #1
 800e73a:	9304      	strmi	r3, [sp, #16]
 800e73c:	2300      	movpl	r3, #0
 800e73e:	2300      	movmi	r3, #0
 800e740:	9205      	str	r2, [sp, #20]
 800e742:	bf54      	ite	pl
 800e744:	9304      	strpl	r3, [sp, #16]
 800e746:	9305      	strmi	r3, [sp, #20]
 800e748:	f1bb 0f00 	cmp.w	fp, #0
 800e74c:	db18      	blt.n	800e780 <_dtoa_r+0x218>
 800e74e:	9b05      	ldr	r3, [sp, #20]
 800e750:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800e754:	445b      	add	r3, fp
 800e756:	9305      	str	r3, [sp, #20]
 800e758:	2300      	movs	r3, #0
 800e75a:	9a06      	ldr	r2, [sp, #24]
 800e75c:	2a09      	cmp	r2, #9
 800e75e:	d849      	bhi.n	800e7f4 <_dtoa_r+0x28c>
 800e760:	2a05      	cmp	r2, #5
 800e762:	bfc4      	itt	gt
 800e764:	3a04      	subgt	r2, #4
 800e766:	9206      	strgt	r2, [sp, #24]
 800e768:	9a06      	ldr	r2, [sp, #24]
 800e76a:	f1a2 0202 	sub.w	r2, r2, #2
 800e76e:	bfcc      	ite	gt
 800e770:	2400      	movgt	r4, #0
 800e772:	2401      	movle	r4, #1
 800e774:	2a03      	cmp	r2, #3
 800e776:	d848      	bhi.n	800e80a <_dtoa_r+0x2a2>
 800e778:	e8df f002 	tbb	[pc, r2]
 800e77c:	3a2c2e0b 	.word	0x3a2c2e0b
 800e780:	9b04      	ldr	r3, [sp, #16]
 800e782:	2200      	movs	r2, #0
 800e784:	eba3 030b 	sub.w	r3, r3, fp
 800e788:	9304      	str	r3, [sp, #16]
 800e78a:	9209      	str	r2, [sp, #36]	; 0x24
 800e78c:	f1cb 0300 	rsb	r3, fp, #0
 800e790:	e7e3      	b.n	800e75a <_dtoa_r+0x1f2>
 800e792:	2200      	movs	r2, #0
 800e794:	9207      	str	r2, [sp, #28]
 800e796:	9a08      	ldr	r2, [sp, #32]
 800e798:	2a00      	cmp	r2, #0
 800e79a:	dc39      	bgt.n	800e810 <_dtoa_r+0x2a8>
 800e79c:	f04f 0a01 	mov.w	sl, #1
 800e7a0:	46d1      	mov	r9, sl
 800e7a2:	4652      	mov	r2, sl
 800e7a4:	f8cd a020 	str.w	sl, [sp, #32]
 800e7a8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800e7aa:	2100      	movs	r1, #0
 800e7ac:	6079      	str	r1, [r7, #4]
 800e7ae:	2004      	movs	r0, #4
 800e7b0:	f100 0c14 	add.w	ip, r0, #20
 800e7b4:	4594      	cmp	ip, r2
 800e7b6:	6879      	ldr	r1, [r7, #4]
 800e7b8:	d92f      	bls.n	800e81a <_dtoa_r+0x2b2>
 800e7ba:	4630      	mov	r0, r6
 800e7bc:	930d      	str	r3, [sp, #52]	; 0x34
 800e7be:	f000 fc4d 	bl	800f05c <_Balloc>
 800e7c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e7c4:	9001      	str	r0, [sp, #4]
 800e7c6:	4602      	mov	r2, r0
 800e7c8:	2800      	cmp	r0, #0
 800e7ca:	d149      	bne.n	800e860 <_dtoa_r+0x2f8>
 800e7cc:	4b23      	ldr	r3, [pc, #140]	; (800e85c <_dtoa_r+0x2f4>)
 800e7ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e7d2:	e6e1      	b.n	800e598 <_dtoa_r+0x30>
 800e7d4:	2201      	movs	r2, #1
 800e7d6:	e7dd      	b.n	800e794 <_dtoa_r+0x22c>
 800e7d8:	2200      	movs	r2, #0
 800e7da:	9207      	str	r2, [sp, #28]
 800e7dc:	9a08      	ldr	r2, [sp, #32]
 800e7de:	eb0b 0a02 	add.w	sl, fp, r2
 800e7e2:	f10a 0901 	add.w	r9, sl, #1
 800e7e6:	464a      	mov	r2, r9
 800e7e8:	2a01      	cmp	r2, #1
 800e7ea:	bfb8      	it	lt
 800e7ec:	2201      	movlt	r2, #1
 800e7ee:	e7db      	b.n	800e7a8 <_dtoa_r+0x240>
 800e7f0:	2201      	movs	r2, #1
 800e7f2:	e7f2      	b.n	800e7da <_dtoa_r+0x272>
 800e7f4:	2401      	movs	r4, #1
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800e7fc:	f04f 3aff 	mov.w	sl, #4294967295
 800e800:	2100      	movs	r1, #0
 800e802:	46d1      	mov	r9, sl
 800e804:	2212      	movs	r2, #18
 800e806:	9108      	str	r1, [sp, #32]
 800e808:	e7ce      	b.n	800e7a8 <_dtoa_r+0x240>
 800e80a:	2201      	movs	r2, #1
 800e80c:	9207      	str	r2, [sp, #28]
 800e80e:	e7f5      	b.n	800e7fc <_dtoa_r+0x294>
 800e810:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e814:	46d1      	mov	r9, sl
 800e816:	4652      	mov	r2, sl
 800e818:	e7c6      	b.n	800e7a8 <_dtoa_r+0x240>
 800e81a:	3101      	adds	r1, #1
 800e81c:	6079      	str	r1, [r7, #4]
 800e81e:	0040      	lsls	r0, r0, #1
 800e820:	e7c6      	b.n	800e7b0 <_dtoa_r+0x248>
 800e822:	bf00      	nop
 800e824:	f3af 8000 	nop.w
 800e828:	636f4361 	.word	0x636f4361
 800e82c:	3fd287a7 	.word	0x3fd287a7
 800e830:	8b60c8b3 	.word	0x8b60c8b3
 800e834:	3fc68a28 	.word	0x3fc68a28
 800e838:	509f79fb 	.word	0x509f79fb
 800e83c:	3fd34413 	.word	0x3fd34413
 800e840:	080114e5 	.word	0x080114e5
 800e844:	080114fc 	.word	0x080114fc
 800e848:	7ff00000 	.word	0x7ff00000
 800e84c:	080114e1 	.word	0x080114e1
 800e850:	080114d8 	.word	0x080114d8
 800e854:	080114b5 	.word	0x080114b5
 800e858:	080115f0 	.word	0x080115f0
 800e85c:	08011557 	.word	0x08011557
 800e860:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800e862:	9901      	ldr	r1, [sp, #4]
 800e864:	6011      	str	r1, [r2, #0]
 800e866:	f1b9 0f0e 	cmp.w	r9, #14
 800e86a:	d86c      	bhi.n	800e946 <_dtoa_r+0x3de>
 800e86c:	2c00      	cmp	r4, #0
 800e86e:	d06a      	beq.n	800e946 <_dtoa_r+0x3de>
 800e870:	f1bb 0f00 	cmp.w	fp, #0
 800e874:	f340 80a0 	ble.w	800e9b8 <_dtoa_r+0x450>
 800e878:	49c1      	ldr	r1, [pc, #772]	; (800eb80 <_dtoa_r+0x618>)
 800e87a:	f00b 020f 	and.w	r2, fp, #15
 800e87e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e882:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800e886:	ed92 7b00 	vldr	d7, [r2]
 800e88a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800e88e:	f000 8087 	beq.w	800e9a0 <_dtoa_r+0x438>
 800e892:	4abc      	ldr	r2, [pc, #752]	; (800eb84 <_dtoa_r+0x61c>)
 800e894:	ed92 6b08 	vldr	d6, [r2, #32]
 800e898:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800e89c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e8a0:	f001 010f 	and.w	r1, r1, #15
 800e8a4:	2203      	movs	r2, #3
 800e8a6:	48b7      	ldr	r0, [pc, #732]	; (800eb84 <_dtoa_r+0x61c>)
 800e8a8:	2900      	cmp	r1, #0
 800e8aa:	d17b      	bne.n	800e9a4 <_dtoa_r+0x43c>
 800e8ac:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e8b0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e8b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e8b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8ba:	2900      	cmp	r1, #0
 800e8bc:	f000 80a2 	beq.w	800ea04 <_dtoa_r+0x49c>
 800e8c0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800e8c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e8c8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8d0:	f140 8098 	bpl.w	800ea04 <_dtoa_r+0x49c>
 800e8d4:	f1b9 0f00 	cmp.w	r9, #0
 800e8d8:	f000 8094 	beq.w	800ea04 <_dtoa_r+0x49c>
 800e8dc:	f1ba 0f00 	cmp.w	sl, #0
 800e8e0:	dd2f      	ble.n	800e942 <_dtoa_r+0x3da>
 800e8e2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800e8e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e8ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e8ee:	f10b 37ff 	add.w	r7, fp, #4294967295
 800e8f2:	3201      	adds	r2, #1
 800e8f4:	4650      	mov	r0, sl
 800e8f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e8fa:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800e8fe:	ee07 2a90 	vmov	s15, r2
 800e902:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e906:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e90a:	ee15 4a90 	vmov	r4, s11
 800e90e:	ec52 1b15 	vmov	r1, r2, d5
 800e912:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800e916:	2800      	cmp	r0, #0
 800e918:	d177      	bne.n	800ea0a <_dtoa_r+0x4a2>
 800e91a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e91e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e922:	ec42 1b17 	vmov	d7, r1, r2
 800e926:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e92e:	f300 8263 	bgt.w	800edf8 <_dtoa_r+0x890>
 800e932:	eeb1 7b47 	vneg.f64	d7, d7
 800e936:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e93a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e93e:	f100 8258 	bmi.w	800edf2 <_dtoa_r+0x88a>
 800e942:	ed8d 8b02 	vstr	d8, [sp, #8]
 800e946:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e948:	2a00      	cmp	r2, #0
 800e94a:	f2c0 811d 	blt.w	800eb88 <_dtoa_r+0x620>
 800e94e:	f1bb 0f0e 	cmp.w	fp, #14
 800e952:	f300 8119 	bgt.w	800eb88 <_dtoa_r+0x620>
 800e956:	4b8a      	ldr	r3, [pc, #552]	; (800eb80 <_dtoa_r+0x618>)
 800e958:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e95c:	ed93 6b00 	vldr	d6, [r3]
 800e960:	9b08      	ldr	r3, [sp, #32]
 800e962:	2b00      	cmp	r3, #0
 800e964:	f280 80b7 	bge.w	800ead6 <_dtoa_r+0x56e>
 800e968:	f1b9 0f00 	cmp.w	r9, #0
 800e96c:	f300 80b3 	bgt.w	800ead6 <_dtoa_r+0x56e>
 800e970:	f040 823f 	bne.w	800edf2 <_dtoa_r+0x88a>
 800e974:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e978:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e97c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e980:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e988:	464c      	mov	r4, r9
 800e98a:	464f      	mov	r7, r9
 800e98c:	f280 8215 	bge.w	800edba <_dtoa_r+0x852>
 800e990:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800e994:	2331      	movs	r3, #49	; 0x31
 800e996:	f808 3b01 	strb.w	r3, [r8], #1
 800e99a:	f10b 0b01 	add.w	fp, fp, #1
 800e99e:	e211      	b.n	800edc4 <_dtoa_r+0x85c>
 800e9a0:	2202      	movs	r2, #2
 800e9a2:	e780      	b.n	800e8a6 <_dtoa_r+0x33e>
 800e9a4:	07cc      	lsls	r4, r1, #31
 800e9a6:	d504      	bpl.n	800e9b2 <_dtoa_r+0x44a>
 800e9a8:	ed90 6b00 	vldr	d6, [r0]
 800e9ac:	3201      	adds	r2, #1
 800e9ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e9b2:	1049      	asrs	r1, r1, #1
 800e9b4:	3008      	adds	r0, #8
 800e9b6:	e777      	b.n	800e8a8 <_dtoa_r+0x340>
 800e9b8:	d022      	beq.n	800ea00 <_dtoa_r+0x498>
 800e9ba:	f1cb 0100 	rsb	r1, fp, #0
 800e9be:	4a70      	ldr	r2, [pc, #448]	; (800eb80 <_dtoa_r+0x618>)
 800e9c0:	f001 000f 	and.w	r0, r1, #15
 800e9c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e9c8:	ed92 7b00 	vldr	d7, [r2]
 800e9cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 800e9d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e9d4:	486b      	ldr	r0, [pc, #428]	; (800eb84 <_dtoa_r+0x61c>)
 800e9d6:	1109      	asrs	r1, r1, #4
 800e9d8:	2400      	movs	r4, #0
 800e9da:	2202      	movs	r2, #2
 800e9dc:	b929      	cbnz	r1, 800e9ea <_dtoa_r+0x482>
 800e9de:	2c00      	cmp	r4, #0
 800e9e0:	f43f af6a 	beq.w	800e8b8 <_dtoa_r+0x350>
 800e9e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e9e8:	e766      	b.n	800e8b8 <_dtoa_r+0x350>
 800e9ea:	07cf      	lsls	r7, r1, #31
 800e9ec:	d505      	bpl.n	800e9fa <_dtoa_r+0x492>
 800e9ee:	ed90 6b00 	vldr	d6, [r0]
 800e9f2:	3201      	adds	r2, #1
 800e9f4:	2401      	movs	r4, #1
 800e9f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e9fa:	1049      	asrs	r1, r1, #1
 800e9fc:	3008      	adds	r0, #8
 800e9fe:	e7ed      	b.n	800e9dc <_dtoa_r+0x474>
 800ea00:	2202      	movs	r2, #2
 800ea02:	e759      	b.n	800e8b8 <_dtoa_r+0x350>
 800ea04:	465f      	mov	r7, fp
 800ea06:	4648      	mov	r0, r9
 800ea08:	e775      	b.n	800e8f6 <_dtoa_r+0x38e>
 800ea0a:	ec42 1b17 	vmov	d7, r1, r2
 800ea0e:	4a5c      	ldr	r2, [pc, #368]	; (800eb80 <_dtoa_r+0x618>)
 800ea10:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ea14:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ea18:	9a01      	ldr	r2, [sp, #4]
 800ea1a:	1814      	adds	r4, r2, r0
 800ea1c:	9a07      	ldr	r2, [sp, #28]
 800ea1e:	b352      	cbz	r2, 800ea76 <_dtoa_r+0x50e>
 800ea20:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ea24:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ea28:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea2c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ea30:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea34:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ea38:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea3c:	ee14 2a90 	vmov	r2, s9
 800ea40:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea44:	3230      	adds	r2, #48	; 0x30
 800ea46:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea4a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ea4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea52:	f808 2b01 	strb.w	r2, [r8], #1
 800ea56:	d439      	bmi.n	800eacc <_dtoa_r+0x564>
 800ea58:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ea5c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ea60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea64:	d472      	bmi.n	800eb4c <_dtoa_r+0x5e4>
 800ea66:	45a0      	cmp	r8, r4
 800ea68:	f43f af6b 	beq.w	800e942 <_dtoa_r+0x3da>
 800ea6c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ea70:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea74:	e7e0      	b.n	800ea38 <_dtoa_r+0x4d0>
 800ea76:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea7a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ea7e:	4621      	mov	r1, r4
 800ea80:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea84:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea88:	ee14 2a90 	vmov	r2, s9
 800ea8c:	3230      	adds	r2, #48	; 0x30
 800ea8e:	f808 2b01 	strb.w	r2, [r8], #1
 800ea92:	45a0      	cmp	r8, r4
 800ea94:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea98:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea9c:	d118      	bne.n	800ead0 <_dtoa_r+0x568>
 800ea9e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800eaa2:	ee37 4b05 	vadd.f64	d4, d7, d5
 800eaa6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800eaaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaae:	dc4d      	bgt.n	800eb4c <_dtoa_r+0x5e4>
 800eab0:	ee35 7b47 	vsub.f64	d7, d5, d7
 800eab4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eabc:	f57f af41 	bpl.w	800e942 <_dtoa_r+0x3da>
 800eac0:	4688      	mov	r8, r1
 800eac2:	3901      	subs	r1, #1
 800eac4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800eac8:	2b30      	cmp	r3, #48	; 0x30
 800eaca:	d0f9      	beq.n	800eac0 <_dtoa_r+0x558>
 800eacc:	46bb      	mov	fp, r7
 800eace:	e02a      	b.n	800eb26 <_dtoa_r+0x5be>
 800ead0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ead4:	e7d6      	b.n	800ea84 <_dtoa_r+0x51c>
 800ead6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eada:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800eade:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800eae2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800eae6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800eaea:	ee15 3a10 	vmov	r3, s10
 800eaee:	3330      	adds	r3, #48	; 0x30
 800eaf0:	f808 3b01 	strb.w	r3, [r8], #1
 800eaf4:	9b01      	ldr	r3, [sp, #4]
 800eaf6:	eba8 0303 	sub.w	r3, r8, r3
 800eafa:	4599      	cmp	r9, r3
 800eafc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800eb00:	eea3 7b46 	vfms.f64	d7, d3, d6
 800eb04:	d133      	bne.n	800eb6e <_dtoa_r+0x606>
 800eb06:	ee37 7b07 	vadd.f64	d7, d7, d7
 800eb0a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eb0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb12:	dc1a      	bgt.n	800eb4a <_dtoa_r+0x5e2>
 800eb14:	eeb4 7b46 	vcmp.f64	d7, d6
 800eb18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb1c:	d103      	bne.n	800eb26 <_dtoa_r+0x5be>
 800eb1e:	ee15 3a10 	vmov	r3, s10
 800eb22:	07d9      	lsls	r1, r3, #31
 800eb24:	d411      	bmi.n	800eb4a <_dtoa_r+0x5e2>
 800eb26:	4629      	mov	r1, r5
 800eb28:	4630      	mov	r0, r6
 800eb2a:	f000 fad7 	bl	800f0dc <_Bfree>
 800eb2e:	2300      	movs	r3, #0
 800eb30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eb32:	f888 3000 	strb.w	r3, [r8]
 800eb36:	f10b 0301 	add.w	r3, fp, #1
 800eb3a:	6013      	str	r3, [r2, #0]
 800eb3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	f43f ad61 	beq.w	800e606 <_dtoa_r+0x9e>
 800eb44:	f8c3 8000 	str.w	r8, [r3]
 800eb48:	e55d      	b.n	800e606 <_dtoa_r+0x9e>
 800eb4a:	465f      	mov	r7, fp
 800eb4c:	4643      	mov	r3, r8
 800eb4e:	4698      	mov	r8, r3
 800eb50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb54:	2a39      	cmp	r2, #57	; 0x39
 800eb56:	d106      	bne.n	800eb66 <_dtoa_r+0x5fe>
 800eb58:	9a01      	ldr	r2, [sp, #4]
 800eb5a:	429a      	cmp	r2, r3
 800eb5c:	d1f7      	bne.n	800eb4e <_dtoa_r+0x5e6>
 800eb5e:	9901      	ldr	r1, [sp, #4]
 800eb60:	2230      	movs	r2, #48	; 0x30
 800eb62:	3701      	adds	r7, #1
 800eb64:	700a      	strb	r2, [r1, #0]
 800eb66:	781a      	ldrb	r2, [r3, #0]
 800eb68:	3201      	adds	r2, #1
 800eb6a:	701a      	strb	r2, [r3, #0]
 800eb6c:	e7ae      	b.n	800eacc <_dtoa_r+0x564>
 800eb6e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800eb72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800eb76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb7a:	d1b2      	bne.n	800eae2 <_dtoa_r+0x57a>
 800eb7c:	e7d3      	b.n	800eb26 <_dtoa_r+0x5be>
 800eb7e:	bf00      	nop
 800eb80:	080115f0 	.word	0x080115f0
 800eb84:	080115c8 	.word	0x080115c8
 800eb88:	9907      	ldr	r1, [sp, #28]
 800eb8a:	2900      	cmp	r1, #0
 800eb8c:	f000 80d0 	beq.w	800ed30 <_dtoa_r+0x7c8>
 800eb90:	9906      	ldr	r1, [sp, #24]
 800eb92:	2901      	cmp	r1, #1
 800eb94:	f300 80b4 	bgt.w	800ed00 <_dtoa_r+0x798>
 800eb98:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb9a:	2900      	cmp	r1, #0
 800eb9c:	f000 80ac 	beq.w	800ecf8 <_dtoa_r+0x790>
 800eba0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eba4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800eba8:	461c      	mov	r4, r3
 800ebaa:	930a      	str	r3, [sp, #40]	; 0x28
 800ebac:	9b04      	ldr	r3, [sp, #16]
 800ebae:	4413      	add	r3, r2
 800ebb0:	9304      	str	r3, [sp, #16]
 800ebb2:	9b05      	ldr	r3, [sp, #20]
 800ebb4:	2101      	movs	r1, #1
 800ebb6:	4413      	add	r3, r2
 800ebb8:	4630      	mov	r0, r6
 800ebba:	9305      	str	r3, [sp, #20]
 800ebbc:	f000 fb46 	bl	800f24c <__i2b>
 800ebc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebc2:	4607      	mov	r7, r0
 800ebc4:	f1b8 0f00 	cmp.w	r8, #0
 800ebc8:	dd0d      	ble.n	800ebe6 <_dtoa_r+0x67e>
 800ebca:	9a05      	ldr	r2, [sp, #20]
 800ebcc:	2a00      	cmp	r2, #0
 800ebce:	dd0a      	ble.n	800ebe6 <_dtoa_r+0x67e>
 800ebd0:	4542      	cmp	r2, r8
 800ebd2:	9904      	ldr	r1, [sp, #16]
 800ebd4:	bfa8      	it	ge
 800ebd6:	4642      	movge	r2, r8
 800ebd8:	1a89      	subs	r1, r1, r2
 800ebda:	9104      	str	r1, [sp, #16]
 800ebdc:	9905      	ldr	r1, [sp, #20]
 800ebde:	eba8 0802 	sub.w	r8, r8, r2
 800ebe2:	1a8a      	subs	r2, r1, r2
 800ebe4:	9205      	str	r2, [sp, #20]
 800ebe6:	b303      	cbz	r3, 800ec2a <_dtoa_r+0x6c2>
 800ebe8:	9a07      	ldr	r2, [sp, #28]
 800ebea:	2a00      	cmp	r2, #0
 800ebec:	f000 80a5 	beq.w	800ed3a <_dtoa_r+0x7d2>
 800ebf0:	2c00      	cmp	r4, #0
 800ebf2:	dd13      	ble.n	800ec1c <_dtoa_r+0x6b4>
 800ebf4:	4639      	mov	r1, r7
 800ebf6:	4622      	mov	r2, r4
 800ebf8:	4630      	mov	r0, r6
 800ebfa:	930d      	str	r3, [sp, #52]	; 0x34
 800ebfc:	f000 fbe6 	bl	800f3cc <__pow5mult>
 800ec00:	462a      	mov	r2, r5
 800ec02:	4601      	mov	r1, r0
 800ec04:	4607      	mov	r7, r0
 800ec06:	4630      	mov	r0, r6
 800ec08:	f000 fb36 	bl	800f278 <__multiply>
 800ec0c:	4629      	mov	r1, r5
 800ec0e:	900a      	str	r0, [sp, #40]	; 0x28
 800ec10:	4630      	mov	r0, r6
 800ec12:	f000 fa63 	bl	800f0dc <_Bfree>
 800ec16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec1a:	4615      	mov	r5, r2
 800ec1c:	1b1a      	subs	r2, r3, r4
 800ec1e:	d004      	beq.n	800ec2a <_dtoa_r+0x6c2>
 800ec20:	4629      	mov	r1, r5
 800ec22:	4630      	mov	r0, r6
 800ec24:	f000 fbd2 	bl	800f3cc <__pow5mult>
 800ec28:	4605      	mov	r5, r0
 800ec2a:	2101      	movs	r1, #1
 800ec2c:	4630      	mov	r0, r6
 800ec2e:	f000 fb0d 	bl	800f24c <__i2b>
 800ec32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	4604      	mov	r4, r0
 800ec38:	f340 8081 	ble.w	800ed3e <_dtoa_r+0x7d6>
 800ec3c:	461a      	mov	r2, r3
 800ec3e:	4601      	mov	r1, r0
 800ec40:	4630      	mov	r0, r6
 800ec42:	f000 fbc3 	bl	800f3cc <__pow5mult>
 800ec46:	9b06      	ldr	r3, [sp, #24]
 800ec48:	2b01      	cmp	r3, #1
 800ec4a:	4604      	mov	r4, r0
 800ec4c:	dd7a      	ble.n	800ed44 <_dtoa_r+0x7dc>
 800ec4e:	2300      	movs	r3, #0
 800ec50:	930a      	str	r3, [sp, #40]	; 0x28
 800ec52:	6922      	ldr	r2, [r4, #16]
 800ec54:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ec58:	6910      	ldr	r0, [r2, #16]
 800ec5a:	f000 faa7 	bl	800f1ac <__hi0bits>
 800ec5e:	f1c0 0020 	rsb	r0, r0, #32
 800ec62:	9b05      	ldr	r3, [sp, #20]
 800ec64:	4418      	add	r0, r3
 800ec66:	f010 001f 	ands.w	r0, r0, #31
 800ec6a:	f000 808c 	beq.w	800ed86 <_dtoa_r+0x81e>
 800ec6e:	f1c0 0220 	rsb	r2, r0, #32
 800ec72:	2a04      	cmp	r2, #4
 800ec74:	f340 8085 	ble.w	800ed82 <_dtoa_r+0x81a>
 800ec78:	f1c0 001c 	rsb	r0, r0, #28
 800ec7c:	9b04      	ldr	r3, [sp, #16]
 800ec7e:	4403      	add	r3, r0
 800ec80:	9304      	str	r3, [sp, #16]
 800ec82:	9b05      	ldr	r3, [sp, #20]
 800ec84:	4403      	add	r3, r0
 800ec86:	4480      	add	r8, r0
 800ec88:	9305      	str	r3, [sp, #20]
 800ec8a:	9b04      	ldr	r3, [sp, #16]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	dd05      	ble.n	800ec9c <_dtoa_r+0x734>
 800ec90:	4629      	mov	r1, r5
 800ec92:	461a      	mov	r2, r3
 800ec94:	4630      	mov	r0, r6
 800ec96:	f000 fbf3 	bl	800f480 <__lshift>
 800ec9a:	4605      	mov	r5, r0
 800ec9c:	9b05      	ldr	r3, [sp, #20]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	dd05      	ble.n	800ecae <_dtoa_r+0x746>
 800eca2:	4621      	mov	r1, r4
 800eca4:	461a      	mov	r2, r3
 800eca6:	4630      	mov	r0, r6
 800eca8:	f000 fbea 	bl	800f480 <__lshift>
 800ecac:	4604      	mov	r4, r0
 800ecae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d06a      	beq.n	800ed8a <_dtoa_r+0x822>
 800ecb4:	4621      	mov	r1, r4
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	f000 fc52 	bl	800f560 <__mcmp>
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	da64      	bge.n	800ed8a <_dtoa_r+0x822>
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	4629      	mov	r1, r5
 800ecc4:	220a      	movs	r2, #10
 800ecc6:	4630      	mov	r0, r6
 800ecc8:	f000 fa2a 	bl	800f120 <__multadd>
 800eccc:	9b07      	ldr	r3, [sp, #28]
 800ecce:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ecd2:	4605      	mov	r5, r0
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	f000 8191 	beq.w	800effc <_dtoa_r+0xa94>
 800ecda:	4639      	mov	r1, r7
 800ecdc:	2300      	movs	r3, #0
 800ecde:	220a      	movs	r2, #10
 800ece0:	4630      	mov	r0, r6
 800ece2:	f000 fa1d 	bl	800f120 <__multadd>
 800ece6:	f1ba 0f00 	cmp.w	sl, #0
 800ecea:	4607      	mov	r7, r0
 800ecec:	f300 808d 	bgt.w	800ee0a <_dtoa_r+0x8a2>
 800ecf0:	9b06      	ldr	r3, [sp, #24]
 800ecf2:	2b02      	cmp	r3, #2
 800ecf4:	dc50      	bgt.n	800ed98 <_dtoa_r+0x830>
 800ecf6:	e088      	b.n	800ee0a <_dtoa_r+0x8a2>
 800ecf8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ecfa:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ecfe:	e751      	b.n	800eba4 <_dtoa_r+0x63c>
 800ed00:	f109 34ff 	add.w	r4, r9, #4294967295
 800ed04:	42a3      	cmp	r3, r4
 800ed06:	bfbf      	itttt	lt
 800ed08:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800ed0a:	1ae3      	sublt	r3, r4, r3
 800ed0c:	18d2      	addlt	r2, r2, r3
 800ed0e:	9209      	strlt	r2, [sp, #36]	; 0x24
 800ed10:	bfb6      	itet	lt
 800ed12:	4623      	movlt	r3, r4
 800ed14:	1b1c      	subge	r4, r3, r4
 800ed16:	2400      	movlt	r4, #0
 800ed18:	f1b9 0f00 	cmp.w	r9, #0
 800ed1c:	bfb5      	itete	lt
 800ed1e:	9a04      	ldrlt	r2, [sp, #16]
 800ed20:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800ed24:	eba2 0809 	sublt.w	r8, r2, r9
 800ed28:	464a      	movge	r2, r9
 800ed2a:	bfb8      	it	lt
 800ed2c:	2200      	movlt	r2, #0
 800ed2e:	e73c      	b.n	800ebaa <_dtoa_r+0x642>
 800ed30:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ed34:	9f07      	ldr	r7, [sp, #28]
 800ed36:	461c      	mov	r4, r3
 800ed38:	e744      	b.n	800ebc4 <_dtoa_r+0x65c>
 800ed3a:	461a      	mov	r2, r3
 800ed3c:	e770      	b.n	800ec20 <_dtoa_r+0x6b8>
 800ed3e:	9b06      	ldr	r3, [sp, #24]
 800ed40:	2b01      	cmp	r3, #1
 800ed42:	dc18      	bgt.n	800ed76 <_dtoa_r+0x80e>
 800ed44:	9b02      	ldr	r3, [sp, #8]
 800ed46:	b9b3      	cbnz	r3, 800ed76 <_dtoa_r+0x80e>
 800ed48:	9b03      	ldr	r3, [sp, #12]
 800ed4a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ed4e:	b9a2      	cbnz	r2, 800ed7a <_dtoa_r+0x812>
 800ed50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ed54:	0d12      	lsrs	r2, r2, #20
 800ed56:	0512      	lsls	r2, r2, #20
 800ed58:	b18a      	cbz	r2, 800ed7e <_dtoa_r+0x816>
 800ed5a:	9b04      	ldr	r3, [sp, #16]
 800ed5c:	3301      	adds	r3, #1
 800ed5e:	9304      	str	r3, [sp, #16]
 800ed60:	9b05      	ldr	r3, [sp, #20]
 800ed62:	3301      	adds	r3, #1
 800ed64:	9305      	str	r3, [sp, #20]
 800ed66:	2301      	movs	r3, #1
 800ed68:	930a      	str	r3, [sp, #40]	; 0x28
 800ed6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	f47f af70 	bne.w	800ec52 <_dtoa_r+0x6ea>
 800ed72:	2001      	movs	r0, #1
 800ed74:	e775      	b.n	800ec62 <_dtoa_r+0x6fa>
 800ed76:	2300      	movs	r3, #0
 800ed78:	e7f6      	b.n	800ed68 <_dtoa_r+0x800>
 800ed7a:	9b02      	ldr	r3, [sp, #8]
 800ed7c:	e7f4      	b.n	800ed68 <_dtoa_r+0x800>
 800ed7e:	920a      	str	r2, [sp, #40]	; 0x28
 800ed80:	e7f3      	b.n	800ed6a <_dtoa_r+0x802>
 800ed82:	d082      	beq.n	800ec8a <_dtoa_r+0x722>
 800ed84:	4610      	mov	r0, r2
 800ed86:	301c      	adds	r0, #28
 800ed88:	e778      	b.n	800ec7c <_dtoa_r+0x714>
 800ed8a:	f1b9 0f00 	cmp.w	r9, #0
 800ed8e:	dc37      	bgt.n	800ee00 <_dtoa_r+0x898>
 800ed90:	9b06      	ldr	r3, [sp, #24]
 800ed92:	2b02      	cmp	r3, #2
 800ed94:	dd34      	ble.n	800ee00 <_dtoa_r+0x898>
 800ed96:	46ca      	mov	sl, r9
 800ed98:	f1ba 0f00 	cmp.w	sl, #0
 800ed9c:	d10d      	bne.n	800edba <_dtoa_r+0x852>
 800ed9e:	4621      	mov	r1, r4
 800eda0:	4653      	mov	r3, sl
 800eda2:	2205      	movs	r2, #5
 800eda4:	4630      	mov	r0, r6
 800eda6:	f000 f9bb 	bl	800f120 <__multadd>
 800edaa:	4601      	mov	r1, r0
 800edac:	4604      	mov	r4, r0
 800edae:	4628      	mov	r0, r5
 800edb0:	f000 fbd6 	bl	800f560 <__mcmp>
 800edb4:	2800      	cmp	r0, #0
 800edb6:	f73f adeb 	bgt.w	800e990 <_dtoa_r+0x428>
 800edba:	9b08      	ldr	r3, [sp, #32]
 800edbc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800edc0:	ea6f 0b03 	mvn.w	fp, r3
 800edc4:	f04f 0900 	mov.w	r9, #0
 800edc8:	4621      	mov	r1, r4
 800edca:	4630      	mov	r0, r6
 800edcc:	f000 f986 	bl	800f0dc <_Bfree>
 800edd0:	2f00      	cmp	r7, #0
 800edd2:	f43f aea8 	beq.w	800eb26 <_dtoa_r+0x5be>
 800edd6:	f1b9 0f00 	cmp.w	r9, #0
 800edda:	d005      	beq.n	800ede8 <_dtoa_r+0x880>
 800eddc:	45b9      	cmp	r9, r7
 800edde:	d003      	beq.n	800ede8 <_dtoa_r+0x880>
 800ede0:	4649      	mov	r1, r9
 800ede2:	4630      	mov	r0, r6
 800ede4:	f000 f97a 	bl	800f0dc <_Bfree>
 800ede8:	4639      	mov	r1, r7
 800edea:	4630      	mov	r0, r6
 800edec:	f000 f976 	bl	800f0dc <_Bfree>
 800edf0:	e699      	b.n	800eb26 <_dtoa_r+0x5be>
 800edf2:	2400      	movs	r4, #0
 800edf4:	4627      	mov	r7, r4
 800edf6:	e7e0      	b.n	800edba <_dtoa_r+0x852>
 800edf8:	46bb      	mov	fp, r7
 800edfa:	4604      	mov	r4, r0
 800edfc:	4607      	mov	r7, r0
 800edfe:	e5c7      	b.n	800e990 <_dtoa_r+0x428>
 800ee00:	9b07      	ldr	r3, [sp, #28]
 800ee02:	46ca      	mov	sl, r9
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	f000 8100 	beq.w	800f00a <_dtoa_r+0xaa2>
 800ee0a:	f1b8 0f00 	cmp.w	r8, #0
 800ee0e:	dd05      	ble.n	800ee1c <_dtoa_r+0x8b4>
 800ee10:	4639      	mov	r1, r7
 800ee12:	4642      	mov	r2, r8
 800ee14:	4630      	mov	r0, r6
 800ee16:	f000 fb33 	bl	800f480 <__lshift>
 800ee1a:	4607      	mov	r7, r0
 800ee1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d05d      	beq.n	800eede <_dtoa_r+0x976>
 800ee22:	6879      	ldr	r1, [r7, #4]
 800ee24:	4630      	mov	r0, r6
 800ee26:	f000 f919 	bl	800f05c <_Balloc>
 800ee2a:	4680      	mov	r8, r0
 800ee2c:	b928      	cbnz	r0, 800ee3a <_dtoa_r+0x8d2>
 800ee2e:	4b82      	ldr	r3, [pc, #520]	; (800f038 <_dtoa_r+0xad0>)
 800ee30:	4602      	mov	r2, r0
 800ee32:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ee36:	f7ff bbaf 	b.w	800e598 <_dtoa_r+0x30>
 800ee3a:	693a      	ldr	r2, [r7, #16]
 800ee3c:	3202      	adds	r2, #2
 800ee3e:	0092      	lsls	r2, r2, #2
 800ee40:	f107 010c 	add.w	r1, r7, #12
 800ee44:	300c      	adds	r0, #12
 800ee46:	f7fe fe55 	bl	800daf4 <memcpy>
 800ee4a:	2201      	movs	r2, #1
 800ee4c:	4641      	mov	r1, r8
 800ee4e:	4630      	mov	r0, r6
 800ee50:	f000 fb16 	bl	800f480 <__lshift>
 800ee54:	9b01      	ldr	r3, [sp, #4]
 800ee56:	3301      	adds	r3, #1
 800ee58:	9304      	str	r3, [sp, #16]
 800ee5a:	9b01      	ldr	r3, [sp, #4]
 800ee5c:	4453      	add	r3, sl
 800ee5e:	9308      	str	r3, [sp, #32]
 800ee60:	9b02      	ldr	r3, [sp, #8]
 800ee62:	f003 0301 	and.w	r3, r3, #1
 800ee66:	46b9      	mov	r9, r7
 800ee68:	9307      	str	r3, [sp, #28]
 800ee6a:	4607      	mov	r7, r0
 800ee6c:	9b04      	ldr	r3, [sp, #16]
 800ee6e:	4621      	mov	r1, r4
 800ee70:	3b01      	subs	r3, #1
 800ee72:	4628      	mov	r0, r5
 800ee74:	9302      	str	r3, [sp, #8]
 800ee76:	f7ff fae9 	bl	800e44c <quorem>
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	3330      	adds	r3, #48	; 0x30
 800ee7e:	9005      	str	r0, [sp, #20]
 800ee80:	4649      	mov	r1, r9
 800ee82:	4628      	mov	r0, r5
 800ee84:	9309      	str	r3, [sp, #36]	; 0x24
 800ee86:	f000 fb6b 	bl	800f560 <__mcmp>
 800ee8a:	463a      	mov	r2, r7
 800ee8c:	4682      	mov	sl, r0
 800ee8e:	4621      	mov	r1, r4
 800ee90:	4630      	mov	r0, r6
 800ee92:	f000 fb81 	bl	800f598 <__mdiff>
 800ee96:	68c2      	ldr	r2, [r0, #12]
 800ee98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee9a:	4680      	mov	r8, r0
 800ee9c:	bb0a      	cbnz	r2, 800eee2 <_dtoa_r+0x97a>
 800ee9e:	4601      	mov	r1, r0
 800eea0:	4628      	mov	r0, r5
 800eea2:	f000 fb5d 	bl	800f560 <__mcmp>
 800eea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eea8:	4602      	mov	r2, r0
 800eeaa:	4641      	mov	r1, r8
 800eeac:	4630      	mov	r0, r6
 800eeae:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800eeb2:	f000 f913 	bl	800f0dc <_Bfree>
 800eeb6:	9b06      	ldr	r3, [sp, #24]
 800eeb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eeba:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800eebe:	ea43 0102 	orr.w	r1, r3, r2
 800eec2:	9b07      	ldr	r3, [sp, #28]
 800eec4:	430b      	orrs	r3, r1
 800eec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eec8:	d10d      	bne.n	800eee6 <_dtoa_r+0x97e>
 800eeca:	2b39      	cmp	r3, #57	; 0x39
 800eecc:	d029      	beq.n	800ef22 <_dtoa_r+0x9ba>
 800eece:	f1ba 0f00 	cmp.w	sl, #0
 800eed2:	dd01      	ble.n	800eed8 <_dtoa_r+0x970>
 800eed4:	9b05      	ldr	r3, [sp, #20]
 800eed6:	3331      	adds	r3, #49	; 0x31
 800eed8:	9a02      	ldr	r2, [sp, #8]
 800eeda:	7013      	strb	r3, [r2, #0]
 800eedc:	e774      	b.n	800edc8 <_dtoa_r+0x860>
 800eede:	4638      	mov	r0, r7
 800eee0:	e7b8      	b.n	800ee54 <_dtoa_r+0x8ec>
 800eee2:	2201      	movs	r2, #1
 800eee4:	e7e1      	b.n	800eeaa <_dtoa_r+0x942>
 800eee6:	f1ba 0f00 	cmp.w	sl, #0
 800eeea:	db06      	blt.n	800eefa <_dtoa_r+0x992>
 800eeec:	9906      	ldr	r1, [sp, #24]
 800eeee:	ea41 0a0a 	orr.w	sl, r1, sl
 800eef2:	9907      	ldr	r1, [sp, #28]
 800eef4:	ea5a 0101 	orrs.w	r1, sl, r1
 800eef8:	d120      	bne.n	800ef3c <_dtoa_r+0x9d4>
 800eefa:	2a00      	cmp	r2, #0
 800eefc:	ddec      	ble.n	800eed8 <_dtoa_r+0x970>
 800eefe:	4629      	mov	r1, r5
 800ef00:	2201      	movs	r2, #1
 800ef02:	4630      	mov	r0, r6
 800ef04:	9304      	str	r3, [sp, #16]
 800ef06:	f000 fabb 	bl	800f480 <__lshift>
 800ef0a:	4621      	mov	r1, r4
 800ef0c:	4605      	mov	r5, r0
 800ef0e:	f000 fb27 	bl	800f560 <__mcmp>
 800ef12:	2800      	cmp	r0, #0
 800ef14:	9b04      	ldr	r3, [sp, #16]
 800ef16:	dc02      	bgt.n	800ef1e <_dtoa_r+0x9b6>
 800ef18:	d1de      	bne.n	800eed8 <_dtoa_r+0x970>
 800ef1a:	07da      	lsls	r2, r3, #31
 800ef1c:	d5dc      	bpl.n	800eed8 <_dtoa_r+0x970>
 800ef1e:	2b39      	cmp	r3, #57	; 0x39
 800ef20:	d1d8      	bne.n	800eed4 <_dtoa_r+0x96c>
 800ef22:	9a02      	ldr	r2, [sp, #8]
 800ef24:	2339      	movs	r3, #57	; 0x39
 800ef26:	7013      	strb	r3, [r2, #0]
 800ef28:	4643      	mov	r3, r8
 800ef2a:	4698      	mov	r8, r3
 800ef2c:	3b01      	subs	r3, #1
 800ef2e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ef32:	2a39      	cmp	r2, #57	; 0x39
 800ef34:	d051      	beq.n	800efda <_dtoa_r+0xa72>
 800ef36:	3201      	adds	r2, #1
 800ef38:	701a      	strb	r2, [r3, #0]
 800ef3a:	e745      	b.n	800edc8 <_dtoa_r+0x860>
 800ef3c:	2a00      	cmp	r2, #0
 800ef3e:	dd03      	ble.n	800ef48 <_dtoa_r+0x9e0>
 800ef40:	2b39      	cmp	r3, #57	; 0x39
 800ef42:	d0ee      	beq.n	800ef22 <_dtoa_r+0x9ba>
 800ef44:	3301      	adds	r3, #1
 800ef46:	e7c7      	b.n	800eed8 <_dtoa_r+0x970>
 800ef48:	9a04      	ldr	r2, [sp, #16]
 800ef4a:	9908      	ldr	r1, [sp, #32]
 800ef4c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ef50:	428a      	cmp	r2, r1
 800ef52:	d02b      	beq.n	800efac <_dtoa_r+0xa44>
 800ef54:	4629      	mov	r1, r5
 800ef56:	2300      	movs	r3, #0
 800ef58:	220a      	movs	r2, #10
 800ef5a:	4630      	mov	r0, r6
 800ef5c:	f000 f8e0 	bl	800f120 <__multadd>
 800ef60:	45b9      	cmp	r9, r7
 800ef62:	4605      	mov	r5, r0
 800ef64:	f04f 0300 	mov.w	r3, #0
 800ef68:	f04f 020a 	mov.w	r2, #10
 800ef6c:	4649      	mov	r1, r9
 800ef6e:	4630      	mov	r0, r6
 800ef70:	d107      	bne.n	800ef82 <_dtoa_r+0xa1a>
 800ef72:	f000 f8d5 	bl	800f120 <__multadd>
 800ef76:	4681      	mov	r9, r0
 800ef78:	4607      	mov	r7, r0
 800ef7a:	9b04      	ldr	r3, [sp, #16]
 800ef7c:	3301      	adds	r3, #1
 800ef7e:	9304      	str	r3, [sp, #16]
 800ef80:	e774      	b.n	800ee6c <_dtoa_r+0x904>
 800ef82:	f000 f8cd 	bl	800f120 <__multadd>
 800ef86:	4639      	mov	r1, r7
 800ef88:	4681      	mov	r9, r0
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	220a      	movs	r2, #10
 800ef8e:	4630      	mov	r0, r6
 800ef90:	f000 f8c6 	bl	800f120 <__multadd>
 800ef94:	4607      	mov	r7, r0
 800ef96:	e7f0      	b.n	800ef7a <_dtoa_r+0xa12>
 800ef98:	f1ba 0f00 	cmp.w	sl, #0
 800ef9c:	9a01      	ldr	r2, [sp, #4]
 800ef9e:	bfcc      	ite	gt
 800efa0:	46d0      	movgt	r8, sl
 800efa2:	f04f 0801 	movle.w	r8, #1
 800efa6:	4490      	add	r8, r2
 800efa8:	f04f 0900 	mov.w	r9, #0
 800efac:	4629      	mov	r1, r5
 800efae:	2201      	movs	r2, #1
 800efb0:	4630      	mov	r0, r6
 800efb2:	9302      	str	r3, [sp, #8]
 800efb4:	f000 fa64 	bl	800f480 <__lshift>
 800efb8:	4621      	mov	r1, r4
 800efba:	4605      	mov	r5, r0
 800efbc:	f000 fad0 	bl	800f560 <__mcmp>
 800efc0:	2800      	cmp	r0, #0
 800efc2:	dcb1      	bgt.n	800ef28 <_dtoa_r+0x9c0>
 800efc4:	d102      	bne.n	800efcc <_dtoa_r+0xa64>
 800efc6:	9b02      	ldr	r3, [sp, #8]
 800efc8:	07db      	lsls	r3, r3, #31
 800efca:	d4ad      	bmi.n	800ef28 <_dtoa_r+0x9c0>
 800efcc:	4643      	mov	r3, r8
 800efce:	4698      	mov	r8, r3
 800efd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800efd4:	2a30      	cmp	r2, #48	; 0x30
 800efd6:	d0fa      	beq.n	800efce <_dtoa_r+0xa66>
 800efd8:	e6f6      	b.n	800edc8 <_dtoa_r+0x860>
 800efda:	9a01      	ldr	r2, [sp, #4]
 800efdc:	429a      	cmp	r2, r3
 800efde:	d1a4      	bne.n	800ef2a <_dtoa_r+0x9c2>
 800efe0:	f10b 0b01 	add.w	fp, fp, #1
 800efe4:	2331      	movs	r3, #49	; 0x31
 800efe6:	e778      	b.n	800eeda <_dtoa_r+0x972>
 800efe8:	4b14      	ldr	r3, [pc, #80]	; (800f03c <_dtoa_r+0xad4>)
 800efea:	f7ff bb27 	b.w	800e63c <_dtoa_r+0xd4>
 800efee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	f47f ab03 	bne.w	800e5fc <_dtoa_r+0x94>
 800eff6:	4b12      	ldr	r3, [pc, #72]	; (800f040 <_dtoa_r+0xad8>)
 800eff8:	f7ff bb20 	b.w	800e63c <_dtoa_r+0xd4>
 800effc:	f1ba 0f00 	cmp.w	sl, #0
 800f000:	dc03      	bgt.n	800f00a <_dtoa_r+0xaa2>
 800f002:	9b06      	ldr	r3, [sp, #24]
 800f004:	2b02      	cmp	r3, #2
 800f006:	f73f aec7 	bgt.w	800ed98 <_dtoa_r+0x830>
 800f00a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f00e:	4621      	mov	r1, r4
 800f010:	4628      	mov	r0, r5
 800f012:	f7ff fa1b 	bl	800e44c <quorem>
 800f016:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f01a:	f808 3b01 	strb.w	r3, [r8], #1
 800f01e:	9a01      	ldr	r2, [sp, #4]
 800f020:	eba8 0202 	sub.w	r2, r8, r2
 800f024:	4592      	cmp	sl, r2
 800f026:	ddb7      	ble.n	800ef98 <_dtoa_r+0xa30>
 800f028:	4629      	mov	r1, r5
 800f02a:	2300      	movs	r3, #0
 800f02c:	220a      	movs	r2, #10
 800f02e:	4630      	mov	r0, r6
 800f030:	f000 f876 	bl	800f120 <__multadd>
 800f034:	4605      	mov	r5, r0
 800f036:	e7ea      	b.n	800f00e <_dtoa_r+0xaa6>
 800f038:	08011557 	.word	0x08011557
 800f03c:	080114b4 	.word	0x080114b4
 800f040:	080114d8 	.word	0x080114d8

0800f044 <_localeconv_r>:
 800f044:	4800      	ldr	r0, [pc, #0]	; (800f048 <_localeconv_r+0x4>)
 800f046:	4770      	bx	lr
 800f048:	24000168 	.word	0x24000168

0800f04c <malloc>:
 800f04c:	4b02      	ldr	r3, [pc, #8]	; (800f058 <malloc+0xc>)
 800f04e:	4601      	mov	r1, r0
 800f050:	6818      	ldr	r0, [r3, #0]
 800f052:	f000 bc09 	b.w	800f868 <_malloc_r>
 800f056:	bf00      	nop
 800f058:	24000014 	.word	0x24000014

0800f05c <_Balloc>:
 800f05c:	b570      	push	{r4, r5, r6, lr}
 800f05e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f060:	4604      	mov	r4, r0
 800f062:	460d      	mov	r5, r1
 800f064:	b976      	cbnz	r6, 800f084 <_Balloc+0x28>
 800f066:	2010      	movs	r0, #16
 800f068:	f7ff fff0 	bl	800f04c <malloc>
 800f06c:	4602      	mov	r2, r0
 800f06e:	6260      	str	r0, [r4, #36]	; 0x24
 800f070:	b920      	cbnz	r0, 800f07c <_Balloc+0x20>
 800f072:	4b18      	ldr	r3, [pc, #96]	; (800f0d4 <_Balloc+0x78>)
 800f074:	4818      	ldr	r0, [pc, #96]	; (800f0d8 <_Balloc+0x7c>)
 800f076:	2166      	movs	r1, #102	; 0x66
 800f078:	f000 fdd6 	bl	800fc28 <__assert_func>
 800f07c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f080:	6006      	str	r6, [r0, #0]
 800f082:	60c6      	str	r6, [r0, #12]
 800f084:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f086:	68f3      	ldr	r3, [r6, #12]
 800f088:	b183      	cbz	r3, 800f0ac <_Balloc+0x50>
 800f08a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f08c:	68db      	ldr	r3, [r3, #12]
 800f08e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f092:	b9b8      	cbnz	r0, 800f0c4 <_Balloc+0x68>
 800f094:	2101      	movs	r1, #1
 800f096:	fa01 f605 	lsl.w	r6, r1, r5
 800f09a:	1d72      	adds	r2, r6, #5
 800f09c:	0092      	lsls	r2, r2, #2
 800f09e:	4620      	mov	r0, r4
 800f0a0:	f000 fb60 	bl	800f764 <_calloc_r>
 800f0a4:	b160      	cbz	r0, 800f0c0 <_Balloc+0x64>
 800f0a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f0aa:	e00e      	b.n	800f0ca <_Balloc+0x6e>
 800f0ac:	2221      	movs	r2, #33	; 0x21
 800f0ae:	2104      	movs	r1, #4
 800f0b0:	4620      	mov	r0, r4
 800f0b2:	f000 fb57 	bl	800f764 <_calloc_r>
 800f0b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0b8:	60f0      	str	r0, [r6, #12]
 800f0ba:	68db      	ldr	r3, [r3, #12]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d1e4      	bne.n	800f08a <_Balloc+0x2e>
 800f0c0:	2000      	movs	r0, #0
 800f0c2:	bd70      	pop	{r4, r5, r6, pc}
 800f0c4:	6802      	ldr	r2, [r0, #0]
 800f0c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f0d0:	e7f7      	b.n	800f0c2 <_Balloc+0x66>
 800f0d2:	bf00      	nop
 800f0d4:	080114e5 	.word	0x080114e5
 800f0d8:	08011568 	.word	0x08011568

0800f0dc <_Bfree>:
 800f0dc:	b570      	push	{r4, r5, r6, lr}
 800f0de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f0e0:	4605      	mov	r5, r0
 800f0e2:	460c      	mov	r4, r1
 800f0e4:	b976      	cbnz	r6, 800f104 <_Bfree+0x28>
 800f0e6:	2010      	movs	r0, #16
 800f0e8:	f7ff ffb0 	bl	800f04c <malloc>
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	6268      	str	r0, [r5, #36]	; 0x24
 800f0f0:	b920      	cbnz	r0, 800f0fc <_Bfree+0x20>
 800f0f2:	4b09      	ldr	r3, [pc, #36]	; (800f118 <_Bfree+0x3c>)
 800f0f4:	4809      	ldr	r0, [pc, #36]	; (800f11c <_Bfree+0x40>)
 800f0f6:	218a      	movs	r1, #138	; 0x8a
 800f0f8:	f000 fd96 	bl	800fc28 <__assert_func>
 800f0fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f100:	6006      	str	r6, [r0, #0]
 800f102:	60c6      	str	r6, [r0, #12]
 800f104:	b13c      	cbz	r4, 800f116 <_Bfree+0x3a>
 800f106:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f108:	6862      	ldr	r2, [r4, #4]
 800f10a:	68db      	ldr	r3, [r3, #12]
 800f10c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f110:	6021      	str	r1, [r4, #0]
 800f112:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f116:	bd70      	pop	{r4, r5, r6, pc}
 800f118:	080114e5 	.word	0x080114e5
 800f11c:	08011568 	.word	0x08011568

0800f120 <__multadd>:
 800f120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f124:	690d      	ldr	r5, [r1, #16]
 800f126:	4607      	mov	r7, r0
 800f128:	460c      	mov	r4, r1
 800f12a:	461e      	mov	r6, r3
 800f12c:	f101 0c14 	add.w	ip, r1, #20
 800f130:	2000      	movs	r0, #0
 800f132:	f8dc 3000 	ldr.w	r3, [ip]
 800f136:	b299      	uxth	r1, r3
 800f138:	fb02 6101 	mla	r1, r2, r1, r6
 800f13c:	0c1e      	lsrs	r6, r3, #16
 800f13e:	0c0b      	lsrs	r3, r1, #16
 800f140:	fb02 3306 	mla	r3, r2, r6, r3
 800f144:	b289      	uxth	r1, r1
 800f146:	3001      	adds	r0, #1
 800f148:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f14c:	4285      	cmp	r5, r0
 800f14e:	f84c 1b04 	str.w	r1, [ip], #4
 800f152:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f156:	dcec      	bgt.n	800f132 <__multadd+0x12>
 800f158:	b30e      	cbz	r6, 800f19e <__multadd+0x7e>
 800f15a:	68a3      	ldr	r3, [r4, #8]
 800f15c:	42ab      	cmp	r3, r5
 800f15e:	dc19      	bgt.n	800f194 <__multadd+0x74>
 800f160:	6861      	ldr	r1, [r4, #4]
 800f162:	4638      	mov	r0, r7
 800f164:	3101      	adds	r1, #1
 800f166:	f7ff ff79 	bl	800f05c <_Balloc>
 800f16a:	4680      	mov	r8, r0
 800f16c:	b928      	cbnz	r0, 800f17a <__multadd+0x5a>
 800f16e:	4602      	mov	r2, r0
 800f170:	4b0c      	ldr	r3, [pc, #48]	; (800f1a4 <__multadd+0x84>)
 800f172:	480d      	ldr	r0, [pc, #52]	; (800f1a8 <__multadd+0x88>)
 800f174:	21b5      	movs	r1, #181	; 0xb5
 800f176:	f000 fd57 	bl	800fc28 <__assert_func>
 800f17a:	6922      	ldr	r2, [r4, #16]
 800f17c:	3202      	adds	r2, #2
 800f17e:	f104 010c 	add.w	r1, r4, #12
 800f182:	0092      	lsls	r2, r2, #2
 800f184:	300c      	adds	r0, #12
 800f186:	f7fe fcb5 	bl	800daf4 <memcpy>
 800f18a:	4621      	mov	r1, r4
 800f18c:	4638      	mov	r0, r7
 800f18e:	f7ff ffa5 	bl	800f0dc <_Bfree>
 800f192:	4644      	mov	r4, r8
 800f194:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f198:	3501      	adds	r5, #1
 800f19a:	615e      	str	r6, [r3, #20]
 800f19c:	6125      	str	r5, [r4, #16]
 800f19e:	4620      	mov	r0, r4
 800f1a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1a4:	08011557 	.word	0x08011557
 800f1a8:	08011568 	.word	0x08011568

0800f1ac <__hi0bits>:
 800f1ac:	0c03      	lsrs	r3, r0, #16
 800f1ae:	041b      	lsls	r3, r3, #16
 800f1b0:	b9d3      	cbnz	r3, 800f1e8 <__hi0bits+0x3c>
 800f1b2:	0400      	lsls	r0, r0, #16
 800f1b4:	2310      	movs	r3, #16
 800f1b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f1ba:	bf04      	itt	eq
 800f1bc:	0200      	lsleq	r0, r0, #8
 800f1be:	3308      	addeq	r3, #8
 800f1c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f1c4:	bf04      	itt	eq
 800f1c6:	0100      	lsleq	r0, r0, #4
 800f1c8:	3304      	addeq	r3, #4
 800f1ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f1ce:	bf04      	itt	eq
 800f1d0:	0080      	lsleq	r0, r0, #2
 800f1d2:	3302      	addeq	r3, #2
 800f1d4:	2800      	cmp	r0, #0
 800f1d6:	db05      	blt.n	800f1e4 <__hi0bits+0x38>
 800f1d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f1dc:	f103 0301 	add.w	r3, r3, #1
 800f1e0:	bf08      	it	eq
 800f1e2:	2320      	moveq	r3, #32
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	4770      	bx	lr
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	e7e4      	b.n	800f1b6 <__hi0bits+0xa>

0800f1ec <__lo0bits>:
 800f1ec:	6803      	ldr	r3, [r0, #0]
 800f1ee:	f013 0207 	ands.w	r2, r3, #7
 800f1f2:	4601      	mov	r1, r0
 800f1f4:	d00b      	beq.n	800f20e <__lo0bits+0x22>
 800f1f6:	07da      	lsls	r2, r3, #31
 800f1f8:	d423      	bmi.n	800f242 <__lo0bits+0x56>
 800f1fa:	0798      	lsls	r0, r3, #30
 800f1fc:	bf49      	itett	mi
 800f1fe:	085b      	lsrmi	r3, r3, #1
 800f200:	089b      	lsrpl	r3, r3, #2
 800f202:	2001      	movmi	r0, #1
 800f204:	600b      	strmi	r3, [r1, #0]
 800f206:	bf5c      	itt	pl
 800f208:	600b      	strpl	r3, [r1, #0]
 800f20a:	2002      	movpl	r0, #2
 800f20c:	4770      	bx	lr
 800f20e:	b298      	uxth	r0, r3
 800f210:	b9a8      	cbnz	r0, 800f23e <__lo0bits+0x52>
 800f212:	0c1b      	lsrs	r3, r3, #16
 800f214:	2010      	movs	r0, #16
 800f216:	b2da      	uxtb	r2, r3
 800f218:	b90a      	cbnz	r2, 800f21e <__lo0bits+0x32>
 800f21a:	3008      	adds	r0, #8
 800f21c:	0a1b      	lsrs	r3, r3, #8
 800f21e:	071a      	lsls	r2, r3, #28
 800f220:	bf04      	itt	eq
 800f222:	091b      	lsreq	r3, r3, #4
 800f224:	3004      	addeq	r0, #4
 800f226:	079a      	lsls	r2, r3, #30
 800f228:	bf04      	itt	eq
 800f22a:	089b      	lsreq	r3, r3, #2
 800f22c:	3002      	addeq	r0, #2
 800f22e:	07da      	lsls	r2, r3, #31
 800f230:	d403      	bmi.n	800f23a <__lo0bits+0x4e>
 800f232:	085b      	lsrs	r3, r3, #1
 800f234:	f100 0001 	add.w	r0, r0, #1
 800f238:	d005      	beq.n	800f246 <__lo0bits+0x5a>
 800f23a:	600b      	str	r3, [r1, #0]
 800f23c:	4770      	bx	lr
 800f23e:	4610      	mov	r0, r2
 800f240:	e7e9      	b.n	800f216 <__lo0bits+0x2a>
 800f242:	2000      	movs	r0, #0
 800f244:	4770      	bx	lr
 800f246:	2020      	movs	r0, #32
 800f248:	4770      	bx	lr
	...

0800f24c <__i2b>:
 800f24c:	b510      	push	{r4, lr}
 800f24e:	460c      	mov	r4, r1
 800f250:	2101      	movs	r1, #1
 800f252:	f7ff ff03 	bl	800f05c <_Balloc>
 800f256:	4602      	mov	r2, r0
 800f258:	b928      	cbnz	r0, 800f266 <__i2b+0x1a>
 800f25a:	4b05      	ldr	r3, [pc, #20]	; (800f270 <__i2b+0x24>)
 800f25c:	4805      	ldr	r0, [pc, #20]	; (800f274 <__i2b+0x28>)
 800f25e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f262:	f000 fce1 	bl	800fc28 <__assert_func>
 800f266:	2301      	movs	r3, #1
 800f268:	6144      	str	r4, [r0, #20]
 800f26a:	6103      	str	r3, [r0, #16]
 800f26c:	bd10      	pop	{r4, pc}
 800f26e:	bf00      	nop
 800f270:	08011557 	.word	0x08011557
 800f274:	08011568 	.word	0x08011568

0800f278 <__multiply>:
 800f278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f27c:	4691      	mov	r9, r2
 800f27e:	690a      	ldr	r2, [r1, #16]
 800f280:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f284:	429a      	cmp	r2, r3
 800f286:	bfb8      	it	lt
 800f288:	460b      	movlt	r3, r1
 800f28a:	460c      	mov	r4, r1
 800f28c:	bfbc      	itt	lt
 800f28e:	464c      	movlt	r4, r9
 800f290:	4699      	movlt	r9, r3
 800f292:	6927      	ldr	r7, [r4, #16]
 800f294:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f298:	68a3      	ldr	r3, [r4, #8]
 800f29a:	6861      	ldr	r1, [r4, #4]
 800f29c:	eb07 060a 	add.w	r6, r7, sl
 800f2a0:	42b3      	cmp	r3, r6
 800f2a2:	b085      	sub	sp, #20
 800f2a4:	bfb8      	it	lt
 800f2a6:	3101      	addlt	r1, #1
 800f2a8:	f7ff fed8 	bl	800f05c <_Balloc>
 800f2ac:	b930      	cbnz	r0, 800f2bc <__multiply+0x44>
 800f2ae:	4602      	mov	r2, r0
 800f2b0:	4b44      	ldr	r3, [pc, #272]	; (800f3c4 <__multiply+0x14c>)
 800f2b2:	4845      	ldr	r0, [pc, #276]	; (800f3c8 <__multiply+0x150>)
 800f2b4:	f240 115d 	movw	r1, #349	; 0x15d
 800f2b8:	f000 fcb6 	bl	800fc28 <__assert_func>
 800f2bc:	f100 0514 	add.w	r5, r0, #20
 800f2c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f2c4:	462b      	mov	r3, r5
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	4543      	cmp	r3, r8
 800f2ca:	d321      	bcc.n	800f310 <__multiply+0x98>
 800f2cc:	f104 0314 	add.w	r3, r4, #20
 800f2d0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f2d4:	f109 0314 	add.w	r3, r9, #20
 800f2d8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f2dc:	9202      	str	r2, [sp, #8]
 800f2de:	1b3a      	subs	r2, r7, r4
 800f2e0:	3a15      	subs	r2, #21
 800f2e2:	f022 0203 	bic.w	r2, r2, #3
 800f2e6:	3204      	adds	r2, #4
 800f2e8:	f104 0115 	add.w	r1, r4, #21
 800f2ec:	428f      	cmp	r7, r1
 800f2ee:	bf38      	it	cc
 800f2f0:	2204      	movcc	r2, #4
 800f2f2:	9201      	str	r2, [sp, #4]
 800f2f4:	9a02      	ldr	r2, [sp, #8]
 800f2f6:	9303      	str	r3, [sp, #12]
 800f2f8:	429a      	cmp	r2, r3
 800f2fa:	d80c      	bhi.n	800f316 <__multiply+0x9e>
 800f2fc:	2e00      	cmp	r6, #0
 800f2fe:	dd03      	ble.n	800f308 <__multiply+0x90>
 800f300:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f304:	2b00      	cmp	r3, #0
 800f306:	d05a      	beq.n	800f3be <__multiply+0x146>
 800f308:	6106      	str	r6, [r0, #16]
 800f30a:	b005      	add	sp, #20
 800f30c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f310:	f843 2b04 	str.w	r2, [r3], #4
 800f314:	e7d8      	b.n	800f2c8 <__multiply+0x50>
 800f316:	f8b3 a000 	ldrh.w	sl, [r3]
 800f31a:	f1ba 0f00 	cmp.w	sl, #0
 800f31e:	d024      	beq.n	800f36a <__multiply+0xf2>
 800f320:	f104 0e14 	add.w	lr, r4, #20
 800f324:	46a9      	mov	r9, r5
 800f326:	f04f 0c00 	mov.w	ip, #0
 800f32a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f32e:	f8d9 1000 	ldr.w	r1, [r9]
 800f332:	fa1f fb82 	uxth.w	fp, r2
 800f336:	b289      	uxth	r1, r1
 800f338:	fb0a 110b 	mla	r1, sl, fp, r1
 800f33c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f340:	f8d9 2000 	ldr.w	r2, [r9]
 800f344:	4461      	add	r1, ip
 800f346:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f34a:	fb0a c20b 	mla	r2, sl, fp, ip
 800f34e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f352:	b289      	uxth	r1, r1
 800f354:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f358:	4577      	cmp	r7, lr
 800f35a:	f849 1b04 	str.w	r1, [r9], #4
 800f35e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f362:	d8e2      	bhi.n	800f32a <__multiply+0xb2>
 800f364:	9a01      	ldr	r2, [sp, #4]
 800f366:	f845 c002 	str.w	ip, [r5, r2]
 800f36a:	9a03      	ldr	r2, [sp, #12]
 800f36c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f370:	3304      	adds	r3, #4
 800f372:	f1b9 0f00 	cmp.w	r9, #0
 800f376:	d020      	beq.n	800f3ba <__multiply+0x142>
 800f378:	6829      	ldr	r1, [r5, #0]
 800f37a:	f104 0c14 	add.w	ip, r4, #20
 800f37e:	46ae      	mov	lr, r5
 800f380:	f04f 0a00 	mov.w	sl, #0
 800f384:	f8bc b000 	ldrh.w	fp, [ip]
 800f388:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f38c:	fb09 220b 	mla	r2, r9, fp, r2
 800f390:	4492      	add	sl, r2
 800f392:	b289      	uxth	r1, r1
 800f394:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f398:	f84e 1b04 	str.w	r1, [lr], #4
 800f39c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f3a0:	f8be 1000 	ldrh.w	r1, [lr]
 800f3a4:	0c12      	lsrs	r2, r2, #16
 800f3a6:	fb09 1102 	mla	r1, r9, r2, r1
 800f3aa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f3ae:	4567      	cmp	r7, ip
 800f3b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f3b4:	d8e6      	bhi.n	800f384 <__multiply+0x10c>
 800f3b6:	9a01      	ldr	r2, [sp, #4]
 800f3b8:	50a9      	str	r1, [r5, r2]
 800f3ba:	3504      	adds	r5, #4
 800f3bc:	e79a      	b.n	800f2f4 <__multiply+0x7c>
 800f3be:	3e01      	subs	r6, #1
 800f3c0:	e79c      	b.n	800f2fc <__multiply+0x84>
 800f3c2:	bf00      	nop
 800f3c4:	08011557 	.word	0x08011557
 800f3c8:	08011568 	.word	0x08011568

0800f3cc <__pow5mult>:
 800f3cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3d0:	4615      	mov	r5, r2
 800f3d2:	f012 0203 	ands.w	r2, r2, #3
 800f3d6:	4606      	mov	r6, r0
 800f3d8:	460f      	mov	r7, r1
 800f3da:	d007      	beq.n	800f3ec <__pow5mult+0x20>
 800f3dc:	4c25      	ldr	r4, [pc, #148]	; (800f474 <__pow5mult+0xa8>)
 800f3de:	3a01      	subs	r2, #1
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f3e6:	f7ff fe9b 	bl	800f120 <__multadd>
 800f3ea:	4607      	mov	r7, r0
 800f3ec:	10ad      	asrs	r5, r5, #2
 800f3ee:	d03d      	beq.n	800f46c <__pow5mult+0xa0>
 800f3f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f3f2:	b97c      	cbnz	r4, 800f414 <__pow5mult+0x48>
 800f3f4:	2010      	movs	r0, #16
 800f3f6:	f7ff fe29 	bl	800f04c <malloc>
 800f3fa:	4602      	mov	r2, r0
 800f3fc:	6270      	str	r0, [r6, #36]	; 0x24
 800f3fe:	b928      	cbnz	r0, 800f40c <__pow5mult+0x40>
 800f400:	4b1d      	ldr	r3, [pc, #116]	; (800f478 <__pow5mult+0xac>)
 800f402:	481e      	ldr	r0, [pc, #120]	; (800f47c <__pow5mult+0xb0>)
 800f404:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f408:	f000 fc0e 	bl	800fc28 <__assert_func>
 800f40c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f410:	6004      	str	r4, [r0, #0]
 800f412:	60c4      	str	r4, [r0, #12]
 800f414:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f418:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f41c:	b94c      	cbnz	r4, 800f432 <__pow5mult+0x66>
 800f41e:	f240 2171 	movw	r1, #625	; 0x271
 800f422:	4630      	mov	r0, r6
 800f424:	f7ff ff12 	bl	800f24c <__i2b>
 800f428:	2300      	movs	r3, #0
 800f42a:	f8c8 0008 	str.w	r0, [r8, #8]
 800f42e:	4604      	mov	r4, r0
 800f430:	6003      	str	r3, [r0, #0]
 800f432:	f04f 0900 	mov.w	r9, #0
 800f436:	07eb      	lsls	r3, r5, #31
 800f438:	d50a      	bpl.n	800f450 <__pow5mult+0x84>
 800f43a:	4639      	mov	r1, r7
 800f43c:	4622      	mov	r2, r4
 800f43e:	4630      	mov	r0, r6
 800f440:	f7ff ff1a 	bl	800f278 <__multiply>
 800f444:	4639      	mov	r1, r7
 800f446:	4680      	mov	r8, r0
 800f448:	4630      	mov	r0, r6
 800f44a:	f7ff fe47 	bl	800f0dc <_Bfree>
 800f44e:	4647      	mov	r7, r8
 800f450:	106d      	asrs	r5, r5, #1
 800f452:	d00b      	beq.n	800f46c <__pow5mult+0xa0>
 800f454:	6820      	ldr	r0, [r4, #0]
 800f456:	b938      	cbnz	r0, 800f468 <__pow5mult+0x9c>
 800f458:	4622      	mov	r2, r4
 800f45a:	4621      	mov	r1, r4
 800f45c:	4630      	mov	r0, r6
 800f45e:	f7ff ff0b 	bl	800f278 <__multiply>
 800f462:	6020      	str	r0, [r4, #0]
 800f464:	f8c0 9000 	str.w	r9, [r0]
 800f468:	4604      	mov	r4, r0
 800f46a:	e7e4      	b.n	800f436 <__pow5mult+0x6a>
 800f46c:	4638      	mov	r0, r7
 800f46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f472:	bf00      	nop
 800f474:	080116b8 	.word	0x080116b8
 800f478:	080114e5 	.word	0x080114e5
 800f47c:	08011568 	.word	0x08011568

0800f480 <__lshift>:
 800f480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f484:	460c      	mov	r4, r1
 800f486:	6849      	ldr	r1, [r1, #4]
 800f488:	6923      	ldr	r3, [r4, #16]
 800f48a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f48e:	68a3      	ldr	r3, [r4, #8]
 800f490:	4607      	mov	r7, r0
 800f492:	4691      	mov	r9, r2
 800f494:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f498:	f108 0601 	add.w	r6, r8, #1
 800f49c:	42b3      	cmp	r3, r6
 800f49e:	db0b      	blt.n	800f4b8 <__lshift+0x38>
 800f4a0:	4638      	mov	r0, r7
 800f4a2:	f7ff fddb 	bl	800f05c <_Balloc>
 800f4a6:	4605      	mov	r5, r0
 800f4a8:	b948      	cbnz	r0, 800f4be <__lshift+0x3e>
 800f4aa:	4602      	mov	r2, r0
 800f4ac:	4b2a      	ldr	r3, [pc, #168]	; (800f558 <__lshift+0xd8>)
 800f4ae:	482b      	ldr	r0, [pc, #172]	; (800f55c <__lshift+0xdc>)
 800f4b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f4b4:	f000 fbb8 	bl	800fc28 <__assert_func>
 800f4b8:	3101      	adds	r1, #1
 800f4ba:	005b      	lsls	r3, r3, #1
 800f4bc:	e7ee      	b.n	800f49c <__lshift+0x1c>
 800f4be:	2300      	movs	r3, #0
 800f4c0:	f100 0114 	add.w	r1, r0, #20
 800f4c4:	f100 0210 	add.w	r2, r0, #16
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	4553      	cmp	r3, sl
 800f4cc:	db37      	blt.n	800f53e <__lshift+0xbe>
 800f4ce:	6920      	ldr	r0, [r4, #16]
 800f4d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f4d4:	f104 0314 	add.w	r3, r4, #20
 800f4d8:	f019 091f 	ands.w	r9, r9, #31
 800f4dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f4e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f4e4:	d02f      	beq.n	800f546 <__lshift+0xc6>
 800f4e6:	f1c9 0e20 	rsb	lr, r9, #32
 800f4ea:	468a      	mov	sl, r1
 800f4ec:	f04f 0c00 	mov.w	ip, #0
 800f4f0:	681a      	ldr	r2, [r3, #0]
 800f4f2:	fa02 f209 	lsl.w	r2, r2, r9
 800f4f6:	ea42 020c 	orr.w	r2, r2, ip
 800f4fa:	f84a 2b04 	str.w	r2, [sl], #4
 800f4fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800f502:	4298      	cmp	r0, r3
 800f504:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f508:	d8f2      	bhi.n	800f4f0 <__lshift+0x70>
 800f50a:	1b03      	subs	r3, r0, r4
 800f50c:	3b15      	subs	r3, #21
 800f50e:	f023 0303 	bic.w	r3, r3, #3
 800f512:	3304      	adds	r3, #4
 800f514:	f104 0215 	add.w	r2, r4, #21
 800f518:	4290      	cmp	r0, r2
 800f51a:	bf38      	it	cc
 800f51c:	2304      	movcc	r3, #4
 800f51e:	f841 c003 	str.w	ip, [r1, r3]
 800f522:	f1bc 0f00 	cmp.w	ip, #0
 800f526:	d001      	beq.n	800f52c <__lshift+0xac>
 800f528:	f108 0602 	add.w	r6, r8, #2
 800f52c:	3e01      	subs	r6, #1
 800f52e:	4638      	mov	r0, r7
 800f530:	612e      	str	r6, [r5, #16]
 800f532:	4621      	mov	r1, r4
 800f534:	f7ff fdd2 	bl	800f0dc <_Bfree>
 800f538:	4628      	mov	r0, r5
 800f53a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f53e:	f842 0f04 	str.w	r0, [r2, #4]!
 800f542:	3301      	adds	r3, #1
 800f544:	e7c1      	b.n	800f4ca <__lshift+0x4a>
 800f546:	3904      	subs	r1, #4
 800f548:	f853 2b04 	ldr.w	r2, [r3], #4
 800f54c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f550:	4298      	cmp	r0, r3
 800f552:	d8f9      	bhi.n	800f548 <__lshift+0xc8>
 800f554:	e7ea      	b.n	800f52c <__lshift+0xac>
 800f556:	bf00      	nop
 800f558:	08011557 	.word	0x08011557
 800f55c:	08011568 	.word	0x08011568

0800f560 <__mcmp>:
 800f560:	b530      	push	{r4, r5, lr}
 800f562:	6902      	ldr	r2, [r0, #16]
 800f564:	690c      	ldr	r4, [r1, #16]
 800f566:	1b12      	subs	r2, r2, r4
 800f568:	d10e      	bne.n	800f588 <__mcmp+0x28>
 800f56a:	f100 0314 	add.w	r3, r0, #20
 800f56e:	3114      	adds	r1, #20
 800f570:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f574:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f578:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f57c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f580:	42a5      	cmp	r5, r4
 800f582:	d003      	beq.n	800f58c <__mcmp+0x2c>
 800f584:	d305      	bcc.n	800f592 <__mcmp+0x32>
 800f586:	2201      	movs	r2, #1
 800f588:	4610      	mov	r0, r2
 800f58a:	bd30      	pop	{r4, r5, pc}
 800f58c:	4283      	cmp	r3, r0
 800f58e:	d3f3      	bcc.n	800f578 <__mcmp+0x18>
 800f590:	e7fa      	b.n	800f588 <__mcmp+0x28>
 800f592:	f04f 32ff 	mov.w	r2, #4294967295
 800f596:	e7f7      	b.n	800f588 <__mcmp+0x28>

0800f598 <__mdiff>:
 800f598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f59c:	460c      	mov	r4, r1
 800f59e:	4606      	mov	r6, r0
 800f5a0:	4611      	mov	r1, r2
 800f5a2:	4620      	mov	r0, r4
 800f5a4:	4690      	mov	r8, r2
 800f5a6:	f7ff ffdb 	bl	800f560 <__mcmp>
 800f5aa:	1e05      	subs	r5, r0, #0
 800f5ac:	d110      	bne.n	800f5d0 <__mdiff+0x38>
 800f5ae:	4629      	mov	r1, r5
 800f5b0:	4630      	mov	r0, r6
 800f5b2:	f7ff fd53 	bl	800f05c <_Balloc>
 800f5b6:	b930      	cbnz	r0, 800f5c6 <__mdiff+0x2e>
 800f5b8:	4b3a      	ldr	r3, [pc, #232]	; (800f6a4 <__mdiff+0x10c>)
 800f5ba:	4602      	mov	r2, r0
 800f5bc:	f240 2132 	movw	r1, #562	; 0x232
 800f5c0:	4839      	ldr	r0, [pc, #228]	; (800f6a8 <__mdiff+0x110>)
 800f5c2:	f000 fb31 	bl	800fc28 <__assert_func>
 800f5c6:	2301      	movs	r3, #1
 800f5c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f5cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5d0:	bfa4      	itt	ge
 800f5d2:	4643      	movge	r3, r8
 800f5d4:	46a0      	movge	r8, r4
 800f5d6:	4630      	mov	r0, r6
 800f5d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f5dc:	bfa6      	itte	ge
 800f5de:	461c      	movge	r4, r3
 800f5e0:	2500      	movge	r5, #0
 800f5e2:	2501      	movlt	r5, #1
 800f5e4:	f7ff fd3a 	bl	800f05c <_Balloc>
 800f5e8:	b920      	cbnz	r0, 800f5f4 <__mdiff+0x5c>
 800f5ea:	4b2e      	ldr	r3, [pc, #184]	; (800f6a4 <__mdiff+0x10c>)
 800f5ec:	4602      	mov	r2, r0
 800f5ee:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f5f2:	e7e5      	b.n	800f5c0 <__mdiff+0x28>
 800f5f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f5f8:	6926      	ldr	r6, [r4, #16]
 800f5fa:	60c5      	str	r5, [r0, #12]
 800f5fc:	f104 0914 	add.w	r9, r4, #20
 800f600:	f108 0514 	add.w	r5, r8, #20
 800f604:	f100 0e14 	add.w	lr, r0, #20
 800f608:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f60c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f610:	f108 0210 	add.w	r2, r8, #16
 800f614:	46f2      	mov	sl, lr
 800f616:	2100      	movs	r1, #0
 800f618:	f859 3b04 	ldr.w	r3, [r9], #4
 800f61c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f620:	fa1f f883 	uxth.w	r8, r3
 800f624:	fa11 f18b 	uxtah	r1, r1, fp
 800f628:	0c1b      	lsrs	r3, r3, #16
 800f62a:	eba1 0808 	sub.w	r8, r1, r8
 800f62e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f632:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f636:	fa1f f888 	uxth.w	r8, r8
 800f63a:	1419      	asrs	r1, r3, #16
 800f63c:	454e      	cmp	r6, r9
 800f63e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f642:	f84a 3b04 	str.w	r3, [sl], #4
 800f646:	d8e7      	bhi.n	800f618 <__mdiff+0x80>
 800f648:	1b33      	subs	r3, r6, r4
 800f64a:	3b15      	subs	r3, #21
 800f64c:	f023 0303 	bic.w	r3, r3, #3
 800f650:	3304      	adds	r3, #4
 800f652:	3415      	adds	r4, #21
 800f654:	42a6      	cmp	r6, r4
 800f656:	bf38      	it	cc
 800f658:	2304      	movcc	r3, #4
 800f65a:	441d      	add	r5, r3
 800f65c:	4473      	add	r3, lr
 800f65e:	469e      	mov	lr, r3
 800f660:	462e      	mov	r6, r5
 800f662:	4566      	cmp	r6, ip
 800f664:	d30e      	bcc.n	800f684 <__mdiff+0xec>
 800f666:	f10c 0203 	add.w	r2, ip, #3
 800f66a:	1b52      	subs	r2, r2, r5
 800f66c:	f022 0203 	bic.w	r2, r2, #3
 800f670:	3d03      	subs	r5, #3
 800f672:	45ac      	cmp	ip, r5
 800f674:	bf38      	it	cc
 800f676:	2200      	movcc	r2, #0
 800f678:	441a      	add	r2, r3
 800f67a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f67e:	b17b      	cbz	r3, 800f6a0 <__mdiff+0x108>
 800f680:	6107      	str	r7, [r0, #16]
 800f682:	e7a3      	b.n	800f5cc <__mdiff+0x34>
 800f684:	f856 8b04 	ldr.w	r8, [r6], #4
 800f688:	fa11 f288 	uxtah	r2, r1, r8
 800f68c:	1414      	asrs	r4, r2, #16
 800f68e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f692:	b292      	uxth	r2, r2
 800f694:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f698:	f84e 2b04 	str.w	r2, [lr], #4
 800f69c:	1421      	asrs	r1, r4, #16
 800f69e:	e7e0      	b.n	800f662 <__mdiff+0xca>
 800f6a0:	3f01      	subs	r7, #1
 800f6a2:	e7ea      	b.n	800f67a <__mdiff+0xe2>
 800f6a4:	08011557 	.word	0x08011557
 800f6a8:	08011568 	.word	0x08011568

0800f6ac <__d2b>:
 800f6ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f6b0:	4689      	mov	r9, r1
 800f6b2:	2101      	movs	r1, #1
 800f6b4:	ec57 6b10 	vmov	r6, r7, d0
 800f6b8:	4690      	mov	r8, r2
 800f6ba:	f7ff fccf 	bl	800f05c <_Balloc>
 800f6be:	4604      	mov	r4, r0
 800f6c0:	b930      	cbnz	r0, 800f6d0 <__d2b+0x24>
 800f6c2:	4602      	mov	r2, r0
 800f6c4:	4b25      	ldr	r3, [pc, #148]	; (800f75c <__d2b+0xb0>)
 800f6c6:	4826      	ldr	r0, [pc, #152]	; (800f760 <__d2b+0xb4>)
 800f6c8:	f240 310a 	movw	r1, #778	; 0x30a
 800f6cc:	f000 faac 	bl	800fc28 <__assert_func>
 800f6d0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f6d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f6d8:	bb35      	cbnz	r5, 800f728 <__d2b+0x7c>
 800f6da:	2e00      	cmp	r6, #0
 800f6dc:	9301      	str	r3, [sp, #4]
 800f6de:	d028      	beq.n	800f732 <__d2b+0x86>
 800f6e0:	4668      	mov	r0, sp
 800f6e2:	9600      	str	r6, [sp, #0]
 800f6e4:	f7ff fd82 	bl	800f1ec <__lo0bits>
 800f6e8:	9900      	ldr	r1, [sp, #0]
 800f6ea:	b300      	cbz	r0, 800f72e <__d2b+0x82>
 800f6ec:	9a01      	ldr	r2, [sp, #4]
 800f6ee:	f1c0 0320 	rsb	r3, r0, #32
 800f6f2:	fa02 f303 	lsl.w	r3, r2, r3
 800f6f6:	430b      	orrs	r3, r1
 800f6f8:	40c2      	lsrs	r2, r0
 800f6fa:	6163      	str	r3, [r4, #20]
 800f6fc:	9201      	str	r2, [sp, #4]
 800f6fe:	9b01      	ldr	r3, [sp, #4]
 800f700:	61a3      	str	r3, [r4, #24]
 800f702:	2b00      	cmp	r3, #0
 800f704:	bf14      	ite	ne
 800f706:	2202      	movne	r2, #2
 800f708:	2201      	moveq	r2, #1
 800f70a:	6122      	str	r2, [r4, #16]
 800f70c:	b1d5      	cbz	r5, 800f744 <__d2b+0x98>
 800f70e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f712:	4405      	add	r5, r0
 800f714:	f8c9 5000 	str.w	r5, [r9]
 800f718:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f71c:	f8c8 0000 	str.w	r0, [r8]
 800f720:	4620      	mov	r0, r4
 800f722:	b003      	add	sp, #12
 800f724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f72c:	e7d5      	b.n	800f6da <__d2b+0x2e>
 800f72e:	6161      	str	r1, [r4, #20]
 800f730:	e7e5      	b.n	800f6fe <__d2b+0x52>
 800f732:	a801      	add	r0, sp, #4
 800f734:	f7ff fd5a 	bl	800f1ec <__lo0bits>
 800f738:	9b01      	ldr	r3, [sp, #4]
 800f73a:	6163      	str	r3, [r4, #20]
 800f73c:	2201      	movs	r2, #1
 800f73e:	6122      	str	r2, [r4, #16]
 800f740:	3020      	adds	r0, #32
 800f742:	e7e3      	b.n	800f70c <__d2b+0x60>
 800f744:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f748:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f74c:	f8c9 0000 	str.w	r0, [r9]
 800f750:	6918      	ldr	r0, [r3, #16]
 800f752:	f7ff fd2b 	bl	800f1ac <__hi0bits>
 800f756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f75a:	e7df      	b.n	800f71c <__d2b+0x70>
 800f75c:	08011557 	.word	0x08011557
 800f760:	08011568 	.word	0x08011568

0800f764 <_calloc_r>:
 800f764:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f766:	fba1 2402 	umull	r2, r4, r1, r2
 800f76a:	b94c      	cbnz	r4, 800f780 <_calloc_r+0x1c>
 800f76c:	4611      	mov	r1, r2
 800f76e:	9201      	str	r2, [sp, #4]
 800f770:	f000 f87a 	bl	800f868 <_malloc_r>
 800f774:	9a01      	ldr	r2, [sp, #4]
 800f776:	4605      	mov	r5, r0
 800f778:	b930      	cbnz	r0, 800f788 <_calloc_r+0x24>
 800f77a:	4628      	mov	r0, r5
 800f77c:	b003      	add	sp, #12
 800f77e:	bd30      	pop	{r4, r5, pc}
 800f780:	220c      	movs	r2, #12
 800f782:	6002      	str	r2, [r0, #0]
 800f784:	2500      	movs	r5, #0
 800f786:	e7f8      	b.n	800f77a <_calloc_r+0x16>
 800f788:	4621      	mov	r1, r4
 800f78a:	f7fe f9c1 	bl	800db10 <memset>
 800f78e:	e7f4      	b.n	800f77a <_calloc_r+0x16>

0800f790 <_free_r>:
 800f790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f792:	2900      	cmp	r1, #0
 800f794:	d044      	beq.n	800f820 <_free_r+0x90>
 800f796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f79a:	9001      	str	r0, [sp, #4]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	f1a1 0404 	sub.w	r4, r1, #4
 800f7a2:	bfb8      	it	lt
 800f7a4:	18e4      	addlt	r4, r4, r3
 800f7a6:	f000 fa9b 	bl	800fce0 <__malloc_lock>
 800f7aa:	4a1e      	ldr	r2, [pc, #120]	; (800f824 <_free_r+0x94>)
 800f7ac:	9801      	ldr	r0, [sp, #4]
 800f7ae:	6813      	ldr	r3, [r2, #0]
 800f7b0:	b933      	cbnz	r3, 800f7c0 <_free_r+0x30>
 800f7b2:	6063      	str	r3, [r4, #4]
 800f7b4:	6014      	str	r4, [r2, #0]
 800f7b6:	b003      	add	sp, #12
 800f7b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f7bc:	f000 ba96 	b.w	800fcec <__malloc_unlock>
 800f7c0:	42a3      	cmp	r3, r4
 800f7c2:	d908      	bls.n	800f7d6 <_free_r+0x46>
 800f7c4:	6825      	ldr	r5, [r4, #0]
 800f7c6:	1961      	adds	r1, r4, r5
 800f7c8:	428b      	cmp	r3, r1
 800f7ca:	bf01      	itttt	eq
 800f7cc:	6819      	ldreq	r1, [r3, #0]
 800f7ce:	685b      	ldreq	r3, [r3, #4]
 800f7d0:	1949      	addeq	r1, r1, r5
 800f7d2:	6021      	streq	r1, [r4, #0]
 800f7d4:	e7ed      	b.n	800f7b2 <_free_r+0x22>
 800f7d6:	461a      	mov	r2, r3
 800f7d8:	685b      	ldr	r3, [r3, #4]
 800f7da:	b10b      	cbz	r3, 800f7e0 <_free_r+0x50>
 800f7dc:	42a3      	cmp	r3, r4
 800f7de:	d9fa      	bls.n	800f7d6 <_free_r+0x46>
 800f7e0:	6811      	ldr	r1, [r2, #0]
 800f7e2:	1855      	adds	r5, r2, r1
 800f7e4:	42a5      	cmp	r5, r4
 800f7e6:	d10b      	bne.n	800f800 <_free_r+0x70>
 800f7e8:	6824      	ldr	r4, [r4, #0]
 800f7ea:	4421      	add	r1, r4
 800f7ec:	1854      	adds	r4, r2, r1
 800f7ee:	42a3      	cmp	r3, r4
 800f7f0:	6011      	str	r1, [r2, #0]
 800f7f2:	d1e0      	bne.n	800f7b6 <_free_r+0x26>
 800f7f4:	681c      	ldr	r4, [r3, #0]
 800f7f6:	685b      	ldr	r3, [r3, #4]
 800f7f8:	6053      	str	r3, [r2, #4]
 800f7fa:	4421      	add	r1, r4
 800f7fc:	6011      	str	r1, [r2, #0]
 800f7fe:	e7da      	b.n	800f7b6 <_free_r+0x26>
 800f800:	d902      	bls.n	800f808 <_free_r+0x78>
 800f802:	230c      	movs	r3, #12
 800f804:	6003      	str	r3, [r0, #0]
 800f806:	e7d6      	b.n	800f7b6 <_free_r+0x26>
 800f808:	6825      	ldr	r5, [r4, #0]
 800f80a:	1961      	adds	r1, r4, r5
 800f80c:	428b      	cmp	r3, r1
 800f80e:	bf04      	itt	eq
 800f810:	6819      	ldreq	r1, [r3, #0]
 800f812:	685b      	ldreq	r3, [r3, #4]
 800f814:	6063      	str	r3, [r4, #4]
 800f816:	bf04      	itt	eq
 800f818:	1949      	addeq	r1, r1, r5
 800f81a:	6021      	streq	r1, [r4, #0]
 800f81c:	6054      	str	r4, [r2, #4]
 800f81e:	e7ca      	b.n	800f7b6 <_free_r+0x26>
 800f820:	b003      	add	sp, #12
 800f822:	bd30      	pop	{r4, r5, pc}
 800f824:	24003678 	.word	0x24003678

0800f828 <sbrk_aligned>:
 800f828:	b570      	push	{r4, r5, r6, lr}
 800f82a:	4e0e      	ldr	r6, [pc, #56]	; (800f864 <sbrk_aligned+0x3c>)
 800f82c:	460c      	mov	r4, r1
 800f82e:	6831      	ldr	r1, [r6, #0]
 800f830:	4605      	mov	r5, r0
 800f832:	b911      	cbnz	r1, 800f83a <sbrk_aligned+0x12>
 800f834:	f000 f9e8 	bl	800fc08 <_sbrk_r>
 800f838:	6030      	str	r0, [r6, #0]
 800f83a:	4621      	mov	r1, r4
 800f83c:	4628      	mov	r0, r5
 800f83e:	f000 f9e3 	bl	800fc08 <_sbrk_r>
 800f842:	1c43      	adds	r3, r0, #1
 800f844:	d00a      	beq.n	800f85c <sbrk_aligned+0x34>
 800f846:	1cc4      	adds	r4, r0, #3
 800f848:	f024 0403 	bic.w	r4, r4, #3
 800f84c:	42a0      	cmp	r0, r4
 800f84e:	d007      	beq.n	800f860 <sbrk_aligned+0x38>
 800f850:	1a21      	subs	r1, r4, r0
 800f852:	4628      	mov	r0, r5
 800f854:	f000 f9d8 	bl	800fc08 <_sbrk_r>
 800f858:	3001      	adds	r0, #1
 800f85a:	d101      	bne.n	800f860 <sbrk_aligned+0x38>
 800f85c:	f04f 34ff 	mov.w	r4, #4294967295
 800f860:	4620      	mov	r0, r4
 800f862:	bd70      	pop	{r4, r5, r6, pc}
 800f864:	2400367c 	.word	0x2400367c

0800f868 <_malloc_r>:
 800f868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f86c:	1ccd      	adds	r5, r1, #3
 800f86e:	f025 0503 	bic.w	r5, r5, #3
 800f872:	3508      	adds	r5, #8
 800f874:	2d0c      	cmp	r5, #12
 800f876:	bf38      	it	cc
 800f878:	250c      	movcc	r5, #12
 800f87a:	2d00      	cmp	r5, #0
 800f87c:	4607      	mov	r7, r0
 800f87e:	db01      	blt.n	800f884 <_malloc_r+0x1c>
 800f880:	42a9      	cmp	r1, r5
 800f882:	d905      	bls.n	800f890 <_malloc_r+0x28>
 800f884:	230c      	movs	r3, #12
 800f886:	603b      	str	r3, [r7, #0]
 800f888:	2600      	movs	r6, #0
 800f88a:	4630      	mov	r0, r6
 800f88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f890:	4e2e      	ldr	r6, [pc, #184]	; (800f94c <_malloc_r+0xe4>)
 800f892:	f000 fa25 	bl	800fce0 <__malloc_lock>
 800f896:	6833      	ldr	r3, [r6, #0]
 800f898:	461c      	mov	r4, r3
 800f89a:	bb34      	cbnz	r4, 800f8ea <_malloc_r+0x82>
 800f89c:	4629      	mov	r1, r5
 800f89e:	4638      	mov	r0, r7
 800f8a0:	f7ff ffc2 	bl	800f828 <sbrk_aligned>
 800f8a4:	1c43      	adds	r3, r0, #1
 800f8a6:	4604      	mov	r4, r0
 800f8a8:	d14d      	bne.n	800f946 <_malloc_r+0xde>
 800f8aa:	6834      	ldr	r4, [r6, #0]
 800f8ac:	4626      	mov	r6, r4
 800f8ae:	2e00      	cmp	r6, #0
 800f8b0:	d140      	bne.n	800f934 <_malloc_r+0xcc>
 800f8b2:	6823      	ldr	r3, [r4, #0]
 800f8b4:	4631      	mov	r1, r6
 800f8b6:	4638      	mov	r0, r7
 800f8b8:	eb04 0803 	add.w	r8, r4, r3
 800f8bc:	f000 f9a4 	bl	800fc08 <_sbrk_r>
 800f8c0:	4580      	cmp	r8, r0
 800f8c2:	d13a      	bne.n	800f93a <_malloc_r+0xd2>
 800f8c4:	6821      	ldr	r1, [r4, #0]
 800f8c6:	3503      	adds	r5, #3
 800f8c8:	1a6d      	subs	r5, r5, r1
 800f8ca:	f025 0503 	bic.w	r5, r5, #3
 800f8ce:	3508      	adds	r5, #8
 800f8d0:	2d0c      	cmp	r5, #12
 800f8d2:	bf38      	it	cc
 800f8d4:	250c      	movcc	r5, #12
 800f8d6:	4629      	mov	r1, r5
 800f8d8:	4638      	mov	r0, r7
 800f8da:	f7ff ffa5 	bl	800f828 <sbrk_aligned>
 800f8de:	3001      	adds	r0, #1
 800f8e0:	d02b      	beq.n	800f93a <_malloc_r+0xd2>
 800f8e2:	6823      	ldr	r3, [r4, #0]
 800f8e4:	442b      	add	r3, r5
 800f8e6:	6023      	str	r3, [r4, #0]
 800f8e8:	e00e      	b.n	800f908 <_malloc_r+0xa0>
 800f8ea:	6822      	ldr	r2, [r4, #0]
 800f8ec:	1b52      	subs	r2, r2, r5
 800f8ee:	d41e      	bmi.n	800f92e <_malloc_r+0xc6>
 800f8f0:	2a0b      	cmp	r2, #11
 800f8f2:	d916      	bls.n	800f922 <_malloc_r+0xba>
 800f8f4:	1961      	adds	r1, r4, r5
 800f8f6:	42a3      	cmp	r3, r4
 800f8f8:	6025      	str	r5, [r4, #0]
 800f8fa:	bf18      	it	ne
 800f8fc:	6059      	strne	r1, [r3, #4]
 800f8fe:	6863      	ldr	r3, [r4, #4]
 800f900:	bf08      	it	eq
 800f902:	6031      	streq	r1, [r6, #0]
 800f904:	5162      	str	r2, [r4, r5]
 800f906:	604b      	str	r3, [r1, #4]
 800f908:	4638      	mov	r0, r7
 800f90a:	f104 060b 	add.w	r6, r4, #11
 800f90e:	f000 f9ed 	bl	800fcec <__malloc_unlock>
 800f912:	f026 0607 	bic.w	r6, r6, #7
 800f916:	1d23      	adds	r3, r4, #4
 800f918:	1af2      	subs	r2, r6, r3
 800f91a:	d0b6      	beq.n	800f88a <_malloc_r+0x22>
 800f91c:	1b9b      	subs	r3, r3, r6
 800f91e:	50a3      	str	r3, [r4, r2]
 800f920:	e7b3      	b.n	800f88a <_malloc_r+0x22>
 800f922:	6862      	ldr	r2, [r4, #4]
 800f924:	42a3      	cmp	r3, r4
 800f926:	bf0c      	ite	eq
 800f928:	6032      	streq	r2, [r6, #0]
 800f92a:	605a      	strne	r2, [r3, #4]
 800f92c:	e7ec      	b.n	800f908 <_malloc_r+0xa0>
 800f92e:	4623      	mov	r3, r4
 800f930:	6864      	ldr	r4, [r4, #4]
 800f932:	e7b2      	b.n	800f89a <_malloc_r+0x32>
 800f934:	4634      	mov	r4, r6
 800f936:	6876      	ldr	r6, [r6, #4]
 800f938:	e7b9      	b.n	800f8ae <_malloc_r+0x46>
 800f93a:	230c      	movs	r3, #12
 800f93c:	603b      	str	r3, [r7, #0]
 800f93e:	4638      	mov	r0, r7
 800f940:	f000 f9d4 	bl	800fcec <__malloc_unlock>
 800f944:	e7a1      	b.n	800f88a <_malloc_r+0x22>
 800f946:	6025      	str	r5, [r4, #0]
 800f948:	e7de      	b.n	800f908 <_malloc_r+0xa0>
 800f94a:	bf00      	nop
 800f94c:	24003678 	.word	0x24003678

0800f950 <__ssputs_r>:
 800f950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f954:	688e      	ldr	r6, [r1, #8]
 800f956:	429e      	cmp	r6, r3
 800f958:	4682      	mov	sl, r0
 800f95a:	460c      	mov	r4, r1
 800f95c:	4690      	mov	r8, r2
 800f95e:	461f      	mov	r7, r3
 800f960:	d838      	bhi.n	800f9d4 <__ssputs_r+0x84>
 800f962:	898a      	ldrh	r2, [r1, #12]
 800f964:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f968:	d032      	beq.n	800f9d0 <__ssputs_r+0x80>
 800f96a:	6825      	ldr	r5, [r4, #0]
 800f96c:	6909      	ldr	r1, [r1, #16]
 800f96e:	eba5 0901 	sub.w	r9, r5, r1
 800f972:	6965      	ldr	r5, [r4, #20]
 800f974:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f978:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f97c:	3301      	adds	r3, #1
 800f97e:	444b      	add	r3, r9
 800f980:	106d      	asrs	r5, r5, #1
 800f982:	429d      	cmp	r5, r3
 800f984:	bf38      	it	cc
 800f986:	461d      	movcc	r5, r3
 800f988:	0553      	lsls	r3, r2, #21
 800f98a:	d531      	bpl.n	800f9f0 <__ssputs_r+0xa0>
 800f98c:	4629      	mov	r1, r5
 800f98e:	f7ff ff6b 	bl	800f868 <_malloc_r>
 800f992:	4606      	mov	r6, r0
 800f994:	b950      	cbnz	r0, 800f9ac <__ssputs_r+0x5c>
 800f996:	230c      	movs	r3, #12
 800f998:	f8ca 3000 	str.w	r3, [sl]
 800f99c:	89a3      	ldrh	r3, [r4, #12]
 800f99e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f9a2:	81a3      	strh	r3, [r4, #12]
 800f9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f9a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9ac:	6921      	ldr	r1, [r4, #16]
 800f9ae:	464a      	mov	r2, r9
 800f9b0:	f7fe f8a0 	bl	800daf4 <memcpy>
 800f9b4:	89a3      	ldrh	r3, [r4, #12]
 800f9b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f9ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f9be:	81a3      	strh	r3, [r4, #12]
 800f9c0:	6126      	str	r6, [r4, #16]
 800f9c2:	6165      	str	r5, [r4, #20]
 800f9c4:	444e      	add	r6, r9
 800f9c6:	eba5 0509 	sub.w	r5, r5, r9
 800f9ca:	6026      	str	r6, [r4, #0]
 800f9cc:	60a5      	str	r5, [r4, #8]
 800f9ce:	463e      	mov	r6, r7
 800f9d0:	42be      	cmp	r6, r7
 800f9d2:	d900      	bls.n	800f9d6 <__ssputs_r+0x86>
 800f9d4:	463e      	mov	r6, r7
 800f9d6:	6820      	ldr	r0, [r4, #0]
 800f9d8:	4632      	mov	r2, r6
 800f9da:	4641      	mov	r1, r8
 800f9dc:	f000 f966 	bl	800fcac <memmove>
 800f9e0:	68a3      	ldr	r3, [r4, #8]
 800f9e2:	1b9b      	subs	r3, r3, r6
 800f9e4:	60a3      	str	r3, [r4, #8]
 800f9e6:	6823      	ldr	r3, [r4, #0]
 800f9e8:	4433      	add	r3, r6
 800f9ea:	6023      	str	r3, [r4, #0]
 800f9ec:	2000      	movs	r0, #0
 800f9ee:	e7db      	b.n	800f9a8 <__ssputs_r+0x58>
 800f9f0:	462a      	mov	r2, r5
 800f9f2:	f000 f981 	bl	800fcf8 <_realloc_r>
 800f9f6:	4606      	mov	r6, r0
 800f9f8:	2800      	cmp	r0, #0
 800f9fa:	d1e1      	bne.n	800f9c0 <__ssputs_r+0x70>
 800f9fc:	6921      	ldr	r1, [r4, #16]
 800f9fe:	4650      	mov	r0, sl
 800fa00:	f7ff fec6 	bl	800f790 <_free_r>
 800fa04:	e7c7      	b.n	800f996 <__ssputs_r+0x46>
	...

0800fa08 <_svfiprintf_r>:
 800fa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa0c:	4698      	mov	r8, r3
 800fa0e:	898b      	ldrh	r3, [r1, #12]
 800fa10:	061b      	lsls	r3, r3, #24
 800fa12:	b09d      	sub	sp, #116	; 0x74
 800fa14:	4607      	mov	r7, r0
 800fa16:	460d      	mov	r5, r1
 800fa18:	4614      	mov	r4, r2
 800fa1a:	d50e      	bpl.n	800fa3a <_svfiprintf_r+0x32>
 800fa1c:	690b      	ldr	r3, [r1, #16]
 800fa1e:	b963      	cbnz	r3, 800fa3a <_svfiprintf_r+0x32>
 800fa20:	2140      	movs	r1, #64	; 0x40
 800fa22:	f7ff ff21 	bl	800f868 <_malloc_r>
 800fa26:	6028      	str	r0, [r5, #0]
 800fa28:	6128      	str	r0, [r5, #16]
 800fa2a:	b920      	cbnz	r0, 800fa36 <_svfiprintf_r+0x2e>
 800fa2c:	230c      	movs	r3, #12
 800fa2e:	603b      	str	r3, [r7, #0]
 800fa30:	f04f 30ff 	mov.w	r0, #4294967295
 800fa34:	e0d1      	b.n	800fbda <_svfiprintf_r+0x1d2>
 800fa36:	2340      	movs	r3, #64	; 0x40
 800fa38:	616b      	str	r3, [r5, #20]
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	9309      	str	r3, [sp, #36]	; 0x24
 800fa3e:	2320      	movs	r3, #32
 800fa40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fa44:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa48:	2330      	movs	r3, #48	; 0x30
 800fa4a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fbf4 <_svfiprintf_r+0x1ec>
 800fa4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fa52:	f04f 0901 	mov.w	r9, #1
 800fa56:	4623      	mov	r3, r4
 800fa58:	469a      	mov	sl, r3
 800fa5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa5e:	b10a      	cbz	r2, 800fa64 <_svfiprintf_r+0x5c>
 800fa60:	2a25      	cmp	r2, #37	; 0x25
 800fa62:	d1f9      	bne.n	800fa58 <_svfiprintf_r+0x50>
 800fa64:	ebba 0b04 	subs.w	fp, sl, r4
 800fa68:	d00b      	beq.n	800fa82 <_svfiprintf_r+0x7a>
 800fa6a:	465b      	mov	r3, fp
 800fa6c:	4622      	mov	r2, r4
 800fa6e:	4629      	mov	r1, r5
 800fa70:	4638      	mov	r0, r7
 800fa72:	f7ff ff6d 	bl	800f950 <__ssputs_r>
 800fa76:	3001      	adds	r0, #1
 800fa78:	f000 80aa 	beq.w	800fbd0 <_svfiprintf_r+0x1c8>
 800fa7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa7e:	445a      	add	r2, fp
 800fa80:	9209      	str	r2, [sp, #36]	; 0x24
 800fa82:	f89a 3000 	ldrb.w	r3, [sl]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	f000 80a2 	beq.w	800fbd0 <_svfiprintf_r+0x1c8>
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	f04f 32ff 	mov.w	r2, #4294967295
 800fa92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa96:	f10a 0a01 	add.w	sl, sl, #1
 800fa9a:	9304      	str	r3, [sp, #16]
 800fa9c:	9307      	str	r3, [sp, #28]
 800fa9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800faa2:	931a      	str	r3, [sp, #104]	; 0x68
 800faa4:	4654      	mov	r4, sl
 800faa6:	2205      	movs	r2, #5
 800faa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faac:	4851      	ldr	r0, [pc, #324]	; (800fbf4 <_svfiprintf_r+0x1ec>)
 800faae:	f7f0 fc1f 	bl	80002f0 <memchr>
 800fab2:	9a04      	ldr	r2, [sp, #16]
 800fab4:	b9d8      	cbnz	r0, 800faee <_svfiprintf_r+0xe6>
 800fab6:	06d0      	lsls	r0, r2, #27
 800fab8:	bf44      	itt	mi
 800faba:	2320      	movmi	r3, #32
 800fabc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fac0:	0711      	lsls	r1, r2, #28
 800fac2:	bf44      	itt	mi
 800fac4:	232b      	movmi	r3, #43	; 0x2b
 800fac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800faca:	f89a 3000 	ldrb.w	r3, [sl]
 800face:	2b2a      	cmp	r3, #42	; 0x2a
 800fad0:	d015      	beq.n	800fafe <_svfiprintf_r+0xf6>
 800fad2:	9a07      	ldr	r2, [sp, #28]
 800fad4:	4654      	mov	r4, sl
 800fad6:	2000      	movs	r0, #0
 800fad8:	f04f 0c0a 	mov.w	ip, #10
 800fadc:	4621      	mov	r1, r4
 800fade:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fae2:	3b30      	subs	r3, #48	; 0x30
 800fae4:	2b09      	cmp	r3, #9
 800fae6:	d94e      	bls.n	800fb86 <_svfiprintf_r+0x17e>
 800fae8:	b1b0      	cbz	r0, 800fb18 <_svfiprintf_r+0x110>
 800faea:	9207      	str	r2, [sp, #28]
 800faec:	e014      	b.n	800fb18 <_svfiprintf_r+0x110>
 800faee:	eba0 0308 	sub.w	r3, r0, r8
 800faf2:	fa09 f303 	lsl.w	r3, r9, r3
 800faf6:	4313      	orrs	r3, r2
 800faf8:	9304      	str	r3, [sp, #16]
 800fafa:	46a2      	mov	sl, r4
 800fafc:	e7d2      	b.n	800faa4 <_svfiprintf_r+0x9c>
 800fafe:	9b03      	ldr	r3, [sp, #12]
 800fb00:	1d19      	adds	r1, r3, #4
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	9103      	str	r1, [sp, #12]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	bfbb      	ittet	lt
 800fb0a:	425b      	neglt	r3, r3
 800fb0c:	f042 0202 	orrlt.w	r2, r2, #2
 800fb10:	9307      	strge	r3, [sp, #28]
 800fb12:	9307      	strlt	r3, [sp, #28]
 800fb14:	bfb8      	it	lt
 800fb16:	9204      	strlt	r2, [sp, #16]
 800fb18:	7823      	ldrb	r3, [r4, #0]
 800fb1a:	2b2e      	cmp	r3, #46	; 0x2e
 800fb1c:	d10c      	bne.n	800fb38 <_svfiprintf_r+0x130>
 800fb1e:	7863      	ldrb	r3, [r4, #1]
 800fb20:	2b2a      	cmp	r3, #42	; 0x2a
 800fb22:	d135      	bne.n	800fb90 <_svfiprintf_r+0x188>
 800fb24:	9b03      	ldr	r3, [sp, #12]
 800fb26:	1d1a      	adds	r2, r3, #4
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	9203      	str	r2, [sp, #12]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	bfb8      	it	lt
 800fb30:	f04f 33ff 	movlt.w	r3, #4294967295
 800fb34:	3402      	adds	r4, #2
 800fb36:	9305      	str	r3, [sp, #20]
 800fb38:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fc04 <_svfiprintf_r+0x1fc>
 800fb3c:	7821      	ldrb	r1, [r4, #0]
 800fb3e:	2203      	movs	r2, #3
 800fb40:	4650      	mov	r0, sl
 800fb42:	f7f0 fbd5 	bl	80002f0 <memchr>
 800fb46:	b140      	cbz	r0, 800fb5a <_svfiprintf_r+0x152>
 800fb48:	2340      	movs	r3, #64	; 0x40
 800fb4a:	eba0 000a 	sub.w	r0, r0, sl
 800fb4e:	fa03 f000 	lsl.w	r0, r3, r0
 800fb52:	9b04      	ldr	r3, [sp, #16]
 800fb54:	4303      	orrs	r3, r0
 800fb56:	3401      	adds	r4, #1
 800fb58:	9304      	str	r3, [sp, #16]
 800fb5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb5e:	4826      	ldr	r0, [pc, #152]	; (800fbf8 <_svfiprintf_r+0x1f0>)
 800fb60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fb64:	2206      	movs	r2, #6
 800fb66:	f7f0 fbc3 	bl	80002f0 <memchr>
 800fb6a:	2800      	cmp	r0, #0
 800fb6c:	d038      	beq.n	800fbe0 <_svfiprintf_r+0x1d8>
 800fb6e:	4b23      	ldr	r3, [pc, #140]	; (800fbfc <_svfiprintf_r+0x1f4>)
 800fb70:	bb1b      	cbnz	r3, 800fbba <_svfiprintf_r+0x1b2>
 800fb72:	9b03      	ldr	r3, [sp, #12]
 800fb74:	3307      	adds	r3, #7
 800fb76:	f023 0307 	bic.w	r3, r3, #7
 800fb7a:	3308      	adds	r3, #8
 800fb7c:	9303      	str	r3, [sp, #12]
 800fb7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb80:	4433      	add	r3, r6
 800fb82:	9309      	str	r3, [sp, #36]	; 0x24
 800fb84:	e767      	b.n	800fa56 <_svfiprintf_r+0x4e>
 800fb86:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb8a:	460c      	mov	r4, r1
 800fb8c:	2001      	movs	r0, #1
 800fb8e:	e7a5      	b.n	800fadc <_svfiprintf_r+0xd4>
 800fb90:	2300      	movs	r3, #0
 800fb92:	3401      	adds	r4, #1
 800fb94:	9305      	str	r3, [sp, #20]
 800fb96:	4619      	mov	r1, r3
 800fb98:	f04f 0c0a 	mov.w	ip, #10
 800fb9c:	4620      	mov	r0, r4
 800fb9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fba2:	3a30      	subs	r2, #48	; 0x30
 800fba4:	2a09      	cmp	r2, #9
 800fba6:	d903      	bls.n	800fbb0 <_svfiprintf_r+0x1a8>
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d0c5      	beq.n	800fb38 <_svfiprintf_r+0x130>
 800fbac:	9105      	str	r1, [sp, #20]
 800fbae:	e7c3      	b.n	800fb38 <_svfiprintf_r+0x130>
 800fbb0:	fb0c 2101 	mla	r1, ip, r1, r2
 800fbb4:	4604      	mov	r4, r0
 800fbb6:	2301      	movs	r3, #1
 800fbb8:	e7f0      	b.n	800fb9c <_svfiprintf_r+0x194>
 800fbba:	ab03      	add	r3, sp, #12
 800fbbc:	9300      	str	r3, [sp, #0]
 800fbbe:	462a      	mov	r2, r5
 800fbc0:	4b0f      	ldr	r3, [pc, #60]	; (800fc00 <_svfiprintf_r+0x1f8>)
 800fbc2:	a904      	add	r1, sp, #16
 800fbc4:	4638      	mov	r0, r7
 800fbc6:	f7fe f83b 	bl	800dc40 <_printf_float>
 800fbca:	1c42      	adds	r2, r0, #1
 800fbcc:	4606      	mov	r6, r0
 800fbce:	d1d6      	bne.n	800fb7e <_svfiprintf_r+0x176>
 800fbd0:	89ab      	ldrh	r3, [r5, #12]
 800fbd2:	065b      	lsls	r3, r3, #25
 800fbd4:	f53f af2c 	bmi.w	800fa30 <_svfiprintf_r+0x28>
 800fbd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fbda:	b01d      	add	sp, #116	; 0x74
 800fbdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbe0:	ab03      	add	r3, sp, #12
 800fbe2:	9300      	str	r3, [sp, #0]
 800fbe4:	462a      	mov	r2, r5
 800fbe6:	4b06      	ldr	r3, [pc, #24]	; (800fc00 <_svfiprintf_r+0x1f8>)
 800fbe8:	a904      	add	r1, sp, #16
 800fbea:	4638      	mov	r0, r7
 800fbec:	f7fe fab4 	bl	800e158 <_printf_i>
 800fbf0:	e7eb      	b.n	800fbca <_svfiprintf_r+0x1c2>
 800fbf2:	bf00      	nop
 800fbf4:	080116c4 	.word	0x080116c4
 800fbf8:	080116ce 	.word	0x080116ce
 800fbfc:	0800dc41 	.word	0x0800dc41
 800fc00:	0800f951 	.word	0x0800f951
 800fc04:	080116ca 	.word	0x080116ca

0800fc08 <_sbrk_r>:
 800fc08:	b538      	push	{r3, r4, r5, lr}
 800fc0a:	4d06      	ldr	r5, [pc, #24]	; (800fc24 <_sbrk_r+0x1c>)
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	4604      	mov	r4, r0
 800fc10:	4608      	mov	r0, r1
 800fc12:	602b      	str	r3, [r5, #0]
 800fc14:	f7f2 f858 	bl	8001cc8 <_sbrk>
 800fc18:	1c43      	adds	r3, r0, #1
 800fc1a:	d102      	bne.n	800fc22 <_sbrk_r+0x1a>
 800fc1c:	682b      	ldr	r3, [r5, #0]
 800fc1e:	b103      	cbz	r3, 800fc22 <_sbrk_r+0x1a>
 800fc20:	6023      	str	r3, [r4, #0]
 800fc22:	bd38      	pop	{r3, r4, r5, pc}
 800fc24:	24003680 	.word	0x24003680

0800fc28 <__assert_func>:
 800fc28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fc2a:	4614      	mov	r4, r2
 800fc2c:	461a      	mov	r2, r3
 800fc2e:	4b09      	ldr	r3, [pc, #36]	; (800fc54 <__assert_func+0x2c>)
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	4605      	mov	r5, r0
 800fc34:	68d8      	ldr	r0, [r3, #12]
 800fc36:	b14c      	cbz	r4, 800fc4c <__assert_func+0x24>
 800fc38:	4b07      	ldr	r3, [pc, #28]	; (800fc58 <__assert_func+0x30>)
 800fc3a:	9100      	str	r1, [sp, #0]
 800fc3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fc40:	4906      	ldr	r1, [pc, #24]	; (800fc5c <__assert_func+0x34>)
 800fc42:	462b      	mov	r3, r5
 800fc44:	f000 f80e 	bl	800fc64 <fiprintf>
 800fc48:	f000 faac 	bl	80101a4 <abort>
 800fc4c:	4b04      	ldr	r3, [pc, #16]	; (800fc60 <__assert_func+0x38>)
 800fc4e:	461c      	mov	r4, r3
 800fc50:	e7f3      	b.n	800fc3a <__assert_func+0x12>
 800fc52:	bf00      	nop
 800fc54:	24000014 	.word	0x24000014
 800fc58:	080116d5 	.word	0x080116d5
 800fc5c:	080116e2 	.word	0x080116e2
 800fc60:	08011710 	.word	0x08011710

0800fc64 <fiprintf>:
 800fc64:	b40e      	push	{r1, r2, r3}
 800fc66:	b503      	push	{r0, r1, lr}
 800fc68:	4601      	mov	r1, r0
 800fc6a:	ab03      	add	r3, sp, #12
 800fc6c:	4805      	ldr	r0, [pc, #20]	; (800fc84 <fiprintf+0x20>)
 800fc6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc72:	6800      	ldr	r0, [r0, #0]
 800fc74:	9301      	str	r3, [sp, #4]
 800fc76:	f000 f897 	bl	800fda8 <_vfiprintf_r>
 800fc7a:	b002      	add	sp, #8
 800fc7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc80:	b003      	add	sp, #12
 800fc82:	4770      	bx	lr
 800fc84:	24000014 	.word	0x24000014

0800fc88 <__ascii_mbtowc>:
 800fc88:	b082      	sub	sp, #8
 800fc8a:	b901      	cbnz	r1, 800fc8e <__ascii_mbtowc+0x6>
 800fc8c:	a901      	add	r1, sp, #4
 800fc8e:	b142      	cbz	r2, 800fca2 <__ascii_mbtowc+0x1a>
 800fc90:	b14b      	cbz	r3, 800fca6 <__ascii_mbtowc+0x1e>
 800fc92:	7813      	ldrb	r3, [r2, #0]
 800fc94:	600b      	str	r3, [r1, #0]
 800fc96:	7812      	ldrb	r2, [r2, #0]
 800fc98:	1e10      	subs	r0, r2, #0
 800fc9a:	bf18      	it	ne
 800fc9c:	2001      	movne	r0, #1
 800fc9e:	b002      	add	sp, #8
 800fca0:	4770      	bx	lr
 800fca2:	4610      	mov	r0, r2
 800fca4:	e7fb      	b.n	800fc9e <__ascii_mbtowc+0x16>
 800fca6:	f06f 0001 	mvn.w	r0, #1
 800fcaa:	e7f8      	b.n	800fc9e <__ascii_mbtowc+0x16>

0800fcac <memmove>:
 800fcac:	4288      	cmp	r0, r1
 800fcae:	b510      	push	{r4, lr}
 800fcb0:	eb01 0402 	add.w	r4, r1, r2
 800fcb4:	d902      	bls.n	800fcbc <memmove+0x10>
 800fcb6:	4284      	cmp	r4, r0
 800fcb8:	4623      	mov	r3, r4
 800fcba:	d807      	bhi.n	800fccc <memmove+0x20>
 800fcbc:	1e43      	subs	r3, r0, #1
 800fcbe:	42a1      	cmp	r1, r4
 800fcc0:	d008      	beq.n	800fcd4 <memmove+0x28>
 800fcc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fcc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fcca:	e7f8      	b.n	800fcbe <memmove+0x12>
 800fccc:	4402      	add	r2, r0
 800fcce:	4601      	mov	r1, r0
 800fcd0:	428a      	cmp	r2, r1
 800fcd2:	d100      	bne.n	800fcd6 <memmove+0x2a>
 800fcd4:	bd10      	pop	{r4, pc}
 800fcd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fcda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fcde:	e7f7      	b.n	800fcd0 <memmove+0x24>

0800fce0 <__malloc_lock>:
 800fce0:	4801      	ldr	r0, [pc, #4]	; (800fce8 <__malloc_lock+0x8>)
 800fce2:	f000 bc1f 	b.w	8010524 <__retarget_lock_acquire_recursive>
 800fce6:	bf00      	nop
 800fce8:	24003684 	.word	0x24003684

0800fcec <__malloc_unlock>:
 800fcec:	4801      	ldr	r0, [pc, #4]	; (800fcf4 <__malloc_unlock+0x8>)
 800fcee:	f000 bc1a 	b.w	8010526 <__retarget_lock_release_recursive>
 800fcf2:	bf00      	nop
 800fcf4:	24003684 	.word	0x24003684

0800fcf8 <_realloc_r>:
 800fcf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcfc:	4680      	mov	r8, r0
 800fcfe:	4614      	mov	r4, r2
 800fd00:	460e      	mov	r6, r1
 800fd02:	b921      	cbnz	r1, 800fd0e <_realloc_r+0x16>
 800fd04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd08:	4611      	mov	r1, r2
 800fd0a:	f7ff bdad 	b.w	800f868 <_malloc_r>
 800fd0e:	b92a      	cbnz	r2, 800fd1c <_realloc_r+0x24>
 800fd10:	f7ff fd3e 	bl	800f790 <_free_r>
 800fd14:	4625      	mov	r5, r4
 800fd16:	4628      	mov	r0, r5
 800fd18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd1c:	f000 fc6a 	bl	80105f4 <_malloc_usable_size_r>
 800fd20:	4284      	cmp	r4, r0
 800fd22:	4607      	mov	r7, r0
 800fd24:	d802      	bhi.n	800fd2c <_realloc_r+0x34>
 800fd26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fd2a:	d812      	bhi.n	800fd52 <_realloc_r+0x5a>
 800fd2c:	4621      	mov	r1, r4
 800fd2e:	4640      	mov	r0, r8
 800fd30:	f7ff fd9a 	bl	800f868 <_malloc_r>
 800fd34:	4605      	mov	r5, r0
 800fd36:	2800      	cmp	r0, #0
 800fd38:	d0ed      	beq.n	800fd16 <_realloc_r+0x1e>
 800fd3a:	42bc      	cmp	r4, r7
 800fd3c:	4622      	mov	r2, r4
 800fd3e:	4631      	mov	r1, r6
 800fd40:	bf28      	it	cs
 800fd42:	463a      	movcs	r2, r7
 800fd44:	f7fd fed6 	bl	800daf4 <memcpy>
 800fd48:	4631      	mov	r1, r6
 800fd4a:	4640      	mov	r0, r8
 800fd4c:	f7ff fd20 	bl	800f790 <_free_r>
 800fd50:	e7e1      	b.n	800fd16 <_realloc_r+0x1e>
 800fd52:	4635      	mov	r5, r6
 800fd54:	e7df      	b.n	800fd16 <_realloc_r+0x1e>

0800fd56 <__sfputc_r>:
 800fd56:	6893      	ldr	r3, [r2, #8]
 800fd58:	3b01      	subs	r3, #1
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	b410      	push	{r4}
 800fd5e:	6093      	str	r3, [r2, #8]
 800fd60:	da08      	bge.n	800fd74 <__sfputc_r+0x1e>
 800fd62:	6994      	ldr	r4, [r2, #24]
 800fd64:	42a3      	cmp	r3, r4
 800fd66:	db01      	blt.n	800fd6c <__sfputc_r+0x16>
 800fd68:	290a      	cmp	r1, #10
 800fd6a:	d103      	bne.n	800fd74 <__sfputc_r+0x1e>
 800fd6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd70:	f000 b94a 	b.w	8010008 <__swbuf_r>
 800fd74:	6813      	ldr	r3, [r2, #0]
 800fd76:	1c58      	adds	r0, r3, #1
 800fd78:	6010      	str	r0, [r2, #0]
 800fd7a:	7019      	strb	r1, [r3, #0]
 800fd7c:	4608      	mov	r0, r1
 800fd7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd82:	4770      	bx	lr

0800fd84 <__sfputs_r>:
 800fd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd86:	4606      	mov	r6, r0
 800fd88:	460f      	mov	r7, r1
 800fd8a:	4614      	mov	r4, r2
 800fd8c:	18d5      	adds	r5, r2, r3
 800fd8e:	42ac      	cmp	r4, r5
 800fd90:	d101      	bne.n	800fd96 <__sfputs_r+0x12>
 800fd92:	2000      	movs	r0, #0
 800fd94:	e007      	b.n	800fda6 <__sfputs_r+0x22>
 800fd96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd9a:	463a      	mov	r2, r7
 800fd9c:	4630      	mov	r0, r6
 800fd9e:	f7ff ffda 	bl	800fd56 <__sfputc_r>
 800fda2:	1c43      	adds	r3, r0, #1
 800fda4:	d1f3      	bne.n	800fd8e <__sfputs_r+0xa>
 800fda6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fda8 <_vfiprintf_r>:
 800fda8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdac:	460d      	mov	r5, r1
 800fdae:	b09d      	sub	sp, #116	; 0x74
 800fdb0:	4614      	mov	r4, r2
 800fdb2:	4698      	mov	r8, r3
 800fdb4:	4606      	mov	r6, r0
 800fdb6:	b118      	cbz	r0, 800fdc0 <_vfiprintf_r+0x18>
 800fdb8:	6983      	ldr	r3, [r0, #24]
 800fdba:	b90b      	cbnz	r3, 800fdc0 <_vfiprintf_r+0x18>
 800fdbc:	f000 fb14 	bl	80103e8 <__sinit>
 800fdc0:	4b89      	ldr	r3, [pc, #548]	; (800ffe8 <_vfiprintf_r+0x240>)
 800fdc2:	429d      	cmp	r5, r3
 800fdc4:	d11b      	bne.n	800fdfe <_vfiprintf_r+0x56>
 800fdc6:	6875      	ldr	r5, [r6, #4]
 800fdc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fdca:	07d9      	lsls	r1, r3, #31
 800fdcc:	d405      	bmi.n	800fdda <_vfiprintf_r+0x32>
 800fdce:	89ab      	ldrh	r3, [r5, #12]
 800fdd0:	059a      	lsls	r2, r3, #22
 800fdd2:	d402      	bmi.n	800fdda <_vfiprintf_r+0x32>
 800fdd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fdd6:	f000 fba5 	bl	8010524 <__retarget_lock_acquire_recursive>
 800fdda:	89ab      	ldrh	r3, [r5, #12]
 800fddc:	071b      	lsls	r3, r3, #28
 800fdde:	d501      	bpl.n	800fde4 <_vfiprintf_r+0x3c>
 800fde0:	692b      	ldr	r3, [r5, #16]
 800fde2:	b9eb      	cbnz	r3, 800fe20 <_vfiprintf_r+0x78>
 800fde4:	4629      	mov	r1, r5
 800fde6:	4630      	mov	r0, r6
 800fde8:	f000 f96e 	bl	80100c8 <__swsetup_r>
 800fdec:	b1c0      	cbz	r0, 800fe20 <_vfiprintf_r+0x78>
 800fdee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fdf0:	07dc      	lsls	r4, r3, #31
 800fdf2:	d50e      	bpl.n	800fe12 <_vfiprintf_r+0x6a>
 800fdf4:	f04f 30ff 	mov.w	r0, #4294967295
 800fdf8:	b01d      	add	sp, #116	; 0x74
 800fdfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdfe:	4b7b      	ldr	r3, [pc, #492]	; (800ffec <_vfiprintf_r+0x244>)
 800fe00:	429d      	cmp	r5, r3
 800fe02:	d101      	bne.n	800fe08 <_vfiprintf_r+0x60>
 800fe04:	68b5      	ldr	r5, [r6, #8]
 800fe06:	e7df      	b.n	800fdc8 <_vfiprintf_r+0x20>
 800fe08:	4b79      	ldr	r3, [pc, #484]	; (800fff0 <_vfiprintf_r+0x248>)
 800fe0a:	429d      	cmp	r5, r3
 800fe0c:	bf08      	it	eq
 800fe0e:	68f5      	ldreq	r5, [r6, #12]
 800fe10:	e7da      	b.n	800fdc8 <_vfiprintf_r+0x20>
 800fe12:	89ab      	ldrh	r3, [r5, #12]
 800fe14:	0598      	lsls	r0, r3, #22
 800fe16:	d4ed      	bmi.n	800fdf4 <_vfiprintf_r+0x4c>
 800fe18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe1a:	f000 fb84 	bl	8010526 <__retarget_lock_release_recursive>
 800fe1e:	e7e9      	b.n	800fdf4 <_vfiprintf_r+0x4c>
 800fe20:	2300      	movs	r3, #0
 800fe22:	9309      	str	r3, [sp, #36]	; 0x24
 800fe24:	2320      	movs	r3, #32
 800fe26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fe2a:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe2e:	2330      	movs	r3, #48	; 0x30
 800fe30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fff4 <_vfiprintf_r+0x24c>
 800fe34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fe38:	f04f 0901 	mov.w	r9, #1
 800fe3c:	4623      	mov	r3, r4
 800fe3e:	469a      	mov	sl, r3
 800fe40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe44:	b10a      	cbz	r2, 800fe4a <_vfiprintf_r+0xa2>
 800fe46:	2a25      	cmp	r2, #37	; 0x25
 800fe48:	d1f9      	bne.n	800fe3e <_vfiprintf_r+0x96>
 800fe4a:	ebba 0b04 	subs.w	fp, sl, r4
 800fe4e:	d00b      	beq.n	800fe68 <_vfiprintf_r+0xc0>
 800fe50:	465b      	mov	r3, fp
 800fe52:	4622      	mov	r2, r4
 800fe54:	4629      	mov	r1, r5
 800fe56:	4630      	mov	r0, r6
 800fe58:	f7ff ff94 	bl	800fd84 <__sfputs_r>
 800fe5c:	3001      	adds	r0, #1
 800fe5e:	f000 80aa 	beq.w	800ffb6 <_vfiprintf_r+0x20e>
 800fe62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fe64:	445a      	add	r2, fp
 800fe66:	9209      	str	r2, [sp, #36]	; 0x24
 800fe68:	f89a 3000 	ldrb.w	r3, [sl]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	f000 80a2 	beq.w	800ffb6 <_vfiprintf_r+0x20e>
 800fe72:	2300      	movs	r3, #0
 800fe74:	f04f 32ff 	mov.w	r2, #4294967295
 800fe78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fe7c:	f10a 0a01 	add.w	sl, sl, #1
 800fe80:	9304      	str	r3, [sp, #16]
 800fe82:	9307      	str	r3, [sp, #28]
 800fe84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fe88:	931a      	str	r3, [sp, #104]	; 0x68
 800fe8a:	4654      	mov	r4, sl
 800fe8c:	2205      	movs	r2, #5
 800fe8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe92:	4858      	ldr	r0, [pc, #352]	; (800fff4 <_vfiprintf_r+0x24c>)
 800fe94:	f7f0 fa2c 	bl	80002f0 <memchr>
 800fe98:	9a04      	ldr	r2, [sp, #16]
 800fe9a:	b9d8      	cbnz	r0, 800fed4 <_vfiprintf_r+0x12c>
 800fe9c:	06d1      	lsls	r1, r2, #27
 800fe9e:	bf44      	itt	mi
 800fea0:	2320      	movmi	r3, #32
 800fea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fea6:	0713      	lsls	r3, r2, #28
 800fea8:	bf44      	itt	mi
 800feaa:	232b      	movmi	r3, #43	; 0x2b
 800feac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800feb0:	f89a 3000 	ldrb.w	r3, [sl]
 800feb4:	2b2a      	cmp	r3, #42	; 0x2a
 800feb6:	d015      	beq.n	800fee4 <_vfiprintf_r+0x13c>
 800feb8:	9a07      	ldr	r2, [sp, #28]
 800feba:	4654      	mov	r4, sl
 800febc:	2000      	movs	r0, #0
 800febe:	f04f 0c0a 	mov.w	ip, #10
 800fec2:	4621      	mov	r1, r4
 800fec4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fec8:	3b30      	subs	r3, #48	; 0x30
 800feca:	2b09      	cmp	r3, #9
 800fecc:	d94e      	bls.n	800ff6c <_vfiprintf_r+0x1c4>
 800fece:	b1b0      	cbz	r0, 800fefe <_vfiprintf_r+0x156>
 800fed0:	9207      	str	r2, [sp, #28]
 800fed2:	e014      	b.n	800fefe <_vfiprintf_r+0x156>
 800fed4:	eba0 0308 	sub.w	r3, r0, r8
 800fed8:	fa09 f303 	lsl.w	r3, r9, r3
 800fedc:	4313      	orrs	r3, r2
 800fede:	9304      	str	r3, [sp, #16]
 800fee0:	46a2      	mov	sl, r4
 800fee2:	e7d2      	b.n	800fe8a <_vfiprintf_r+0xe2>
 800fee4:	9b03      	ldr	r3, [sp, #12]
 800fee6:	1d19      	adds	r1, r3, #4
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	9103      	str	r1, [sp, #12]
 800feec:	2b00      	cmp	r3, #0
 800feee:	bfbb      	ittet	lt
 800fef0:	425b      	neglt	r3, r3
 800fef2:	f042 0202 	orrlt.w	r2, r2, #2
 800fef6:	9307      	strge	r3, [sp, #28]
 800fef8:	9307      	strlt	r3, [sp, #28]
 800fefa:	bfb8      	it	lt
 800fefc:	9204      	strlt	r2, [sp, #16]
 800fefe:	7823      	ldrb	r3, [r4, #0]
 800ff00:	2b2e      	cmp	r3, #46	; 0x2e
 800ff02:	d10c      	bne.n	800ff1e <_vfiprintf_r+0x176>
 800ff04:	7863      	ldrb	r3, [r4, #1]
 800ff06:	2b2a      	cmp	r3, #42	; 0x2a
 800ff08:	d135      	bne.n	800ff76 <_vfiprintf_r+0x1ce>
 800ff0a:	9b03      	ldr	r3, [sp, #12]
 800ff0c:	1d1a      	adds	r2, r3, #4
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	9203      	str	r2, [sp, #12]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	bfb8      	it	lt
 800ff16:	f04f 33ff 	movlt.w	r3, #4294967295
 800ff1a:	3402      	adds	r4, #2
 800ff1c:	9305      	str	r3, [sp, #20]
 800ff1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010004 <_vfiprintf_r+0x25c>
 800ff22:	7821      	ldrb	r1, [r4, #0]
 800ff24:	2203      	movs	r2, #3
 800ff26:	4650      	mov	r0, sl
 800ff28:	f7f0 f9e2 	bl	80002f0 <memchr>
 800ff2c:	b140      	cbz	r0, 800ff40 <_vfiprintf_r+0x198>
 800ff2e:	2340      	movs	r3, #64	; 0x40
 800ff30:	eba0 000a 	sub.w	r0, r0, sl
 800ff34:	fa03 f000 	lsl.w	r0, r3, r0
 800ff38:	9b04      	ldr	r3, [sp, #16]
 800ff3a:	4303      	orrs	r3, r0
 800ff3c:	3401      	adds	r4, #1
 800ff3e:	9304      	str	r3, [sp, #16]
 800ff40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff44:	482c      	ldr	r0, [pc, #176]	; (800fff8 <_vfiprintf_r+0x250>)
 800ff46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ff4a:	2206      	movs	r2, #6
 800ff4c:	f7f0 f9d0 	bl	80002f0 <memchr>
 800ff50:	2800      	cmp	r0, #0
 800ff52:	d03f      	beq.n	800ffd4 <_vfiprintf_r+0x22c>
 800ff54:	4b29      	ldr	r3, [pc, #164]	; (800fffc <_vfiprintf_r+0x254>)
 800ff56:	bb1b      	cbnz	r3, 800ffa0 <_vfiprintf_r+0x1f8>
 800ff58:	9b03      	ldr	r3, [sp, #12]
 800ff5a:	3307      	adds	r3, #7
 800ff5c:	f023 0307 	bic.w	r3, r3, #7
 800ff60:	3308      	adds	r3, #8
 800ff62:	9303      	str	r3, [sp, #12]
 800ff64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff66:	443b      	add	r3, r7
 800ff68:	9309      	str	r3, [sp, #36]	; 0x24
 800ff6a:	e767      	b.n	800fe3c <_vfiprintf_r+0x94>
 800ff6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ff70:	460c      	mov	r4, r1
 800ff72:	2001      	movs	r0, #1
 800ff74:	e7a5      	b.n	800fec2 <_vfiprintf_r+0x11a>
 800ff76:	2300      	movs	r3, #0
 800ff78:	3401      	adds	r4, #1
 800ff7a:	9305      	str	r3, [sp, #20]
 800ff7c:	4619      	mov	r1, r3
 800ff7e:	f04f 0c0a 	mov.w	ip, #10
 800ff82:	4620      	mov	r0, r4
 800ff84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ff88:	3a30      	subs	r2, #48	; 0x30
 800ff8a:	2a09      	cmp	r2, #9
 800ff8c:	d903      	bls.n	800ff96 <_vfiprintf_r+0x1ee>
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d0c5      	beq.n	800ff1e <_vfiprintf_r+0x176>
 800ff92:	9105      	str	r1, [sp, #20]
 800ff94:	e7c3      	b.n	800ff1e <_vfiprintf_r+0x176>
 800ff96:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff9a:	4604      	mov	r4, r0
 800ff9c:	2301      	movs	r3, #1
 800ff9e:	e7f0      	b.n	800ff82 <_vfiprintf_r+0x1da>
 800ffa0:	ab03      	add	r3, sp, #12
 800ffa2:	9300      	str	r3, [sp, #0]
 800ffa4:	462a      	mov	r2, r5
 800ffa6:	4b16      	ldr	r3, [pc, #88]	; (8010000 <_vfiprintf_r+0x258>)
 800ffa8:	a904      	add	r1, sp, #16
 800ffaa:	4630      	mov	r0, r6
 800ffac:	f7fd fe48 	bl	800dc40 <_printf_float>
 800ffb0:	4607      	mov	r7, r0
 800ffb2:	1c78      	adds	r0, r7, #1
 800ffb4:	d1d6      	bne.n	800ff64 <_vfiprintf_r+0x1bc>
 800ffb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ffb8:	07d9      	lsls	r1, r3, #31
 800ffba:	d405      	bmi.n	800ffc8 <_vfiprintf_r+0x220>
 800ffbc:	89ab      	ldrh	r3, [r5, #12]
 800ffbe:	059a      	lsls	r2, r3, #22
 800ffc0:	d402      	bmi.n	800ffc8 <_vfiprintf_r+0x220>
 800ffc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ffc4:	f000 faaf 	bl	8010526 <__retarget_lock_release_recursive>
 800ffc8:	89ab      	ldrh	r3, [r5, #12]
 800ffca:	065b      	lsls	r3, r3, #25
 800ffcc:	f53f af12 	bmi.w	800fdf4 <_vfiprintf_r+0x4c>
 800ffd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ffd2:	e711      	b.n	800fdf8 <_vfiprintf_r+0x50>
 800ffd4:	ab03      	add	r3, sp, #12
 800ffd6:	9300      	str	r3, [sp, #0]
 800ffd8:	462a      	mov	r2, r5
 800ffda:	4b09      	ldr	r3, [pc, #36]	; (8010000 <_vfiprintf_r+0x258>)
 800ffdc:	a904      	add	r1, sp, #16
 800ffde:	4630      	mov	r0, r6
 800ffe0:	f7fe f8ba 	bl	800e158 <_printf_i>
 800ffe4:	e7e4      	b.n	800ffb0 <_vfiprintf_r+0x208>
 800ffe6:	bf00      	nop
 800ffe8:	0801183c 	.word	0x0801183c
 800ffec:	0801185c 	.word	0x0801185c
 800fff0:	0801181c 	.word	0x0801181c
 800fff4:	080116c4 	.word	0x080116c4
 800fff8:	080116ce 	.word	0x080116ce
 800fffc:	0800dc41 	.word	0x0800dc41
 8010000:	0800fd85 	.word	0x0800fd85
 8010004:	080116ca 	.word	0x080116ca

08010008 <__swbuf_r>:
 8010008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801000a:	460e      	mov	r6, r1
 801000c:	4614      	mov	r4, r2
 801000e:	4605      	mov	r5, r0
 8010010:	b118      	cbz	r0, 801001a <__swbuf_r+0x12>
 8010012:	6983      	ldr	r3, [r0, #24]
 8010014:	b90b      	cbnz	r3, 801001a <__swbuf_r+0x12>
 8010016:	f000 f9e7 	bl	80103e8 <__sinit>
 801001a:	4b21      	ldr	r3, [pc, #132]	; (80100a0 <__swbuf_r+0x98>)
 801001c:	429c      	cmp	r4, r3
 801001e:	d12b      	bne.n	8010078 <__swbuf_r+0x70>
 8010020:	686c      	ldr	r4, [r5, #4]
 8010022:	69a3      	ldr	r3, [r4, #24]
 8010024:	60a3      	str	r3, [r4, #8]
 8010026:	89a3      	ldrh	r3, [r4, #12]
 8010028:	071a      	lsls	r2, r3, #28
 801002a:	d52f      	bpl.n	801008c <__swbuf_r+0x84>
 801002c:	6923      	ldr	r3, [r4, #16]
 801002e:	b36b      	cbz	r3, 801008c <__swbuf_r+0x84>
 8010030:	6923      	ldr	r3, [r4, #16]
 8010032:	6820      	ldr	r0, [r4, #0]
 8010034:	1ac0      	subs	r0, r0, r3
 8010036:	6963      	ldr	r3, [r4, #20]
 8010038:	b2f6      	uxtb	r6, r6
 801003a:	4283      	cmp	r3, r0
 801003c:	4637      	mov	r7, r6
 801003e:	dc04      	bgt.n	801004a <__swbuf_r+0x42>
 8010040:	4621      	mov	r1, r4
 8010042:	4628      	mov	r0, r5
 8010044:	f000 f93c 	bl	80102c0 <_fflush_r>
 8010048:	bb30      	cbnz	r0, 8010098 <__swbuf_r+0x90>
 801004a:	68a3      	ldr	r3, [r4, #8]
 801004c:	3b01      	subs	r3, #1
 801004e:	60a3      	str	r3, [r4, #8]
 8010050:	6823      	ldr	r3, [r4, #0]
 8010052:	1c5a      	adds	r2, r3, #1
 8010054:	6022      	str	r2, [r4, #0]
 8010056:	701e      	strb	r6, [r3, #0]
 8010058:	6963      	ldr	r3, [r4, #20]
 801005a:	3001      	adds	r0, #1
 801005c:	4283      	cmp	r3, r0
 801005e:	d004      	beq.n	801006a <__swbuf_r+0x62>
 8010060:	89a3      	ldrh	r3, [r4, #12]
 8010062:	07db      	lsls	r3, r3, #31
 8010064:	d506      	bpl.n	8010074 <__swbuf_r+0x6c>
 8010066:	2e0a      	cmp	r6, #10
 8010068:	d104      	bne.n	8010074 <__swbuf_r+0x6c>
 801006a:	4621      	mov	r1, r4
 801006c:	4628      	mov	r0, r5
 801006e:	f000 f927 	bl	80102c0 <_fflush_r>
 8010072:	b988      	cbnz	r0, 8010098 <__swbuf_r+0x90>
 8010074:	4638      	mov	r0, r7
 8010076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010078:	4b0a      	ldr	r3, [pc, #40]	; (80100a4 <__swbuf_r+0x9c>)
 801007a:	429c      	cmp	r4, r3
 801007c:	d101      	bne.n	8010082 <__swbuf_r+0x7a>
 801007e:	68ac      	ldr	r4, [r5, #8]
 8010080:	e7cf      	b.n	8010022 <__swbuf_r+0x1a>
 8010082:	4b09      	ldr	r3, [pc, #36]	; (80100a8 <__swbuf_r+0xa0>)
 8010084:	429c      	cmp	r4, r3
 8010086:	bf08      	it	eq
 8010088:	68ec      	ldreq	r4, [r5, #12]
 801008a:	e7ca      	b.n	8010022 <__swbuf_r+0x1a>
 801008c:	4621      	mov	r1, r4
 801008e:	4628      	mov	r0, r5
 8010090:	f000 f81a 	bl	80100c8 <__swsetup_r>
 8010094:	2800      	cmp	r0, #0
 8010096:	d0cb      	beq.n	8010030 <__swbuf_r+0x28>
 8010098:	f04f 37ff 	mov.w	r7, #4294967295
 801009c:	e7ea      	b.n	8010074 <__swbuf_r+0x6c>
 801009e:	bf00      	nop
 80100a0:	0801183c 	.word	0x0801183c
 80100a4:	0801185c 	.word	0x0801185c
 80100a8:	0801181c 	.word	0x0801181c

080100ac <__ascii_wctomb>:
 80100ac:	b149      	cbz	r1, 80100c2 <__ascii_wctomb+0x16>
 80100ae:	2aff      	cmp	r2, #255	; 0xff
 80100b0:	bf85      	ittet	hi
 80100b2:	238a      	movhi	r3, #138	; 0x8a
 80100b4:	6003      	strhi	r3, [r0, #0]
 80100b6:	700a      	strbls	r2, [r1, #0]
 80100b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80100bc:	bf98      	it	ls
 80100be:	2001      	movls	r0, #1
 80100c0:	4770      	bx	lr
 80100c2:	4608      	mov	r0, r1
 80100c4:	4770      	bx	lr
	...

080100c8 <__swsetup_r>:
 80100c8:	4b32      	ldr	r3, [pc, #200]	; (8010194 <__swsetup_r+0xcc>)
 80100ca:	b570      	push	{r4, r5, r6, lr}
 80100cc:	681d      	ldr	r5, [r3, #0]
 80100ce:	4606      	mov	r6, r0
 80100d0:	460c      	mov	r4, r1
 80100d2:	b125      	cbz	r5, 80100de <__swsetup_r+0x16>
 80100d4:	69ab      	ldr	r3, [r5, #24]
 80100d6:	b913      	cbnz	r3, 80100de <__swsetup_r+0x16>
 80100d8:	4628      	mov	r0, r5
 80100da:	f000 f985 	bl	80103e8 <__sinit>
 80100de:	4b2e      	ldr	r3, [pc, #184]	; (8010198 <__swsetup_r+0xd0>)
 80100e0:	429c      	cmp	r4, r3
 80100e2:	d10f      	bne.n	8010104 <__swsetup_r+0x3c>
 80100e4:	686c      	ldr	r4, [r5, #4]
 80100e6:	89a3      	ldrh	r3, [r4, #12]
 80100e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80100ec:	0719      	lsls	r1, r3, #28
 80100ee:	d42c      	bmi.n	801014a <__swsetup_r+0x82>
 80100f0:	06dd      	lsls	r5, r3, #27
 80100f2:	d411      	bmi.n	8010118 <__swsetup_r+0x50>
 80100f4:	2309      	movs	r3, #9
 80100f6:	6033      	str	r3, [r6, #0]
 80100f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80100fc:	81a3      	strh	r3, [r4, #12]
 80100fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010102:	e03e      	b.n	8010182 <__swsetup_r+0xba>
 8010104:	4b25      	ldr	r3, [pc, #148]	; (801019c <__swsetup_r+0xd4>)
 8010106:	429c      	cmp	r4, r3
 8010108:	d101      	bne.n	801010e <__swsetup_r+0x46>
 801010a:	68ac      	ldr	r4, [r5, #8]
 801010c:	e7eb      	b.n	80100e6 <__swsetup_r+0x1e>
 801010e:	4b24      	ldr	r3, [pc, #144]	; (80101a0 <__swsetup_r+0xd8>)
 8010110:	429c      	cmp	r4, r3
 8010112:	bf08      	it	eq
 8010114:	68ec      	ldreq	r4, [r5, #12]
 8010116:	e7e6      	b.n	80100e6 <__swsetup_r+0x1e>
 8010118:	0758      	lsls	r0, r3, #29
 801011a:	d512      	bpl.n	8010142 <__swsetup_r+0x7a>
 801011c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801011e:	b141      	cbz	r1, 8010132 <__swsetup_r+0x6a>
 8010120:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010124:	4299      	cmp	r1, r3
 8010126:	d002      	beq.n	801012e <__swsetup_r+0x66>
 8010128:	4630      	mov	r0, r6
 801012a:	f7ff fb31 	bl	800f790 <_free_r>
 801012e:	2300      	movs	r3, #0
 8010130:	6363      	str	r3, [r4, #52]	; 0x34
 8010132:	89a3      	ldrh	r3, [r4, #12]
 8010134:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010138:	81a3      	strh	r3, [r4, #12]
 801013a:	2300      	movs	r3, #0
 801013c:	6063      	str	r3, [r4, #4]
 801013e:	6923      	ldr	r3, [r4, #16]
 8010140:	6023      	str	r3, [r4, #0]
 8010142:	89a3      	ldrh	r3, [r4, #12]
 8010144:	f043 0308 	orr.w	r3, r3, #8
 8010148:	81a3      	strh	r3, [r4, #12]
 801014a:	6923      	ldr	r3, [r4, #16]
 801014c:	b94b      	cbnz	r3, 8010162 <__swsetup_r+0x9a>
 801014e:	89a3      	ldrh	r3, [r4, #12]
 8010150:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010154:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010158:	d003      	beq.n	8010162 <__swsetup_r+0x9a>
 801015a:	4621      	mov	r1, r4
 801015c:	4630      	mov	r0, r6
 801015e:	f000 fa09 	bl	8010574 <__smakebuf_r>
 8010162:	89a0      	ldrh	r0, [r4, #12]
 8010164:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010168:	f010 0301 	ands.w	r3, r0, #1
 801016c:	d00a      	beq.n	8010184 <__swsetup_r+0xbc>
 801016e:	2300      	movs	r3, #0
 8010170:	60a3      	str	r3, [r4, #8]
 8010172:	6963      	ldr	r3, [r4, #20]
 8010174:	425b      	negs	r3, r3
 8010176:	61a3      	str	r3, [r4, #24]
 8010178:	6923      	ldr	r3, [r4, #16]
 801017a:	b943      	cbnz	r3, 801018e <__swsetup_r+0xc6>
 801017c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010180:	d1ba      	bne.n	80100f8 <__swsetup_r+0x30>
 8010182:	bd70      	pop	{r4, r5, r6, pc}
 8010184:	0781      	lsls	r1, r0, #30
 8010186:	bf58      	it	pl
 8010188:	6963      	ldrpl	r3, [r4, #20]
 801018a:	60a3      	str	r3, [r4, #8]
 801018c:	e7f4      	b.n	8010178 <__swsetup_r+0xb0>
 801018e:	2000      	movs	r0, #0
 8010190:	e7f7      	b.n	8010182 <__swsetup_r+0xba>
 8010192:	bf00      	nop
 8010194:	24000014 	.word	0x24000014
 8010198:	0801183c 	.word	0x0801183c
 801019c:	0801185c 	.word	0x0801185c
 80101a0:	0801181c 	.word	0x0801181c

080101a4 <abort>:
 80101a4:	b508      	push	{r3, lr}
 80101a6:	2006      	movs	r0, #6
 80101a8:	f000 fa54 	bl	8010654 <raise>
 80101ac:	2001      	movs	r0, #1
 80101ae:	f7f1 fd13 	bl	8001bd8 <_exit>
	...

080101b4 <__sflush_r>:
 80101b4:	898a      	ldrh	r2, [r1, #12]
 80101b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101ba:	4605      	mov	r5, r0
 80101bc:	0710      	lsls	r0, r2, #28
 80101be:	460c      	mov	r4, r1
 80101c0:	d458      	bmi.n	8010274 <__sflush_r+0xc0>
 80101c2:	684b      	ldr	r3, [r1, #4]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	dc05      	bgt.n	80101d4 <__sflush_r+0x20>
 80101c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	dc02      	bgt.n	80101d4 <__sflush_r+0x20>
 80101ce:	2000      	movs	r0, #0
 80101d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80101d6:	2e00      	cmp	r6, #0
 80101d8:	d0f9      	beq.n	80101ce <__sflush_r+0x1a>
 80101da:	2300      	movs	r3, #0
 80101dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80101e0:	682f      	ldr	r7, [r5, #0]
 80101e2:	602b      	str	r3, [r5, #0]
 80101e4:	d032      	beq.n	801024c <__sflush_r+0x98>
 80101e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80101e8:	89a3      	ldrh	r3, [r4, #12]
 80101ea:	075a      	lsls	r2, r3, #29
 80101ec:	d505      	bpl.n	80101fa <__sflush_r+0x46>
 80101ee:	6863      	ldr	r3, [r4, #4]
 80101f0:	1ac0      	subs	r0, r0, r3
 80101f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80101f4:	b10b      	cbz	r3, 80101fa <__sflush_r+0x46>
 80101f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80101f8:	1ac0      	subs	r0, r0, r3
 80101fa:	2300      	movs	r3, #0
 80101fc:	4602      	mov	r2, r0
 80101fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010200:	6a21      	ldr	r1, [r4, #32]
 8010202:	4628      	mov	r0, r5
 8010204:	47b0      	blx	r6
 8010206:	1c43      	adds	r3, r0, #1
 8010208:	89a3      	ldrh	r3, [r4, #12]
 801020a:	d106      	bne.n	801021a <__sflush_r+0x66>
 801020c:	6829      	ldr	r1, [r5, #0]
 801020e:	291d      	cmp	r1, #29
 8010210:	d82c      	bhi.n	801026c <__sflush_r+0xb8>
 8010212:	4a2a      	ldr	r2, [pc, #168]	; (80102bc <__sflush_r+0x108>)
 8010214:	40ca      	lsrs	r2, r1
 8010216:	07d6      	lsls	r6, r2, #31
 8010218:	d528      	bpl.n	801026c <__sflush_r+0xb8>
 801021a:	2200      	movs	r2, #0
 801021c:	6062      	str	r2, [r4, #4]
 801021e:	04d9      	lsls	r1, r3, #19
 8010220:	6922      	ldr	r2, [r4, #16]
 8010222:	6022      	str	r2, [r4, #0]
 8010224:	d504      	bpl.n	8010230 <__sflush_r+0x7c>
 8010226:	1c42      	adds	r2, r0, #1
 8010228:	d101      	bne.n	801022e <__sflush_r+0x7a>
 801022a:	682b      	ldr	r3, [r5, #0]
 801022c:	b903      	cbnz	r3, 8010230 <__sflush_r+0x7c>
 801022e:	6560      	str	r0, [r4, #84]	; 0x54
 8010230:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010232:	602f      	str	r7, [r5, #0]
 8010234:	2900      	cmp	r1, #0
 8010236:	d0ca      	beq.n	80101ce <__sflush_r+0x1a>
 8010238:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801023c:	4299      	cmp	r1, r3
 801023e:	d002      	beq.n	8010246 <__sflush_r+0x92>
 8010240:	4628      	mov	r0, r5
 8010242:	f7ff faa5 	bl	800f790 <_free_r>
 8010246:	2000      	movs	r0, #0
 8010248:	6360      	str	r0, [r4, #52]	; 0x34
 801024a:	e7c1      	b.n	80101d0 <__sflush_r+0x1c>
 801024c:	6a21      	ldr	r1, [r4, #32]
 801024e:	2301      	movs	r3, #1
 8010250:	4628      	mov	r0, r5
 8010252:	47b0      	blx	r6
 8010254:	1c41      	adds	r1, r0, #1
 8010256:	d1c7      	bne.n	80101e8 <__sflush_r+0x34>
 8010258:	682b      	ldr	r3, [r5, #0]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d0c4      	beq.n	80101e8 <__sflush_r+0x34>
 801025e:	2b1d      	cmp	r3, #29
 8010260:	d001      	beq.n	8010266 <__sflush_r+0xb2>
 8010262:	2b16      	cmp	r3, #22
 8010264:	d101      	bne.n	801026a <__sflush_r+0xb6>
 8010266:	602f      	str	r7, [r5, #0]
 8010268:	e7b1      	b.n	80101ce <__sflush_r+0x1a>
 801026a:	89a3      	ldrh	r3, [r4, #12]
 801026c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010270:	81a3      	strh	r3, [r4, #12]
 8010272:	e7ad      	b.n	80101d0 <__sflush_r+0x1c>
 8010274:	690f      	ldr	r7, [r1, #16]
 8010276:	2f00      	cmp	r7, #0
 8010278:	d0a9      	beq.n	80101ce <__sflush_r+0x1a>
 801027a:	0793      	lsls	r3, r2, #30
 801027c:	680e      	ldr	r6, [r1, #0]
 801027e:	bf08      	it	eq
 8010280:	694b      	ldreq	r3, [r1, #20]
 8010282:	600f      	str	r7, [r1, #0]
 8010284:	bf18      	it	ne
 8010286:	2300      	movne	r3, #0
 8010288:	eba6 0807 	sub.w	r8, r6, r7
 801028c:	608b      	str	r3, [r1, #8]
 801028e:	f1b8 0f00 	cmp.w	r8, #0
 8010292:	dd9c      	ble.n	80101ce <__sflush_r+0x1a>
 8010294:	6a21      	ldr	r1, [r4, #32]
 8010296:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010298:	4643      	mov	r3, r8
 801029a:	463a      	mov	r2, r7
 801029c:	4628      	mov	r0, r5
 801029e:	47b0      	blx	r6
 80102a0:	2800      	cmp	r0, #0
 80102a2:	dc06      	bgt.n	80102b2 <__sflush_r+0xfe>
 80102a4:	89a3      	ldrh	r3, [r4, #12]
 80102a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80102aa:	81a3      	strh	r3, [r4, #12]
 80102ac:	f04f 30ff 	mov.w	r0, #4294967295
 80102b0:	e78e      	b.n	80101d0 <__sflush_r+0x1c>
 80102b2:	4407      	add	r7, r0
 80102b4:	eba8 0800 	sub.w	r8, r8, r0
 80102b8:	e7e9      	b.n	801028e <__sflush_r+0xda>
 80102ba:	bf00      	nop
 80102bc:	20400001 	.word	0x20400001

080102c0 <_fflush_r>:
 80102c0:	b538      	push	{r3, r4, r5, lr}
 80102c2:	690b      	ldr	r3, [r1, #16]
 80102c4:	4605      	mov	r5, r0
 80102c6:	460c      	mov	r4, r1
 80102c8:	b913      	cbnz	r3, 80102d0 <_fflush_r+0x10>
 80102ca:	2500      	movs	r5, #0
 80102cc:	4628      	mov	r0, r5
 80102ce:	bd38      	pop	{r3, r4, r5, pc}
 80102d0:	b118      	cbz	r0, 80102da <_fflush_r+0x1a>
 80102d2:	6983      	ldr	r3, [r0, #24]
 80102d4:	b90b      	cbnz	r3, 80102da <_fflush_r+0x1a>
 80102d6:	f000 f887 	bl	80103e8 <__sinit>
 80102da:	4b14      	ldr	r3, [pc, #80]	; (801032c <_fflush_r+0x6c>)
 80102dc:	429c      	cmp	r4, r3
 80102de:	d11b      	bne.n	8010318 <_fflush_r+0x58>
 80102e0:	686c      	ldr	r4, [r5, #4]
 80102e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d0ef      	beq.n	80102ca <_fflush_r+0xa>
 80102ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80102ec:	07d0      	lsls	r0, r2, #31
 80102ee:	d404      	bmi.n	80102fa <_fflush_r+0x3a>
 80102f0:	0599      	lsls	r1, r3, #22
 80102f2:	d402      	bmi.n	80102fa <_fflush_r+0x3a>
 80102f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80102f6:	f000 f915 	bl	8010524 <__retarget_lock_acquire_recursive>
 80102fa:	4628      	mov	r0, r5
 80102fc:	4621      	mov	r1, r4
 80102fe:	f7ff ff59 	bl	80101b4 <__sflush_r>
 8010302:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010304:	07da      	lsls	r2, r3, #31
 8010306:	4605      	mov	r5, r0
 8010308:	d4e0      	bmi.n	80102cc <_fflush_r+0xc>
 801030a:	89a3      	ldrh	r3, [r4, #12]
 801030c:	059b      	lsls	r3, r3, #22
 801030e:	d4dd      	bmi.n	80102cc <_fflush_r+0xc>
 8010310:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010312:	f000 f908 	bl	8010526 <__retarget_lock_release_recursive>
 8010316:	e7d9      	b.n	80102cc <_fflush_r+0xc>
 8010318:	4b05      	ldr	r3, [pc, #20]	; (8010330 <_fflush_r+0x70>)
 801031a:	429c      	cmp	r4, r3
 801031c:	d101      	bne.n	8010322 <_fflush_r+0x62>
 801031e:	68ac      	ldr	r4, [r5, #8]
 8010320:	e7df      	b.n	80102e2 <_fflush_r+0x22>
 8010322:	4b04      	ldr	r3, [pc, #16]	; (8010334 <_fflush_r+0x74>)
 8010324:	429c      	cmp	r4, r3
 8010326:	bf08      	it	eq
 8010328:	68ec      	ldreq	r4, [r5, #12]
 801032a:	e7da      	b.n	80102e2 <_fflush_r+0x22>
 801032c:	0801183c 	.word	0x0801183c
 8010330:	0801185c 	.word	0x0801185c
 8010334:	0801181c 	.word	0x0801181c

08010338 <std>:
 8010338:	2300      	movs	r3, #0
 801033a:	b510      	push	{r4, lr}
 801033c:	4604      	mov	r4, r0
 801033e:	e9c0 3300 	strd	r3, r3, [r0]
 8010342:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010346:	6083      	str	r3, [r0, #8]
 8010348:	8181      	strh	r1, [r0, #12]
 801034a:	6643      	str	r3, [r0, #100]	; 0x64
 801034c:	81c2      	strh	r2, [r0, #14]
 801034e:	6183      	str	r3, [r0, #24]
 8010350:	4619      	mov	r1, r3
 8010352:	2208      	movs	r2, #8
 8010354:	305c      	adds	r0, #92	; 0x5c
 8010356:	f7fd fbdb 	bl	800db10 <memset>
 801035a:	4b05      	ldr	r3, [pc, #20]	; (8010370 <std+0x38>)
 801035c:	6263      	str	r3, [r4, #36]	; 0x24
 801035e:	4b05      	ldr	r3, [pc, #20]	; (8010374 <std+0x3c>)
 8010360:	62a3      	str	r3, [r4, #40]	; 0x28
 8010362:	4b05      	ldr	r3, [pc, #20]	; (8010378 <std+0x40>)
 8010364:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010366:	4b05      	ldr	r3, [pc, #20]	; (801037c <std+0x44>)
 8010368:	6224      	str	r4, [r4, #32]
 801036a:	6323      	str	r3, [r4, #48]	; 0x30
 801036c:	bd10      	pop	{r4, pc}
 801036e:	bf00      	nop
 8010370:	0801068d 	.word	0x0801068d
 8010374:	080106af 	.word	0x080106af
 8010378:	080106e7 	.word	0x080106e7
 801037c:	0801070b 	.word	0x0801070b

08010380 <_cleanup_r>:
 8010380:	4901      	ldr	r1, [pc, #4]	; (8010388 <_cleanup_r+0x8>)
 8010382:	f000 b8af 	b.w	80104e4 <_fwalk_reent>
 8010386:	bf00      	nop
 8010388:	080102c1 	.word	0x080102c1

0801038c <__sfmoreglue>:
 801038c:	b570      	push	{r4, r5, r6, lr}
 801038e:	2268      	movs	r2, #104	; 0x68
 8010390:	1e4d      	subs	r5, r1, #1
 8010392:	4355      	muls	r5, r2
 8010394:	460e      	mov	r6, r1
 8010396:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801039a:	f7ff fa65 	bl	800f868 <_malloc_r>
 801039e:	4604      	mov	r4, r0
 80103a0:	b140      	cbz	r0, 80103b4 <__sfmoreglue+0x28>
 80103a2:	2100      	movs	r1, #0
 80103a4:	e9c0 1600 	strd	r1, r6, [r0]
 80103a8:	300c      	adds	r0, #12
 80103aa:	60a0      	str	r0, [r4, #8]
 80103ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80103b0:	f7fd fbae 	bl	800db10 <memset>
 80103b4:	4620      	mov	r0, r4
 80103b6:	bd70      	pop	{r4, r5, r6, pc}

080103b8 <__sfp_lock_acquire>:
 80103b8:	4801      	ldr	r0, [pc, #4]	; (80103c0 <__sfp_lock_acquire+0x8>)
 80103ba:	f000 b8b3 	b.w	8010524 <__retarget_lock_acquire_recursive>
 80103be:	bf00      	nop
 80103c0:	24003685 	.word	0x24003685

080103c4 <__sfp_lock_release>:
 80103c4:	4801      	ldr	r0, [pc, #4]	; (80103cc <__sfp_lock_release+0x8>)
 80103c6:	f000 b8ae 	b.w	8010526 <__retarget_lock_release_recursive>
 80103ca:	bf00      	nop
 80103cc:	24003685 	.word	0x24003685

080103d0 <__sinit_lock_acquire>:
 80103d0:	4801      	ldr	r0, [pc, #4]	; (80103d8 <__sinit_lock_acquire+0x8>)
 80103d2:	f000 b8a7 	b.w	8010524 <__retarget_lock_acquire_recursive>
 80103d6:	bf00      	nop
 80103d8:	24003686 	.word	0x24003686

080103dc <__sinit_lock_release>:
 80103dc:	4801      	ldr	r0, [pc, #4]	; (80103e4 <__sinit_lock_release+0x8>)
 80103de:	f000 b8a2 	b.w	8010526 <__retarget_lock_release_recursive>
 80103e2:	bf00      	nop
 80103e4:	24003686 	.word	0x24003686

080103e8 <__sinit>:
 80103e8:	b510      	push	{r4, lr}
 80103ea:	4604      	mov	r4, r0
 80103ec:	f7ff fff0 	bl	80103d0 <__sinit_lock_acquire>
 80103f0:	69a3      	ldr	r3, [r4, #24]
 80103f2:	b11b      	cbz	r3, 80103fc <__sinit+0x14>
 80103f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80103f8:	f7ff bff0 	b.w	80103dc <__sinit_lock_release>
 80103fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010400:	6523      	str	r3, [r4, #80]	; 0x50
 8010402:	4b13      	ldr	r3, [pc, #76]	; (8010450 <__sinit+0x68>)
 8010404:	4a13      	ldr	r2, [pc, #76]	; (8010454 <__sinit+0x6c>)
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	62a2      	str	r2, [r4, #40]	; 0x28
 801040a:	42a3      	cmp	r3, r4
 801040c:	bf04      	itt	eq
 801040e:	2301      	moveq	r3, #1
 8010410:	61a3      	streq	r3, [r4, #24]
 8010412:	4620      	mov	r0, r4
 8010414:	f000 f820 	bl	8010458 <__sfp>
 8010418:	6060      	str	r0, [r4, #4]
 801041a:	4620      	mov	r0, r4
 801041c:	f000 f81c 	bl	8010458 <__sfp>
 8010420:	60a0      	str	r0, [r4, #8]
 8010422:	4620      	mov	r0, r4
 8010424:	f000 f818 	bl	8010458 <__sfp>
 8010428:	2200      	movs	r2, #0
 801042a:	60e0      	str	r0, [r4, #12]
 801042c:	2104      	movs	r1, #4
 801042e:	6860      	ldr	r0, [r4, #4]
 8010430:	f7ff ff82 	bl	8010338 <std>
 8010434:	68a0      	ldr	r0, [r4, #8]
 8010436:	2201      	movs	r2, #1
 8010438:	2109      	movs	r1, #9
 801043a:	f7ff ff7d 	bl	8010338 <std>
 801043e:	68e0      	ldr	r0, [r4, #12]
 8010440:	2202      	movs	r2, #2
 8010442:	2112      	movs	r1, #18
 8010444:	f7ff ff78 	bl	8010338 <std>
 8010448:	2301      	movs	r3, #1
 801044a:	61a3      	str	r3, [r4, #24]
 801044c:	e7d2      	b.n	80103f4 <__sinit+0xc>
 801044e:	bf00      	nop
 8010450:	080114a0 	.word	0x080114a0
 8010454:	08010381 	.word	0x08010381

08010458 <__sfp>:
 8010458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801045a:	4607      	mov	r7, r0
 801045c:	f7ff ffac 	bl	80103b8 <__sfp_lock_acquire>
 8010460:	4b1e      	ldr	r3, [pc, #120]	; (80104dc <__sfp+0x84>)
 8010462:	681e      	ldr	r6, [r3, #0]
 8010464:	69b3      	ldr	r3, [r6, #24]
 8010466:	b913      	cbnz	r3, 801046e <__sfp+0x16>
 8010468:	4630      	mov	r0, r6
 801046a:	f7ff ffbd 	bl	80103e8 <__sinit>
 801046e:	3648      	adds	r6, #72	; 0x48
 8010470:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010474:	3b01      	subs	r3, #1
 8010476:	d503      	bpl.n	8010480 <__sfp+0x28>
 8010478:	6833      	ldr	r3, [r6, #0]
 801047a:	b30b      	cbz	r3, 80104c0 <__sfp+0x68>
 801047c:	6836      	ldr	r6, [r6, #0]
 801047e:	e7f7      	b.n	8010470 <__sfp+0x18>
 8010480:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010484:	b9d5      	cbnz	r5, 80104bc <__sfp+0x64>
 8010486:	4b16      	ldr	r3, [pc, #88]	; (80104e0 <__sfp+0x88>)
 8010488:	60e3      	str	r3, [r4, #12]
 801048a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801048e:	6665      	str	r5, [r4, #100]	; 0x64
 8010490:	f000 f847 	bl	8010522 <__retarget_lock_init_recursive>
 8010494:	f7ff ff96 	bl	80103c4 <__sfp_lock_release>
 8010498:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801049c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80104a0:	6025      	str	r5, [r4, #0]
 80104a2:	61a5      	str	r5, [r4, #24]
 80104a4:	2208      	movs	r2, #8
 80104a6:	4629      	mov	r1, r5
 80104a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80104ac:	f7fd fb30 	bl	800db10 <memset>
 80104b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80104b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80104b8:	4620      	mov	r0, r4
 80104ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104bc:	3468      	adds	r4, #104	; 0x68
 80104be:	e7d9      	b.n	8010474 <__sfp+0x1c>
 80104c0:	2104      	movs	r1, #4
 80104c2:	4638      	mov	r0, r7
 80104c4:	f7ff ff62 	bl	801038c <__sfmoreglue>
 80104c8:	4604      	mov	r4, r0
 80104ca:	6030      	str	r0, [r6, #0]
 80104cc:	2800      	cmp	r0, #0
 80104ce:	d1d5      	bne.n	801047c <__sfp+0x24>
 80104d0:	f7ff ff78 	bl	80103c4 <__sfp_lock_release>
 80104d4:	230c      	movs	r3, #12
 80104d6:	603b      	str	r3, [r7, #0]
 80104d8:	e7ee      	b.n	80104b8 <__sfp+0x60>
 80104da:	bf00      	nop
 80104dc:	080114a0 	.word	0x080114a0
 80104e0:	ffff0001 	.word	0xffff0001

080104e4 <_fwalk_reent>:
 80104e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80104e8:	4606      	mov	r6, r0
 80104ea:	4688      	mov	r8, r1
 80104ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80104f0:	2700      	movs	r7, #0
 80104f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80104f6:	f1b9 0901 	subs.w	r9, r9, #1
 80104fa:	d505      	bpl.n	8010508 <_fwalk_reent+0x24>
 80104fc:	6824      	ldr	r4, [r4, #0]
 80104fe:	2c00      	cmp	r4, #0
 8010500:	d1f7      	bne.n	80104f2 <_fwalk_reent+0xe>
 8010502:	4638      	mov	r0, r7
 8010504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010508:	89ab      	ldrh	r3, [r5, #12]
 801050a:	2b01      	cmp	r3, #1
 801050c:	d907      	bls.n	801051e <_fwalk_reent+0x3a>
 801050e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010512:	3301      	adds	r3, #1
 8010514:	d003      	beq.n	801051e <_fwalk_reent+0x3a>
 8010516:	4629      	mov	r1, r5
 8010518:	4630      	mov	r0, r6
 801051a:	47c0      	blx	r8
 801051c:	4307      	orrs	r7, r0
 801051e:	3568      	adds	r5, #104	; 0x68
 8010520:	e7e9      	b.n	80104f6 <_fwalk_reent+0x12>

08010522 <__retarget_lock_init_recursive>:
 8010522:	4770      	bx	lr

08010524 <__retarget_lock_acquire_recursive>:
 8010524:	4770      	bx	lr

08010526 <__retarget_lock_release_recursive>:
 8010526:	4770      	bx	lr

08010528 <__swhatbuf_r>:
 8010528:	b570      	push	{r4, r5, r6, lr}
 801052a:	460e      	mov	r6, r1
 801052c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010530:	2900      	cmp	r1, #0
 8010532:	b096      	sub	sp, #88	; 0x58
 8010534:	4614      	mov	r4, r2
 8010536:	461d      	mov	r5, r3
 8010538:	da08      	bge.n	801054c <__swhatbuf_r+0x24>
 801053a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801053e:	2200      	movs	r2, #0
 8010540:	602a      	str	r2, [r5, #0]
 8010542:	061a      	lsls	r2, r3, #24
 8010544:	d410      	bmi.n	8010568 <__swhatbuf_r+0x40>
 8010546:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801054a:	e00e      	b.n	801056a <__swhatbuf_r+0x42>
 801054c:	466a      	mov	r2, sp
 801054e:	f000 f903 	bl	8010758 <_fstat_r>
 8010552:	2800      	cmp	r0, #0
 8010554:	dbf1      	blt.n	801053a <__swhatbuf_r+0x12>
 8010556:	9a01      	ldr	r2, [sp, #4]
 8010558:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801055c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010560:	425a      	negs	r2, r3
 8010562:	415a      	adcs	r2, r3
 8010564:	602a      	str	r2, [r5, #0]
 8010566:	e7ee      	b.n	8010546 <__swhatbuf_r+0x1e>
 8010568:	2340      	movs	r3, #64	; 0x40
 801056a:	2000      	movs	r0, #0
 801056c:	6023      	str	r3, [r4, #0]
 801056e:	b016      	add	sp, #88	; 0x58
 8010570:	bd70      	pop	{r4, r5, r6, pc}
	...

08010574 <__smakebuf_r>:
 8010574:	898b      	ldrh	r3, [r1, #12]
 8010576:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010578:	079d      	lsls	r5, r3, #30
 801057a:	4606      	mov	r6, r0
 801057c:	460c      	mov	r4, r1
 801057e:	d507      	bpl.n	8010590 <__smakebuf_r+0x1c>
 8010580:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010584:	6023      	str	r3, [r4, #0]
 8010586:	6123      	str	r3, [r4, #16]
 8010588:	2301      	movs	r3, #1
 801058a:	6163      	str	r3, [r4, #20]
 801058c:	b002      	add	sp, #8
 801058e:	bd70      	pop	{r4, r5, r6, pc}
 8010590:	ab01      	add	r3, sp, #4
 8010592:	466a      	mov	r2, sp
 8010594:	f7ff ffc8 	bl	8010528 <__swhatbuf_r>
 8010598:	9900      	ldr	r1, [sp, #0]
 801059a:	4605      	mov	r5, r0
 801059c:	4630      	mov	r0, r6
 801059e:	f7ff f963 	bl	800f868 <_malloc_r>
 80105a2:	b948      	cbnz	r0, 80105b8 <__smakebuf_r+0x44>
 80105a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80105a8:	059a      	lsls	r2, r3, #22
 80105aa:	d4ef      	bmi.n	801058c <__smakebuf_r+0x18>
 80105ac:	f023 0303 	bic.w	r3, r3, #3
 80105b0:	f043 0302 	orr.w	r3, r3, #2
 80105b4:	81a3      	strh	r3, [r4, #12]
 80105b6:	e7e3      	b.n	8010580 <__smakebuf_r+0xc>
 80105b8:	4b0d      	ldr	r3, [pc, #52]	; (80105f0 <__smakebuf_r+0x7c>)
 80105ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80105bc:	89a3      	ldrh	r3, [r4, #12]
 80105be:	6020      	str	r0, [r4, #0]
 80105c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80105c4:	81a3      	strh	r3, [r4, #12]
 80105c6:	9b00      	ldr	r3, [sp, #0]
 80105c8:	6163      	str	r3, [r4, #20]
 80105ca:	9b01      	ldr	r3, [sp, #4]
 80105cc:	6120      	str	r0, [r4, #16]
 80105ce:	b15b      	cbz	r3, 80105e8 <__smakebuf_r+0x74>
 80105d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80105d4:	4630      	mov	r0, r6
 80105d6:	f000 f8d1 	bl	801077c <_isatty_r>
 80105da:	b128      	cbz	r0, 80105e8 <__smakebuf_r+0x74>
 80105dc:	89a3      	ldrh	r3, [r4, #12]
 80105de:	f023 0303 	bic.w	r3, r3, #3
 80105e2:	f043 0301 	orr.w	r3, r3, #1
 80105e6:	81a3      	strh	r3, [r4, #12]
 80105e8:	89a0      	ldrh	r0, [r4, #12]
 80105ea:	4305      	orrs	r5, r0
 80105ec:	81a5      	strh	r5, [r4, #12]
 80105ee:	e7cd      	b.n	801058c <__smakebuf_r+0x18>
 80105f0:	08010381 	.word	0x08010381

080105f4 <_malloc_usable_size_r>:
 80105f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80105f8:	1f18      	subs	r0, r3, #4
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	bfbc      	itt	lt
 80105fe:	580b      	ldrlt	r3, [r1, r0]
 8010600:	18c0      	addlt	r0, r0, r3
 8010602:	4770      	bx	lr

08010604 <_raise_r>:
 8010604:	291f      	cmp	r1, #31
 8010606:	b538      	push	{r3, r4, r5, lr}
 8010608:	4604      	mov	r4, r0
 801060a:	460d      	mov	r5, r1
 801060c:	d904      	bls.n	8010618 <_raise_r+0x14>
 801060e:	2316      	movs	r3, #22
 8010610:	6003      	str	r3, [r0, #0]
 8010612:	f04f 30ff 	mov.w	r0, #4294967295
 8010616:	bd38      	pop	{r3, r4, r5, pc}
 8010618:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801061a:	b112      	cbz	r2, 8010622 <_raise_r+0x1e>
 801061c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010620:	b94b      	cbnz	r3, 8010636 <_raise_r+0x32>
 8010622:	4620      	mov	r0, r4
 8010624:	f000 f830 	bl	8010688 <_getpid_r>
 8010628:	462a      	mov	r2, r5
 801062a:	4601      	mov	r1, r0
 801062c:	4620      	mov	r0, r4
 801062e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010632:	f000 b817 	b.w	8010664 <_kill_r>
 8010636:	2b01      	cmp	r3, #1
 8010638:	d00a      	beq.n	8010650 <_raise_r+0x4c>
 801063a:	1c59      	adds	r1, r3, #1
 801063c:	d103      	bne.n	8010646 <_raise_r+0x42>
 801063e:	2316      	movs	r3, #22
 8010640:	6003      	str	r3, [r0, #0]
 8010642:	2001      	movs	r0, #1
 8010644:	e7e7      	b.n	8010616 <_raise_r+0x12>
 8010646:	2400      	movs	r4, #0
 8010648:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801064c:	4628      	mov	r0, r5
 801064e:	4798      	blx	r3
 8010650:	2000      	movs	r0, #0
 8010652:	e7e0      	b.n	8010616 <_raise_r+0x12>

08010654 <raise>:
 8010654:	4b02      	ldr	r3, [pc, #8]	; (8010660 <raise+0xc>)
 8010656:	4601      	mov	r1, r0
 8010658:	6818      	ldr	r0, [r3, #0]
 801065a:	f7ff bfd3 	b.w	8010604 <_raise_r>
 801065e:	bf00      	nop
 8010660:	24000014 	.word	0x24000014

08010664 <_kill_r>:
 8010664:	b538      	push	{r3, r4, r5, lr}
 8010666:	4d07      	ldr	r5, [pc, #28]	; (8010684 <_kill_r+0x20>)
 8010668:	2300      	movs	r3, #0
 801066a:	4604      	mov	r4, r0
 801066c:	4608      	mov	r0, r1
 801066e:	4611      	mov	r1, r2
 8010670:	602b      	str	r3, [r5, #0]
 8010672:	f7f1 faa1 	bl	8001bb8 <_kill>
 8010676:	1c43      	adds	r3, r0, #1
 8010678:	d102      	bne.n	8010680 <_kill_r+0x1c>
 801067a:	682b      	ldr	r3, [r5, #0]
 801067c:	b103      	cbz	r3, 8010680 <_kill_r+0x1c>
 801067e:	6023      	str	r3, [r4, #0]
 8010680:	bd38      	pop	{r3, r4, r5, pc}
 8010682:	bf00      	nop
 8010684:	24003680 	.word	0x24003680

08010688 <_getpid_r>:
 8010688:	f7f1 ba8e 	b.w	8001ba8 <_getpid>

0801068c <__sread>:
 801068c:	b510      	push	{r4, lr}
 801068e:	460c      	mov	r4, r1
 8010690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010694:	f000 f894 	bl	80107c0 <_read_r>
 8010698:	2800      	cmp	r0, #0
 801069a:	bfab      	itete	ge
 801069c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801069e:	89a3      	ldrhlt	r3, [r4, #12]
 80106a0:	181b      	addge	r3, r3, r0
 80106a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80106a6:	bfac      	ite	ge
 80106a8:	6563      	strge	r3, [r4, #84]	; 0x54
 80106aa:	81a3      	strhlt	r3, [r4, #12]
 80106ac:	bd10      	pop	{r4, pc}

080106ae <__swrite>:
 80106ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106b2:	461f      	mov	r7, r3
 80106b4:	898b      	ldrh	r3, [r1, #12]
 80106b6:	05db      	lsls	r3, r3, #23
 80106b8:	4605      	mov	r5, r0
 80106ba:	460c      	mov	r4, r1
 80106bc:	4616      	mov	r6, r2
 80106be:	d505      	bpl.n	80106cc <__swrite+0x1e>
 80106c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106c4:	2302      	movs	r3, #2
 80106c6:	2200      	movs	r2, #0
 80106c8:	f000 f868 	bl	801079c <_lseek_r>
 80106cc:	89a3      	ldrh	r3, [r4, #12]
 80106ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80106d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80106d6:	81a3      	strh	r3, [r4, #12]
 80106d8:	4632      	mov	r2, r6
 80106da:	463b      	mov	r3, r7
 80106dc:	4628      	mov	r0, r5
 80106de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80106e2:	f000 b817 	b.w	8010714 <_write_r>

080106e6 <__sseek>:
 80106e6:	b510      	push	{r4, lr}
 80106e8:	460c      	mov	r4, r1
 80106ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106ee:	f000 f855 	bl	801079c <_lseek_r>
 80106f2:	1c43      	adds	r3, r0, #1
 80106f4:	89a3      	ldrh	r3, [r4, #12]
 80106f6:	bf15      	itete	ne
 80106f8:	6560      	strne	r0, [r4, #84]	; 0x54
 80106fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80106fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010702:	81a3      	strheq	r3, [r4, #12]
 8010704:	bf18      	it	ne
 8010706:	81a3      	strhne	r3, [r4, #12]
 8010708:	bd10      	pop	{r4, pc}

0801070a <__sclose>:
 801070a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801070e:	f000 b813 	b.w	8010738 <_close_r>
	...

08010714 <_write_r>:
 8010714:	b538      	push	{r3, r4, r5, lr}
 8010716:	4d07      	ldr	r5, [pc, #28]	; (8010734 <_write_r+0x20>)
 8010718:	4604      	mov	r4, r0
 801071a:	4608      	mov	r0, r1
 801071c:	4611      	mov	r1, r2
 801071e:	2200      	movs	r2, #0
 8010720:	602a      	str	r2, [r5, #0]
 8010722:	461a      	mov	r2, r3
 8010724:	f7f1 fa7f 	bl	8001c26 <_write>
 8010728:	1c43      	adds	r3, r0, #1
 801072a:	d102      	bne.n	8010732 <_write_r+0x1e>
 801072c:	682b      	ldr	r3, [r5, #0]
 801072e:	b103      	cbz	r3, 8010732 <_write_r+0x1e>
 8010730:	6023      	str	r3, [r4, #0]
 8010732:	bd38      	pop	{r3, r4, r5, pc}
 8010734:	24003680 	.word	0x24003680

08010738 <_close_r>:
 8010738:	b538      	push	{r3, r4, r5, lr}
 801073a:	4d06      	ldr	r5, [pc, #24]	; (8010754 <_close_r+0x1c>)
 801073c:	2300      	movs	r3, #0
 801073e:	4604      	mov	r4, r0
 8010740:	4608      	mov	r0, r1
 8010742:	602b      	str	r3, [r5, #0]
 8010744:	f7f1 fa8b 	bl	8001c5e <_close>
 8010748:	1c43      	adds	r3, r0, #1
 801074a:	d102      	bne.n	8010752 <_close_r+0x1a>
 801074c:	682b      	ldr	r3, [r5, #0]
 801074e:	b103      	cbz	r3, 8010752 <_close_r+0x1a>
 8010750:	6023      	str	r3, [r4, #0]
 8010752:	bd38      	pop	{r3, r4, r5, pc}
 8010754:	24003680 	.word	0x24003680

08010758 <_fstat_r>:
 8010758:	b538      	push	{r3, r4, r5, lr}
 801075a:	4d07      	ldr	r5, [pc, #28]	; (8010778 <_fstat_r+0x20>)
 801075c:	2300      	movs	r3, #0
 801075e:	4604      	mov	r4, r0
 8010760:	4608      	mov	r0, r1
 8010762:	4611      	mov	r1, r2
 8010764:	602b      	str	r3, [r5, #0]
 8010766:	f7f1 fa86 	bl	8001c76 <_fstat>
 801076a:	1c43      	adds	r3, r0, #1
 801076c:	d102      	bne.n	8010774 <_fstat_r+0x1c>
 801076e:	682b      	ldr	r3, [r5, #0]
 8010770:	b103      	cbz	r3, 8010774 <_fstat_r+0x1c>
 8010772:	6023      	str	r3, [r4, #0]
 8010774:	bd38      	pop	{r3, r4, r5, pc}
 8010776:	bf00      	nop
 8010778:	24003680 	.word	0x24003680

0801077c <_isatty_r>:
 801077c:	b538      	push	{r3, r4, r5, lr}
 801077e:	4d06      	ldr	r5, [pc, #24]	; (8010798 <_isatty_r+0x1c>)
 8010780:	2300      	movs	r3, #0
 8010782:	4604      	mov	r4, r0
 8010784:	4608      	mov	r0, r1
 8010786:	602b      	str	r3, [r5, #0]
 8010788:	f7f1 fa85 	bl	8001c96 <_isatty>
 801078c:	1c43      	adds	r3, r0, #1
 801078e:	d102      	bne.n	8010796 <_isatty_r+0x1a>
 8010790:	682b      	ldr	r3, [r5, #0]
 8010792:	b103      	cbz	r3, 8010796 <_isatty_r+0x1a>
 8010794:	6023      	str	r3, [r4, #0]
 8010796:	bd38      	pop	{r3, r4, r5, pc}
 8010798:	24003680 	.word	0x24003680

0801079c <_lseek_r>:
 801079c:	b538      	push	{r3, r4, r5, lr}
 801079e:	4d07      	ldr	r5, [pc, #28]	; (80107bc <_lseek_r+0x20>)
 80107a0:	4604      	mov	r4, r0
 80107a2:	4608      	mov	r0, r1
 80107a4:	4611      	mov	r1, r2
 80107a6:	2200      	movs	r2, #0
 80107a8:	602a      	str	r2, [r5, #0]
 80107aa:	461a      	mov	r2, r3
 80107ac:	f7f1 fa7e 	bl	8001cac <_lseek>
 80107b0:	1c43      	adds	r3, r0, #1
 80107b2:	d102      	bne.n	80107ba <_lseek_r+0x1e>
 80107b4:	682b      	ldr	r3, [r5, #0]
 80107b6:	b103      	cbz	r3, 80107ba <_lseek_r+0x1e>
 80107b8:	6023      	str	r3, [r4, #0]
 80107ba:	bd38      	pop	{r3, r4, r5, pc}
 80107bc:	24003680 	.word	0x24003680

080107c0 <_read_r>:
 80107c0:	b538      	push	{r3, r4, r5, lr}
 80107c2:	4d07      	ldr	r5, [pc, #28]	; (80107e0 <_read_r+0x20>)
 80107c4:	4604      	mov	r4, r0
 80107c6:	4608      	mov	r0, r1
 80107c8:	4611      	mov	r1, r2
 80107ca:	2200      	movs	r2, #0
 80107cc:	602a      	str	r2, [r5, #0]
 80107ce:	461a      	mov	r2, r3
 80107d0:	f7f1 fa0c 	bl	8001bec <_read>
 80107d4:	1c43      	adds	r3, r0, #1
 80107d6:	d102      	bne.n	80107de <_read_r+0x1e>
 80107d8:	682b      	ldr	r3, [r5, #0]
 80107da:	b103      	cbz	r3, 80107de <_read_r+0x1e>
 80107dc:	6023      	str	r3, [r4, #0]
 80107de:	bd38      	pop	{r3, r4, r5, pc}
 80107e0:	24003680 	.word	0x24003680

080107e4 <_init>:
 80107e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107e6:	bf00      	nop
 80107e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107ea:	bc08      	pop	{r3}
 80107ec:	469e      	mov	lr, r3
 80107ee:	4770      	bx	lr

080107f0 <_fini>:
 80107f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107f2:	bf00      	nop
 80107f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80107f6:	bc08      	pop	{r3}
 80107f8:	469e      	mov	lr, r3
 80107fa:	4770      	bx	lr
