;redcode
;assert 1
	SPL 0, <-103
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 9
	SUB <0, @2
	SLT @121, 103
	SPL 0, 90
	SPL 0, -2
	SUB @121, 103
	MOV 70, 20
	ADD -7, -17
	SUB @127, 100
	SUB <0, @2
	JMN @12, #221
	SPL 0, <-902
	SUB #0, 0
	ADD -7, -17
	SPL 0, <-902
	SPL 0, <-902
	ADD -7, -17
	SUB @-10, 0
	ADD @0, @1
	JMN 80, 1
	SPL 0, -2
	ADD @121, 103
	JMN 80, 1
	JMN 80, 1
	SLT 70, 20
	SPL 0, -2
	JMN @12, #220
	JMN @10, 200
	SUB #0, 0
	ADD 249, 60
	MOV 70, 20
	SUB 100, 300
	JMP <0, <1
	ADD <100, 9
	SPL 0, <-103
	CMP -7, <-420
	ADD <100, 9
	SPL 0, <-103
	SLT 70, 20
	MOV -1, <-20
	SLT -0, 909
	SLT -210, 30
	SPL 0, <-103
	SPL 0, <-103
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
	MOV -7, <-20
