
*** Running vivado
    with args -log uartsys_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uartsys_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uartsys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.285 ; gain = 88.047 ; free physical = 1301 ; free virtual = 6351
Command: synth_design -top uartsys_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1471.285 ; gain = 0.000 ; free physical = 1191 ; free virtual = 6240
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uartsys_wrapper' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/hdl/uartsys_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'uartsys' declared at '/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:14' bound to instance 'uartsys_i' of component 'uartsys' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/hdl/uartsys_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'uartsys' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:31]
INFO: [Synth 8-3491] module 'uartsys_baudios_0_0' declared at '/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_baudios_0_0_stub.vhdl:5' bound to instance 'baudios_0' of component 'uartsys_baudios_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:90]
INFO: [Synth 8-638] synthesizing module 'uartsys_baudios_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_baudios_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'uartsys_clk_wiz_0_0' declared at '/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'uartsys_clk_wiz_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:96]
INFO: [Synth 8-638] synthesizing module 'uartsys_clk_wiz_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'uartsys_uartrx_0_0' declared at '/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_uartrx_0_0_stub.vhdl:5' bound to instance 'uartrx_0' of component 'uartsys_uartrx_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:101]
INFO: [Synth 8-638] synthesizing module 'uartsys_uartrx_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_uartrx_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'uartsys_uarttx_0_0' declared at '/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_uarttx_0_0_stub.vhdl:5' bound to instance 'uarttx_0' of component 'uartsys_uarttx_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:110]
INFO: [Synth 8-638] synthesizing module 'uartsys_uarttx_0_0' [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/.Xil/Vivado-28103-daniel-X510UAR/realtime/uartsys_uarttx_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'uartsys' (1#1) [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/synth/uartsys.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'uartsys_wrapper' (2#1) [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/hdl/uartsys_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.285 ; gain = 0.000 ; free physical = 1204 ; free virtual = 6254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.285 ; gain = 0.000 ; free physical = 1203 ; free virtual = 6253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.285 ; gain = 0.000 ; free physical = 1203 ; free virtual = 6253
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_uartrx_0_0/uartsys_uartrx_0_0/uartsys_uartrx_0_0_in_context.xdc] for cell 'uartsys_i/uartrx_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_uartrx_0_0/uartsys_uartrx_0_0/uartsys_uartrx_0_0_in_context.xdc] for cell 'uartsys_i/uartrx_0'
Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_baudios_0_0/uartsys_baudios_0_0/uartsys_baudios_0_0_in_context.xdc] for cell 'uartsys_i/baudios_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_baudios_0_0/uartsys_baudios_0_0/uartsys_baudios_0_0_in_context.xdc] for cell 'uartsys_i/baudios_0'
Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0_in_context.xdc] for cell 'uartsys_i/clk_wiz_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0_in_context.xdc] for cell 'uartsys_i/clk_wiz_0'
Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_uarttx_0_0/uartsys_uarttx_0_0/uartsys_uarttx_0_0_in_context.xdc] for cell 'uartsys_i/uarttx_0'
Finished Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_uarttx_0_0/uartsys_uarttx_0_0/uartsys_uarttx_0_0_in_context.xdc] for cell 'uartsys_i/uarttx_0'
Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/constrs_1/new/pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/constrs_1/new/pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartsys_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartsys_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.043 ; gain = 0.000 ; free physical = 930 ; free virtual = 5979
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.043 ; gain = 0.000 ; free physical = 931 ; free virtual = 5980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.043 ; gain = 0.000 ; free physical = 931 ; free virtual = 5980
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1746.043 ; gain = 0.000 ; free physical = 931 ; free virtual = 5980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 1007 ; free virtual = 6057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 1007 ; free virtual = 6057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock_0. (constraint file  /home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock_0. (constraint file  /home/daniel/Documents/VHDL/uartvhdl/uartvhdl.srcs/sources_1/bd/uartsys/ip/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0/uartsys_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for uartsys_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartsys_i/uartrx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartsys_i/baudios_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartsys_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uartsys_i/uarttx_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 1009 ; free virtual = 6058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 1007 ; free virtual = 6058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 1007 ; free virtual = 6059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uartsys_i/clk_wiz_0/clk_out1' to pin 'uartsys_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 879 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 879 ; free virtual = 5930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |uartsys_baudios_0_0 |         1|
|2     |uartsys_clk_wiz_0_0 |         1|
|3     |uartsys_uartrx_0_0  |         1|
|4     |uartsys_uarttx_0_0  |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |uartsys_baudios_0_0_bbox_0 |     1|
|2     |uartsys_clk_wiz_0_0_bbox_1 |     1|
|3     |uartsys_uartrx_0_0_bbox_2  |     1|
|4     |uartsys_uarttx_0_0_bbox_3  |     1|
|5     |IBUF                       |     3|
|6     |OBUF                       |    11|
+------+---------------------------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |    27|
|2     |  uartsys_i |uartsys |    13|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 878 ; free virtual = 5929
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1746.043 ; gain = 0.000 ; free physical = 935 ; free virtual = 5987
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1746.043 ; gain = 274.758 ; free physical = 935 ; free virtual = 5987
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.043 ; gain = 0.000 ; free physical = 874 ; free virtual = 5925
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1750.043 ; gain = 278.758 ; free physical = 922 ; free virtual = 5973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.043 ; gain = 0.000 ; free physical = 922 ; free virtual = 5973
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/uartvhdl/uartvhdl.runs/synth_1/uartsys_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uartsys_wrapper_utilization_synth.rpt -pb uartsys_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 21:55:02 2019...
