Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Mar 12 21:34:24 2019
| Host         : DESKTOP-6FPV8J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1144 register/latch pins with no clock driven by root clock pin: clkswitch[0] (HIGH)

 There are 1144 register/latch pins with no clock driven by root clock pin: clkswitch[1] (HIGH)

 There are 1144 register/latch pins with no clock driven by root clock pin: ck/rate1/clk_N_reg/C (HIGH)

 There are 1144 register/latch pins with no clock driven by root clock pin: ck/rate2/clk_N_reg/C (HIGH)

 There are 1144 register/latch pins with no clock driven by root clock pin: ck/rate3/clk_N_reg/C (HIGH)

 There are 1144 register/latch pins with no clock driven by root clock pin: ck/rate4/clk_N_reg/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clock2/clk_N_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex_instance/aluop/q_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex_instance/aluop/q_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex_instance/aluop/q_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: id_ex_instance/aluop/q_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.217        0.000                      0                  320        0.105        0.000                      0                  320        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.217        0.000                      0                  320        0.105        0.000                      0                  320        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 ck/rate2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate2/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.758%)  route 3.497ns (83.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     4.988    ck/rate2/clk_n_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  ck/rate2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  ck/rate2/counter_reg[0]/Q
                         net (fo=3, routed)           1.207     6.651    ck/rate2/counter_reg_n_1_[0]
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.775 f  ck/rate2/counter[31]_i_10__0/O
                         net (fo=1, routed)           1.102     7.877    ck/rate2/counter[31]_i_10__0_n_1
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.001 r  ck/rate2/counter[31]_i_3__0/O
                         net (fo=32, routed)          1.187     9.189    ck/rate2/clk_N
    SLICE_X58Y99         FDRE                                         r  ck/rate2/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.696    ck/rate2/clk_n_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  ck/rate2/counter_reg[29]/C
                         clock pessimism              0.269    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X58Y99         FDRE (Setup_fdre_C_R)       -0.524    14.405    ck/rate2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 ck/rate2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate2/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.758%)  route 3.497ns (83.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     4.988    ck/rate2/clk_n_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  ck/rate2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  ck/rate2/counter_reg[0]/Q
                         net (fo=3, routed)           1.207     6.651    ck/rate2/counter_reg_n_1_[0]
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.775 f  ck/rate2/counter[31]_i_10__0/O
                         net (fo=1, routed)           1.102     7.877    ck/rate2/counter[31]_i_10__0_n_1
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.001 r  ck/rate2/counter[31]_i_3__0/O
                         net (fo=32, routed)          1.187     9.189    ck/rate2/clk_N
    SLICE_X58Y99         FDRE                                         r  ck/rate2/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.696    ck/rate2/clk_n_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  ck/rate2/counter_reg[30]/C
                         clock pessimism              0.269    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X58Y99         FDRE (Setup_fdre_C_R)       -0.524    14.405    ck/rate2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 ck/rate2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate2/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.758%)  route 3.497ns (83.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.629     4.988    ck/rate2/clk_n_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  ck/rate2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  ck/rate2/counter_reg[0]/Q
                         net (fo=3, routed)           1.207     6.651    ck/rate2/counter_reg_n_1_[0]
    SLICE_X59Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.775 f  ck/rate2/counter[31]_i_10__0/O
                         net (fo=1, routed)           1.102     7.877    ck/rate2/counter[31]_i_10__0_n_1
    SLICE_X59Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.001 r  ck/rate2/counter[31]_i_3__0/O
                         net (fo=32, routed)          1.187     9.189    ck/rate2/clk_N
    SLICE_X58Y99         FDRE                                         r  ck/rate2/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.510    14.696    ck/rate2/clk_n_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  ck/rate2/counter_reg[31]/C
                         clock pessimism              0.269    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X58Y99         FDRE (Setup_fdre_C_R)       -0.524    14.405    ck/rate2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.605%)  route 3.395ns (80.395%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.169     9.207    ck/rate1/clk_N
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.691    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[17]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.495    ck/rate1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.605%)  route 3.395ns (80.395%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.169     9.207    ck/rate1/clk_N
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.691    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[18]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.495    ck/rate1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.605%)  route 3.395ns (80.395%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.169     9.207    ck/rate1/clk_N
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.691    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[19]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.495    ck/rate1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.828ns (19.605%)  route 3.395ns (80.395%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.169     9.207    ck/rate1/clk_N
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.505    14.691    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  ck/rate1/counter_reg[20]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X53Y98         FDRE (Setup_fdre_C_R)       -0.429    14.495    ck/rate1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.318%)  route 3.247ns (79.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.021     9.059    ck/rate1/clk_N
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.674    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[29]/C
                         clock pessimism              0.173    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X53Y101        FDRE (Setup_fdre_C_R)       -0.429    14.383    ck/rate1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.318%)  route 3.247ns (79.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.021     9.059    ck/rate1/clk_N
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.674    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[30]/C
                         clock pessimism              0.173    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X53Y101        FDRE (Setup_fdre_C_R)       -0.429    14.383    ck/rate1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 ck/rate1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.828ns (20.318%)  route 3.247ns (79.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.625     4.984    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  ck/rate1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.440 f  ck/rate1/counter_reg[1]/Q
                         net (fo=2, routed)           0.946     6.386    ck/rate1/counter_reg_n_1_[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I3_O)        0.124     6.510 f  ck/rate1/counter[0]_i_4/O
                         net (fo=1, routed)           0.955     7.464    ck/rate1/counter[0]_i_4_n_1
    SLICE_X54Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.588 f  ck/rate1/counter[0]_i_2/O
                         net (fo=3, routed)           0.326     7.914    ck/rate1/counter[0]_i_2_n_1
    SLICE_X54Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.038 r  ck/rate1/counter[31]_i_1__3/O
                         net (fo=31, routed)          1.021     9.059    ck/rate1/clk_N
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.489    14.674    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[31]/C
                         clock pessimism              0.173    14.847    
                         clock uncertainty           -0.035    14.812    
    SLICE_X53Y101        FDRE (Setup_fdre_C_R)       -0.429    14.383    ck/rate1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.872 r  ck/rate1/counter_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.872    ck/rate1/counter_reg[28]_i_1__1_n_8
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[25]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.883 r  ck/rate1/counter_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.883    ck/rate1/counter_reg[28]_i_1__1_n_6
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[27]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.706%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.908 r  ck/rate1/counter_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.908    ck/rate1/counter_reg[28]_i_1__1_n_7
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[26]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.706%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.908 r  ck/rate1/counter_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.908    ck/rate1/counter_reg[28]_i_1__1_n_5
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  ck/rate1/counter_reg[28]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.857 r  ck/rate1/counter_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.857    ck/rate1/counter_reg[28]_i_1__1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.911 r  ck/rate1/counter_reg[31]_i_2__1/O[0]
                         net (fo=1, routed)           0.000     1.911    ck/rate1/counter_reg[31]_i_2__1_n_8
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[29]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.857 r  ck/rate1/counter_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.857    ck/rate1/counter_reg[28]_i_1__1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.922 r  ck/rate1/counter_reg[31]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.922    ck/rate1/counter_reg[31]_i_2__1_n_6
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[31]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ck/rate1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate1/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  ck/rate1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  ck/rate1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.657    ck/rate1/counter_reg_n_1_[24]
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.817 r  ck/rate1/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.818    ck/rate1/counter_reg[24]_i_1__1_n_1
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.857 r  ck/rate1/counter_reg[28]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.857    ck/rate1/counter_reg[28]_i_1__1_n_1
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.947 r  ck/rate1/counter_reg[31]_i_2__1/O[1]
                         net (fo=1, routed)           0.000     1.947    ck/rate1/counter_reg[31]_i_2__1_n_7
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.898    ck/rate1/clk_n_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  ck/rate1/counter_reg[30]/C
                         clock pessimism             -0.235     1.662    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.105     1.767    ck/rate1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ck/rate4/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate4/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.396    ck/rate4/clk_n_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  ck/rate4/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  ck/rate4/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.655    ck/rate4/counter[12]
    SLICE_X55Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.763 r  ck/rate4/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.763    ck/rate4/data0[12]
    SLICE_X55Y92         FDRE                                         r  ck/rate4/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.902    ck/rate4/clk_n_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  ck/rate4/counter_reg[12]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X55Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    ck/rate4/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ck/rate4/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck/rate4/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.396    ck/rate4/clk_n_IBUF_BUFG
    SLICE_X55Y91         FDRE                                         r  ck/rate4/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  ck/rate4/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.655    ck/rate4/counter[8]
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.763 r  ck/rate4/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.763    ck/rate4/data0[8]
    SLICE_X55Y91         FDRE                                         r  ck/rate4/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.902    ck/rate4/clk_n_IBUF_BUFG
    SLICE_X55Y91         FDRE                                         r  ck/rate4/counter_reg[8]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.105     1.501    ck/rate4/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.393    clock2/clk_n_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  clock2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  clock2/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.652    clock2/counter_reg_n_1_[12]
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.760 r  clock2/counter_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.760    clock2/data0[12]
    SLICE_X29Y76         FDRE                                         r  clock2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.896    clock2/clk_n_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  clock2/counter_reg[12]/C
                         clock pessimism             -0.502     1.393    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.105     1.498    clock2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_n_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96    ck/rate1/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y96    ck/rate1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    ck/rate1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    ck/rate1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    ck/rate1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    ck/rate1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    ck/rate1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    ck/rate1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    ck/rate1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    ck/rate1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    ck/rate1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    ck/rate1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    ck/rate1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    ck/rate1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    ck/rate1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    ck/rate1/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    ck/rate1/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    ck/rate1/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    ck/rate1/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y78    clock2/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y78    clock2/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y78    clock2/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y78    clock2/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    ck/rate1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    ck/rate1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    ck/rate1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    ck/rate1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   ck/rate1/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   ck/rate1/counter_reg[25]/C



