#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-q' '-nc-sverilog' '-full64' '-sverilog' 'divide_example.sv' 'division.v' '-v' '/afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v' '-o' 'simv' 2>&1
