Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 30 00:42:56 2021
| Host         : DESKTOP-AV7OBB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testHex_timing_summary_routed.rpt -pb testHex_timing_summary_routed.pb -rpx testHex_timing_summary_routed.rpx -warn_on_violation
| Design       : testHex
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.424        0.000                      0                   68        0.286        0.000                      0                   68        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.424        0.000                      0                   68        0.286        0.000                      0                   68        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.828ns (23.355%)  route 2.717ns (76.645%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.812     6.603    freq1Hz/s_cnt[10]
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  freq1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.643     7.370    freq1Hz/s_cnt[26]_i_7_n_0
    SLICE_X86Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  freq1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.263     8.757    freq1Hz/s_cnt[26]_i_3_n_0
    SLICE_X86Y54         LUT4 (Prop_lut4_I1_O)        0.124     8.881 r  freq1Hz/s_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     8.881    freq1Hz/s_cnt_0[25]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[25]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.031    15.305    freq1Hz/s_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.858ns (23.998%)  route 2.717ns (76.002%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.812     6.603    freq1Hz/s_cnt[10]
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  freq1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.643     7.370    freq1Hz/s_cnt[26]_i_7_n_0
    SLICE_X86Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  freq1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.263     8.757    freq1Hz/s_cnt[26]_i_3_n_0
    SLICE_X86Y54         LUT4 (Prop_lut4_I1_O)        0.154     8.911 r  freq1Hz/s_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     8.911    freq1Hz/s_cnt_0[26]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[26]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.075    15.349    freq1Hz/s_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 2.112ns (59.967%)  route 1.410ns (40.033%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  freq1Hz/s_cnt_reg[9]/Q
                         net (fo=2, routed)           0.598     6.353    freq1Hz/s_cnt[9]
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.181 r  freq1Hz/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq1Hz/s_cnt0_carry__1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq1Hz/s_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq1Hz/s_cnt0_carry__2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq1Hz/s_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq1Hz/s_cnt0_carry__3_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.743 r  freq1Hz/s_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.812     8.555    freq1Hz/data0[22]
    SLICE_X86Y54         LUT4 (Prop_lut4_I3_O)        0.303     8.858 r  freq1Hz/s_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     8.858    freq1Hz/s_cnt_0[22]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[22]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.031    15.305    freq1Hz/s_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.828ns (23.401%)  route 2.710ns (76.599%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.812     6.603    freq1Hz/s_cnt[10]
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  freq1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.643     7.370    freq1Hz/s_cnt[26]_i_7_n_0
    SLICE_X86Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  freq1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.256     8.750    freq1Hz/s_cnt[26]_i_3_n_0
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     8.874 r  freq1Hz/s_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     8.874    freq1Hz/s_cnt_0[18]
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[18]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y54         FDRE (Setup_fdre_C_D)        0.081    15.355    freq1Hz/s_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 2.122ns (60.228%)  route 1.401ns (39.772%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  freq1Hz/s_cnt_reg[9]/Q
                         net (fo=2, routed)           0.598     6.353    freq1Hz/s_cnt[9]
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.181 r  freq1Hz/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq1Hz/s_cnt0_carry__1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq1Hz/s_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq1Hz/s_cnt0_carry__2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq1Hz/s_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq1Hz/s_cnt0_carry__3_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.722 r  freq1Hz/s_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.803     8.525    freq1Hz/data0[24]
    SLICE_X86Y54         LUT4 (Prop_lut4_I3_O)        0.334     8.859 r  freq1Hz/s_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     8.859    freq1Hz/s_cnt_0[24]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[24]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.075    15.349    freq1Hz/s_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.854ns (23.960%)  route 2.710ns (76.040%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.812     6.603    freq1Hz/s_cnt[10]
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  freq1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.643     7.370    freq1Hz/s_cnt[26]_i_7_n_0
    SLICE_X86Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  freq1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.256     8.750    freq1Hz/s_cnt[26]_i_3_n_0
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.150     8.900 r  freq1Hz/s_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     8.900    freq1Hz/s_cnt_0[20]
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[20]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y54         FDRE (Setup_fdre_C_D)        0.118    15.392    freq1Hz/s_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.828ns (24.026%)  route 2.618ns (75.974%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.812     6.603    freq1Hz/s_cnt[10]
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  freq1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.643     7.370    freq1Hz/s_cnt[26]_i_7_n_0
    SLICE_X86Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  freq1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.164     8.658    freq1Hz/s_cnt[26]_i_3_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I1_O)        0.124     8.782 r  freq1Hz/s_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.782    freq1Hz/s_cnt_0[13]
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[13]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.029    15.303    freq1Hz/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.854ns (24.595%)  route 2.618ns (75.405%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[10]/Q
                         net (fo=2, routed)           0.812     6.603    freq1Hz/s_cnt[10]
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  freq1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.643     7.370    freq1Hz/s_cnt[26]_i_7_n_0
    SLICE_X86Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.494 r  freq1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.164     8.658    freq1Hz/s_cnt[26]_i_3_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I1_O)        0.150     8.808 r  freq1Hz/s_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.808    freq1Hz/s_cnt_0[15]
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[15]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.075    15.349    freq1Hz/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.996ns (58.328%)  route 1.426ns (41.672%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  freq1Hz/s_cnt_reg[9]/Q
                         net (fo=2, routed)           0.598     6.353    freq1Hz/s_cnt[9]
    SLICE_X87Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.181 r  freq1Hz/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.181    freq1Hz/s_cnt0_carry__1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  freq1Hz/s_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.295    freq1Hz/s_cnt0_carry__2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  freq1Hz/s_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.409    freq1Hz/s_cnt0_carry__3_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.631 r  freq1Hz/s_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.828     8.459    freq1Hz/data0[21]
    SLICE_X86Y54         LUT4 (Prop_lut4_I3_O)        0.299     8.758 r  freq1Hz/s_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     8.758    freq1Hz/s_cnt_0[21]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.612    15.035    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.029    15.303    freq1Hz/s_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.546    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 0.828ns (24.286%)  route 2.581ns (75.714%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.733     5.336    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y50         FDRE                                         r  freq1Hz/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y50         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  freq1Hz/s_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     6.611    freq1Hz/s_cnt[1]
    SLICE_X86Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  freq1Hz/s_cnt[26]_i_6/O
                         net (fo=1, routed)           0.581     7.316    freq1Hz/s_cnt[26]_i_6_n_0
    SLICE_X86Y52         LUT5 (Prop_lut5_I4_O)        0.124     7.440 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.181     8.621    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.745 r  freq1Hz/s_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.745    freq1Hz/s_cnt_0[10]
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.613    15.036    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[10]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_D)        0.029    15.304    freq1Hz/s_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  6.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 counter4bits/s_countHex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.683%)  route 0.210ns (50.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  counter4bits/s_countHex_reg[2]/Q
                         net (fo=10, routed)          0.210     1.900    counter4bits/Q[2]
    SLICE_X88Y55         LUT5 (Prop_lut5_I4_O)        0.043     1.943 r  counter4bits/s_countHex[3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    counter4bits/s_countHex[3]_i_2_n_0
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.131     1.657    counter4bits/s_countHex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 counter4bits/s_countHex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  counter4bits/s_countHex_reg[2]/Q
                         net (fo=10, routed)          0.210     1.900    counter4bits/Q[2]
    SLICE_X88Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.945 r  counter4bits/s_countHex[2]_i_1/O
                         net (fo=1, routed)           0.000     1.945    counter4bits/s_countHex[2]_i_1_n_0
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.120     1.646    counter4bits/s_countHex_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 counter4bits/s_countHex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.650%)  route 0.270ns (56.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  counter4bits/s_countHex_reg[0]/Q
                         net (fo=12, routed)          0.270     1.960    counter4bits/Q[0]
    SLICE_X88Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  counter4bits/s_countHex[0]_i_1/O
                         net (fo=1, routed)           0.000     2.005    counter4bits/s_countHex[0]_i_1_n_0
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.121     1.647    counter4bits/s_countHex_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.247     1.936    counter4bits/SR[0]
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[0]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y55         FDRE (Hold_fdre_C_R)         0.009     1.573    counter4bits/s_countHex_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.247     1.936    counter4bits/SR[0]
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[1]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y55         FDRE (Hold_fdre_C_R)         0.009     1.573    counter4bits/s_countHex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.247     1.936    counter4bits/SR[0]
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[2]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y55         FDRE (Hold_fdre_C_R)         0.009     1.573    counter4bits/s_countHex_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_countHex_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.247     1.936    counter4bits/SR[0]
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  counter4bits/s_countHex_reg[3]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X88Y55         FDRE (Hold_fdre_C_R)         0.009     1.573    counter4bits/s_countHex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.669%)  route 0.271ns (62.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.271     1.960    freq1Hz/SR[0]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X86Y54         FDRE (Hold_fdre_C_R)        -0.018     1.546    freq1Hz/s_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.669%)  route 0.271ns (62.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.271     1.960    freq1Hz/SR[0]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[22]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X86Y54         FDRE (Hold_fdre_C_R)        -0.018     1.546    freq1Hz/s_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.669%)  route 0.271ns (62.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.271     1.960    freq1Hz/SR[0]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.879     2.044    freq1Hz/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[23]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X86Y54         FDRE (Hold_fdre_C_R)        -0.018     1.546    freq1Hz/s_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y55    counter4bits/s_countHex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y55    counter4bits/s_countHex_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y55    counter4bits/s_countHex_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y55    counter4bits/s_countHex_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    freq1Hz/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y52    freq1Hz/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    freq1Hz/s_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    freq1Hz/s_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    freq1Hz/s_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y58    s_btnU_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    s_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    freq1Hz/pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y52    freq1Hz/s_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    freq1Hz/s_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    freq1Hz/s_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    s_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    counter4bits/s_countHex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    freq1Hz/pulse_reg/C



