// This is a code snippet that creates a 4x4 multiplier using Verilog and gate-level modeling

module multiplier (output [7:0] out, input [3:0] a, b);
  
  wire [7:0] tmp_out;
  wire [7:0] tmp_a;
  wire [7:0] tmp_b;
  
  assign {tmp_a[3:2], tmp_a[1:0] } = a;
  assign {tmp_b[3:2], tmp_b[1:0] } = b;
  
  wire [15:0] product14;
  assign product14 = tmp_a * b;
  
  assign tmp_out[7:4] = product14[15:12];
  assign tmp_out[3:0] = product14[11:8];
  
  assign out = tmp_out;
  
endmodule