#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Sep 28 20:36:03 2018
# Process ID: 3524
# Current directory: D:/adi_9234/ad9234-6-Laser
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7324 D:\adi_9234\ad9234-6-Laser\daq2_zcu102.xpr
# Log file: D:/adi_9234/ad9234-6-Laser/vivado.log
# Journal file: D:/adi_9234/ad9234-6-Laser\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/adi_9234/ad9234-6-Laser/daq2_zcu102.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi/ad9234_1/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_9234/waveform'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/adi_9234/waveform-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1114.500 ; gain = 445.500
update_compile_order -fileset sources_1
launch_sdk -workspace D:/adi_9234/ad9234-6-Laser/daq2_zcu102.sdk -hwspec D:/adi_9234/ad9234-6-Laser/daq2_zcu102.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/adi_9234/ad9234-6-Laser/daq2_zcu102.sdk -hwspec D:/adi_9234/ad9234-6-Laser/daq2_zcu102.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210308A465EC]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210308A465EC]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A465EC
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.336 ; gain = 358.836
set_property PROGRAM.FILE {D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/impl_1/system_top.bit} [get_hw_devices xczu9_0]
set_property PROBES.FILE {D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/impl_1/system_top.ltx} [get_hw_devices xczu9_0]
set_property FULL_PROBES.FILE {D:/adi_9234/ad9234-6-Laser/daq2_zcu102.runs/impl_1/system_top.ltx} [get_hw_devices xczu9_0]
current_hw_device [get_hw_devices xczu9_0]
refresh_hw_device [lindex [get_hw_devices xczu9_0] 0]
INFO: [Labtools 27-1434] Device xczu9 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'i_system_wrapper/system_i/ila_0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.648 ; gain = 9.844
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu9_0]
open_bd_design {D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.1 - sys_ps8
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding cell -- xilinx.com:ip:xlconcat:2.1 - spi0_csn_concat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi0_ss_i_n_VCC
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi0_sclk_i_GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi0_s_i_GND
Adding cell -- xilinx.com:ip:xlconcat:2.1 - spi1_csn_concat
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi1_ss_i_n_VCC
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi1_sclk_i_GND
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi1_s_i_GND
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_1
Adding cell -- analog.com:user:util_adcfifo:1.0 - axi_ad9680_fifo
Adding cell -- analog.com:user:axi_adxcvr:1.0 - axi_ad9680_xcvr
Adding cell -- analog.com:user:axi_ad9680:1.0 - axi_ad9680_core
Adding cell -- analog.com:user:util_cpack:1.0 - axi_ad9680_cpack
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9680_dma
Adding cell -- analog.com:user:util_adxcvr:1.0 - util_daq2_xcvr
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - axi_ad9680_jesd_rstgen
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- zvision:user:format_9234_timestamp:1.0 - format_9234_timestamp_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - sys_ps8_emio_spi1_ss_i_n_VCC1
Adding cell -- xilinx.com:module_ref:start_LD:1.0 - start_LD_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_daq2_xcvr/rx_out_clk_0(clk) and /format_9234_timestamp_0/clk_2x(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /format_9234_timestamp_0/o_ps_irq(intr) and /ila_0/probe5(undef)
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding cell -- analog.com:user:jesd204_rx:1.0 - rx
Successfully read diagram <system> from BD file <D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1582.824 ; gain = 95.387
open_bd_design {D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/system.bd}
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {format_9234_timestamp_0_out_1 }]
true
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A465EC
disconnect_hw_server localhost:3121
open_bd_design {D:/adi_9234/ad9234-6-Laser/daq2_zcu102.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 30 18:16:51 2018...
