{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547474695480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547474695494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 22:04:55 2019 " "Processing started: Mon Jan 14 22:04:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547474695494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547474695494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_udp_pc -c ov7725_rgb565_640x480_udp_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov7725_rgb565_640x480_udp_pc -c ov7725_rgb565_640x480_udp_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547474695509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1547474697083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/eth/udp.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/udp.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_send " "Found entity 1: ip_send" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_receive " "Found entity 1: ip_receive" {  } { { "../rtl/eth/ip_receive.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_receive.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "../rtl/eth/crc32_d4.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/crc32_d4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "../rtl/sdram/sdram_data.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../rtl/sdram/sdram_controller.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_cmd.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data_pkt " "Found entity 1: img_data_pkt" {  } { { "../rtl/img_data_pkt.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sync_fifo_1024x32b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_1024x32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_1024x32b " "Found entity 1: sync_fifo_1024x32b" {  } { { "ipcore/sync_fifo_1024x32b.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/sync_fifo_1024x32b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7725_rgb565_640x480_udp_pc " "Found entity 1: ov7725_rgb565_640x480_udp_pc" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_ov7725_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_ov7725_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov7725_rgb565_cfg " "Found entity 1: i2c_ov7725_rgb565_cfg" {  } { { "../rtl/i2c_ov7725_rgb565_cfg.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_ov7725_rgb565_cfg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/ov7725_rgb565_640x480_udp_pc/rtl/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/ov7725_rgb565_640x480_udp_pc/rtl/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "../rtl/cmos_capture_data.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/cmos_capture_data.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474697675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474697675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov7725_rgb565_640x480_udp_pc " "Elaborating entity \"ov7725_rgb565_640x480_udp_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547474698376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:u_pll_clk " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:u_pll_clk\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_pll_clk" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "altpll_component" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:u_pll_clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:u_pll_clk\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474698832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:u_pll_clk\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:u_pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698833 ""}  } { { "ipcore/pll_clk.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/pll_clk.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547474698833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474698988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474698988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474698989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov7725_rgb565_cfg i2c_ov7725_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov7725_rgb565_cfg\" for hierarchy \"i2c_ov7725_rgb565_cfg:u_i2c_cfg\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_i2c_cfg" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dri " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dri\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_i2c_dri" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 9 i2c_dri.v(81) " "Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547474699036 "|ov7725_rgb565_640x480_udp_pc|i2c_dri:u_i2c_dri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"cmos_capture_data:u_cmos_capture_data\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_cmos_capture_data" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_sdram_top" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_fifo_ctrl" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_wrfifo" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "dcfifo_component" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699224 ""}  } { { "../rtl/sdram/wrfifo.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547474699224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nnl1 " "Found entity 1: dcfifo_nnl1" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nnl1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated " "Elaborating entity \"dcfifo_nnl1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g_gray2bin" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "rdptr_g1p" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nnl1.tdf" "wrptr_g1p" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em31 " "Found entity 1: altsyncram_em31" {  } { { "db/altsyncram_em31.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/altsyncram_em31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_em31 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram " "Elaborating entity \"altsyncram_em31\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|altsyncram_em31:fifo_ram\"" {  } { { "db/dcfifo_nnl1.tdf" "fifo_ram" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_brp" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_nnl1.tdf" "rs_dgwp" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_se9:dffpipe3 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_se9:dffpipe3\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe3" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nnl1.tdf" "ws_dgrp" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nnl1.tdf" "rdempty_eq_comp1_msb" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nnl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "u_rdfifo" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "dcfifo_component" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699902 ""}  } { { "../rtl/sdram/rdfifo.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547474699902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aol1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aol1 " "Found entity 1: dcfifo_aol1" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_aol1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aol1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated " "Elaborating entity \"dcfifo_aol1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474699987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474699987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_aol1.tdf" "rs_dgwp" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_aol1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474699988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_aol1.tdf" "ws_dgrp" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_aol1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_te9:dffpipe4 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_te9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "../rtl/sdram/sdram_top.v" "u_sdram_controller" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_ctrl" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_cmd" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "../rtl/sdram/sdram_controller.v" "u_sdram_data" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data_pkt img_data_pkt:u_img_data_pkt " "Elaborating entity \"img_data_pkt\" for hierarchy \"img_data_pkt:u_img_data_pkt\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_img_data_pkt" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 11 img_data_pkt.v(114) " "Verilog HDL assignment warning at img_data_pkt.v(114): truncated value with size 24 to match size of target (11)" {  } { { "../rtl/img_data_pkt.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547474700073 "|ov7725_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 16 img_data_pkt.v(207) " "Verilog HDL assignment warning at img_data_pkt.v(207): truncated value with size 25 to match size of target (16)" {  } { { "../rtl/img_data_pkt.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547474700074 "|ov7725_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 16 img_data_pkt.v(210) " "Verilog HDL assignment warning at img_data_pkt.v(210): truncated value with size 25 to match size of target (16)" {  } { { "../rtl/img_data_pkt.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547474700074 "|ov7725_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo_1024x32b img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b " "Elaborating entity \"sync_fifo_1024x32b\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\"" {  } { { "../rtl/img_data_pkt.v" "u_sync_fifo_1024x32b" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\"" {  } { { "ipcore/sync_fifo_1024x32b.v" "scfifo_component" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/sync_fifo_1024x32b.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\"" {  } { { "ipcore/sync_fifo_1024x32b.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/sync_fifo_1024x32b.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component " "Instantiated megafunction \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700160 ""}  } { { "ipcore/sync_fifo_1024x32b.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/ipcore/sync_fifo_1024x32b.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1547474700160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7m31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7m31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7m31 " "Found entity 1: scfifo_7m31" {  } { { "db/scfifo_7m31.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/scfifo_7m31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7m31 img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated " "Elaborating entity \"scfifo_7m31\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_dpfifo_es31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_7m31.tdf" "dpfifo" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/scfifo_7m31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|a_fefifo_kae:fifo_state " "Elaborating entity \"a_fefifo_kae\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_es31.tdf" "fifo_state" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_dpfifo_es31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_q911.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_q911.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_q911 " "Found entity 1: dpram_q911" {  } { { "db/dpram_q911.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dpram_q911.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_q911 img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|dpram_q911:FIFOram " "Elaborating entity \"dpram_q911\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|dpram_q911:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_dpfifo_es31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6k1 " "Found entity 1: altsyncram_c6k1" {  } { { "db/altsyncram_c6k1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/altsyncram_c6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6k1 img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|dpram_q911:FIFOram\|altsyncram_c6k1:altsyncram1 " "Elaborating entity \"altsyncram_c6k1\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|dpram_q911:FIFOram\|altsyncram_c6k1:altsyncram1\"" {  } { { "db/dpram_q911.tdf" "altsyncram1" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dpram_q911.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474700522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474700522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"img_data_pkt:u_img_data_pkt\|sync_fifo_1024x32b:u_sync_fifo_1024x32b\|scfifo:scfifo_component\|scfifo_7m31:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_count" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_dpfifo_es31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:u_udp " "Elaborating entity \"udp\" for hierarchy \"udp:u_udp\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "u_udp" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_receive udp:u_udp\|ip_receive:u_ip_receive " "Elaborating entity \"ip_receive\" for hierarchy \"udp:u_udp\|ip_receive:u_ip_receive\"" {  } { { "../rtl/eth/udp.v" "u_ip_receive" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/udp.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_type ip_receive.v(62) " "Verilog HDL or VHDL warning at ip_receive.v(62): object \"eth_type\" assigned a value but never read" {  } { { "../rtl/eth/ip_receive.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_receive.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1547474700535 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_receive:u_ip_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_send udp:u_udp\|ip_send:u_ip_send " "Elaborating entity \"ip_send\" for hierarchy \"udp:u_udp\|ip_send:u_ip_send\"" {  } { { "../rtl/eth/udp.v" "u_ip_send" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/udp.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700536 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[0\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700543 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[1\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[2\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700544 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[3\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[4\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[5\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700545 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[6\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[7\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[8\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700546 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[9\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[10\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[11\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700547 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[12\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] ip_send.v(184) " "Inferred latch for \"eth_head\[13\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700548 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[0\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[1\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[2\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700549 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[3\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[4\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[5\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700550 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[6\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[0\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[1\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[2\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[3\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[4\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[5\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[6\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] ip_send.v(184) " "Inferred latch for \"preamble\[7\]\[7\]\" at ip_send.v(184)" {  } { { "../rtl/eth/ip_send.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/ip_send.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547474700551 "|ov7725_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 udp:u_udp\|crc32_d4:u_crc32_d4 " "Elaborating entity \"crc32_d4\" for hierarchy \"udp:u_udp\|crc32_d4:u_crc32_d4\"" {  } { { "../rtl/eth/udp.v" "u_crc32_d4" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/udp.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547474700552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a124 " "Found entity 1: altsyncram_a124" {  } { { "db/altsyncram_a124.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/altsyncram_a124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474702303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474702303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474702469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474702469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474702564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474702564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474702705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474702705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474702773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474702773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474702888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474702888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474703021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474703021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474703088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474703088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474703200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474703200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547474703277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547474703277 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474703388 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1547474707278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i2c_dri.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" 40 -1 0 } } { "../rtl/sdram/sdram_cmd.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/sdram/sdram_cmd.v" 71 -1 0 } } { "../rtl/img_data_pkt.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/img_data_pkt.v" 61 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" 45 -1 0 } } { "../rtl/eth/crc32_d4.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/eth/crc32_d4.v" 97 -1 0 } } { "db/dcfifo_aol1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_aol1.tdf" 62 2 0 } } { "db/dcfifo_aol1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_aol1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_graycounter_677.tdf" 32 2 0 } } { "../rtl/i2c_dri.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" 59 -1 0 } } { "../rtl/i2c_dri.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/i2c_dri.v" 58 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 60 2 0 } } { "db/dcfifo_nnl1.tdf" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf" 64 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1547474707382 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1547474707383 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547474708063 "|ov7725_rgb565_640x480_udp_pc|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_sgm_ctrl VCC " "Pin \"cam_sgm_ctrl\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547474708063 "|ov7725_rgb565_640x480_udp_pc|cam_sgm_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547474708063 "|ov7725_rgb565_640x480_udp_pc|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547474708063 "|ov7725_rgb565_640x480_udp_pc|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "eth_rst_n VCC " "Pin \"eth_rst_n\" is stuck at VCC" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547474708063 "|ov7725_rgb565_640x480_udp_pc|eth_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547474708063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474708322 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 " "152 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1547474711177 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1547474711807 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1547474711807 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547474711861 "|ov7725_rgb565_640x480_udp_pc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547474711861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474712028 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 109 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1547474713697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547474713784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474713784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_clk " "No output dependent on input pin \"eth_rx_clk\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474714580 "|ov7725_rgb565_640x480_udp_pc|eth_rx_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdv " "No output dependent on input pin \"eth_rxdv\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474714580 "|ov7725_rgb565_640x480_udp_pc|eth_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[3\] " "No output dependent on input pin \"eth_rx_data\[3\]\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474714580 "|ov7725_rgb565_640x480_udp_pc|eth_rx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[2\] " "No output dependent on input pin \"eth_rx_data\[2\]\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474714580 "|ov7725_rgb565_640x480_udp_pc|eth_rx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[1\] " "No output dependent on input pin \"eth_rx_data\[1\]\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474714580 "|ov7725_rgb565_640x480_udp_pc|eth_rx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[0\] " "No output dependent on input pin \"eth_rx_data\[0\]\"" {  } { { "../rtl/ov7725_rgb565_640x480_udp_pc.v" "" { Text "E:/Verilog/ov7725_rgb565_640x480_udp_pc/rtl/ov7725_rgb565_640x480_udp_pc.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547474714580 "|ov7725_rgb565_640x480_udp_pc|eth_rx_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1547474714580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3094 " "Implemented 3094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547474714582 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547474714582 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1547474714582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2901 " "Implemented 2901 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547474714582 ""} { "Info" "ICUT_CUT_TM_RAMS" "118 " "Implemented 118 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547474714582 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1547474714582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547474714582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547474714689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 22:05:14 2019 " "Processing ended: Mon Jan 14 22:05:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547474714689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547474714689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547474714689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547474714689 ""}
