Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 27 22:39:10 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DataMemDirectCache03_timing_summary_routed.rpt -pb DataMemDirectCache03_timing_summary_routed.pb -rpx DataMemDirectCache03_timing_summary_routed.rpx -warn_on_violation
| Design       : DataMemDirectCache03
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  78          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.311       -8.285                     65                   86       95.558        0.000                      0                   86        4.090        0.000                       0                   519  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.311       -8.285                     65                   86       95.558        0.000                      0                   86        4.090        0.000                       0                   519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           65  Failing Endpoints,  Worst Slack       -0.311ns,  Total Violation       -8.285ns
Hold  :            0  Failing Endpoints,  Worst Slack       95.558ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[19]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.239ns (48.260%)  route 2.400ns (51.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.451     8.020    CacheRD[70]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.053     8.073 f  Readhit_OBUF_inst_i_3/O
                         net (fo=82, routed)          0.758     8.831    Readhit_OBUF_inst_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.884 r  u_datamemdirectcache01_i_78/O
                         net (fo=62, routed)          0.926     9.811    u_datamemdirectcache01_i_78_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I5_O)        0.053     9.864 r  u_datamemdirectcache01_i_35/O
                         net (fo=1, routed)           0.265    10.129    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[21]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.239ns (48.764%)  route 2.353ns (51.236%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.451     8.020    CacheRD[70]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.053     8.073 f  Readhit_OBUF_inst_i_3/O
                         net (fo=82, routed)          0.758     8.831    Readhit_OBUF_inst_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.884 r  u_datamemdirectcache01_i_78/O
                         net (fo=62, routed)          0.733     9.618    u_datamemdirectcache01_i_78_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.053     9.671 r  u_datamemdirectcache01_i_23/O
                         net (fo=1, routed)           0.410    10.081    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[33]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 -0.263    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.239ns (48.793%)  route 2.350ns (51.207%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.536     8.106    CacheRD[68]
    SLICE_X41Y69         LUT3 (Prop_lut3_I2_O)        0.053     8.159 r  Readhit_OBUF_inst_i_5_comp/O
                         net (fo=1, routed)           0.580     8.739    Readhit_OBUF_inst_i_5_n_0_repN
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.053     8.792 r  RD_OBUF[31]_inst_i_3_comp/O
                         net (fo=97, routed)          0.766     9.557    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I0_O)        0.053     9.610 r  u_datamemdirectcache01_i_49/O
                         net (fo=1, routed)           0.468    10.078    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[21]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 2.239ns (48.873%)  route 2.342ns (51.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=2, routed)           0.609     8.178    CacheRD[65]
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.231 f  Readhit_OBUF_inst_i_4/O
                         net (fo=81, routed)          0.491     8.722    Readhit_OBUF_inst_i_4_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.053     8.775 r  u_datamemdirectcache01_i_77_comp_10/O
                         net (fo=54, routed)          0.725     9.499    u_datamemdirectcache01_i_77_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I2_O)        0.053     9.552 r  u_datamemdirectcache01_i_33/O
                         net (fo=1, routed)           0.518    10.071    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[23]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.239ns (48.951%)  route 2.335ns (51.049%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.451     8.020    CacheRD[70]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.053     8.073 f  Readhit_OBUF_inst_i_3/O
                         net (fo=82, routed)          0.758     8.831    Readhit_OBUF_inst_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.884 r  u_datamemdirectcache01_i_78/O
                         net (fo=62, routed)          0.763     9.647    u_datamemdirectcache01_i_78_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.053     9.700 r  u_datamemdirectcache01_i_57_comp/O
                         net (fo=1, routed)           0.363    10.063    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[17]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    10.478    
                         clock uncertainty           -0.035    10.443    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIPBDIP[1])
                                                     -0.624     9.819    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[23]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.239ns (49.061%)  route 2.325ns (50.939%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.451     8.020    CacheRD[70]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.053     8.073 f  Readhit_OBUF_inst_i_3/O
                         net (fo=82, routed)          0.758     8.831    Readhit_OBUF_inst_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.884 r  u_datamemdirectcache01_i_78/O
                         net (fo=62, routed)          0.833     9.717    u_datamemdirectcache01_i_78_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.053     9.770 r  u_datamemdirectcache01_i_31/O
                         net (fo=1, routed)           0.283    10.053    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[25]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 2.239ns (49.112%)  route 2.320ns (50.888%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.451     8.020    CacheRD[70]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.053     8.073 f  Readhit_OBUF_inst_i_3/O
                         net (fo=82, routed)          0.758     8.831    Readhit_OBUF_inst_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.884 r  u_datamemdirectcache01_i_78/O
                         net (fo=62, routed)          0.687     9.571    u_datamemdirectcache01_i_78_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I2_O)        0.053     9.624 r  u_datamemdirectcache01_i_44_comp/O
                         net (fo=1, routed)           0.424    10.048    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[15]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 2.239ns (49.145%)  route 2.317ns (50.855%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.536     8.106    CacheRD[68]
    SLICE_X41Y69         LUT3 (Prop_lut3_I2_O)        0.053     8.159 r  Readhit_OBUF_inst_i_5_comp/O
                         net (fo=1, routed)           0.580     8.739    Readhit_OBUF_inst_i_5_n_0_repN
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.053     8.792 r  RD_OBUF[31]_inst_i_3_comp/O
                         net (fo=97, routed)          0.836     9.627    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.053     9.680 r  u_datamemdirectcache01_i_58/O
                         net (fo=1, routed)           0.365    10.045    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[16]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    10.478    
                         clock uncertainty           -0.035    10.443    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.624     9.819    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 2.239ns (49.297%)  route 2.303ns (50.703%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 10.135 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.536     8.106    CacheRD[68]
    SLICE_X41Y69         LUT3 (Prop_lut3_I2_O)        0.053     8.159 r  Readhit_OBUF_inst_i_5_comp/O
                         net (fo=1, routed)           0.580     8.739    Readhit_OBUF_inst_i_5_n_0_repN
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.053     8.792 r  RD_OBUF[31]_inst_i_3_comp/O
                         net (fo=97, routed)          0.706     9.497    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.053     9.550 r  u_datamemdirectcache01_i_16/O
                         net (fo=1, routed)           0.481    10.031    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.914    10.135    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.339    10.473    
                         clock uncertainty           -0.035    10.438    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.624     9.814    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 2.239ns (49.421%)  route 2.291ns (50.579%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.451     8.020    CacheRD[70]
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.053     8.073 f  Readhit_OBUF_inst_i_3/O
                         net (fo=82, routed)          0.758     8.831    Readhit_OBUF_inst_i_3_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.884 r  u_datamemdirectcache01_i_78/O
                         net (fo=62, routed)          0.790     9.674    u_datamemdirectcache01_i_78_n_0
    SLICE_X37Y71         LUT6 (Prop_lut6_I5_O)        0.053     9.727 r  u_datamemdirectcache01_i_32/O
                         net (fo=1, routed)           0.293    10.020    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[24]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.336    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.624     9.818    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 -0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.558ns  (arrival time - required time)
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        0.955ns  (logic 0.452ns (47.343%)  route 0.503ns (52.657%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.045ns = ( 102.045 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.767   102.045    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X40Y68         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   102.342 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/O
                         net (fo=1, routed)           0.000   102.342    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/OB
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.043   102.385 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000   102.385    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/O1
    SLICE_X40Y68         MUXF8 (Prop_muxf8_I1_O)      0.017   102.402 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.180   102.582    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8_n_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.067   102.649 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           0.194   102.844    MemRead[1][8]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.028   102.872 r  u_datamemdirectcache01_i_66/O
                         net (fo=1, routed)           0.128   103.000    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.041     7.559    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.449     7.111    
                         clock uncertainty            0.035     7.146    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPBDIP[0])
                                                      0.296     7.442    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.442    
                         arrival time                         103.000    
  -------------------------------------------------------------------
                         slack                                 95.558    

Slack (MET) :             95.608ns  (arrival time - required time)
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.009ns  (logic 0.452ns (44.815%)  route 0.557ns (55.185%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.045ns = ( 102.045 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.767   102.045    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/WCLK
    SLICE_X38Y70         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   102.342 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_B/O
                         net (fo=1, routed)           0.000   102.342    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OB
    SLICE_X38Y70         MUXF7 (Prop_muxf7_I0_O)      0.043   102.385 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.A/O
                         net (fo=1, routed)           0.000   102.385    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O1
    SLICE_X38Y70         MUXF8 (Prop_muxf8_I1_O)      0.017   102.402 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.161   102.563    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X39Y70         LUT3 (Prop_lut3_I0_O)        0.067   102.630 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.195   102.826    MemRead[1][18]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.028   102.854 r  u_datamemdirectcache01_i_56_comp/O
                         net (fo=1, routed)           0.200   103.054    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.045     7.563    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.449     7.115    
                         clock uncertainty            0.035     7.150    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     7.446    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.446    
                         arrival time                         103.054    
  -------------------------------------------------------------------
                         slack                                 95.608    

Slack (MET) :             95.626ns  (arrival time - required time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        0.971ns  (logic 0.613ns (63.103%)  route 0.358ns (36.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 7.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 102.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.794   102.072    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585   102.657 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=2, routed)           0.212   102.868    CacheRD[63]
    SLICE_X42Y71         LUT6 (Prop_lut6_I4_O)        0.028   102.896 r  u_datamemdirectcache01_i_11/O
                         net (fo=1, routed)           0.147   103.043    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.036     7.554    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.086    
                         clock uncertainty            0.035     7.121    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     7.417    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.417    
                         arrival time                         103.043    
  -------------------------------------------------------------------
                         slack                                 95.626    

Slack (MET) :             95.641ns  (arrival time - required time)
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.020ns  (logic 0.494ns (48.436%)  route 0.526ns (51.564%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.043ns = ( 102.043 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.765   102.043    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/WCLK
    SLICE_X42Y68         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   102.340 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000   102.340    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OB
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.043   102.383 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000   102.383    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O1
    SLICE_X42Y68         MUXF8 (Prop_muxf8_I1_O)      0.017   102.400 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.183   102.583    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.068   102.651 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.241   102.891    MemRead[1][5]
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.069   102.960 r  u_datamemdirectcache01_i_69/O
                         net (fo=1, routed)           0.103   103.063    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.041     7.559    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.091    
                         clock uncertainty            0.035     7.126    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     7.422    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.422    
                         arrival time                         103.063    
  -------------------------------------------------------------------
                         slack                                 95.641    

Slack (MET) :             95.644ns  (arrival time - required time)
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.023ns  (logic 0.452ns (44.178%)  route 0.571ns (55.822%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.046ns = ( 102.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.768   102.046    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/WCLK
    SLICE_X34Y73         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   102.343 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/RAMS64E_B/O
                         net (fo=1, routed)           0.000   102.343    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/OB
    SLICE_X34Y73         MUXF7 (Prop_muxf7_I0_O)      0.043   102.386 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/F7.A/O
                         net (fo=1, routed)           0.000   102.386    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/O1
    SLICE_X34Y73         MUXF8 (Prop_muxf8_I1_O)      0.017   102.403 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28/F8/O
                         net (fo=1, routed)           0.161   102.564    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_28_28_n_0
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.067   102.631 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[28]_INST_0/O
                         net (fo=2, routed)           0.275   102.906    MemRead[1][28]
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.028   102.934 r  u_datamemdirectcache01_i_46/O
                         net (fo=1, routed)           0.136   103.069    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.045     7.563    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.470     7.094    
                         clock uncertainty            0.035     7.129    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     7.425    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.425    
                         arrival time                         103.069    
  -------------------------------------------------------------------
                         slack                                 95.644    

Slack (MET) :             95.646ns  (arrival time - required time)
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.023ns  (logic 0.452ns (44.167%)  route 0.571ns (55.833%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.047ns = ( 102.047 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.769   102.047    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/WCLK
    SLICE_X34Y72         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   102.344 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/O
                         net (fo=1, routed)           0.000   102.344    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/OB
    SLICE_X34Y72         MUXF7 (Prop_muxf7_I0_O)      0.043   102.387 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000   102.387    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O1
    SLICE_X34Y72         MUXF8 (Prop_muxf8_I1_O)      0.017   102.404 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.123   102.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.067   102.594 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           0.313   102.907    MemRead[1][22]
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.028   102.935 r  u_datamemdirectcache01_i_52/O
                         net (fo=1, routed)           0.135   103.071    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.045     7.563    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.470     7.094    
                         clock uncertainty            0.035     7.129    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     7.425    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.425    
                         arrival time                         103.071    
  -------------------------------------------------------------------
                         slack                                 95.646    

Slack (MET) :             95.652ns  (arrival time - required time)
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.027ns  (logic 0.452ns (43.992%)  route 0.575ns (56.008%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 7.559 - 5.000 ) 
    Source Clock Delay      (SCD):    2.046ns = ( 102.046 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.768   102.046    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/WCLK
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   102.343 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/O
                         net (fo=1, routed)           0.000   102.343    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/OB
    SLICE_X42Y65         MUXF7 (Prop_muxf7_I0_O)      0.043   102.386 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F7.A/O
                         net (fo=1, routed)           0.000   102.386    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/O1
    SLICE_X42Y65         MUXF8 (Prop_muxf8_I1_O)      0.017   102.403 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F8/O
                         net (fo=1, routed)           0.131   102.534    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.067   102.601 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=2, routed)           0.292   102.892    MemRead[1][12]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.028   102.920 r  u_datamemdirectcache01_i_62/O
                         net (fo=1, routed)           0.153   103.074    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.041     7.559    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.091    
                         clock uncertainty            0.035     7.126    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     7.422    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -7.422    
                         arrival time                         103.074    
  -------------------------------------------------------------------
                         slack                                 95.652    

Slack (MET) :             95.670ns  (arrival time - required time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.015ns  (logic 0.613ns (60.372%)  route 0.402ns (39.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 7.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 102.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.794   102.072    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585   102.657 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=2, routed)           0.256   102.913    CacheRD[57]
    SLICE_X43Y73         LUT6 (Prop_lut6_I4_O)        0.028   102.941 r  u_datamemdirectcache01_i_17/O
                         net (fo=1, routed)           0.146   103.087    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.036     7.554    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.086    
                         clock uncertainty            0.035     7.121    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     7.417    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.417    
                         arrival time                         103.087    
  -------------------------------------------------------------------
                         slack                                 95.670    

Slack (MET) :             95.673ns  (arrival time - required time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.018ns  (logic 0.613ns (60.205%)  route 0.405ns (39.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 7.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 102.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.794   102.072    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585   102.657 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=2, routed)           0.304   102.961    CacheRD[60]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.028   102.989 r  u_datamemdirectcache01_i_14/O
                         net (fo=1, routed)           0.101   103.090    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.036     7.554    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.086    
                         clock uncertainty            0.035     7.121    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     7.417    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.417    
                         arrival time                         103.090    
  -------------------------------------------------------------------
                         slack                                 95.673    

Slack (MET) :             95.680ns  (arrival time - required time)
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -95.000ns  (clk fall@5.000ns - clk rise@100.000ns)
  Data Path Delay:        1.025ns  (logic 0.613ns (59.783%)  route 0.412ns (40.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 7.554 - 5.000 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 102.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      100.000   100.000 r  
    AL31                                              0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   100.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   101.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   101.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.794   102.072    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585   102.657 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=2, routed)           0.311   102.968    CacheRD[62]
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.028   102.996 r  u_datamemdirectcache01_i_12/O
                         net (fo=1, routed)           0.101   103.097    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.036     7.554    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.086    
                         clock uncertainty            0.035     7.121    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     7.417    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.417    
                         arrival time                         103.097    
  -------------------------------------------------------------------
                         slack                                 95.680    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB18_X3Y26   u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         100.000     97.817     RAMB18_X3Y26   u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X2Y14   u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         100.000     97.817     RAMB36_X2Y14   u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         100.000     97.817     RAMB36_X3Y14   u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         100.000     97.817     RAMB36_X3Y14   u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         100.000     98.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X30Y66   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         95.000      94.090     SLICE_X30Y66   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X24Y74   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X30Y66   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X30Y66   memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.192ns  (logic 3.190ns (22.478%)  route 11.002ns (77.522%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.355     8.397    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.053     8.450 r  RD_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.654     9.104    RD_OBUF[19]_inst_i_3_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.053     9.157 r  RD_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           2.755    11.913    RD_OBUF[19]
    AC29                 OBUF (Prop_obuf_I_O)         2.279    14.192 r  RD_OBUF[19]_inst/O
                         net (fo=0)                   0.000    14.192    RD[19]
    AC29                                                              r  RD[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.090ns  (logic 3.227ns (22.904%)  route 10.863ns (77.096%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.551     8.593    Readhit_OBUF_inst_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.053     8.646 r  RD_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.528     9.174    RD_OBUF[31]_inst_i_2_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.053     9.227 r  RD_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.546    11.774    RD_OBUF[31]
    AH30                 OBUF (Prop_obuf_I_O)         2.316    14.090 r  RD_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.090    RD[31]
    AH30                                                              r  RD[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.087ns  (logic 3.215ns (22.820%)  route 10.872ns (77.180%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.281     8.323    Readhit_OBUF_inst_i_5_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.053     8.376 r  RD_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.456     8.832    RD_OBUF[25]_inst_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.053     8.885 r  RD_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.899    11.783    RD_OBUF[25]
    AF31                 OBUF (Prop_obuf_I_O)         2.304    14.087 r  RD_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.087    RD[25]
    AF31                                                              r  RD[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.011ns  (logic 3.219ns (22.978%)  route 10.792ns (77.022%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.167     8.209    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.053     8.262 r  RD_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.528     8.790    RD_OBUF[28]_inst_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.053     8.843 r  RD_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.859    11.702    RD_OBUF[28]
    AF30                 OBUF (Prop_obuf_I_O)         2.309    14.011 r  RD_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.011    RD[28]
    AF30                                                              r  RD[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.885ns  (logic 3.190ns (22.974%)  route 10.695ns (77.026%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.166     8.208    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.053     8.261 r  RD_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.625     8.885    RD_OBUF[20]_inst_i_2_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.053     8.938 r  RD_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           2.668    11.606    RD_OBUF[20]
    AC28                 OBUF (Prop_obuf_I_O)         2.279    13.885 r  RD_OBUF[20]_inst/O
                         net (fo=0)                   0.000    13.885    RD[20]
    AC28                                                              r  RD[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.871ns  (logic 3.192ns (23.010%)  route 10.679ns (76.990%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.480     8.522    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.053     8.575 r  RD_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.556     9.131    RD_OBUF[23]_inst_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.053     9.184 r  RD_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.406    11.590    RD_OBUF[23]
    AE29                 OBUF (Prop_obuf_I_O)         2.281    13.871 r  RD_OBUF[23]_inst/O
                         net (fo=0)                   0.000    13.871    RD[23]
    AE29                                                              r  RD[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.743ns  (logic 3.540ns (25.756%)  route 10.203ns (74.244%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         2.879     3.631    A_IBUF[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.053     3.684 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.562     6.247    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/A5
    SLICE_X30Y70         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.053     6.300 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.300    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/OD
    SLICE_X30Y70         MUXF7 (Prop_muxf7_I0_O)      0.136     6.436 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/F7.B/O
                         net (fo=1, routed)           0.000     6.436    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/O0
    SLICE_X30Y70         MUXF8 (Prop_muxf8_I0_O)      0.057     6.493 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/F8/O
                         net (fo=1, routed)           0.865     7.357    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.156     7.513 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.992     8.505    MemRead[1][24]
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.053     8.558 r  RD_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.905    11.463    RD_OBUF[24]
    AD29                 OBUF (Prop_obuf_I_O)         2.280    13.743 r  RD_OBUF[24]_inst/O
                         net (fo=0)                   0.000    13.743    RD[24]
    AD29                                                              r  RD[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.495ns  (logic 3.213ns (23.810%)  route 10.282ns (76.190%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          1.904     7.946    Readhit_OBUF_inst_i_5_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I4_O)        0.053     7.999 r  RD_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.478     8.477    RD_OBUF[14]_inst_i_3_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.053     8.530 r  RD_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.663    11.193    RD_OBUF[14]
    AH27                 OBUF (Prop_obuf_I_O)         2.302    13.495 r  RD_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.495    RD[14]
    AH27                                                              r  RD[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            RD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.399ns  (logic 3.207ns (23.938%)  route 10.191ns (76.062%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         5.237     5.989    A_IBUF[7]
    SLICE_X43Y71         LUT4 (Prop_lut4_I1_O)        0.053     6.042 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.254     8.296    Readhit_OBUF_inst_i_5_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.053     8.349 r  RD_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.302     8.652    RD_OBUF[7]_inst_i_3_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.053     8.705 r  RD_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.397    11.102    RD_OBUF[7]
    AF26                 OBUF (Prop_obuf_I_O)         2.296    13.399 r  RD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.399    RD[7]
    AF26                                                              r  RD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            RD[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.319ns  (logic 3.221ns (24.188%)  route 10.097ns (75.812%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM32                                              0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AM32                 IBUF (Prop_ibuf_I_O)         0.762     0.762 r  A_IBUF[9]_inst/O
                         net (fo=326, routed)         4.754     5.516    A_IBUF[9]
    SLICE_X43Y71         LUT5 (Prop_lut5_I1_O)        0.053     5.569 r  Readhit_OBUF_inst_i_2/O
                         net (fo=79, routed)          2.051     7.620    Readhit_OBUF_inst_i_2_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.053     7.673 r  RD_OBUF[26]_inst_i_3/O
                         net (fo=1, routed)           0.457     8.130    RD_OBUF[26]_inst_i_3_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.053     8.183 r  RD_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.835    11.018    RD_OBUF[26]
    AE31                 OBUF (Prop_obuf_I_O)         2.301    13.319 r  RD_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.319    RD[26]
    AE31                                                              r  RD[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            Readhit
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.361ns (48.828%)  route 1.426ns (51.172%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=5, routed)           0.739     0.891    RE_IBUF
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.028     0.919 r  Readhit_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.687     1.607    Readhit_OBUF
    AP32                 OBUF (Prop_obuf_I_O)         1.181     2.787 r  Readhit_OBUF_inst/O
                         net (fo=0)                   0.000     2.787    Readhit
    AP32                                                              r  Readhit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.259ns (39.587%)  route 1.922ns (60.413%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.075     1.219    A_IBUF[2]
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.028     1.247 r  RD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.847     2.094    RD_OBUF[0]
    AC23                 OBUF (Prop_obuf_I_O)         1.087     3.181 r  RD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.181    RD[0]
    AC23                                                              r  RD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.270ns (38.362%)  route 2.040ns (61.638%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.190     1.334    A_IBUF[2]
    SLICE_X43Y72         LUT6 (Prop_lut6_I2_O)        0.028     1.362 r  RD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.212    RD_OBUF[3]
    AD25                 OBUF (Prop_obuf_I_O)         1.098     3.310 r  RD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.310    RD[3]
    AD25                                                              r  RD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.299ns (38.767%)  route 2.051ns (61.233%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.034     1.178    A_IBUF[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.028     1.206 r  RD_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.147     1.352    RD_OBUF[2]_inst_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.028     1.380 r  RD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.870     2.251    RD_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         1.099     3.350 r  RD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.350    RD[2]
    AC24                                                              r  RD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            RD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.354ns (40.390%)  route 1.999ns (59.610%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK33                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AK33                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  A_IBUF[10]_inst/O
                         net (fo=39, routed)          0.905     1.057    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.028     1.085 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.216     1.301    MemRead[0][16]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.028     1.329 r  RD_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.878     2.207    RD_OBUF[16]
    AG28                 OBUF (Prop_obuf_I_O)         1.146     3.353 r  RD_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.353    RD[16]
    AG28                                                              r  RD[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.277ns (37.891%)  route 2.093ns (62.109%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.217     1.360    A_IBUF[2]
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.028     1.388 r  RD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.876     2.265    RD_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.105     3.370 r  RD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.370    RD[1]
    AD24                                                              r  RD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.321ns (37.899%)  route 2.164ns (62.101%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.245     1.389    A_IBUF[2]
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.028     1.417 r  RD_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.470    RD_OBUF[22]_inst_i_3_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.028     1.498 r  RD_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.867     2.364    RD_OBUF[22]
    AE28                 OBUF (Prop_obuf_I_O)         1.121     3.485 r  RD_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.485    RD[22]
    AE28                                                              r  RD[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.496ns  (logic 1.285ns (36.755%)  route 2.211ns (63.245%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.130     1.274    A_IBUF[2]
    SLICE_X41Y75         LUT6 (Prop_lut6_I2_O)        0.028     1.302 r  RD_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.081     2.383    RD_OBUF[20]
    AC28                 OBUF (Prop_obuf_I_O)         1.113     3.496 r  RD_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.496    RD[20]
    AC28                                                              r  RD[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.506ns  (logic 1.308ns (37.298%)  route 2.198ns (62.702%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.116     1.260    A_IBUF[2]
    SLICE_X41Y71         LUT6 (Prop_lut6_I2_O)        0.028     1.288 r  RD_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.082     2.370    RD_OBUF[14]
    AH27                 OBUF (Prop_obuf_I_O)         1.136     3.506 r  RD_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.506    RD[14]
    AH27                                                              r  RD[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.507ns  (logic 1.292ns (36.839%)  route 2.215ns (63.161%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.144 r  A_IBUF[2]_inst/O
                         net (fo=373, routed)         1.135     1.279    A_IBUF[2]
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.028     1.307 r  RD_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           1.080     2.387    RD_OBUF[18]
    AE27                 OBUF (Prop_obuf_I_O)         1.120     3.507 r  RD_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.507    RD[18]
    AE27                                                              r  RD[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.938ns  (logic 4.519ns (41.311%)  route 6.420ns (58.689%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=2, routed)           0.609     8.178    CacheRD[65]
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.231 f  Readhit_OBUF_inst_i_4/O
                         net (fo=81, routed)          2.228    10.459    Readhit_OBUF_inst_i_4_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.053    10.512 r  RD_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           0.678    11.190    RD_OBUF[24]_inst_i_2_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053    11.243 r  RD_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.905    14.148    RD_OBUF[24]
    AD29                 OBUF (Prop_obuf_I_O)         2.280    16.427 r  RD_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.427    RD[24]
    AD29                                                              r  RD[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.851ns  (logic 4.518ns (41.637%)  route 6.333ns (58.363%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.569     8.138    CacheRD[68]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.191 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.355    10.546    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.053    10.599 r  RD_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.654    11.253    RD_OBUF[19]_inst_i_3_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I5_O)        0.053    11.306 r  RD_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           2.755    14.062    RD_OBUF[19]
    AC29                 OBUF (Prop_obuf_I_O)         2.279    16.341 r  RD_OBUF[19]_inst/O
                         net (fo=0)                   0.000    16.341    RD[19]
    AC29                                                              r  RD[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 4.555ns (42.376%)  route 6.194ns (57.624%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.569     8.138    CacheRD[68]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.191 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.551    10.742    Readhit_OBUF_inst_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I3_O)        0.053    10.795 r  RD_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.528    11.323    RD_OBUF[31]_inst_i_2_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.053    11.376 r  RD_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.546    13.923    RD_OBUF[31]
    AH30                 OBUF (Prop_obuf_I_O)         2.316    16.239 r  RD_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.239    RD[31]
    AH30                                                              r  RD[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.747ns  (logic 4.543ns (42.271%)  route 6.204ns (57.729%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.569     8.138    CacheRD[68]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.191 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.281    10.472    Readhit_OBUF_inst_i_5_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.053    10.525 r  RD_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.456    10.981    RD_OBUF[25]_inst_i_3_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.053    11.034 r  RD_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.899    13.932    RD_OBUF[25]
    AF31                 OBUF (Prop_obuf_I_O)         2.304    16.236 r  RD_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.236    RD[25]
    AF31                                                              r  RD[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.671ns  (logic 4.548ns (42.617%)  route 6.123ns (57.383%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.569     8.138    CacheRD[68]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.191 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.167    10.358    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.053    10.411 r  RD_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.528    10.939    RD_OBUF[28]_inst_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.053    10.992 r  RD_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.859    13.851    RD_OBUF[28]
    AF30                 OBUF (Prop_obuf_I_O)         2.309    16.160 r  RD_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.160    RD[28]
    AF30                                                              r  RD[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.617ns  (logic 4.535ns (42.718%)  route 6.082ns (57.282%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[27]
                         net (fo=2, routed)           0.673     8.242    CacheRD[72]
    SLICE_X43Y71         LUT5 (Prop_lut5_I3_O)        0.053     8.295 r  Readhit_OBUF_inst_i_2/O
                         net (fo=79, routed)          2.430    10.725    Readhit_OBUF_inst_i_2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.053    10.778 r  RD_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.581    11.360    RD_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I1_O)        0.053    11.413 r  RD_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.397    13.810    RD_OBUF[7]
    AF26                 OBUF (Prop_obuf_I_O)         2.296    16.106 r  RD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.106    RD[7]
    AF26                                                              r  RD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.556ns  (logic 4.540ns (43.009%)  route 6.016ns (56.991%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[27]
                         net (fo=2, routed)           0.673     8.242    CacheRD[72]
    SLICE_X43Y71         LUT5 (Prop_lut5_I3_O)        0.053     8.295 r  Readhit_OBUF_inst_i_2/O
                         net (fo=79, routed)          2.051    10.347    Readhit_OBUF_inst_i_2_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I1_O)        0.053    10.400 r  RD_OBUF[26]_inst_i_3/O
                         net (fo=1, routed)           0.457    10.856    RD_OBUF[26]_inst_i_3_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I5_O)        0.053    10.909 r  RD_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.835    13.744    RD_OBUF[26]
    AE31                 OBUF (Prop_obuf_I_O)         2.301    16.045 r  RD_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.045    RD[26]
    AE31                                                              r  RD[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.545ns  (logic 4.518ns (42.846%)  route 6.027ns (57.154%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.569     8.138    CacheRD[68]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.191 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.166    10.357    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.053    10.410 r  RD_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.625    11.034    RD_OBUF[20]_inst_i_2_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I1_O)        0.053    11.087 r  RD_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           2.668    13.755    RD_OBUF[20]
    AC28                 OBUF (Prop_obuf_I_O)         2.279    16.034 r  RD_OBUF[20]_inst/O
                         net (fo=0)                   0.000    16.034    RD[20]
    AC28                                                              r  RD[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 4.520ns (42.921%)  route 6.011ns (57.079%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=3, routed)           0.569     8.138    CacheRD[68]
    SLICE_X43Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.191 f  Readhit_OBUF_inst_i_5/O
                         net (fo=81, routed)          2.480    10.671    Readhit_OBUF_inst_i_5_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I3_O)        0.053    10.724 r  RD_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.556    11.280    RD_OBUF[23]_inst_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.053    11.333 r  RD_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.406    13.739    RD_OBUF[23]
    AE29                 OBUF (Prop_obuf_I_O)         2.281    16.020 r  RD_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.020    RD[23]
    AE29                                                              r  RD[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 4.523ns (43.465%)  route 5.883ns (56.535%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         2.019     5.489    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.080     7.569 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=2, routed)           0.609     8.178    CacheRD[65]
    SLICE_X42Y71         LUT4 (Prop_lut4_I2_O)        0.053     8.231 f  Readhit_OBUF_inst_i_4/O
                         net (fo=81, routed)          1.885    10.116    Readhit_OBUF_inst_i_4_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.053    10.169 r  RD_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.687    10.856    RD_OBUF[9]_inst_i_2_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I1_O)        0.053    10.909 r  RD_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.703    13.612    RD_OBUF[9]
    AG27                 OBUF (Prop_obuf_I_O)         2.284    15.896 r  RD_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.896    RD[9]
    AG27                                                              r  RD[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.550ns (56.126%)  route 1.211ns (43.874%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.770     2.048    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/WCLK
    SLICE_X36Y67         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.345 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.345    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/OB
    SLICE_X36Y67         MUXF7 (Prop_muxf7_I0_O)      0.043     2.388 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000     2.388    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/O1
    SLICE_X36Y67         MUXF8 (Prop_muxf8_I1_O)      0.017     2.405 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.123     2.528    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4_n_0
    SLICE_X37Y67         LUT3 (Prop_lut3_I2_O)        0.067     2.595 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           0.201     2.796    MemRead[0][4]
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.028     2.824 r  RD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.887     3.711    RD_OBUF[4]
    AC25                 OBUF (Prop_obuf_I_O)         1.098     4.809 r  RD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.809    RD[4]
    AC25                                                              r  RD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.551ns (54.220%)  route 1.309ns (45.780%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.762     2.040    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/WCLK
    SLICE_X40Y76         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.337 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.337    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/OB
    SLICE_X40Y76         MUXF7 (Prop_muxf7_I0_O)      0.043     2.380 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.380    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/O1
    SLICE_X40Y76         MUXF8 (Prop_muxf8_I1_O)      0.017     2.397 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           0.123     2.520    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.067     2.587 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           0.316     2.903    MemRead[1][2]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.028     2.931 r  RD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.870     3.801    RD_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         1.099     4.900 r  RD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.900    RD[2]
    AC24                                                              r  RD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.573ns (54.744%)  route 1.300ns (45.256%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.769     2.047    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/WCLK
    SLICE_X34Y72         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.344 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.344    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/OB
    SLICE_X34Y72         MUXF7 (Prop_muxf7_I0_O)      0.043     2.387 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000     2.387    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O1
    SLICE_X34Y72         MUXF8 (Prop_muxf8_I1_O)      0.017     2.404 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.123     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.067     2.594 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           0.311     2.905    MemRead[1][22]
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.028     2.933 r  RD_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.867     3.800    RD_OBUF[22]
    AE28                 OBUF (Prop_obuf_I_O)         1.121     4.921 r  RD_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.921    RD[22]
    AE28                                                              r  RD[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.581ns (54.894%)  route 1.299ns (45.106%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.768     2.046    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/WCLK
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.343 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.343    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/OB
    SLICE_X42Y65         MUXF7 (Prop_muxf7_I0_O)      0.043     2.386 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F7.A/O
                         net (fo=1, routed)           0.000     2.386    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/O1
    SLICE_X42Y65         MUXF8 (Prop_muxf8_I1_O)      0.017     2.403 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F8/O
                         net (fo=1, routed)           0.131     2.534    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.067     2.601 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=2, routed)           0.268     2.869    MemRead[1][12]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.028     2.897 r  RD_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.900     3.797    RD_OBUF[12]
    AD26                 OBUF (Prop_obuf_I_O)         1.129     4.926 r  RD_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.926    RD[12]
    AD26                                                              r  RD[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.591ns (55.012%)  route 1.301ns (44.988%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.765     2.043    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/WCLK
    SLICE_X42Y68         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.340 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.340    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OB
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I0_O)      0.043     2.383 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000     2.383    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O1
    SLICE_X42Y68         MUXF8 (Prop_muxf8_I1_O)      0.017     2.400 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.183     2.583    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.068     2.651 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.319     2.970    MemRead[1][5]
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.069     3.039 r  RD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.799     3.839    RD_OBUF[5]
    AE24                 OBUF (Prop_obuf_I_O)         1.097     4.936 r  RD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.936    RD[5]
    AE24                                                              r  RD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.931ns  (logic 1.599ns (54.562%)  route 1.332ns (45.438%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.765     2.043    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/WCLK
    SLICE_X36Y72         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.340 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.340    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OB
    SLICE_X36Y72         MUXF7 (Prop_muxf7_I0_O)      0.043     2.383 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     2.383    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O1
    SLICE_X36Y72         MUXF8 (Prop_muxf8_I1_O)      0.017     2.400 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.267     2.667    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.068     2.735 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.188     2.923    MemRead[1][1]
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.069     2.992 r  RD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.876     3.869    RD_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.105     4.974 r  RD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.974    RD[1]
    AD24                                                              r  RD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.939ns  (logic 1.539ns (52.384%)  route 1.399ns (47.616%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.763     2.041    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X40Y72         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.338 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.338    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OB
    SLICE_X40Y72         MUXF7 (Prop_muxf7_I0_O)      0.043     2.381 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     2.381    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O1
    SLICE_X40Y72         MUXF8 (Prop_muxf8_I1_O)      0.017     2.398 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.123     2.521    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_n_0
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.067     2.588 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           0.429     3.018    MemRead[1][0]
    SLICE_X41Y75         LUT6 (Prop_lut6_I0_O)        0.028     3.046 r  RD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.847     3.893    RD_OBUF[0]
    AC23                 OBUF (Prop_obuf_I_O)         1.087     4.980 r  RD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.980    RD[0]
    AC23                                                              r  RD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.769ns (60.725%)  route 1.144ns (39.275%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.799     2.077    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     2.662 r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           0.186     2.848    CacheRD[10]
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.028     2.876 r  RD_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.122     2.998    RD_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.028     3.026 r  RD_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.836     3.862    RD_OBUF[10]
    AG26                 OBUF (Prop_obuf_I_O)         1.128     4.989 r  RD_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.989    RD[10]
    AG26                                                              r  RD[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.593ns (53.555%)  route 1.381ns (46.445%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.764     2.042    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/WCLK
    SLICE_X38Y76         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.339 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.339    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/OB
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I0_O)      0.043     2.382 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F7.A/O
                         net (fo=1, routed)           0.000     2.382    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/O1
    SLICE_X38Y76         MUXF8 (Prop_muxf8_I1_O)      0.017     2.399 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/F8/O
                         net (fo=1, routed)           0.210     2.609    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3_n_0
    SLICE_X41Y76         LUT3 (Prop_lut3_I0_O)        0.069     2.678 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.322     3.000    MemRead[1][3]
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.069     3.069 r  RD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.850     3.918    RD_OBUF[3]
    AD25                 OBUF (Prop_obuf_I_O)         1.098     5.016 r  RD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.016    RD[3]
    AD25                                                              r  RD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            RD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.584ns (53.033%)  route 1.403ns (46.967%))
  Logic Levels:           5  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         0.767     2.045    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/WCLK
    SLICE_X40Y68         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.342 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.342    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/OB
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I0_O)      0.043     2.385 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000     2.385    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/O1
    SLICE_X40Y68         MUXF8 (Prop_muxf8_I1_O)      0.017     2.402 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.180     2.582    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8_n_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.067     2.649 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           0.224     2.873    MemRead[1][8]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.028     2.901 r  RD_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.999     3.900    RD_OBUF[8]
    AE26                 OBUF (Prop_obuf_I_O)         1.132     5.032 r  RD_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.032    RD[8]
    AE26                                                              r  RD[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          5233 Endpoints
Min Delay          5233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.926ns  (logic 1.359ns (15.228%)  route 7.567ns (84.772%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.342     3.086    A_IBUF[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.053     3.139 r  memcacheData_02_i_10/O
                         net (fo=3, routed)           0.329     3.468    memcacheData_02_i_10_n_0
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.053     3.521 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         2.883     6.404    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A7
    SLICE_X40Y67         MUXF8 (Prop_muxf8_S_O)       0.173     6.577 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           0.756     7.333    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9_n_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.167     7.500 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=2, routed)           0.859     8.360    MemRead[1][9]
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.170     8.530 r  u_datamemdirectcache01_i_65_comp_1/O
                         net (fo=1, routed)           0.397     8.926    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.839ns  (logic 1.251ns (14.156%)  route 7.588ns (85.844%))
  Logic Levels:           7  (IBUF=1 LUT1=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.451     3.195    A_IBUF[2]
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.053     3.248 r  memcacheData_02_i_9/O
                         net (fo=256, routed)         3.603     6.851    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/A0
    SLICE_X42Y66         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.053     6.904 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.904    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/OD
    SLICE_X42Y66         MUXF7 (Prop_muxf7_I0_O)      0.136     7.040 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F7.B/O
                         net (fo=1, routed)           0.000     7.040    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/O0
    SLICE_X42Y66         MUXF8 (Prop_muxf8_I0_O)      0.057     7.097 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F8/O
                         net (fo=1, routed)           0.472     7.568    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.156     7.724 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=2, routed)           0.707     8.431    MemRead[1][12]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.053     8.484 r  u_datamemdirectcache01_i_62/O
                         net (fo=1, routed)           0.355     8.839    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.769ns  (logic 1.446ns (16.494%)  route 7.322ns (83.506%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.342     3.086    A_IBUF[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.053     3.139 r  memcacheData_02_i_10/O
                         net (fo=3, routed)           0.145     3.284    memcacheData_02_i_10_n_0
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.053     3.337 r  memcacheData_02_i_3/O
                         net (fo=384, routed)         2.767     6.104    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/A6
    SLICE_X30Y68         MUXF7 (Prop_muxf7_S_O)       0.203     6.307 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/F7.B/O
                         net (fo=1, routed)           0.000     6.307    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/O0
    SLICE_X30Y68         MUXF8 (Prop_muxf8_I0_O)      0.057     6.364 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11/F8/O
                         net (fo=1, routed)           0.652     7.016    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_11_11_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.167     7.183 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[11]_INST_0/O
                         net (fo=2, routed)           1.148     8.331    MemRead[1][11]
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.170     8.501 r  u_datamemdirectcache01_i_63/O
                         net (fo=1, routed)           0.268     8.769    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.763ns  (logic 1.260ns (14.377%)  route 7.503ns (85.623%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL33                                              0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    AL33                 IBUF (Prop_ibuf_I_O)         0.752     0.752 r  A_IBUF[7]_inst/O
                         net (fo=261, routed)         2.879     3.631    A_IBUF[7]
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.053     3.684 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.562     6.247    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/A5
    SLICE_X30Y70         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.053     6.300 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.300    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/OD
    SLICE_X30Y70         MUXF7 (Prop_muxf7_I0_O)      0.136     6.436 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/F7.B/O
                         net (fo=1, routed)           0.000     6.436    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/O0
    SLICE_X30Y70         MUXF8 (Prop_muxf8_I0_O)      0.057     6.493 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/F8/O
                         net (fo=1, routed)           0.865     7.357    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24_n_0
    SLICE_X37Y70         LUT3 (Prop_lut3_I0_O)        0.156     7.513 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=2, routed)           0.782     8.295    MemRead[1][24]
    SLICE_X43Y70         LUT6 (Prop_lut6_I1_O)        0.053     8.348 r  u_datamemdirectcache01_i_50/O
                         net (fo=1, routed)           0.415     8.763    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 2.758ns (31.635%)  route 5.961ns (68.365%))
  Logic Levels:           7  (IBUF=1 LUT1=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.451     3.195    A_IBUF[2]
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.053     3.248 r  memcacheData_02_i_9/O
                         net (fo=256, routed)         2.056     5.304    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/A0
    SLICE_X40Y66         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.447     6.751 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000     6.751    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/OA
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.123     6.874 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F7.A/O
                         net (fo=1, routed)           0.000     6.874    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/O1
    SLICE_X40Y66         MUXF8 (Prop_muxf8_I1_O)      0.054     6.928 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/F8/O
                         net (fo=1, routed)           0.408     7.336    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.168     7.504 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=2, routed)           0.699     8.203    MemRead[1][13]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.170     8.373 r  u_datamemdirectcache01_i_61/O
                         net (fo=1, routed)           0.346     8.719    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.633ns  (logic 1.231ns (14.262%)  route 7.402ns (85.738%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.342     3.086    A_IBUF[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.053     3.139 r  memcacheData_02_i_10/O
                         net (fo=3, routed)           0.329     3.468    memcacheData_02_i_10_n_0
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.053     3.521 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         3.097     6.618    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/A7
    SLICE_X40Y69         MUXF8 (Prop_muxf8_S_O)       0.173     6.791 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.531     7.322    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I2_O)        0.156     7.478 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           0.767     8.245    MemRead[1][4]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.053     8.298 r  u_datamemdirectcache01_i_70/O
                         net (fo=1, routed)           0.335     8.633    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.542ns  (logic 2.887ns (33.801%)  route 5.655ns (66.199%))
  Logic Levels:           7  (IBUF=1 LUT1=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.451     3.195    A_IBUF[2]
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.053     3.248 r  memcacheData_02_i_9/O
                         net (fo=256, routed)         1.931     5.179    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A0
    SLICE_X42Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.574     6.753 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     6.753    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OA
    SLICE_X42Y68         MUXF7 (Prop_muxf7_I1_O)      0.123     6.876 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000     6.876    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O1
    SLICE_X42Y68         MUXF8 (Prop_muxf8_I1_O)      0.054     6.930 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.451     7.381    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.170     7.551 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.578     8.128    MemRead[1][5]
    SLICE_X43Y67         LUT6 (Prop_lut6_I1_O)        0.170     8.298 r  u_datamemdirectcache01_i_69/O
                         net (fo=1, routed)           0.244     8.542    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.535ns  (logic 1.231ns (14.426%)  route 7.304ns (85.574%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.342     3.086    A_IBUF[2]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.053     3.139 r  memcacheData_02_i_10/O
                         net (fo=3, routed)           0.329     3.468    memcacheData_02_i_10_n_0
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.053     3.521 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         2.700     6.221    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/A7
    SLICE_X30Y69         MUXF8 (Prop_muxf8_S_O)       0.173     6.394 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10/F8/O
                         net (fo=1, routed)           0.610     7.003    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_10_10_n_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.156     7.159 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=2, routed)           1.064     8.224    MemRead[1][10]
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.053     8.277 r  u_datamemdirectcache01_i_64_comp_1/O
                         net (fo=1, routed)           0.259     8.535    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.468ns  (logic 1.380ns (16.301%)  route 7.087ns (83.699%))
  Logic Levels:           7  (IBUF=1 LUT1=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 10.142 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.451     3.195    A_IBUF[2]
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.053     3.248 r  memcacheData_02_i_9/O
                         net (fo=256, routed)         2.865     6.113    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/A0
    SLICE_X36Y69         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.053     6.166 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.166    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/OD
    SLICE_X36Y69         MUXF7 (Prop_muxf7_I0_O)      0.136     6.302 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000     6.302    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/O0
    SLICE_X36Y69         MUXF8 (Prop_muxf8_I0_O)      0.057     6.359 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           0.677     7.036    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27_n_0
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.168     7.204 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=2, routed)           0.821     8.025    MemRead[1][27]
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.170     8.195 r  u_datamemdirectcache01_i_47/O
                         net (fo=1, routed)           0.273     8.468    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.921    10.142    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.440ns  (logic 3.120ns (36.963%)  route 5.320ns (63.037%))
  Logic Levels:           7  (IBUF=1 LUT1=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 10.140 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 f  A_IBUF[2]_inst/O
                         net (fo=373, routed)         2.451     3.195    A_IBUF[2]
    SLICE_X40Y78         LUT1 (Prop_lut1_I0_O)        0.053     3.248 r  memcacheData_02_i_9/O
                         net (fo=256, routed)         1.685     4.933    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/A0
    SLICE_X40Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.937     6.870 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000     6.870    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/OA
    SLICE_X40Y68         MUXF7 (Prop_muxf7_I1_O)      0.123     6.993 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000     6.993    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/O1
    SLICE_X40Y68         MUXF8 (Prop_muxf8_I1_O)      0.054     7.047 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.449     7.497    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8_n_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.156     7.653 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=2, routed)           0.467     8.120    MemRead[1][8]
    SLICE_X41Y67         LUT6 (Prop_lut6_I1_O)        0.053     8.173 r  u_datamemdirectcache01_i_66/O
                         net (fo=1, routed)           0.267     8.440    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.919    10.140    u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X3Y26         RAMB18E1                                     r  u_datamemdirectcache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WD[12]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.131ns (19.266%)  route 0.549ns (80.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM26                                              0.000     0.000 r  WD[12] (IN)
                         net (fo=0)                   0.000     0.000    WD[12]
    AM26                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[12]_inst/O
                         net (fo=18, routed)          0.549     0.680    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/D
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/WCLK
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[12]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.131ns (19.266%)  route 0.549ns (80.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM26                                              0.000     0.000 r  WD[12] (IN)
                         net (fo=0)                   0.000     0.000    WD[12]
    AM26                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[12]_inst/O
                         net (fo=18, routed)          0.549     0.680    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/D
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/WCLK
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_B/CLK

Slack:                    inf
  Source:                 WD[12]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.131ns (19.266%)  route 0.549ns (80.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM26                                              0.000     0.000 r  WD[12] (IN)
                         net (fo=0)                   0.000     0.000    WD[12]
    AM26                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[12]_inst/O
                         net (fo=18, routed)          0.549     0.680    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/D
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/WCLK
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/CLK

Slack:                    inf
  Source:                 WD[12]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.131ns (19.266%)  route 0.549ns (80.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM26                                              0.000     0.000 r  WD[12] (IN)
                         net (fo=0)                   0.000     0.000    WD[12]
    AM26                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[12]_inst/O
                         net (fo=18, routed)          0.549     0.680    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/D
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/WCLK
    SLICE_X42Y65         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_D/CLK

Slack:                    inf
  Source:                 WD[18]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.088ns (12.457%)  route 0.617ns (87.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG25                                              0.000     0.000 r  WD[18] (IN)
                         net (fo=0)                   0.000     0.000    WD[18]
    AG25                 IBUF (Prop_ibuf_I_O)         0.088     0.088 r  WD_IBUF[18]_inst/O
                         net (fo=18, routed)          0.617     0.705    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[18]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.088ns (12.457%)  route 0.617ns (87.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG25                                              0.000     0.000 r  WD[18] (IN)
                         net (fo=0)                   0.000     0.000    WD[18]
    AG25                 IBUF (Prop_ibuf_I_O)         0.088     0.088 r  WD_IBUF[18]_inst/O
                         net (fo=18, routed)          0.617     0.705    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_B/CLK

Slack:                    inf
  Source:                 WD[18]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.088ns (12.457%)  route 0.617ns (87.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG25                                              0.000     0.000 r  WD[18] (IN)
                         net (fo=0)                   0.000     0.000    WD[18]
    AG25                 IBUF (Prop_ibuf_I_O)         0.088     0.088 r  WD_IBUF[18]_inst/O
                         net (fo=18, routed)          0.617     0.705    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_C/CLK

Slack:                    inf
  Source:                 WD[18]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.088ns (12.457%)  route 0.617ns (87.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG25                                              0.000     0.000 r  WD[18] (IN)
                         net (fo=0)                   0.000     0.000    WD[18]
    AG25                 IBUF (Prop_ibuf_I_O)         0.088     0.088 r  WD_IBUF[18]_inst/O
                         net (fo=18, routed)          0.617     0.705    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/D
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.008     2.527    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/WCLK
    SLICE_X38Y69         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_18_18/RAMS64E_D/CLK

Slack:                    inf
  Source:                 WD[19]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.112ns (15.615%)  route 0.606ns (84.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ27                                              0.000     0.000 r  WD[19] (IN)
                         net (fo=0)                   0.000     0.000    WD[19]
    AJ27                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  WD_IBUF[19]_inst/O
                         net (fo=18, routed)          0.606     0.718    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/D
    SLICE_X40Y71         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.004     2.523    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/WCLK
    SLICE_X40Y71         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[19]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.112ns (15.615%)  route 0.606ns (84.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ27                                              0.000     0.000 r  WD[19] (IN)
                         net (fo=0)                   0.000     0.000    WD[19]
    AJ27                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  WD_IBUF[19]_inst/O
                         net (fo=18, routed)          0.606     0.718    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/D
    SLICE_X40Y71         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, routed)         1.004     2.523    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/WCLK
    SLICE_X40Y71         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/RAMS64E_B/CLK





