<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/misc.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">misc.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2insts_2misc_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, 2012-2013, 2017-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2misc_8hh.html">arch/arm/insts/misc.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;std::string</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">   46</a></span>&#160;<a class="code" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">MrsOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordtype">bool</span> foundPsr = <span class="keyword">false</span>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">numSrcRegs</a>(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = <a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">if</span> (!reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>()) {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        }</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            ss &lt;&lt; <span class="stringliteral">&quot;cpsr&quot;</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            foundPsr = <span class="keyword">true</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">MISCREG_SPSR</a>) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            ss &lt;&lt; <span class="stringliteral">&quot;spsr&quot;</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            foundPsr = <span class="keyword">true</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">if</span> (!foundPsr) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        ss &lt;&lt; <span class="stringliteral">&quot;????&quot;</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classMsrBase.html#a96fd9119be2e158e63855576215c0f79">   76</a></span>&#160;<a class="code" href="classMsrBase.html#a96fd9119be2e158e63855576215c0f79">MsrBase::printMsrBase</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(os);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">bool</span> apsr = <span class="keyword">false</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordtype">bool</span> foundPsr = <span class="keyword">false</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">numDestRegs</a>(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = <a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">if</span> (!reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>()) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>) {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            os &lt;&lt; <span class="stringliteral">&quot;cpsr_&quot;</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            foundPsr = <span class="keyword">true</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">MISCREG_SPSR</a>) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 1, 0)) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                os &lt;&lt; <span class="stringliteral">&quot;spsr_&quot;</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                os &lt;&lt; <span class="stringliteral">&quot;apsr_&quot;</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                apsr = <span class="keyword">true</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            foundPsr = <span class="keyword">true</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">if</span> (!foundPsr) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;????&quot;</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 3)) {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordflow">if</span> (apsr) {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            os &lt;&lt; <span class="stringliteral">&quot;nzcvq&quot;</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            os &lt;&lt; <span class="stringliteral">&quot;f&quot;</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 2)) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">if</span> (apsr) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            os &lt;&lt; <span class="stringliteral">&quot;g&quot;</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            os &lt;&lt; <span class="stringliteral">&quot;s&quot;</span>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 1)) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;x&quot;</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(byteMask, 0)) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;c&quot;</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;std::string</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classMsrImmOp.html#a6f3c20482fc918e5851c19ee4a24ad0d">  129</a></span>&#160;<a class="code" href="classMsrImmOp.html#a6f3c20482fc918e5851c19ee4a24ad0d">MsrImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    printMsrBase(ss);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%#x&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;std::string</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classMsrRegOp.html#ab94ecf4504728069832a380b67530f89">  138</a></span>&#160;<a class="code" href="classMsrRegOp.html#ab94ecf4504728069832a380b67530f89">MsrRegOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    printMsrBase(ss);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;std::string</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classMrrcOp.html#a6c60563b9424ca4108c772eaa6222685">  148</a></span>&#160;<a class="code" href="classMrrcOp.html#a6c60563b9424ca4108c772eaa6222685">MrrcOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, dest2);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">printMiscReg</a>(ss, op1);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;std::string</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classMcrrOp.html#a2edd8624aeb1f2cb7fdd0c3332e0604e">  161</a></span>&#160;<a class="code" href="classMcrrOp.html#a2edd8624aeb1f2cb7fdd0c3332e0604e">McrrOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">printMiscReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op2);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;std::string</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classImmOp.html#a78f3808bce58b547acd6ac620b7a4973">  174</a></span>&#160;<a class="code" href="classImmOp.html#a78f3808bce58b547acd6ac620b7a4973">ImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;#%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;std::string</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classRegImmOp.html#aef8883536536989aed0eb5632ced59ea">  183</a></span>&#160;<a class="code" href="classRegImmOp.html#aef8883536536989aed0eb5632ced59ea">RegImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;std::string</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classRegRegOp.html#a5f30b5213f7dbde0bebf5817c975bce9">  193</a></span>&#160;<a class="code" href="classRegRegOp.html#a5f30b5213f7dbde0bebf5817c975bce9">RegRegOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;std::string</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classRegRegRegImmOp.html#ab51305fe900bc438b380e4e58e68fa9f">  204</a></span>&#160;<a class="code" href="classRegRegRegImmOp.html#ab51305fe900bc438b380e4e58e68fa9f">RegRegRegImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op2);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;std::string</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classRegRegRegRegOp.html#a15f386425d948abc4ee2e001ab917ee2">  218</a></span>&#160;<a class="code" href="classRegRegRegRegOp.html#a15f386425d948abc4ee2e001ab917ee2">RegRegRegRegOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op2);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op3);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;std::string</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classRegRegRegOp.html#aa945539b0ed5d957862da6ba74e4bf64">  233</a></span>&#160;<a class="code" href="classRegRegRegOp.html#aa945539b0ed5d957862da6ba74e4bf64">RegRegRegOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op2);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;std::string</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classRegRegImmOp.html#af32367ae661a46dfa49033042ccb07d6">  246</a></span>&#160;<a class="code" href="classRegRegImmOp.html#af32367ae661a46dfa49033042ccb07d6">RegRegImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d&quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;std::string</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classMiscRegRegImmOp.html#aaf05323932052a321530756890ebff30">  258</a></span>&#160;<a class="code" href="classMiscRegRegImmOp.html#aaf05323932052a321530756890ebff30">MiscRegRegImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">printMiscReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;std::string</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classRegMiscRegImmOp.html#afcfd4c1f2b2f7e7d38183e631866a419">  269</a></span>&#160;<a class="code" href="classRegMiscRegImmOp.html#afcfd4c1f2b2f7e7d38183e631866a419">RegMiscRegImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">printMiscReg</a>(ss, op1);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;std::string</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classRegImmImmOp.html#a3fa2270052e14cbf1b434359dc94bcbe">  280</a></span>&#160;<a class="code" href="classRegImmImmOp.html#a3fa2270052e14cbf1b434359dc94bcbe">RegImmImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d, #%d&quot;</span>, imm1, imm2);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;}</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;std::string</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="classRegRegImmImmOp.html#a796f05dd9a4cae90cb377992c8e5fc45">  290</a></span>&#160;<a class="code" href="classRegRegImmImmOp.html#a796f05dd9a4cae90cb377992c8e5fc45">RegRegImmImmOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d, #%d&quot;</span>, imm1, imm2);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;std::string</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classRegImmRegOp.html#a1388a156f68ac5272155c3c7020c9370">  302</a></span>&#160;<a class="code" href="classRegImmRegOp.html#a1388a156f68ac5272155c3c7020c9370">RegImmRegOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d, &quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;std::string</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classRegImmRegShiftOp.html#a8039585b53fd47b7bec0c292a728eace">  313</a></span>&#160;<a class="code" href="classRegImmRegShiftOp.html#a8039585b53fd47b7bec0c292a728eace">RegImmRegShiftOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    std::stringstream <a class="code" href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ss</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">printMnemonic</a>(ss);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, <a class="code" href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">dest</a>);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a>(ss, <span class="stringliteral">&quot;, #%d, &quot;</span>, <a class="code" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2a6d36a46514bb80a0b7e8e09320ece9">printShiftOperand</a>(ss, op1, <span class="keyword">true</span>, shiftAmt, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>, shiftType);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">printIntReg</a>(ss, op1);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">return</span> ss.str();</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;std::string</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classUnknownOp.html#aa3e0e2becc19580db7c9645b1d106cb3">  325</a></span>&#160;<a class="code" href="classUnknownOp.html#aa3e0e2becc19580db7c9645b1d106cb3">UnknownOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%-10s (inst %#08x)&quot;</span>, <span class="stringliteral">&quot;unknown&quot;</span>, <a class="code" href="classArmISA_1_1ArmStaticInst.html#af5bf50de62c50312d739dc1f1081aa5a">encoding</a>());</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classMcrMrcMiscInst.html#af2876e9611c0394be9d7d95bfa1617a8">  330</a></span>&#160;<a class="code" href="classMcrMrcMiscInst.html#af2876e9611c0394be9d7d95bfa1617a8">McrMrcMiscInst::McrMrcMiscInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *_mnemonic, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                               uint64_t _iss, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _miscReg)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(_mnemonic, _machInst, No_OpClass)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsNonSpeculative] = <span class="keyword">true</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">iss</a> = _iss;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <a class="code" href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">miscReg</a> = _miscReg;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classMcrMrcMiscInst.html#a3bc8264f7841ffcd1d69a74e3ec64b04">  340</a></span>&#160;<a class="code" href="classMcrMrcMiscInst.html#a3bc8264f7841ffcd1d69a74e3ec64b04">McrMrcMiscInst::execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)<span class="keyword"> const</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordtype">bool</span> hypTrap = <a class="code" href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">mcrMrc15TrapToHyp</a>(<a class="code" href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">miscReg</a>, xc-&gt;<a class="code" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">tcBase</a>(), <a class="code" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">iss</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordflow">if</span> (hypTrap) {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;HypervisorTrap&gt;(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <a class="code" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">iss</a>,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                                <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d">EC_TRAPPED_CP15_MCR_MRC</a>);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;}</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;std::string</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classMcrMrcMiscInst.html#a89c619f301faa494ed98cce7c6671372">  353</a></span>&#160;<a class="code" href="classMcrMrcMiscInst.html#a89c619f301faa494ed98cce7c6671372">McrMrcMiscInst::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%-10s (pipe flush)&quot;</span>, <a class="code" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a>);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classMcrMrcImplDefined.html#abe019b74cf3851f00a7d15d1e1c30466">  358</a></span>&#160;<a class="code" href="classMcrMrcImplDefined.html#abe019b74cf3851f00a7d15d1e1c30466">McrMrcImplDefined::McrMrcImplDefined</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *_mnemonic,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                     <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, uint64_t _iss,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                     <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> _miscReg)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    : <a class="code" href="classMcrMrcMiscInst.html">McrMrcMiscInst</a>(_mnemonic, _machInst, _iss, _miscReg)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;{}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="classMcrMrcImplDefined.html#a0be3347e795d371d557e1e4e6fbd3583">  365</a></span>&#160;<a class="code" href="classMcrMrcImplDefined.html#a0be3347e795d371d557e1e4e6fbd3583">McrMrcImplDefined::execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)<span class="keyword"> const</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">bool</span> hypTrap = <a class="code" href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">mcrMrc15TrapToHyp</a>(<a class="code" href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">miscReg</a>, xc-&gt;<a class="code" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">tcBase</a>(), <a class="code" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">iss</a>);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">if</span> (hypTrap) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;HypervisorTrap&gt;(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <a class="code" href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">iss</a>,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                                <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d">EC_TRAPPED_CP15_MCR_MRC</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="keywordflow">return</span> std::make_shared&lt;UndefinedInstruction&gt;(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>, <span class="keyword">false</span>,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                                      <a class="code" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a>);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;std::string</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="classMcrMrcImplDefined.html#a87031a6f5f72733608923820907b9524">  379</a></span>&#160;<a class="code" href="classMcrMrcImplDefined.html#a87031a6f5f72733608923820907b9524">McrMrcImplDefined::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%-10s (implementation defined)&quot;</span>, <a class="code" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div><div class="ttc" id="cprintf_8hh_html_a7f1c26b4a52f0946577f75295bb2488f"><div class="ttname"><a href="cprintf_8hh.html#a7f1c26b4a52f0946577f75295bb2488f">ccprintf</a></div><div class="ttdeci">void ccprintf(cp::Print &amp;print)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00131">cprintf.hh:131</a></div></div>
<div class="ttc" id="classMsrRegOp_html_ab94ecf4504728069832a380b67530f89"><div class="ttname"><a href="classMsrRegOp.html#ab94ecf4504728069832a380b67530f89">MsrRegOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00138">misc.cc:138</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a3101a9738abfd897f71c18065e636fd0"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a3101a9738abfd897f71c18065e636fd0">ArmISA::ArmStaticInst::printMnemonic</a></div><div class="ttdeci">void printMnemonic(std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">static_inst.cc:374</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="classStaticInst_html_a35d8e7517d7826b3ba6988dc6f6ec663"><div class="ttname"><a href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">StaticInst::numSrcRegs</a></div><div class="ttdeci">int8_t numSrcRegs() const</div><div class="ttdoc">Number of source registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00133">static_inst.hh:133</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classRegId_html_ac4760027b4fd92b075febb4d7f52a1e6"><div class="ttname"><a href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">RegId::isMiscReg</a></div><div class="ttdeci">bool isMiscReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00167">reg_class.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_ab8127d4ae84490a24e424b7f84c0ebc5"><div class="ttname"><a href="classMcrMrcMiscInst.html#ab8127d4ae84490a24e424b7f84c0ebc5">McrMrcMiscInst::iss</a></div><div class="ttdeci">uint64_t iss</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00386">misc.hh:386</a></div></div>
<div class="ttc" id="classRegRegImmImmOp_html_a796f05dd9a4cae90cb377992c8e5fc45"><div class="ttname"><a href="classRegRegImmImmOp.html#a796f05dd9a4cae90cb377992c8e5fc45">RegRegImmImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00290">misc.cc:290</a></div></div>
<div class="ttc" id="classRegRegRegImmOp_html_ab51305fe900bc438b380e4e58e68fa9f"><div class="ttname"><a href="classRegRegRegImmOp.html#ab51305fe900bc438b380e4e58e68fa9f">RegRegRegImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00204">misc.cc:204</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="classStaticInst_html_a00777dee9811b02022022d0339b7154f"><div class="ttname"><a href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">StaticInst::numDestRegs</a></div><div class="ttdeci">int8_t numDestRegs() const</div><div class="ttdoc">Number of destination registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00135">static_inst.hh:135</a></div></div>
<div class="ttc" id="classMsrBase_html_a96fd9119be2e158e63855576215c0f79"><div class="ttname"><a href="classMsrBase.html#a96fd9119be2e158e63855576215c0f79">MsrBase::printMsrBase</a></div><div class="ttdeci">void printMsrBase(std::ostream &amp;os) const</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00076">misc.cc:76</a></div></div>
<div class="ttc" id="classStaticInst_html_ad25adcfdbeb3d5c0686e7bf5445a8113"><div class="ttname"><a href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">StaticInst::mnemonic</a></div><div class="ttdeci">const char * mnemonic</div><div class="ttdoc">Base mnemonic (e.g., &quot;add&quot;). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00244">static_inst.hh:244</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classStaticInst_html_a68494cbff467222c4911b6587a009cfa"><div class="ttname"><a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">StaticInst::srcRegIdx</a></div><div class="ttdeci">const RegId &amp; srcRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th source reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00220">static_inst.hh:220</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_a89c619f301faa494ed98cce7c6671372"><div class="ttname"><a href="classMcrMrcMiscInst.html#a89c619f301faa494ed98cce7c6671372">McrMrcMiscInst::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00353">misc.cc:353</a></div></div>
<div class="ttc" id="classMcrMrcImplDefined_html_a87031a6f5f72733608923820907b9524"><div class="ttname"><a href="classMcrMrcImplDefined.html#a87031a6f5f72733608923820907b9524">McrMrcImplDefined::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00379">misc.cc:379</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classImmOp_html_a78f3808bce58b547acd6ac620b7a4973"><div class="ttname"><a href="classImmOp.html#a78f3808bce58b547acd6ac620b7a4973">ImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00174">misc.cc:174</a></div></div>
<div class="ttc" id="classMrsOp_html_a59320877c8140a441a555dc55a4068d2"><div class="ttname"><a href="classMrsOp.html#a59320877c8140a441a555dc55a4068d2">MrsOp::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00048">misc.hh:48</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="classRegMiscRegImmOp_html_afcfd4c1f2b2f7e7d38183e631866a419"><div class="ttname"><a href="classRegMiscRegImmOp.html#afcfd4c1f2b2f7e7d38183e631866a419">RegMiscRegImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00269">misc.cc:269</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="classRegRegRegRegOp_html_a15f386425d948abc4ee2e001ab917ee2"><div class="ttname"><a href="classRegRegRegRegOp.html#a15f386425d948abc4ee2e001ab917ee2">RegRegRegRegOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00218">misc.cc:218</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classMiscRegRegImmOp_html_aaf05323932052a321530756890ebff30"><div class="ttname"><a href="classMiscRegRegImmOp.html#aaf05323932052a321530756890ebff30">MiscRegRegImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00258">misc.cc:258</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classRegRegRegOp_html_aa945539b0ed5d957862da6ba74e4bf64"><div class="ttname"><a href="classRegRegRegOp.html#aa945539b0ed5d957862da6ba74e4bf64">RegRegRegOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00233">misc.cc:233</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6b6a2901c5dcc388a446c53a1c30169d">ArmISA::EC_TRAPPED_CP15_MCR_MRC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00616">types.hh:616</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classMcrMrcImplDefined_html_abe019b74cf3851f00a7d15d1e1c30466"><div class="ttname"><a href="classMcrMrcImplDefined.html#abe019b74cf3851f00a7d15d1e1c30466">McrMrcImplDefined::McrMrcImplDefined</a></div><div class="ttdeci">McrMrcImplDefined(const char *_mnemonic, ExtMachInst _machInst, uint64_t _iss, MiscRegIndex _miscReg)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00358">misc.cc:358</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afd464152715801635d3577230b4a5089"><div class="ttname"><a href="namespaceArmISA.html#afd464152715801635d3577230b4a5089">ArmISA::mcrMrc15TrapToHyp</a></div><div class="ttdeci">bool mcrMrc15TrapToHyp(const MiscRegIndex miscReg, ThreadContext *tc, uint32_t iss)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00471">utility.cc:471</a></div></div>
<div class="ttc" id="classRegRegOp_html_a5f30b5213f7dbde0bebf5817c975bce9"><div class="ttname"><a href="classRegRegOp.html#a5f30b5213f7dbde0bebf5817c975bce9">RegRegOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00193">misc.cc:193</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a1993c6b7b90b1ca29ecb3159bd0acd7d"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a1993c6b7b90b1ca29ecb3159bd0acd7d">ArmISA::ArmStaticInst::printIntReg</a></div><div class="ttdeci">void printIntReg(std::ostream &amp;os, RegIndex reg_idx, uint8_t opWidth=0) const</div><div class="ttdoc">Print a register name for disassembly given the unique dependence tag number (FP or int)...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00296">static_inst.cc:296</a></div></div>
<div class="ttc" id="classMrrcOp_html_a6c60563b9424ca4108c772eaa6222685"><div class="ttname"><a href="classMrrcOp.html#a6c60563b9424ca4108c772eaa6222685">MrrcOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00148">misc.cc:148</a></div></div>
<div class="ttc" id="classMsrImmOp_html_a6f3c20482fc918e5851c19ee4a24ad0d"><div class="ttname"><a href="classMsrImmOp.html#a6f3c20482fc918e5851c19ee4a24ad0d">MsrImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00129">misc.cc:129</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a2a6d36a46514bb80a0b7e8e09320ece9"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a2a6d36a46514bb80a0b7e8e09320ece9">ArmISA::ArmStaticInst::printShiftOperand</a></div><div class="ttdeci">void printShiftOperand(std::ostream &amp;os, IntRegIndex rm, bool immShift, uint32_t shiftAmt, IntRegIndex rs, ArmShiftType type) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00493">static_inst.cc:493</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab1b18e0fb80cdb5c2246e2ebcfb325db"><div class="ttname"><a href="namespaceArmISA.html#ab1b18e0fb80cdb5c2246e2ebcfb325db">ArmISA::ss</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00059">miscregs_types.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca629c5a91c7c38b30701184fd3e8c19b8">ArmISA::MISCREG_SPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00059">miscregs.hh:59</a></div></div>
<div class="ttc" id="classRegImmOp_html_aef8883536536989aed0eb5632ced59ea"><div class="ttname"><a href="classRegImmOp.html#aef8883536536989aed0eb5632ced59ea">RegImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00183">misc.cc:183</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6fcf5d70f200e4511a440bf788ea99e8"><div class="ttname"><a href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">ArmISA::imm</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; imm</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classRegImmRegShiftOp_html_a8039585b53fd47b7bec0c292a728eace"><div class="ttname"><a href="classRegImmRegShiftOp.html#a8039585b53fd47b7bec0c292a728eace">RegImmRegShiftOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00313">misc.cc:313</a></div></div>
<div class="ttc" id="classRegRegImmOp_html_af32367ae661a46dfa49033042ccb07d6"><div class="ttname"><a href="classRegRegImmOp.html#af32367ae661a46dfa49033042ccb07d6">RegRegImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00246">misc.cc:246</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a00c2f8099475eeedf72e4dd23d6941ab"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a00c2f8099475eeedf72e4dd23d6941ab">ArmISA::ArmStaticInst::printMiscReg</a></div><div class="ttdeci">void printMiscReg(std::ostream &amp;os, RegIndex reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8cc_source.html#l00367">static_inst.cc:367</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_af2876e9611c0394be9d7d95bfa1617a8"><div class="ttname"><a href="classMcrMrcMiscInst.html#af2876e9611c0394be9d7d95bfa1617a8">McrMrcMiscInst::McrMrcMiscInst</a></div><div class="ttdeci">McrMrcMiscInst(const char *_mnemonic, ExtMachInst _machInst, uint64_t _iss, MiscRegIndex _miscReg)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00330">misc.cc:330</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classMrsOp_html_a45bd008ee85d6adaf3e6732e20514db7"><div class="ttname"><a href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">MrsOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00046">misc.cc:46</a></div></div>
<div class="ttc" id="classMcrrOp_html_a2edd8624aeb1f2cb7fdd0c3332e0604e"><div class="ttname"><a href="classMcrrOp.html#a2edd8624aeb1f2cb7fdd0c3332e0604e">McrrOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00161">misc.cc:161</a></div></div>
<div class="ttc" id="classMcrMrcImplDefined_html_a0be3347e795d371d557e1e4e6fbd3583"><div class="ttname"><a href="classMcrMrcImplDefined.html#a0be3347e795d371d557e1e4e6fbd3583">McrMrcImplDefined::execute</a></div><div class="ttdeci">Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00365">misc.cc:365</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html"><div class="ttname"><a href="classMcrMrcMiscInst.html">McrMrcMiscInst</a></div><div class="ttdoc">Certain mrc/mcr instructions act as nops or flush the pipe based on what register the instruction is ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00383">misc.hh:383</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classExecContext_html_a9194e960e9d0a5dd31c785aea19023b2"><div class="ttname"><a href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">ExecContext::tcBase</a></div><div class="ttdeci">virtual ThreadContext * tcBase()=0</div><div class="ttdoc">Returns a pointer to the ThreadContext. </div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_a3bc8264f7841ffcd1d69a74e3ec64b04"><div class="ttname"><a href="classMcrMrcMiscInst.html#a3bc8264f7841ffcd1d69a74e3ec64b04">McrMrcMiscInst::execute</a></div><div class="ttdeci">Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const override</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00340">misc.cc:340</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classRegImmImmOp_html_a3fa2270052e14cbf1b434359dc94bcbe"><div class="ttname"><a href="classRegImmImmOp.html#a3fa2270052e14cbf1b434359dc94bcbe">RegImmImmOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00280">misc.cc:280</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classMcrMrcMiscInst_html_aee156a21828e7bab3d75a7ad05c2a70a"><div class="ttname"><a href="classMcrMrcMiscInst.html#aee156a21828e7bab3d75a7ad05c2a70a">McrMrcMiscInst::miscReg</a></div><div class="ttdeci">MiscRegIndex miscReg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2misc_8hh_source.html#l00387">misc.hh:387</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2misc_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2misc_8hh.html">misc.hh</a></div></div>
<div class="ttc" id="classUnknownOp_html_aa3e0e2becc19580db7c9645b1d106cb3"><div class="ttname"><a href="classUnknownOp.html#aa3e0e2becc19580db7c9645b1d106cb3">UnknownOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00325">misc.cc:325</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classRegImmRegOp_html_a1388a156f68ac5272155c3c7020c9370"><div class="ttname"><a href="classRegImmRegOp.html#a1388a156f68ac5272155c3c7020c9370">RegImmRegOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2misc_8cc_source.html#l00302">misc.cc:302</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_af5bf50de62c50312d739dc1f1081aa5a"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#af5bf50de62c50312d739dc1f1081aa5a">ArmISA::ArmStaticInst::encoding</a></div><div class="ttdeci">MachInst encoding() const</div><div class="ttdoc">Returns the real encoding of the instruction: the machInst field is in fact always 64 bit wide and co...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00533">static_inst.hh:533</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
