config dummy_root_design;
design cadlib_lib.dummy_root_design:sim_sch_1;
liblist cadlib_lib;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
