FPGA_SPI_VHDL_SPI_MASTER_0_0.vhd,vhdl,xil_defaultlib,../../../bd/FPGA_SPI/ip/FPGA_SPI_VHDL_SPI_MASTER_0_0/sim/FPGA_SPI_VHDL_SPI_MASTER_0_0.vhd,
FPGA_SPI.vhd,vhdl,xil_defaultlib,../../../bd/FPGA_SPI/sim/FPGA_SPI.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
