{"Source Block": ["hdl/library/util_wfifo/util_wfifo.v@195:232@HdlStmProcess", "    end\n\n    assign din_dcnt_s = din_dcnt;\n  end\n  endgenerate\n  always @(posedge din_clk) begin\n    if (din_rst == 1'b1) begin\n      din_enable <= 8'd0;\n      din_wr <= 1'd0;\n      din_waddr <= 'd0;\n      din_req_t <= 1'd0;\n      din_rinit <= 'd0;\n      din_ovf_m1 <= 'd0;\n      din_ovf <= 'd0;\n    end else begin\n      din_enable <= din_enable_s;\n     case (M_MEM_RATIO)\n        8: din_wr <= din_valid_s[0] & din_dcnt_s[0] & din_dcnt_s[1] & din_dcnt_s[2];\n        4: din_wr <= din_valid_s[0] & din_dcnt_s[0] & din_dcnt_s[1];\n        2: din_wr <= din_valid_s[0] & din_dcnt_s[0];\n        default: din_wr <= din_valid_s[0];\n      endcase\n      if (din_wr == 1'b1) begin\n        din_waddr <= din_waddr + 1'b1;\n      end\n      if ((din_wr == 1'b1) && (din_waddr[2:0] == 3'd7)) begin\n        din_req_t <= ~din_req_t;\n        din_rinit <= din_waddr[(ADDRESS_WIDTH-1):3];\n      end\n      din_ovf_m1 <= dout_ovf_d;\n      din_ovf <= din_ovf_m1;\n    end\n  end\n\n  // read interface (bus expansion and/or clock conversion)\n\n  assign dout_req_t_s = dout_req_t_m3 ^ dout_req_t_m2;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[211, "     case (M_MEM_RATIO)\n"]], "Add": [[211, "      case (M_MEM_RATIO)\n"]]}}