$date
  Sun May 26 21:33:09 2024
$end
$timescale
  1ns
$end
$scope module Verilog::main $end
  $var wire 1 main.clk clk $end
  $var reg 32 main.counter counter [31:0] $end
  $var wire 1 main.$live $live $end
$upscope $end
$enddefinitions $end
#0
1main.clk
b11001011110001011101001011001010 main.counter
0main.$live
#1
0main.clk
b11001011110001011101001011001001 main.counter
#2
1main.clk
b11001011110001011101001011001000 main.counter
#3
b11001011110001011101001011000111 main.counter
#4
0main.clk
b11001011110001011101001011000110 main.counter
#5
b11001011110001011101001011000101 main.counter
#6
1main.clk
b11001011110001011101001011000100 main.counter
#7
0main.clk
b11001011110001011101001011000011 main.counter
#8
b11001011110001011101001011000010 main.counter
#9
b11001011110001011101001011000001 main.counter
#10
b11001011110001011101001011000000 main.counter
