5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (hier3.2.vcd) 2 -o (hier3.2.cdd) 2 -v (hier3.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 hier3.2.v 1 14 1
3 0 foo "main.a" 0 hier3.2.v 18 26 1
3 0 bar "main.a.a" 0 hier3.2.v 30 34 1
1 y 1 32 1070004 1 0 0 0 1 17 0 1 0 0 1 0
3 0 bar "main.a.b" 0 hier3.2.v 30 34 1
1 y 2 32 1070004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 bar "main.a.c" 0 hier3.2.v 30 34 1
1 y 3 32 1070004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 test "main.a.t" 0 hier3.2.v 38 48 1
2 1 3d 40 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
4 1 40 8 1 0 0 1
3 1 test.$u0 "main.a.t.$u0" 0 hier3.2.v 0 44 1
2 2 0 41 e0011 1 21008 0 0 1 16 1 0
2 3 1 41 1000a 0 1410 0 0 1 1 main.a.a.y
2 4 37 41 10011 1 1a 2 3
2 5 0 42 20002 1 1008 0 0 32 48 5 0
2 6 2c 42 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 43 e0011 1 21004 0 0 1 16 0 0
2 8 1 43 1000a 0 1410 0 0 1 1 main.a.a.y
2 9 37 43 10011 1 16 7 8
4 4 41 1 11 6 6 4
4 6 42 1 0 9 0 4
4 9 43 1 0 0 0 4
3 0 boo "main.a.t.a" 0 hier3.2.v 52 56 1
1 y 4 54 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 1 main.$u0 "main.$u0" 0 hier3.2.v 0 12 1
