Reduced mips instruction CPU. The following block diagram is the layout for this CPU but it uses a 16 bit instruction length

[[https://github.com/TheProgrammingWizzard/CpE142_MIPs_CPU_limited_nonpipline/blob/master/imgs/block.png|alt=blockdiagram_cpu]]
