
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_29440:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7ffe00; valaddr_reg:x3; val_offset:88320*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88320*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29441:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7fff00; valaddr_reg:x3; val_offset:88323*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88323*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29442:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7fff80; valaddr_reg:x3; val_offset:88326*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88326*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29443:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7fffc0; valaddr_reg:x3; val_offset:88329*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88329*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29444:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7fffe0; valaddr_reg:x3; val_offset:88332*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88332*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29445:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7ffff0; valaddr_reg:x3; val_offset:88335*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88335*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29446:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7ffff8; valaddr_reg:x3; val_offset:88338*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88338*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29447:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7ffffc; valaddr_reg:x3; val_offset:88341*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88341*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29448:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7ffffe; valaddr_reg:x3; val_offset:88344*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88344*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29449:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16d17d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x365127 and fs3 == 1 and fe3 == 0x96 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16d17d; op2val:0x80365127;
op3val:0xcb7fffff; valaddr_reg:x3; val_offset:88347*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88347*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29450:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800000; valaddr_reg:x3; val_offset:88350*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88350*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29451:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800001; valaddr_reg:x3; val_offset:88353*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88353*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29452:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800003; valaddr_reg:x3; val_offset:88356*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88356*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29453:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800007; valaddr_reg:x3; val_offset:88359*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88359*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29454:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080000f; valaddr_reg:x3; val_offset:88362*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88362*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29455:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080001f; valaddr_reg:x3; val_offset:88365*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88365*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29456:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080003f; valaddr_reg:x3; val_offset:88368*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88368*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29457:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080007f; valaddr_reg:x3; val_offset:88371*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88371*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29458:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308000ff; valaddr_reg:x3; val_offset:88374*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88374*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29459:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308001ff; valaddr_reg:x3; val_offset:88377*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88377*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29460:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308003ff; valaddr_reg:x3; val_offset:88380*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88380*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29461:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308007ff; valaddr_reg:x3; val_offset:88383*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88383*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29462:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30800fff; valaddr_reg:x3; val_offset:88386*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88386*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29463:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30801fff; valaddr_reg:x3; val_offset:88389*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88389*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29464:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30803fff; valaddr_reg:x3; val_offset:88392*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88392*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29465:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30807fff; valaddr_reg:x3; val_offset:88395*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88395*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3080ffff; valaddr_reg:x3; val_offset:88398*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88398*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3081ffff; valaddr_reg:x3; val_offset:88401*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88401*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3083ffff; valaddr_reg:x3; val_offset:88404*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88404*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3087ffff; valaddr_reg:x3; val_offset:88407*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88407*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x308fffff; valaddr_reg:x3; val_offset:88410*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88410*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29471:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x309fffff; valaddr_reg:x3; val_offset:88413*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88413*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29472:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30bfffff; valaddr_reg:x3; val_offset:88416*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88416*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29473:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30c00000; valaddr_reg:x3; val_offset:88419*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88419*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29474:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30e00000; valaddr_reg:x3; val_offset:88422*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88422*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29475:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30f00000; valaddr_reg:x3; val_offset:88425*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88425*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29476:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30f80000; valaddr_reg:x3; val_offset:88428*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88428*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29477:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fc0000; valaddr_reg:x3; val_offset:88431*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88431*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29478:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fe0000; valaddr_reg:x3; val_offset:88434*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88434*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29479:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ff0000; valaddr_reg:x3; val_offset:88437*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88437*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29480:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ff8000; valaddr_reg:x3; val_offset:88440*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88440*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29481:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffc000; valaddr_reg:x3; val_offset:88443*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88443*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29482:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffe000; valaddr_reg:x3; val_offset:88446*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88446*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29483:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fff000; valaddr_reg:x3; val_offset:88449*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88449*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29484:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fff800; valaddr_reg:x3; val_offset:88452*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88452*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29485:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffc00; valaddr_reg:x3; val_offset:88455*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88455*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29486:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffe00; valaddr_reg:x3; val_offset:88458*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88458*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29487:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffff00; valaddr_reg:x3; val_offset:88461*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88461*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29488:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffff80; valaddr_reg:x3; val_offset:88464*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88464*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29489:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffffc0; valaddr_reg:x3; val_offset:88467*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88467*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29490:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffffe0; valaddr_reg:x3; val_offset:88470*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88470*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29491:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffff0; valaddr_reg:x3; val_offset:88473*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88473*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29492:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffff8; valaddr_reg:x3; val_offset:88476*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88476*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29493:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffffc; valaddr_reg:x3; val_offset:88479*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88479*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29494:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30fffffe; valaddr_reg:x3; val_offset:88482*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88482*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29495:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x61 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x30ffffff; valaddr_reg:x3; val_offset:88485*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88485*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29496:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f800001; valaddr_reg:x3; val_offset:88488*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88488*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29497:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f800003; valaddr_reg:x3; val_offset:88491*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88491*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29498:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f800007; valaddr_reg:x3; val_offset:88494*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88494*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29499:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3f999999; valaddr_reg:x3; val_offset:88497*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88497*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29500:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:88500*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88500*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29501:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:88503*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88503*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29502:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:88506*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88506*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29503:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:88509*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88509*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29504:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:88512*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88512*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29505:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:88515*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88515*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29506:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:88518*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88518*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29507:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:88521*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88521*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29508:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:88524*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88524*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29509:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:88527*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88527*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29510:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:88530*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88530*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29511:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x16ff50 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3640ab and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f16ff50; op2val:0x3640ab;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:88533*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88533*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbf800001; valaddr_reg:x3; val_offset:88536*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88536*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbf800003; valaddr_reg:x3; val_offset:88539*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88539*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbf800007; valaddr_reg:x3; val_offset:88542*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88542*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbf999999; valaddr_reg:x3; val_offset:88545*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88545*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:88548*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88548*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:88551*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88551*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29518:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:88554*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88554*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29519:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:88557*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88557*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29520:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:88560*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88560*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:88563*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88563*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:88566*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88566*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:88569*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88569*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:88572*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88572*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:88575*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88575*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:88578*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88578*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:88581*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88581*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca000000; valaddr_reg:x3; val_offset:88584*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88584*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca000001; valaddr_reg:x3; val_offset:88587*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88587*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca000003; valaddr_reg:x3; val_offset:88590*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88590*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca000007; valaddr_reg:x3; val_offset:88593*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88593*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca00000f; valaddr_reg:x3; val_offset:88596*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88596*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca00001f; valaddr_reg:x3; val_offset:88599*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88599*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca00003f; valaddr_reg:x3; val_offset:88602*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88602*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca00007f; valaddr_reg:x3; val_offset:88605*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88605*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29536:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca0000ff; valaddr_reg:x3; val_offset:88608*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88608*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29537:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca0001ff; valaddr_reg:x3; val_offset:88611*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88611*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29538:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca0003ff; valaddr_reg:x3; val_offset:88614*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88614*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29539:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca0007ff; valaddr_reg:x3; val_offset:88617*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88617*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29540:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca000fff; valaddr_reg:x3; val_offset:88620*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88620*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29541:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca001fff; valaddr_reg:x3; val_offset:88623*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88623*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29542:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca003fff; valaddr_reg:x3; val_offset:88626*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88626*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29543:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca007fff; valaddr_reg:x3; val_offset:88629*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88629*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29544:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca00ffff; valaddr_reg:x3; val_offset:88632*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88632*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29545:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca01ffff; valaddr_reg:x3; val_offset:88635*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88635*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca03ffff; valaddr_reg:x3; val_offset:88638*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88638*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca07ffff; valaddr_reg:x3; val_offset:88641*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88641*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca0fffff; valaddr_reg:x3; val_offset:88644*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88644*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca1fffff; valaddr_reg:x3; val_offset:88647*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88647*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca3fffff; valaddr_reg:x3; val_offset:88650*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88650*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca400000; valaddr_reg:x3; val_offset:88653*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88653*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca600000; valaddr_reg:x3; val_offset:88656*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88656*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca700000; valaddr_reg:x3; val_offset:88659*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88659*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca780000; valaddr_reg:x3; val_offset:88662*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88662*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7c0000; valaddr_reg:x3; val_offset:88665*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88665*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29556:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7e0000; valaddr_reg:x3; val_offset:88668*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88668*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29557:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7f0000; valaddr_reg:x3; val_offset:88671*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88671*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29558:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7f8000; valaddr_reg:x3; val_offset:88674*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88674*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29559:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7fc000; valaddr_reg:x3; val_offset:88677*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88677*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29560:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7fe000; valaddr_reg:x3; val_offset:88680*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88680*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29561:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7ff000; valaddr_reg:x3; val_offset:88683*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88683*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29562:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7ff800; valaddr_reg:x3; val_offset:88686*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88686*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29563:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7ffc00; valaddr_reg:x3; val_offset:88689*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88689*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29564:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7ffe00; valaddr_reg:x3; val_offset:88692*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88692*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29565:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7fff00; valaddr_reg:x3; val_offset:88695*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88695*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29566:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7fff80; valaddr_reg:x3; val_offset:88698*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88698*0 + 3*230*FLEN/8, x4, x1, x2)

inst_29567:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x17a817 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36044a and fs3 == 1 and fe3 == 0x94 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f17a817; op2val:0x8036044a;
op3val:0xca7fffc0; valaddr_reg:x3; val_offset:88701*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 88701*0 + 3*230*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414162944,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163200,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163328,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163392,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163424,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163440,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163448,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163452,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163454,32,FLEN)
NAN_BOXED(2132201853,32,FLEN)
NAN_BOXED(2151043367,32,FLEN)
NAN_BOXED(3414163455,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694976,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694977,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694979,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694983,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813694991,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695007,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695039,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695103,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695231,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695487,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813695999,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813697023,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813699071,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813703167,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813711359,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813727743,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813760511,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813826047,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(813957119,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(814219263,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(814743551,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(815792127,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(817889279,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(817889280,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(819986432,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821035008,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821559296,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821821440,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(821952512,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822018048,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822050816,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822067200,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822075392,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822079488,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822081536,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822082560,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083072,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083328,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083456,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083520,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083552,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083568,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083576,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083580,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083582,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(822083583,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132213584,32,FLEN)
NAN_BOXED(3555499,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997632,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997633,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997635,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997639,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997647,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997663,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997695,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997759,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388997887,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388998143,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388998655,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3388999679,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389001727,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389005823,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389014015,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389030399,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389063167,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389128703,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389259775,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3389521919,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3390046207,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3391094783,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3393191935,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3393191936,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3395289088,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3396337664,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3396861952,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397124096,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397255168,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397320704,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397353472,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397369856,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397378048,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397382144,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397384192,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397385216,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397385728,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397385984,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397386112,32,FLEN)
NAN_BOXED(2132256791,32,FLEN)
NAN_BOXED(2151023690,32,FLEN)
NAN_BOXED(3397386176,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
