// Seed: 1639388636
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output uwire id_2,
    output supply1 id_3
);
  wire id_5 = id_5;
  assign id_3 = 'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd51
) (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    input uwire id_6,
    input wand id_7,
    output uwire id_8,
    input tri id_9,
    input tri1 id_10,
    input wand _id_11,
    input supply1 id_12
);
  logic [id_11 : -1] id_14;
  ;
  assign id_8 = -1'd0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_8 = ~id_3 ? id_12 | -1 : id_11 ? 1 & -1 : 1;
  wire id_15;
  ;
  wire id_16;
  ;
  wire id_17;
  wire id_18;
endmodule
