// Seed: 3524343863
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd65
) (
    id_1,
    id_2
);
  output reg id_2;
  output wire id_1;
  for (_id_3 = id_3; id_3; id_2 = 1) uwire [-1 : id_3] id_4;
  assign id_4 = 1 == 1'b0;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout logic [7:0] id_1;
  assign id_1[id_4-1 :-1] = 1 >>> 1;
endmodule
