DIR 1ad409917a96efb6187627442b84ed9f
--- pr39339.c.{atmega128}.{s}.{vanilla}.s	2020-08-05 18:58:33.682715055 +0000
+++ pr39339.c.{atmega128}.{s}.{ccmode}.s	2020-08-05 18:58:33.486712993 +0000
@@ -27,21 +27,22 @@
 	ldd r18,Z+6
 	ldd r19,Z+7
 	ldd r24,Z+10
-	ldd r21,Z+11
+	ldd r20,Z+11
 	ldd r25,Z+12
-	ldd r15,Z+13
-	mov r20,r28
-	andi r20,lo8(15)
+	ldd r21,Z+13
+	mov r30,r28
+	andi r30,lo8(15)
+	mov r14,r30
 	ld r30,X+
 	ld r31,X
 	ld __tmp_reg__,Z+
 	ld r31,Z
 	mov r30,__tmp_reg__
 	ldi r26,lo8(6)
-	mov r14,r26
-	mul r14,r16
+	mov r15,r26
+	mul r15,r16
 	movw r26,r0
-	mul r14,r17
+	mul r15,r17
 	add r27,r0
 	clr __zero_reg__
 	add r26,r30
@@ -51,31 +52,32 @@
 	st X,r23
 	sbiw r26,1
 	andi r24,lo8(-16)
-	or r24,r20
+	or r24,r14
 	adiw r26,2
 	st X,r24
 	sbiw r26,2
 	adiw r26,3
-	st X,r21
+	st X,r20
 	sbiw r26,3
 	adiw r26,4
 	st X,r25
 	sbiw r26,4
 	adiw r26,5
-	st X,r15
+	st X,r21
 	subi r16,-1
 	sbci r17,-1
 	sbci r18,-1
 	sbci r19,-1
-	mul r14,r16
+	mul r15,r16
 	movw r26,r0
-	mul r14,r17
+	mul r15,r17
 	add r27,r0
 	clr __zero_reg__
 	add r30,r26
 	adc r31,r27
 	ldi r18,lo8(1)
 	ldi r19,0
+	mov r26,r14
 .L2:
 	cp r18,r28
 	cpc r19,r29
@@ -92,12 +94,12 @@
 	st Z,r22
 	std Z+1,r23
 	andi r24,lo8(-16)
-	or r24,r20
+	or r24,r26
 	ori r25,lo8(1<<6)
 	std Z+2,r24
-	std Z+3,r21
+	std Z+3,r20
 	std Z+4,r25
-	std Z+5,r15
+	std Z+5,r21
 	subi r18,-1
 	sbci r19,-1
 	adiw r30,6
