// Seed: 245608114
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1,
    input tri0 id_2
);
  tri0 id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_7
  );
  assign id_9 = id_6 - 1;
endmodule
module module_2 (
    inout  tri   id_0,
    output wand  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wand  id_5
);
  wire id_7;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire id_9;
  assign id_8 = id_8[1];
endmodule
