{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:31:34 2016 " "Info: Processing started: Sat Nov 12 14:31:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LiningMachine -c LiningMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "LiningMachine EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"LiningMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst2  " "Info: Automatically promoted node CP:inst3\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 0 800 864 48 "inst2" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst3  " "Info: Automatically promoted node CP:inst3\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 80 800 864 128 "inst3" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst4  " "Info: Automatically promoted node CP:inst3\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 168 800 864 216 "inst4" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst6  " "Info: Automatically promoted node CP:inst3\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 344 800 864 392 "inst6" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP:inst3\|inst5  " "Info: Automatically promoted node CP:inst3\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CP.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/CP.bdf" { { 248 800 864 296 "inst5" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP:inst3|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.410 ns register register " "Info: Estimated most critical path is register to register delay of 11.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jicunqi:R0\|inst16 1 REG LAB_X24_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y11; Fanout = 1; REG Node = 'jicunqi:R0\|inst16'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi:R0|inst16 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 472 696 760 552 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.370 ns) 0.635 ns selector:A\|inst23 2 COMB LAB_X24_Y11 20 " "Info: 2: + IC(0.265 ns) + CELL(0.370 ns) = 0.635 ns; Loc. = LAB_X24_Y11; Fanout = 20; COMB Node = 'selector:A\|inst23'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { jicunqi:R0|inst16 selector:A|inst23 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { 240 568 632 288 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.650 ns) 2.552 ns ALU2:inst\|74284:inst2\|72~59 3 COMB LAB_X28_Y9 5 " "Info: 3: + IC(1.267 ns) + CELL(0.650 ns) = 2.552 ns; Loc. = LAB_X28_Y9; Fanout = 5; COMB Node = 'ALU2:inst\|74284:inst2\|72~59'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { selector:A|inst23 ALU2:inst|74284:inst2|72~59 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 1912 368 432 1952 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.080 ns) + CELL(0.206 ns) 4.838 ns ALU2:inst\|74284:inst2\|99~77 4 COMB LAB_X21_Y10 2 " "Info: 4: + IC(2.080 ns) + CELL(0.206 ns) = 4.838 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'ALU2:inst\|74284:inst2\|99~77'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.286 ns" { ALU2:inst|74284:inst2|72~59 ALU2:inst|74284:inst2|99~77 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 5.649 ns ALU2:inst\|74284:inst2\|99~78 5 COMB LAB_X21_Y10 1 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 5.649 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|99~78'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|99~77 ALU2:inst|74284:inst2|99~78 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 6.460 ns ALU2:inst\|74284:inst2\|98 6 COMB LAB_X21_Y10 1 " "Info: 6: + IC(0.441 ns) + CELL(0.370 ns) = 6.460 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|98'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|99~78 ALU2:inst|74284:inst2|98 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 704 1032 1096 744 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 7.271 ns ALU2:inst\|74284:inst2\|107~265 7 COMB LAB_X21_Y10 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 7.271 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|107~265'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU2:inst|74284:inst2|98 ALU2:inst|74284:inst2|107~265 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 1304 1328 1392 1344 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 8.081 ns ALU2:inst\|74284:inst2\|109 8 COMB LAB_X21_Y10 1 " "Info: 8: + IC(0.187 ns) + CELL(0.623 ns) = 8.081 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'ALU2:inst\|74284:inst2\|109'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU2:inst|74284:inst2|107~265 ALU2:inst|74284:inst2|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "h:/quartusii/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 8.891 ns ALU2:inst\|selector:inst24\|inst19~189 9 COMB LAB_X21_Y10 6 " "Info: 9: + IC(0.160 ns) + CELL(0.650 ns) = 8.891 ns; Loc. = LAB_X21_Y10; Fanout = 6; COMB Node = 'ALU2:inst\|selector:inst24\|inst19~189'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU2:inst|74284:inst2|109 ALU2:inst|selector:inst24|inst19~189 } "NODE_NAME" } } { "selector.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/selector.bdf" { { -32 568 632 16 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.108 ns) 11.410 ns jicunqi:R1\|inst12 10 REG LAB_X8_Y12 1 " "Info: 10: + IC(2.411 ns) + CELL(0.108 ns) = 11.410 ns; Loc. = LAB_X8_Y12; Fanout = 1; REG Node = 'jicunqi:R1\|inst12'" {  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.519 ns" { ALU2:inst|selector:inst24|inst19~189 jicunqi:R1|inst12 } "NODE_NAME" } } { "jicunqi.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/jicunqi.bdf" { { 176 544 608 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.807 ns ( 33.37 % ) " "Info: Total cell delay = 3.807 ns ( 33.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.603 ns ( 66.63 % ) " "Info: Total interconnect delay = 7.603 ns ( 66.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { jicunqi:R0|inst16 selector:A|inst23 ALU2:inst|74284:inst2|72~59 ALU2:inst|74284:inst2|99~77 ALU2:inst|74284:inst2|99~78 ALU2:inst|74284:inst2|98 ALU2:inst|74284:inst2|107~265 ALU2:inst|74284:inst2|109 ALU2:inst|selector:inst24|inst19~189 jicunqi:R1|inst12 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D7 0 " "Info: Pin \"RAM-D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D6 0 " "Info: Pin \"RAM-D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D5 0 " "Info: Pin \"RAM-D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D4 0 " "Info: Pin \"RAM-D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D3 0 " "Info: Pin \"RAM-D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D2 0 " "Info: Pin \"RAM-D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D1 0 " "Info: Pin \"RAM-D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-D0 0 " "Info: Pin \"RAM-D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A7 0 " "Info: Pin \"RAM-A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A6 0 " "Info: Pin \"RAM-A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A5 0 " "Info: Pin \"RAM-A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A4 0 " "Info: Pin \"RAM-A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A3 0 " "Info: Pin \"RAM-A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A2 0 " "Info: Pin \"RAM-A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A1 0 " "Info: Pin \"RAM-A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-A0 0 " "Info: Pin \"RAM-A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r00 0 " "Info: Pin \"r00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r01 0 " "Info: Pin \"r01\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r02 0 " "Info: Pin \"r02\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r03 0 " "Info: Pin \"r03\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r04 0 " "Info: Pin \"r04\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r05 0 " "Info: Pin \"r05\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r06 0 " "Info: Pin \"r06\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r07 0 " "Info: Pin \"r07\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SIGNAL:inst10\|WNR:inst2\|inst13~20 " "Info: Following pins have the same output enable: SIGNAL:inst10\|WNR:inst2\|inst13~20" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D7 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D7 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D7 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D7" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 376 944 1120 392 "RAM-D7" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D6 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D6 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D6 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D6" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 392 944 1120 408 "RAM-D6" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D5 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D5 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D5 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D5" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 408 944 1120 424 "RAM-D5" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D4 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D4 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D4 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D4" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 424 944 1120 440 "RAM-D4" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D3 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D3 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D3 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D3" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 440 944 1120 456 "RAM-D3" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D2 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D2 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D2 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D2" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 456 944 1120 472 "RAM-D2" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D1 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D1 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D1 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D1" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 472 944 1120 488 "RAM-D1" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM-D0 3.3-V LVTTL " "Info: Type bi-directional pin RAM-D0 uses the 3.3-V LVTTL I/O standard" {  } { { "h:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusii/quartus/bin/pin_planner.ppl" { RAM-D0 } } } { "h:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM-D0" } } } } { "LiningMachine.bdf" "" { Schematic "H:/01大学课程文件/计算机组成原理课程设计/LiningMachine/LiningMachine.bdf" { { 488 944 1120 504 "RAM-D0" "" } } } } { "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM-D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:31:36 2016 " "Info: Processing ended: Sat Nov 12 14:31:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
