INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/tb_memo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/tb_memo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/tb_memo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/tb_memo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/tb_memo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/tb_memo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/BINARIO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BINARIO
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/ULATOPLEVEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ULATOPLEVEL
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/basico.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity basico
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/conversor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/conversor7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity conversor7seg
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/decimal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decimal
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/divclock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divclock
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/hexa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hexa
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/memoria.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memoria
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/mux_erro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_erro
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/mux_over.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_over
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/muxprog.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity muxprog
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/octal.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity octal
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/topleveldecod.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topleveldecod
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sim_1/new/ULATOPLEVEL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ULATOPLEVEL_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/media/anderson/Dados/Vivado_linux/projeto_final_PED/projeto_final_PED.srcs/sources_1/new/ULATOPLEVEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ULATOPLEVEL
