
*** Running vivado
    with args -log design_1_gnd_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_gnd_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_gnd_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 338.855 ; gain = 78.512
INFO: [Synth 8-638] synthesizing module 'design_1_gnd_0' [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_gnd_0/synth/design_1_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_gnd_0' (2#1) [c:/TEMP/3610_4/1788287_1799919/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_gnd_0/synth/design_1_gnd_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 379.188 ; gain = 118.844
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 379.188 ; gain = 118.844
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 594.434 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 594.434 ; gain = 334.090
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 594.434 ; gain = 334.090
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 594.434 ; gain = 334.090
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 594.434 ; gain = 334.090
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 594.434 ; gain = 334.090
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 639.313 ; gain = 378.969
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 639.313 ; gain = 378.969
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:19 . Memory (MB): peak = 649.457 ; gain = 389.113
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:20 . Memory (MB): peak = 649.457 ; gain = 389.113
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 667.055 ; gain = 407.340
