
test_dma_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb84  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800bd28  0800bd28  0000cd28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1a8  0800c1a8  0000e1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1a8  0800c1a8  0000d1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1b0  0800c1b0  0000e1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1b0  0800c1b0  0000d1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c1b4  0800c1b4  0000d1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800c1b8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cec  200001e4  0800c39c  0000e1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ed0  0800c39c  0000eed0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a280  00000000  00000000  0000e214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040b1  00000000  00000000  00028494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  0002c548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001151  00000000  00000000  0002db80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa6f  00000000  00000000  0002ecd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c65f  00000000  00000000  00049740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c043  00000000  00000000  00065d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101de2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f3c  00000000  00000000  00101e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00108d64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bd0c 	.word	0x0800bd0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800bd0c 	.word	0x0800bd0c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9a0 	b.w	8000f90 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff33 	bl	8000adc <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fca9 	bl	80005f8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc2a 	bl	8000504 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fca0 	bl	80005f8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff fae2 	bl	8000288 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	460c      	mov	r4, r1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d14e      	bne.n	8000d7e <__udivmoddi4+0xaa>
 8000ce0:	4694      	mov	ip, r2
 8000ce2:	458c      	cmp	ip, r1
 8000ce4:	4686      	mov	lr, r0
 8000ce6:	fab2 f282 	clz	r2, r2
 8000cea:	d962      	bls.n	8000db2 <__udivmoddi4+0xde>
 8000cec:	b14a      	cbz	r2, 8000d02 <__udivmoddi4+0x2e>
 8000cee:	f1c2 0320 	rsb	r3, r2, #32
 8000cf2:	4091      	lsls	r1, r2
 8000cf4:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f f68c 	uxth.w	r6, ip
 8000d0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb07 1114 	mls	r1, r7, r4, r1
 8000d16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1a:	fb04 f106 	mul.w	r1, r4, r6
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x64>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d2a:	f080 8112 	bcs.w	8000f52 <__udivmoddi4+0x27e>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 810f 	bls.w	8000f52 <__udivmoddi4+0x27e>
 8000d34:	3c02      	subs	r4, #2
 8000d36:	4463      	add	r3, ip
 8000d38:	1a59      	subs	r1, r3, r1
 8000d3a:	fa1f f38e 	uxth.w	r3, lr
 8000d3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d42:	fb07 1110 	mls	r1, r7, r0, r1
 8000d46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d4a:	fb00 f606 	mul.w	r6, r0, r6
 8000d4e:	429e      	cmp	r6, r3
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x94>
 8000d52:	eb1c 0303 	adds.w	r3, ip, r3
 8000d56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5a:	f080 80fc 	bcs.w	8000f56 <__udivmoddi4+0x282>
 8000d5e:	429e      	cmp	r6, r3
 8000d60:	f240 80f9 	bls.w	8000f56 <__udivmoddi4+0x282>
 8000d64:	4463      	add	r3, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	1b9b      	subs	r3, r3, r6
 8000d6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11d      	cbz	r5, 8000d7a <__udivmoddi4+0xa6>
 8000d72:	40d3      	lsrs	r3, r2
 8000d74:	2200      	movs	r2, #0
 8000d76:	e9c5 3200 	strd	r3, r2, [r5]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d905      	bls.n	8000d8e <__udivmoddi4+0xba>
 8000d82:	b10d      	cbz	r5, 8000d88 <__udivmoddi4+0xb4>
 8000d84:	e9c5 0100 	strd	r0, r1, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4608      	mov	r0, r1
 8000d8c:	e7f5      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000d8e:	fab3 f183 	clz	r1, r3
 8000d92:	2900      	cmp	r1, #0
 8000d94:	d146      	bne.n	8000e24 <__udivmoddi4+0x150>
 8000d96:	42a3      	cmp	r3, r4
 8000d98:	d302      	bcc.n	8000da0 <__udivmoddi4+0xcc>
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	f0c0 80f0 	bcc.w	8000f80 <__udivmoddi4+0x2ac>
 8000da0:	1a86      	subs	r6, r0, r2
 8000da2:	eb64 0303 	sbc.w	r3, r4, r3
 8000da6:	2001      	movs	r0, #1
 8000da8:	2d00      	cmp	r5, #0
 8000daa:	d0e6      	beq.n	8000d7a <__udivmoddi4+0xa6>
 8000dac:	e9c5 6300 	strd	r6, r3, [r5]
 8000db0:	e7e3      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000db2:	2a00      	cmp	r2, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x204>
 8000db8:	eba1 040c 	sub.w	r4, r1, ip
 8000dbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc0:	fa1f f78c 	uxth.w	r7, ip
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dce:	fb08 4416 	mls	r4, r8, r6, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb07 f006 	mul.w	r0, r7, r6
 8000dda:	4298      	cmp	r0, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x11c>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x11a>
 8000de8:	4298      	cmp	r0, r3
 8000dea:	f200 80cd 	bhi.w	8000f88 <__udivmoddi4+0x2b4>
 8000dee:	4626      	mov	r6, r4
 8000df0:	1a1c      	subs	r4, r3, r0
 8000df2:	fa1f f38e 	uxth.w	r3, lr
 8000df6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000dfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e02:	fb00 f707 	mul.w	r7, r0, r7
 8000e06:	429f      	cmp	r7, r3
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x148>
 8000e0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x146>
 8000e14:	429f      	cmp	r7, r3
 8000e16:	f200 80b0 	bhi.w	8000f7a <__udivmoddi4+0x2a6>
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	1bdb      	subs	r3, r3, r7
 8000e1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e22:	e7a5      	b.n	8000d70 <__udivmoddi4+0x9c>
 8000e24:	f1c1 0620 	rsb	r6, r1, #32
 8000e28:	408b      	lsls	r3, r1
 8000e2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2e:	431f      	orrs	r7, r3
 8000e30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e34:	fa04 f301 	lsl.w	r3, r4, r1
 8000e38:	ea43 030c 	orr.w	r3, r3, ip
 8000e3c:	40f4      	lsrs	r4, r6
 8000e3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e42:	0c38      	lsrs	r0, r7, #16
 8000e44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e48:	fbb4 fef0 	udiv	lr, r4, r0
 8000e4c:	fa1f fc87 	uxth.w	ip, r7
 8000e50:	fb00 441e 	mls	r4, r0, lr, r4
 8000e54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e58:	fb0e f90c 	mul.w	r9, lr, ip
 8000e5c:	45a1      	cmp	r9, r4
 8000e5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e62:	d90a      	bls.n	8000e7a <__udivmoddi4+0x1a6>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e6a:	f080 8084 	bcs.w	8000f76 <__udivmoddi4+0x2a2>
 8000e6e:	45a1      	cmp	r9, r4
 8000e70:	f240 8081 	bls.w	8000f76 <__udivmoddi4+0x2a2>
 8000e74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	eba4 0409 	sub.w	r4, r4, r9
 8000e7e:	fa1f f983 	uxth.w	r9, r3
 8000e82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e86:	fb00 4413 	mls	r4, r0, r3, r4
 8000e8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x1d2>
 8000e96:	193c      	adds	r4, r7, r4
 8000e98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e9c:	d267      	bcs.n	8000f6e <__udivmoddi4+0x29a>
 8000e9e:	45a4      	cmp	ip, r4
 8000ea0:	d965      	bls.n	8000f6e <__udivmoddi4+0x29a>
 8000ea2:	3b02      	subs	r3, #2
 8000ea4:	443c      	add	r4, r7
 8000ea6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eaa:	fba0 9302 	umull	r9, r3, r0, r2
 8000eae:	eba4 040c 	sub.w	r4, r4, ip
 8000eb2:	429c      	cmp	r4, r3
 8000eb4:	46ce      	mov	lr, r9
 8000eb6:	469c      	mov	ip, r3
 8000eb8:	d351      	bcc.n	8000f5e <__udivmoddi4+0x28a>
 8000eba:	d04e      	beq.n	8000f5a <__udivmoddi4+0x286>
 8000ebc:	b155      	cbz	r5, 8000ed4 <__udivmoddi4+0x200>
 8000ebe:	ebb8 030e 	subs.w	r3, r8, lr
 8000ec2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ec6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eca:	40cb      	lsrs	r3, r1
 8000ecc:	431e      	orrs	r6, r3
 8000ece:	40cc      	lsrs	r4, r1
 8000ed0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	e750      	b.n	8000d7a <__udivmoddi4+0xa6>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ee0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ee4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ee8:	4094      	lsls	r4, r2
 8000eea:	430c      	orrs	r4, r1
 8000eec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ef0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ef4:	fa1f f78c 	uxth.w	r7, ip
 8000ef8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000efc:	fb08 3110 	mls	r1, r8, r0, r3
 8000f00:	0c23      	lsrs	r3, r4, #16
 8000f02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f06:	fb00 f107 	mul.w	r1, r0, r7
 8000f0a:	4299      	cmp	r1, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x24c>
 8000f0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f16:	d22c      	bcs.n	8000f72 <__udivmoddi4+0x29e>
 8000f18:	4299      	cmp	r1, r3
 8000f1a:	d92a      	bls.n	8000f72 <__udivmoddi4+0x29e>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4463      	add	r3, ip
 8000f20:	1a5b      	subs	r3, r3, r1
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f28:	fb08 3311 	mls	r3, r8, r1, r3
 8000f2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f30:	fb01 f307 	mul.w	r3, r1, r7
 8000f34:	42a3      	cmp	r3, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x276>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f40:	d213      	bcs.n	8000f6a <__udivmoddi4+0x296>
 8000f42:	42a3      	cmp	r3, r4
 8000f44:	d911      	bls.n	8000f6a <__udivmoddi4+0x296>
 8000f46:	3902      	subs	r1, #2
 8000f48:	4464      	add	r4, ip
 8000f4a:	1ae4      	subs	r4, r4, r3
 8000f4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f50:	e739      	b.n	8000dc6 <__udivmoddi4+0xf2>
 8000f52:	4604      	mov	r4, r0
 8000f54:	e6f0      	b.n	8000d38 <__udivmoddi4+0x64>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e706      	b.n	8000d68 <__udivmoddi4+0x94>
 8000f5a:	45c8      	cmp	r8, r9
 8000f5c:	d2ae      	bcs.n	8000ebc <__udivmoddi4+0x1e8>
 8000f5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f66:	3801      	subs	r0, #1
 8000f68:	e7a8      	b.n	8000ebc <__udivmoddi4+0x1e8>
 8000f6a:	4631      	mov	r1, r6
 8000f6c:	e7ed      	b.n	8000f4a <__udivmoddi4+0x276>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	e799      	b.n	8000ea6 <__udivmoddi4+0x1d2>
 8000f72:	4630      	mov	r0, r6
 8000f74:	e7d4      	b.n	8000f20 <__udivmoddi4+0x24c>
 8000f76:	46d6      	mov	lr, sl
 8000f78:	e77f      	b.n	8000e7a <__udivmoddi4+0x1a6>
 8000f7a:	4463      	add	r3, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e74d      	b.n	8000e1c <__udivmoddi4+0x148>
 8000f80:	4606      	mov	r6, r0
 8000f82:	4623      	mov	r3, r4
 8000f84:	4608      	mov	r0, r1
 8000f86:	e70f      	b.n	8000da8 <__udivmoddi4+0xd4>
 8000f88:	3e02      	subs	r6, #2
 8000f8a:	4463      	add	r3, ip
 8000f8c:	e730      	b.n	8000df0 <__udivmoddi4+0x11c>
 8000f8e:	bf00      	nop

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <as5600_read>:

#define AS5600_REG_ANGLE_H   0x0E
#define AS5600_REG_ANGLE_L   0x0F

static bool as5600_read(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af02      	add	r7, sp, #8
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c3, (AS5600_I2C_ADDR << 1), &reg, 1, 5) != HAL_OK)
 8000fa4:	1dfa      	adds	r2, r7, #7
 8000fa6:	2305      	movs	r3, #5
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	216c      	movs	r1, #108	@ 0x6c
 8000fae:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <as5600_read+0x50>)
 8000fb0:	f002 fc46 	bl	8003840 <HAL_I2C_Master_Transmit>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <as5600_read+0x2a>
        return false;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e00d      	b.n	8000fda <as5600_read+0x46>

    if (HAL_I2C_Master_Receive(&hi2c3, (AS5600_I2C_ADDR << 1), buf, len, 5) != HAL_OK)
 8000fbe:	88bb      	ldrh	r3, [r7, #4]
 8000fc0:	2205      	movs	r2, #5
 8000fc2:	9200      	str	r2, [sp, #0]
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	216c      	movs	r1, #108	@ 0x6c
 8000fc8:	4806      	ldr	r0, [pc, #24]	@ (8000fe4 <as5600_read+0x50>)
 8000fca:	f002 fd37 	bl	8003a3c <HAL_I2C_Master_Receive>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <as5600_read+0x44>
        return false;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	e000      	b.n	8000fda <as5600_read+0x46>

    return true;
 8000fd8:	2301      	movs	r3, #1
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000d1c 	.word	0x20000d1c

08000fe8 <AS5600_ReadRaw12>:

bool AS5600_ReadRaw12(uint16_t *raw12)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    if (!as5600_read(AS5600_REG_ANGLE_H, data, 2))
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	200e      	movs	r0, #14
 8000ffa:	f7ff ffcb 	bl	8000f94 <as5600_read>
 8000ffe:	4603      	mov	r3, r0
 8001000:	f083 0301 	eor.w	r3, r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <AS5600_ReadRaw12+0x26>
        return false;
 800100a:	2300      	movs	r3, #0
 800100c:	e00d      	b.n	800102a <AS5600_ReadRaw12+0x42>

    *raw12 = ((uint16_t)data[0] << 8 | data[1]) & 0x0FFF;
 800100e:	7b3b      	ldrb	r3, [r7, #12]
 8001010:	021b      	lsls	r3, r3, #8
 8001012:	b21a      	sxth	r2, r3
 8001014:	7b7b      	ldrb	r3, [r7, #13]
 8001016:	b21b      	sxth	r3, r3
 8001018:	4313      	orrs	r3, r2
 800101a:	b21b      	sxth	r3, r3
 800101c:	b29b      	uxth	r3, r3
 800101e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001022:	b29a      	uxth	r2, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	801a      	strh	r2, [r3, #0]
    return true;
 8001028:	2301      	movs	r3, #1
}
 800102a:	4618      	mov	r0, r3
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <MX_DMA_Init+0x3c>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	4a0b      	ldr	r2, [pc, #44]	@ (8001070 <MX_DMA_Init+0x3c>)
 8001044:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001048:	6313      	str	r3, [r2, #48]	@ 0x30
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <MX_DMA_Init+0x3c>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2105      	movs	r1, #5
 800105a:	2010      	movs	r0, #16
 800105c:	f001 fce2 	bl	8002a24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001060:	2010      	movs	r0, #16
 8001062:	f001 fcfb 	bl	8002a5c <HAL_NVIC_EnableIRQ>

}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800

08001074 <print_pos>:
osThreadId Encoder_taskHandle;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void print_pos()
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
	hope = (int16_t)((float)motor.currPos)*ENCODER_RESOLUTION/FULL_REVOLUTION;
 800107a:	4b14      	ldr	r3, [pc, #80]	@ (80010cc <print_pos+0x58>)
 800107c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001086:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800108a:	ee17 3a90 	vmov	r3, s15
 800108e:	b21b      	sxth	r3, r3
 8001090:	031b      	lsls	r3, r3, #12
 8001092:	4a0f      	ldr	r2, [pc, #60]	@ (80010d0 <print_pos+0x5c>)
 8001094:	fb82 1203 	smull	r1, r2, r2, r3
 8001098:	12d2      	asrs	r2, r2, #11
 800109a:	17db      	asrs	r3, r3, #31
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	b29a      	uxth	r2, r3
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <print_pos+0x60>)
 80010a2:	801a      	strh	r2, [r3, #0]
	hope = hope%ENCODER_RESOLUTION;
 80010a4:	4b0b      	ldr	r3, [pc, #44]	@ (80010d4 <print_pos+0x60>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <print_pos+0x60>)
 80010b2:	801a      	strh	r2, [r3, #0]
	int16_t curpos = motor.currPos;
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <print_pos+0x58>)
 80010b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010b8:	80fb      	strh	r3, [r7, #6]
	if(hope < 0)
 80010ba:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <print_pos+0x60>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
	}
//	printf("rot %d  ", rotations);
//	printf("enc %u  ", raw);
//	printf("hope %u  ", hope);
//    printf("pos %d\n", curpos);
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	20000e74 	.word	0x20000e74
 80010d0:	51eb851f 	.word	0x51eb851f
 80010d4:	20000202 	.word	0x20000202

080010d8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4a07      	ldr	r2, [pc, #28]	@ (8001104 <vApplicationGetIdleTaskMemory+0x2c>)
 80010e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <vApplicationGetIdleTaskMemory+0x30>)
 80010ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2280      	movs	r2, #128	@ 0x80
 80010f4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010f6:	bf00      	nop
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000214 	.word	0x20000214
 8001108:	200002b4 	.word	0x200002b4

0800110c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800110c:	b5b0      	push	{r4, r5, r7, lr}
 800110e:	b096      	sub	sp, #88	@ 0x58
 8001110:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8001112:	4b1d      	ldr	r3, [pc, #116]	@ (8001188 <MX_FREERTOS_Init+0x7c>)
 8001114:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001118:	461d      	mov	r5, r3
 800111a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800111c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001122:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001126:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800112a:	2100      	movs	r1, #0
 800112c:	4618      	mov	r0, r3
 800112e:	f006 fa16 	bl	800755e <osThreadCreate>
 8001132:	4603      	mov	r3, r0
 8001134:	4a15      	ldr	r2, [pc, #84]	@ (800118c <MX_FREERTOS_Init+0x80>)
 8001136:	6013      	str	r3, [r2, #0]

  /* definition and creation of Parser_task */
  osThreadDef(Parser_task, Start_Parser_task, osPriorityNormal, 0, 128);
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <MX_FREERTOS_Init+0x84>)
 800113a:	f107 0420 	add.w	r4, r7, #32
 800113e:	461d      	mov	r5, r3
 8001140:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001142:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001144:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001148:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Parser_taskHandle = osThreadCreate(osThread(Parser_task), NULL);
 800114c:	f107 0320 	add.w	r3, r7, #32
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f006 fa03 	bl	800755e <osThreadCreate>
 8001158:	4603      	mov	r3, r0
 800115a:	4a0e      	ldr	r2, [pc, #56]	@ (8001194 <MX_FREERTOS_Init+0x88>)
 800115c:	6013      	str	r3, [r2, #0]

  /* definition and creation of Encoder_task */
  osThreadDef(Encoder_task, Start_Encoder_task, osPriorityBelowNormal, 0, 128);
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <MX_FREERTOS_Init+0x8c>)
 8001160:	1d3c      	adds	r4, r7, #4
 8001162:	461d      	mov	r5, r3
 8001164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001168:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800116c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Encoder_taskHandle = osThreadCreate(osThread(Encoder_task), NULL);
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	2100      	movs	r1, #0
 8001174:	4618      	mov	r0, r3
 8001176:	f006 f9f2 	bl	800755e <osThreadCreate>
 800117a:	4603      	mov	r3, r0
 800117c:	4a07      	ldr	r2, [pc, #28]	@ (800119c <MX_FREERTOS_Init+0x90>)
 800117e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001180:	bf00      	nop
 8001182:	3758      	adds	r7, #88	@ 0x58
 8001184:	46bd      	mov	sp, r7
 8001186:	bdb0      	pop	{r4, r5, r7, pc}
 8001188:	0800bd34 	.word	0x0800bd34
 800118c:	20000208 	.word	0x20000208
 8001190:	0800bd5c 	.word	0x0800bd5c
 8001194:	2000020c 	.word	0x2000020c
 8001198:	0800bd88 	.word	0x0800bd88
 800119c:	20000210 	.word	0x20000210

080011a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011a8:	2001      	movs	r0, #1
 80011aa:	f006 fa24 	bl	80075f6 <osDelay>
 80011ae:	e7fb      	b.n	80011a8 <StartDefaultTask+0x8>

080011b0 <wait_for_stop.2>:
  uint8_t c;
  static char line[96];
  static uint8_t idx = 0;

	void wait_for_stop()
	{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	f8c7 c004 	str.w	ip, [r7, #4]
		while(motor.moving){
 80011ba:	e002      	b.n	80011c2 <wait_for_stop.2+0x12>
		  osDelay(10);
 80011bc:	200a      	movs	r0, #10
 80011be:	f006 fa1a 	bl	80075f6 <osDelay>
		while(motor.moving){
 80011c2:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <wait_for_stop.2+0x28>)
 80011c4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d1f6      	bne.n	80011bc <wait_for_stop.2+0xc>
		}
	}
 80011ce:	bf00      	nop
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000e74 	.word	0x20000e74

080011dc <Start_Parser_task>:
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
void Start_Parser_task(void const * argument)
 80011e4:	f107 0318 	add.w	r3, r7, #24
 80011e8:	60bb      	str	r3, [r7, #8]
	        	break;
	    }
	}


	motor.DIR_Port  = GPIOB;
 80011ea:	4b34      	ldr	r3, [pc, #208]	@ (80012bc <Start_Parser_task+0xe0>)
 80011ec:	4a34      	ldr	r2, [pc, #208]	@ (80012c0 <Start_Parser_task+0xe4>)
 80011ee:	601a      	str	r2, [r3, #0]
	motor.DIR_Pin   = GPIO_PIN_4;
 80011f0:	4b32      	ldr	r3, [pc, #200]	@ (80012bc <Start_Parser_task+0xe0>)
 80011f2:	2210      	movs	r2, #16
 80011f4:	809a      	strh	r2, [r3, #4]
	motor.EN_Port   = GPIOA;
 80011f6:	4b31      	ldr	r3, [pc, #196]	@ (80012bc <Start_Parser_task+0xe0>)
 80011f8:	4a32      	ldr	r2, [pc, #200]	@ (80012c4 <Start_Parser_task+0xe8>)
 80011fa:	609a      	str	r2, [r3, #8]
	motor.EN_Pin    = GPIO_PIN_9;
 80011fc:	4b2f      	ldr	r3, [pc, #188]	@ (80012bc <Start_Parser_task+0xe0>)
 80011fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001202:	819a      	strh	r2, [r3, #12]
	motor.htim      = &htim1;
 8001204:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <Start_Parser_task+0xe0>)
 8001206:	4a30      	ldr	r2, [pc, #192]	@ (80012c8 <Start_Parser_task+0xec>)
 8001208:	611a      	str	r2, [r3, #16]
	motor.tim_channel = TIM_CHANNEL_3;
 800120a:	4b2c      	ldr	r3, [pc, #176]	@ (80012bc <Start_Parser_task+0xe0>)
 800120c:	2208      	movs	r2, #8
 800120e:	615a      	str	r2, [r3, #20]

	// INIT MOTOR
	Stepper_Init(&motor);
 8001210:	482a      	ldr	r0, [pc, #168]	@ (80012bc <Start_Parser_task+0xe0>)
 8001212:	f000 fd55 	bl	8001cc0 <Stepper_Init>
	// MOTOR TIMER
//	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_3);
	Stepper_SetSpeed(&motor, 1000.0f);
 8001216:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 80012cc <Start_Parser_task+0xf0>
 800121a:	4828      	ldr	r0, [pc, #160]	@ (80012bc <Start_Parser_task+0xe0>)
 800121c:	f000 fd6b 	bl	8001cf6 <Stepper_SetSpeed>
	Stepper_SetAcceleration(&motor, 1000.0f, 1000.0f);
 8001220:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 80012cc <Start_Parser_task+0xf0>
 8001224:	ed9f 0a29 	vldr	s0, [pc, #164]	@ 80012cc <Start_Parser_task+0xf0>
 8001228:	4824      	ldr	r0, [pc, #144]	@ (80012bc <Start_Parser_task+0xe0>)
 800122a:	f000 fd73 	bl	8001d14 <Stepper_SetAcceleration>
	osDelay(100);
 800122e:	2064      	movs	r0, #100	@ 0x64
 8001230:	f006 f9e1 	bl	80075f6 <osDelay>
	print_pos();
 8001234:	f7ff ff1e 	bl	8001074 <print_pos>

	goto_enc(0);
 8001238:	f107 0308 	add.w	r3, r7, #8
 800123c:	469c      	mov	ip, r3
 800123e:	2000      	movs	r0, #0
 8001240:	f000 f866 	bl	8001310 <goto_enc.0>
	rotations = 0;
 8001244:	4b22      	ldr	r3, [pc, #136]	@ (80012d0 <Start_Parser_task+0xf4>)
 8001246:	2200      	movs	r2, #0
 8001248:	801a      	strh	r2, [r3, #0]
//	Stepper_Disable(&motor);
  /* Infinite loop */
  for(;;)
  {
	  while (gcode_rx_get_char(&c))
 800124a:	e02a      	b.n	80012a2 <Start_Parser_task+0xc6>
	  {
	     if (c == '\r')
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	2b0d      	cmp	r3, #13
 8001250:	d026      	beq.n	80012a0 <Start_Parser_task+0xc4>
		 {
		    /* Ignore CR */
		    continue;
		 }
	     if (c == '\n')
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	2b0a      	cmp	r3, #10
 8001256:	d114      	bne.n	8001282 <Start_Parser_task+0xa6>
	     {
	        line[idx] = 0;
 8001258:	4b1e      	ldr	r3, [pc, #120]	@ (80012d4 <Start_Parser_task+0xf8>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	4b1e      	ldr	r3, [pc, #120]	@ (80012d8 <Start_Parser_task+0xfc>)
 8001260:	2100      	movs	r1, #0
 8001262:	5499      	strb	r1, [r3, r2]
//	        HAL_UART_Transmit(&huart6, (uint8_t*)line, idx, HAL_MAX_DELAY);
	        wait_for_stop();
 8001264:	f107 0308 	add.w	r3, r7, #8
 8001268:	469c      	mov	ip, r3
 800126a:	f7ff ffa1 	bl	80011b0 <wait_for_stop.2>
	        process_gcode_line(line);
 800126e:	f107 0308 	add.w	r3, r7, #8
 8001272:	469c      	mov	ip, r3
 8001274:	4818      	ldr	r0, [pc, #96]	@ (80012d8 <Start_Parser_task+0xfc>)
 8001276:	f000 f87f 	bl	8001378 <process_gcode_line.3>
	        idx = 0;
 800127a:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <Start_Parser_task+0xf8>)
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e00f      	b.n	80012a2 <Start_Parser_task+0xc6>
	     }
	     else if (idx < sizeof(line) - 1)
 8001282:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <Start_Parser_task+0xf8>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b5e      	cmp	r3, #94	@ 0x5e
 8001288:	d80b      	bhi.n	80012a2 <Start_Parser_task+0xc6>
	     {
	        line[idx++] = c;
 800128a:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <Start_Parser_task+0xf8>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	b2d1      	uxtb	r1, r2
 8001292:	4a10      	ldr	r2, [pc, #64]	@ (80012d4 <Start_Parser_task+0xf8>)
 8001294:	7011      	strb	r1, [r2, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	7bf9      	ldrb	r1, [r7, #15]
 800129a:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <Start_Parser_task+0xfc>)
 800129c:	5499      	strb	r1, [r3, r2]
 800129e:	e000      	b.n	80012a2 <Start_Parser_task+0xc6>
		    continue;
 80012a0:	bf00      	nop
	  while (gcode_rx_get_char(&c))
 80012a2:	f107 030f 	add.w	r3, r7, #15
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fa38 	bl	800171c <gcode_rx_get_char>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1cc      	bne.n	800124c <Start_Parser_task+0x70>
	     }
	  }
    osDelay(10);
 80012b2:	200a      	movs	r0, #10
 80012b4:	f006 f99f 	bl	80075f6 <osDelay>
	  while (gcode_rx_get_char(&c))
 80012b8:	e7f3      	b.n	80012a2 <Start_Parser_task+0xc6>
 80012ba:	bf00      	nop
 80012bc:	20000e74 	.word	0x20000e74
 80012c0:	40020400 	.word	0x40020400
 80012c4:	40020000 	.word	0x40020000
 80012c8:	20000ef4 	.word	0x20000ef4
 80012cc:	447a0000 	.word	0x447a0000
 80012d0:	20000e72 	.word	0x20000e72
 80012d4:	200004b4 	.word	0x200004b4
 80012d8:	200004b8 	.word	0x200004b8

080012dc <get_diff.1>:
	{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	f8c7 c004 	str.w	ip, [r7, #4]
		int32_t diff = (motor.targetPos - motor.currPos);
 80012e6:	4b09      	ldr	r3, [pc, #36]	@ (800130c <get_diff.1+0x30>)
 80012e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80012ea:	4b08      	ldr	r3, [pc, #32]	@ (800130c <get_diff.1+0x30>)
 80012ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	60fb      	str	r3, [r7, #12]
		if(diff < 0){diff = -diff;}
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	da02      	bge.n	80012fe <get_diff.1+0x22>
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	425b      	negs	r3, r3
 80012fc:	60fb      	str	r3, [r7, #12]
		return diff;
 80012fe:	68fb      	ldr	r3, [r7, #12]
	}
 8001300:	4618      	mov	r0, r3
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	20000e74 	.word	0x20000e74

08001310 <goto_enc.0>:
	{
 8001310:	b590      	push	{r4, r7, lr}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	4664      	mov	r4, ip
 800131a:	f8c7 c000 	str.w	ip, [r7]
		motor.targetPos = target_pos;
 800131e:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <goto_enc.0+0x60>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6293      	str	r3, [r2, #40]	@ 0x28
		Stepper_get_enc_pos(&motor, &raw);
 8001324:	4913      	ldr	r1, [pc, #76]	@ (8001374 <goto_enc.0+0x64>)
 8001326:	4812      	ldr	r0, [pc, #72]	@ (8001370 <goto_enc.0+0x60>)
 8001328:	f000 fe76 	bl	8002018 <Stepper_get_enc_pos>
		int32_t diff = get_diff();
 800132c:	46a4      	mov	ip, r4
 800132e:	f7ff ffd5 	bl	80012dc <get_diff.1>
 8001332:	60f8      	str	r0, [r7, #12]
		while(diff > 2)
 8001334:	e014      	b.n	8001360 <goto_enc.0+0x50>
			print_pos();
 8001336:	f7ff fe9d 	bl	8001074 <print_pos>
			Stepper_MoveTo(&motor, target_pos);
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	480c      	ldr	r0, [pc, #48]	@ (8001370 <goto_enc.0+0x60>)
 800133e:	f000 fcfd 	bl	8001d3c <Stepper_MoveTo>
			wait_for_stop();
 8001342:	46a4      	mov	ip, r4
 8001344:	f7ff ff34 	bl	80011b0 <wait_for_stop.2>
			print_pos();
 8001348:	f7ff fe94 	bl	8001074 <print_pos>
			Stepper_get_enc_pos(&motor, &raw);
 800134c:	4909      	ldr	r1, [pc, #36]	@ (8001374 <goto_enc.0+0x64>)
 800134e:	4808      	ldr	r0, [pc, #32]	@ (8001370 <goto_enc.0+0x60>)
 8001350:	f000 fe62 	bl	8002018 <Stepper_get_enc_pos>
			print_pos();
 8001354:	f7ff fe8e 	bl	8001074 <print_pos>
			diff = get_diff();
 8001358:	46a4      	mov	ip, r4
 800135a:	f7ff ffbf 	bl	80012dc <get_diff.1>
 800135e:	60f8      	str	r0, [r7, #12]
		while(diff > 2)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2b02      	cmp	r3, #2
 8001364:	dce7      	bgt.n	8001336 <goto_enc.0+0x26>
	}
 8001366:	bf00      	nop
 8001368:	bf00      	nop
 800136a:	3714      	adds	r7, #20
 800136c:	46bd      	mov	sp, r7
 800136e:	bd90      	pop	{r4, r7, pc}
 8001370:	20000e74 	.word	0x20000e74
 8001374:	20000200 	.word	0x20000200

08001378 <process_gcode_line.3>:
	{
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b08d      	sub	sp, #52	@ 0x34
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	4664      	mov	r4, ip
 8001382:	f8c7 c000 	str.w	ip, [r7]
	    char *p = line;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	60fb      	str	r3, [r7, #12]
	    for (char *c = line; *c; c++)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800138e:	e00e      	b.n	80013ae <process_gcode_line.3+0x36>
	        if (*c == ';' || *c == '(')
 8001390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b3b      	cmp	r3, #59	@ 0x3b
 8001396:	d003      	beq.n	80013a0 <process_gcode_line.3+0x28>
 8001398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b28      	cmp	r3, #40	@ 0x28
 800139e:	d103      	bne.n	80013a8 <process_gcode_line.3+0x30>
	            *c = '\0';
 80013a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
	            break;
 80013a6:	e006      	b.n	80013b6 <process_gcode_line.3+0x3e>
	    for (char *c = line; *c; c++)
 80013a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013aa:	3301      	adds	r3, #1
 80013ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1ec      	bne.n	8001390 <process_gcode_line.3+0x18>
	    while (isspace((unsigned char)*p)) p++;
 80013b6:	e002      	b.n	80013be <process_gcode_line.3+0x46>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3301      	adds	r3, #1
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	3301      	adds	r3, #1
 80013c4:	4a92      	ldr	r2, [pc, #584]	@ (8001610 <process_gcode_line.3+0x298>)
 80013c6:	4413      	add	r3, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	f003 0308 	and.w	r3, r3, #8
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f2      	bne.n	80013b8 <process_gcode_line.3+0x40>
	    if (*p == '\0')
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f000 8111 	beq.w	80015fe <process_gcode_line.3+0x286>
	    int gcode = -1;
 80013dc:	f04f 33ff 	mov.w	r3, #4294967295
 80013e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	    int mcode = -1;
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
	    bool has_x = false;
 80013e8:	2300      	movs	r3, #0
 80013ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	    bool has_f = false;
 80013ee:	2300      	movs	r3, #0
 80013f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	    bool has_s = false;
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	    float x_value = 0.0f;
 80013fa:	f04f 0300 	mov.w	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
	    float f_value = 0.0f;
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	61bb      	str	r3, [r7, #24]
	    float s_value = 0.0f;
 8001406:	f04f 0300 	mov.w	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
	    while (*p)
 800140c:	e071      	b.n	80014f2 <process_gcode_line.3+0x17a>
	        if (*p == 'G' || *p == 'g')
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b47      	cmp	r3, #71	@ 0x47
 8001414:	d003      	beq.n	800141e <process_gcode_line.3+0xa6>
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b67      	cmp	r3, #103	@ 0x67
 800141c:	d10a      	bne.n	8001434 <process_gcode_line.3+0xbc>
	            p++;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	3301      	adds	r3, #1
 8001422:	60fb      	str	r3, [r7, #12]
	            gcode = strtol(p, &p, 10);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f107 010c 	add.w	r1, r7, #12
 800142a:	220a      	movs	r2, #10
 800142c:	4618      	mov	r0, r3
 800142e:	f008 f9e1 	bl	80097f4 <strtol>
 8001432:	62b8      	str	r0, [r7, #40]	@ 0x28
	        if (*p == 'M' || *p == 'm')
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b4d      	cmp	r3, #77	@ 0x4d
 800143a:	d003      	beq.n	8001444 <process_gcode_line.3+0xcc>
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b6d      	cmp	r3, #109	@ 0x6d
 8001442:	d10b      	bne.n	800145c <process_gcode_line.3+0xe4>
				p++;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
				mcode = strtol(p, &p, 10);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f107 010c 	add.w	r1, r7, #12
 8001450:	220a      	movs	r2, #10
 8001452:	4618      	mov	r0, r3
 8001454:	f008 f9ce 	bl	80097f4 <strtol>
 8001458:	6278      	str	r0, [r7, #36]	@ 0x24
 800145a:	e04a      	b.n	80014f2 <process_gcode_line.3+0x17a>
	        else if (*p == 'X' || *p == 'x')
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b58      	cmp	r3, #88	@ 0x58
 8001462:	d003      	beq.n	800146c <process_gcode_line.3+0xf4>
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b78      	cmp	r3, #120	@ 0x78
 800146a:	d10f      	bne.n	800148c <process_gcode_line.3+0x114>
	            p++;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	3301      	adds	r3, #1
 8001470:	60fb      	str	r3, [r7, #12]
	            x_value = strtof(p, &p);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f107 020c 	add.w	r2, r7, #12
 8001478:	4611      	mov	r1, r2
 800147a:	4618      	mov	r0, r3
 800147c:	f008 f8dc 	bl	8009638 <strtof>
 8001480:	ed87 0a07 	vstr	s0, [r7, #28]
	            has_x = true;
 8001484:	2301      	movs	r3, #1
 8001486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800148a:	e032      	b.n	80014f2 <process_gcode_line.3+0x17a>
	        else if (*p == 'F' || *p == 'f')
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b46      	cmp	r3, #70	@ 0x46
 8001492:	d003      	beq.n	800149c <process_gcode_line.3+0x124>
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b66      	cmp	r3, #102	@ 0x66
 800149a:	d10f      	bne.n	80014bc <process_gcode_line.3+0x144>
	            p++;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3301      	adds	r3, #1
 80014a0:	60fb      	str	r3, [r7, #12]
	            f_value = strtof(p, &p);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f107 020c 	add.w	r2, r7, #12
 80014a8:	4611      	mov	r1, r2
 80014aa:	4618      	mov	r0, r3
 80014ac:	f008 f8c4 	bl	8009638 <strtof>
 80014b0:	ed87 0a06 	vstr	s0, [r7, #24]
	            has_f = true;
 80014b4:	2301      	movs	r3, #1
 80014b6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80014ba:	e01a      	b.n	80014f2 <process_gcode_line.3+0x17a>
	        else if (*p == 'S' || *p == 's')
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b53      	cmp	r3, #83	@ 0x53
 80014c2:	d003      	beq.n	80014cc <process_gcode_line.3+0x154>
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b73      	cmp	r3, #115	@ 0x73
 80014ca:	d10f      	bne.n	80014ec <process_gcode_line.3+0x174>
	            p++;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3301      	adds	r3, #1
 80014d0:	60fb      	str	r3, [r7, #12]
	            s_value = strtof(p, &p);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	f107 020c 	add.w	r2, r7, #12
 80014d8:	4611      	mov	r1, r2
 80014da:	4618      	mov	r0, r3
 80014dc:	f008 f8ac 	bl	8009638 <strtof>
 80014e0:	ed87 0a05 	vstr	s0, [r7, #20]
	            has_s = true;
 80014e4:	2301      	movs	r3, #1
 80014e6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80014ea:	e002      	b.n	80014f2 <process_gcode_line.3+0x17a>
	            p++;
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	3301      	adds	r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
	    while (*p)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d189      	bne.n	800140e <process_gcode_line.3+0x96>
	    if (has_f && f_value > 0.0f)
 80014fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d009      	beq.n	8001516 <process_gcode_line.3+0x19e>
 8001502:	edd7 7a06 	vldr	s15, [r7, #24]
 8001506:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800150a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800150e:	dd02      	ble.n	8001516 <process_gcode_line.3+0x19e>
	        feedrate = f_value;
 8001510:	4a40      	ldr	r2, [pc, #256]	@ (8001614 <process_gcode_line.3+0x29c>)
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	6013      	str	r3, [r2, #0]
	    switch (gcode)
 8001516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001518:	2b5b      	cmp	r3, #91	@ 0x5b
 800151a:	d049      	beq.n	80015b0 <process_gcode_line.3+0x238>
 800151c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800151e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001520:	dc4a      	bgt.n	80015b8 <process_gcode_line.3+0x240>
 8001522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001524:	2b5a      	cmp	r3, #90	@ 0x5a
 8001526:	d03f      	beq.n	80015a8 <process_gcode_line.3+0x230>
 8001528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152a:	2b5a      	cmp	r3, #90	@ 0x5a
 800152c:	dc44      	bgt.n	80015b8 <process_gcode_line.3+0x240>
 800152e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001530:	2b01      	cmp	r3, #1
 8001532:	dc03      	bgt.n	800153c <process_gcode_line.3+0x1c4>
 8001534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001536:	2b00      	cmp	r3, #0
 8001538:	da04      	bge.n	8001544 <process_gcode_line.3+0x1cc>
	            break;
 800153a:	e03d      	b.n	80015b8 <process_gcode_line.3+0x240>
	    switch (gcode)
 800153c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800153e:	2b1c      	cmp	r3, #28
 8001540:	d029      	beq.n	8001596 <process_gcode_line.3+0x21e>
	            break;
 8001542:	e039      	b.n	80015b8 <process_gcode_line.3+0x240>
	            if (has_x)
 8001544:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001548:	2b00      	cmp	r3, #0
 800154a:	d037      	beq.n	80015bc <process_gcode_line.3+0x244>
	                float target = absolute_mode ? x_value : (current_x + x_value);
 800154c:	4b32      	ldr	r3, [pc, #200]	@ (8001618 <process_gcode_line.3+0x2a0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d002      	beq.n	800155a <process_gcode_line.3+0x1e2>
 8001554:	edd7 7a07 	vldr	s15, [r7, #28]
 8001558:	e006      	b.n	8001568 <process_gcode_line.3+0x1f0>
 800155a:	4b30      	ldr	r3, [pc, #192]	@ (800161c <process_gcode_line.3+0x2a4>)
 800155c:	ed93 7a00 	vldr	s14, [r3]
 8001560:	edd7 7a07 	vldr	s15, [r7, #28]
 8001564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001568:	edc7 7a04 	vstr	s15, [r7, #16]
	                Stepper_SetSpeed(&motor, feedrate);
 800156c:	4b29      	ldr	r3, [pc, #164]	@ (8001614 <process_gcode_line.3+0x29c>)
 800156e:	edd3 7a00 	vldr	s15, [r3]
 8001572:	eeb0 0a67 	vmov.f32	s0, s15
 8001576:	482a      	ldr	r0, [pc, #168]	@ (8001620 <process_gcode_line.3+0x2a8>)
 8001578:	f000 fbbd 	bl	8001cf6 <Stepper_SetSpeed>
	                goto_enc((int32_t)target);
 800157c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001580:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001584:	46a4      	mov	ip, r4
 8001586:	ee17 0a90 	vmov	r0, s15
 800158a:	f7ff fec1 	bl	8001310 <goto_enc.0>
	                current_x = target;
 800158e:	4a23      	ldr	r2, [pc, #140]	@ (800161c <process_gcode_line.3+0x2a4>)
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	6013      	str	r3, [r2, #0]
	            break;
 8001594:	e012      	b.n	80015bc <process_gcode_line.3+0x244>
	            goto_enc(0);
 8001596:	46a4      	mov	ip, r4
 8001598:	2000      	movs	r0, #0
 800159a:	f7ff feb9 	bl	8001310 <goto_enc.0>
	            current_x = 0.0f;
 800159e:	4b1f      	ldr	r3, [pc, #124]	@ (800161c <process_gcode_line.3+0x2a4>)
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
	            break;
 80015a6:	e00a      	b.n	80015be <process_gcode_line.3+0x246>
	            absolute_mode = true;
 80015a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001618 <process_gcode_line.3+0x2a0>)
 80015aa:	2201      	movs	r2, #1
 80015ac:	701a      	strb	r2, [r3, #0]
	            break;
 80015ae:	e006      	b.n	80015be <process_gcode_line.3+0x246>
	            absolute_mode = false;
 80015b0:	4b19      	ldr	r3, [pc, #100]	@ (8001618 <process_gcode_line.3+0x2a0>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	701a      	strb	r2, [r3, #0]
	            break;
 80015b6:	e002      	b.n	80015be <process_gcode_line.3+0x246>
	            break;
 80015b8:	bf00      	nop
 80015ba:	e000      	b.n	80015be <process_gcode_line.3+0x246>
	            break;
 80015bc:	bf00      	nop
	    switch (mcode)
 80015be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c0:	2bcc      	cmp	r3, #204	@ 0xcc
 80015c2:	d11e      	bne.n	8001602 <process_gcode_line.3+0x28a>
	            if (has_s && s_value > 0.0f)
 80015c4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d01c      	beq.n	8001606 <process_gcode_line.3+0x28e>
 80015cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80015d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d8:	dc00      	bgt.n	80015dc <process_gcode_line.3+0x264>
	            break;
 80015da:	e014      	b.n	8001606 <process_gcode_line.3+0x28e>
	                acceleration = s_value;
 80015dc:	4a11      	ldr	r2, [pc, #68]	@ (8001624 <process_gcode_line.3+0x2ac>)
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	6013      	str	r3, [r2, #0]
	                Stepper_SetAcceleration(&motor, acceleration, acceleration);
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <process_gcode_line.3+0x2ac>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <process_gcode_line.3+0x2ac>)
 80015ea:	ed93 7a00 	vldr	s14, [r3]
 80015ee:	eef0 0a47 	vmov.f32	s1, s14
 80015f2:	eeb0 0a67 	vmov.f32	s0, s15
 80015f6:	480a      	ldr	r0, [pc, #40]	@ (8001620 <process_gcode_line.3+0x2a8>)
 80015f8:	f000 fb8c 	bl	8001d14 <Stepper_SetAcceleration>
	            break;
 80015fc:	e003      	b.n	8001606 <process_gcode_line.3+0x28e>
	        return;
 80015fe:	bf00      	nop
 8001600:	e002      	b.n	8001608 <process_gcode_line.3+0x290>
	        	break;
 8001602:	bf00      	nop
 8001604:	e000      	b.n	8001608 <process_gcode_line.3+0x290>
	            break;
 8001606:	bf00      	nop
	}
 8001608:	3734      	adds	r7, #52	@ 0x34
 800160a:	46bd      	mov	sp, r7
 800160c:	bd90      	pop	{r4, r7, pc}
 800160e:	bf00      	nop
 8001610:	0800be50 	.word	0x0800be50
 8001614:	20000000 	.word	0x20000000
 8001618:	20000008 	.word	0x20000008
 800161c:	20000204 	.word	0x20000204
 8001620:	20000e74 	.word	0x20000e74
 8001624:	20000004 	.word	0x20000004

08001628 <Start_Encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Encoder_task */
void Start_Encoder_task(void const * argument)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Encoder_task */
  /* Infinite loop */
	  for(;;)
	  {
	//	  AS5600_ReadRaw12(&raw);
		  uint16_t old_raw = raw;
 8001630:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <Start_Encoder_task+0x78>)
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	81fb      	strh	r3, [r7, #14]
		  if (AS5600_ReadRaw12(&raw))
 8001636:	481a      	ldr	r0, [pc, #104]	@ (80016a0 <Start_Encoder_task+0x78>)
 8001638:	f7ff fcd6 	bl	8000fe8 <AS5600_ReadRaw12>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d026      	beq.n	8001690 <Start_Encoder_task+0x68>
		  {
//			  printf("%u\r\n", raw);  // wypisz sam warto surow
	////		  printf("%f\r\n", raw2angle(raw));
			  if(raw < 1000 && old_raw > 3000)
 8001642:	4b17      	ldr	r3, [pc, #92]	@ (80016a0 <Start_Encoder_task+0x78>)
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800164a:	d20d      	bcs.n	8001668 <Start_Encoder_task+0x40>
 800164c:	89fb      	ldrh	r3, [r7, #14]
 800164e:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001652:	4293      	cmp	r3, r2
 8001654:	d908      	bls.n	8001668 <Start_Encoder_task+0x40>
			  {
				  rotations = rotations + 1;
 8001656:	4b13      	ldr	r3, [pc, #76]	@ (80016a4 <Start_Encoder_task+0x7c>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	b21b      	sxth	r3, r3
 800165c:	b29b      	uxth	r3, r3
 800165e:	3301      	adds	r3, #1
 8001660:	b29b      	uxth	r3, r3
 8001662:	b21a      	sxth	r2, r3
 8001664:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <Start_Encoder_task+0x7c>)
 8001666:	801a      	strh	r2, [r3, #0]
			  }
			  if(old_raw < 1000 && raw > 3000)
 8001668:	89fb      	ldrh	r3, [r7, #14]
 800166a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800166e:	d212      	bcs.n	8001696 <Start_Encoder_task+0x6e>
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <Start_Encoder_task+0x78>)
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001678:	4293      	cmp	r3, r2
 800167a:	d90c      	bls.n	8001696 <Start_Encoder_task+0x6e>
			  {
				  rotations = rotations - 1;
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <Start_Encoder_task+0x7c>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	b21b      	sxth	r3, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	3b01      	subs	r3, #1
 8001686:	b29b      	uxth	r3, r3
 8001688:	b21a      	sxth	r2, r3
 800168a:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <Start_Encoder_task+0x7c>)
 800168c:	801a      	strh	r2, [r3, #0]
 800168e:	e002      	b.n	8001696 <Start_Encoder_task+0x6e>
			  }
		  }
		  else
		  {
			  printf("error\r\n");
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <Start_Encoder_task+0x80>)
 8001692:	f008 f9d1 	bl	8009a38 <puts>
		  }
		  osDelay(10);
 8001696:	200a      	movs	r0, #10
 8001698:	f005 ffad 	bl	80075f6 <osDelay>
	  {
 800169c:	e7c8      	b.n	8001630 <Start_Encoder_task+0x8>
 800169e:	bf00      	nop
 80016a0:	20000200 	.word	0x20000200
 80016a4:	20000e72 	.word	0x20000e72
 80016a8:	0800bda4 	.word	0x0800bda4

080016ac <gcode_rx_push>:
static volatile uint16_t tail = 0;

#define NEXT(i) ((uint16_t)((i + 1) & (GCODE_RX_BUF_SIZE - 1)))

void gcode_rx_push(const uint8_t *data, uint16_t len)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++)
 80016b8:	2300      	movs	r3, #0
 80016ba:	81fb      	strh	r3, [r7, #14]
 80016bc:	e01c      	b.n	80016f8 <gcode_rx_push+0x4c>
    {
        uint16_t next = NEXT(head);
 80016be:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <gcode_rx_push+0x64>)
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	3301      	adds	r3, #1
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016cc:	81bb      	strh	r3, [r7, #12]
        if (next == tail)
 80016ce:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <gcode_rx_push+0x68>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	89ba      	ldrh	r2, [r7, #12]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d013      	beq.n	8001702 <gcode_rx_push+0x56>
            break;  // overflow

        buf[head] = data[i];
 80016da:	89fb      	ldrh	r3, [r7, #14]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	4413      	add	r3, r2
 80016e0:	4a0b      	ldr	r2, [pc, #44]	@ (8001710 <gcode_rx_push+0x64>)
 80016e2:	8812      	ldrh	r2, [r2, #0]
 80016e4:	b292      	uxth	r2, r2
 80016e6:	7819      	ldrb	r1, [r3, #0]
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <gcode_rx_push+0x6c>)
 80016ea:	5499      	strb	r1, [r3, r2]
        head = next;
 80016ec:	4a08      	ldr	r2, [pc, #32]	@ (8001710 <gcode_rx_push+0x64>)
 80016ee:	89bb      	ldrh	r3, [r7, #12]
 80016f0:	8013      	strh	r3, [r2, #0]
    for (uint16_t i = 0; i < len; i++)
 80016f2:	89fb      	ldrh	r3, [r7, #14]
 80016f4:	3301      	adds	r3, #1
 80016f6:	81fb      	strh	r3, [r7, #14]
 80016f8:	89fa      	ldrh	r2, [r7, #14]
 80016fa:	887b      	ldrh	r3, [r7, #2]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d3de      	bcc.n	80016be <gcode_rx_push+0x12>
    }
}
 8001700:	e000      	b.n	8001704 <gcode_rx_push+0x58>
            break;  // overflow
 8001702:	bf00      	nop
}
 8001704:	bf00      	nop
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	20000d18 	.word	0x20000d18
 8001714:	20000d1a 	.word	0x20000d1a
 8001718:	20000518 	.word	0x20000518

0800171c <gcode_rx_get_char>:

bool gcode_rx_get_char(uint8_t *out)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    if (head == tail)
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <gcode_rx_get_char+0x50>)
 8001726:	881b      	ldrh	r3, [r3, #0]
 8001728:	b29a      	uxth	r2, r3
 800172a:	4b11      	ldr	r3, [pc, #68]	@ (8001770 <gcode_rx_get_char+0x54>)
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	b29b      	uxth	r3, r3
 8001730:	429a      	cmp	r2, r3
 8001732:	d101      	bne.n	8001738 <gcode_rx_get_char+0x1c>
        return false;
 8001734:	2300      	movs	r3, #0
 8001736:	e012      	b.n	800175e <gcode_rx_get_char+0x42>

    *out = buf[tail];
 8001738:	4b0d      	ldr	r3, [pc, #52]	@ (8001770 <gcode_rx_get_char+0x54>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	b29b      	uxth	r3, r3
 800173e:	461a      	mov	r2, r3
 8001740:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <gcode_rx_get_char+0x58>)
 8001742:	5c9a      	ldrb	r2, [r3, r2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	701a      	strb	r2, [r3, #0]
    tail = NEXT(tail);
 8001748:	4b09      	ldr	r3, [pc, #36]	@ (8001770 <gcode_rx_get_char+0x54>)
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	b29b      	uxth	r3, r3
 800174e:	3301      	adds	r3, #1
 8001750:	b29b      	uxth	r3, r3
 8001752:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001756:	b29a      	uxth	r2, r3
 8001758:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <gcode_rx_get_char+0x54>)
 800175a:	801a      	strh	r2, [r3, #0]
    return true;
 800175c:	2301      	movs	r3, #1
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000d18 	.word	0x20000d18
 8001770:	20000d1a 	.word	0x20000d1a
 8001774:	20000518 	.word	0x20000518

08001778 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]
 800178c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	4b2a      	ldr	r3, [pc, #168]	@ (800183c <MX_GPIO_Init+0xc4>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a29      	ldr	r2, [pc, #164]	@ (800183c <MX_GPIO_Init+0xc4>)
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4b27      	ldr	r3, [pc, #156]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	607b      	str	r3, [r7, #4]
 80017ae:	4b23      	ldr	r3, [pc, #140]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a22      	ldr	r2, [pc, #136]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017b4:	f043 0304 	orr.w	r3, r3, #4
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b20      	ldr	r3, [pc, #128]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0304 	and.w	r3, r3, #4
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	603b      	str	r3, [r7, #0]
 80017ca:	4b1c      	ldr	r3, [pc, #112]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	4a1b      	ldr	r2, [pc, #108]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017d0:	f043 0302 	orr.w	r3, r3, #2
 80017d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d6:	4b19      	ldr	r3, [pc, #100]	@ (800183c <MX_GPIO_Init+0xc4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	603b      	str	r3, [r7, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|EN_X_Pin, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80017e8:	4815      	ldr	r0, [pc, #84]	@ (8001840 <MX_GPIO_Init+0xc8>)
 80017ea:	f001 fecb 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_X_GPIO_Port, DIR_X_Pin, GPIO_PIN_RESET);
 80017ee:	2200      	movs	r2, #0
 80017f0:	2110      	movs	r1, #16
 80017f2:	4814      	ldr	r0, [pc, #80]	@ (8001844 <MX_GPIO_Init+0xcc>)
 80017f4:	f001 fec6 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|EN_X_Pin;
 80017f8:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80017fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fe:	2301      	movs	r3, #1
 8001800:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 030c 	add.w	r3, r7, #12
 800180e:	4619      	mov	r1, r3
 8001810:	480b      	ldr	r0, [pc, #44]	@ (8001840 <MX_GPIO_Init+0xc8>)
 8001812:	f001 fd33 	bl	800327c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR_X_Pin;
 8001816:	2310      	movs	r3, #16
 8001818:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181a:	2301      	movs	r3, #1
 800181c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001822:	2300      	movs	r3, #0
 8001824:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIR_X_GPIO_Port, &GPIO_InitStruct);
 8001826:	f107 030c 	add.w	r3, r7, #12
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <MX_GPIO_Init+0xcc>)
 800182e:	f001 fd25 	bl	800327c <HAL_GPIO_Init>

}
 8001832:	bf00      	nop
 8001834:	3720      	adds	r7, #32
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800
 8001840:	40020000 	.word	0x40020000
 8001844:	40020400 	.word	0x40020400

08001848 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <MX_I2C3_Init+0x50>)
 800184e:	4a13      	ldr	r2, [pc, #76]	@ (800189c <MX_I2C3_Init+0x54>)
 8001850:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <MX_I2C3_Init+0x50>)
 8001854:	4a12      	ldr	r2, [pc, #72]	@ (80018a0 <MX_I2C3_Init+0x58>)
 8001856:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <MX_I2C3_Init+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800185e:	4b0e      	ldr	r3, [pc, #56]	@ (8001898 <MX_I2C3_Init+0x50>)
 8001860:	2200      	movs	r2, #0
 8001862:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001864:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <MX_I2C3_Init+0x50>)
 8001866:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800186a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800186c:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <MX_I2C3_Init+0x50>)
 800186e:	2200      	movs	r2, #0
 8001870:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001872:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <MX_I2C3_Init+0x50>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001878:	4b07      	ldr	r3, [pc, #28]	@ (8001898 <MX_I2C3_Init+0x50>)
 800187a:	2200      	movs	r2, #0
 800187c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800187e:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <MX_I2C3_Init+0x50>)
 8001880:	2200      	movs	r2, #0
 8001882:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	@ (8001898 <MX_I2C3_Init+0x50>)
 8001886:	f001 fe97 	bl	80035b8 <HAL_I2C_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001890:	f000 f9d8 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20000d1c 	.word	0x20000d1c
 800189c:	40005c00 	.word	0x40005c00
 80018a0:	000186a0 	.word	0x000186a0

080018a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	@ 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a29      	ldr	r2, [pc, #164]	@ (8001968 <HAL_I2C_MspInit+0xc4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d14b      	bne.n	800195e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b28      	ldr	r3, [pc, #160]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a27      	ldr	r2, [pc, #156]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 80018d0:	f043 0304 	orr.w	r3, r3, #4
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b25      	ldr	r3, [pc, #148]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0304 	and.w	r3, r3, #4
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	4b21      	ldr	r3, [pc, #132]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a20      	ldr	r2, [pc, #128]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f2:	4b1e      	ldr	r3, [pc, #120]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001904:	2312      	movs	r3, #18
 8001906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001908:	2301      	movs	r3, #1
 800190a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190c:	2303      	movs	r3, #3
 800190e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001910:	2304      	movs	r3, #4
 8001912:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001914:	f107 0314 	add.w	r3, r7, #20
 8001918:	4619      	mov	r1, r3
 800191a:	4815      	ldr	r0, [pc, #84]	@ (8001970 <HAL_I2C_MspInit+0xcc>)
 800191c:	f001 fcae 	bl	800327c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001920:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001926:	2312      	movs	r3, #18
 8001928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800192a:	2301      	movs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001932:	2304      	movs	r3, #4
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	480d      	ldr	r0, [pc, #52]	@ (8001974 <HAL_I2C_MspInit+0xd0>)
 800193e:	f001 fc9d 	bl	800327c <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	4a08      	ldr	r2, [pc, #32]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 800194c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001950:	6413      	str	r3, [r2, #64]	@ 0x40
 8001952:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_I2C_MspInit+0xc8>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800195e:	bf00      	nop
 8001960:	3728      	adds	r7, #40	@ 0x28
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40005c00 	.word	0x40005c00
 800196c:	40023800 	.word	0x40023800
 8001970:	40020800 	.word	0x40020800
 8001974:	40020000 	.word	0x40020000

08001978 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	b29a      	uxth	r2, r3
 8001988:	f04f 33ff 	mov.w	r3, #4294967295
 800198c:	68b9      	ldr	r1, [r7, #8]
 800198e:	4804      	ldr	r0, [pc, #16]	@ (80019a0 <_write+0x28>)
 8001990:	f004 fbdc 	bl	800614c <HAL_UART_Transmit>
    return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000f84 	.word	0x20000f84

080019a4 <printf2>:

void printf2(const char *fmt, ...)
{
 80019a4:	b40f      	push	{r0, r1, r2, r3}
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b0c2      	sub	sp, #264	@ 0x108
 80019aa:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, fmt);
 80019ac:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80019b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80019b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80019b8:	601a      	str	r2, [r3, #0]
    int len = vsnprintf(buffer, sizeof(buffer), fmt, args);
 80019ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80019be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80019c2:	1d38      	adds	r0, r7, #4
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80019ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019ce:	f008 f8a9 	bl	8009b24 <vsniprintf>
 80019d2:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    va_end(args);

    if (len > 0) {
 80019d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80019da:	2b00      	cmp	r3, #0
 80019dc:	dd08      	ble.n	80019f0 <printf2+0x4c>
        HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, HAL_MAX_DELAY);
 80019de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	1d39      	adds	r1, r7, #4
 80019e6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ea:	4805      	ldr	r0, [pc, #20]	@ (8001a00 <printf2+0x5c>)
 80019ec:	f004 fbae 	bl	800614c <HAL_UART_Transmit>
    }
}
 80019f0:	bf00      	nop
 80019f2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80019f6:	46bd      	mov	sp, r7
 80019f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019fc:	b004      	add	sp, #16
 80019fe:	4770      	bx	lr
 8001a00:	20000f3c 	.word	0x20000f3c

08001a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a08:	f000 ff12 	bl	8002830 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a0c:	f000 f830 	bl	8001a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a10:	f7ff feb2 	bl	8001778 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a14:	f7ff fb0e 	bl	8001034 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a18:	f000 fdd2 	bl	80025c0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8001a1c:	f000 fdfa 	bl	8002614 <MX_USART6_UART_Init>
  MX_I2C3_Init();
 8001a20:	f7ff ff12 	bl	8001848 <MX_I2C3_Init>
  MX_TIM1_Init();
 8001a24:	f000 fcc0 	bl	80023a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  printf("\rSTART\r\n");
 8001a28:	480d      	ldr	r0, [pc, #52]	@ (8001a60 <main+0x5c>)
 8001a2a:	f008 f805 	bl	8009a38 <puts>
  printf2("UART_2_START\r\n");
 8001a2e:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <main+0x60>)
 8001a30:	f7ff ffb8 	bl	80019a4 <printf2>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_buf, BUF_SIZE);
 8001a34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a38:	490b      	ldr	r1, [pc, #44]	@ (8001a68 <main+0x64>)
 8001a3a:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <main+0x68>)
 8001a3c:	f004 fc11 	bl	8006262 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8001a40:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <main+0x68>)
 8001a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b08      	ldr	r3, [pc, #32]	@ (8001a6c <main+0x68>)
 8001a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0208 	bic.w	r2, r2, #8
 8001a52:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001a54:	f7ff fb5a 	bl	800110c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a58:	f005 fd7a 	bl	8007550 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <main+0x58>
 8001a60:	0800bdac 	.word	0x0800bdac
 8001a64:	0800bdb4 	.word	0x0800bdb4
 8001a68:	20000d70 	.word	0x20000d70
 8001a6c:	20000f3c 	.word	0x20000f3c

08001a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b094      	sub	sp, #80	@ 0x50
 8001a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a76:	f107 0320 	add.w	r3, r7, #32
 8001a7a:	2230      	movs	r2, #48	@ 0x30
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f008 f8f2 	bl	8009c68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a84:	f107 030c 	add.w	r3, r7, #12
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a94:	2300      	movs	r3, #0
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	4b29      	ldr	r3, [pc, #164]	@ (8001b40 <SystemClock_Config+0xd0>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9c:	4a28      	ldr	r2, [pc, #160]	@ (8001b40 <SystemClock_Config+0xd0>)
 8001a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aa4:	4b26      	ldr	r3, [pc, #152]	@ (8001b40 <SystemClock_Config+0xd0>)
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	4b23      	ldr	r3, [pc, #140]	@ (8001b44 <SystemClock_Config+0xd4>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001abc:	4a21      	ldr	r2, [pc, #132]	@ (8001b44 <SystemClock_Config+0xd4>)
 8001abe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b44 <SystemClock_Config+0xd4>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ad8:	2310      	movs	r3, #16
 8001ada:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001adc:	2302      	movs	r3, #2
 8001ade:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001ae4:	2310      	movs	r3, #16
 8001ae6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ae8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001aec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001aee:	2304      	movs	r3, #4
 8001af0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001af2:	2307      	movs	r3, #7
 8001af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001af6:	f107 0320 	add.w	r3, r7, #32
 8001afa:	4618      	mov	r0, r3
 8001afc:	f002 fd56 	bl	80045ac <HAL_RCC_OscConfig>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b06:	f000 f89d 	bl	8001c44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b0a:	230f      	movs	r3, #15
 8001b0c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	2102      	movs	r1, #2
 8001b26:	4618      	mov	r0, r3
 8001b28:	f002 ffb8 	bl	8004a9c <HAL_RCC_ClockConfig>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001b32:	f000 f887 	bl	8001c44 <Error_Handler>
  }
}
 8001b36:	bf00      	nop
 8001b38:	3750      	adds	r7, #80	@ 0x50
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40023800 	.word	0x40023800
 8001b44:	40007000 	.word	0x40007000

08001b48 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART2)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a27      	ldr	r2, [pc, #156]	@ (8001bf8 <HAL_UARTEx_RxEventCallback+0xb0>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d148      	bne.n	8001bf0 <HAL_UARTEx_RxEventCallback+0xa8>
    {
//        HAL_UART_Transmit(&huart6, rx_buf, Size, HAL_MAX_DELAY);
    	uint16_t dma_pos = BUF_SIZE - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001b6c:	81fb      	strh	r3, [r7, #14]

		if (dma_pos != old_dma_pos)
 8001b6e:	4b23      	ldr	r3, [pc, #140]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	89fa      	ldrh	r2, [r7, #14]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d02b      	beq.n	8001bd0 <HAL_UARTEx_RxEventCallback+0x88>
		{
			if (dma_pos > old_dma_pos)
 8001b78:	4b20      	ldr	r3, [pc, #128]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	89fa      	ldrh	r2, [r7, #14]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d90d      	bls.n	8001b9e <HAL_UARTEx_RxEventCallback+0x56>
			{
				/* Linear copy */
				gcode_rx_push(&rx_buf[old_dma_pos], dma_pos - old_dma_pos);
 8001b82:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	461a      	mov	r2, r3
 8001b88:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0xb8>)
 8001b8a:	18d0      	adds	r0, r2, r3
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	89fa      	ldrh	r2, [r7, #14]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	4619      	mov	r1, r3
 8001b98:	f7ff fd88 	bl	80016ac <gcode_rx_push>
 8001b9c:	e015      	b.n	8001bca <HAL_UARTEx_RxEventCallback+0x82>
			}
			else
			{
				/* Wrapped around */
				gcode_rx_push(&rx_buf[old_dma_pos], BUF_SIZE - old_dma_pos);
 8001b9e:	4b17      	ldr	r3, [pc, #92]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b16      	ldr	r3, [pc, #88]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0xb8>)
 8001ba6:	441a      	add	r2, r3
 8001ba8:	4b14      	ldr	r3, [pc, #80]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	f7ff fd79 	bl	80016ac <gcode_rx_push>
				if (dma_pos > 0)
 8001bba:	89fb      	ldrh	r3, [r7, #14]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d004      	beq.n	8001bca <HAL_UARTEx_RxEventCallback+0x82>
					gcode_rx_push(&rx_buf[0], dma_pos);
 8001bc0:	89fb      	ldrh	r3, [r7, #14]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480e      	ldr	r0, [pc, #56]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0xb8>)
 8001bc6:	f7ff fd71 	bl	80016ac <gcode_rx_push>
			}

			old_dma_pos = dma_pos;
 8001bca:	4a0c      	ldr	r2, [pc, #48]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0xb4>)
 8001bcc:	89fb      	ldrh	r3, [r7, #14]
 8001bce:	8013      	strh	r3, [r2, #0]
		}

		/* restart RX */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, rx_buf, BUF_SIZE);
 8001bd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bd4:	490a      	ldr	r1, [pc, #40]	@ (8001c00 <HAL_UARTEx_RxEventCallback+0xb8>)
 8001bd6:	480b      	ldr	r0, [pc, #44]	@ (8001c04 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001bd8:	f004 fb43 	bl	8006262 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8001bdc:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001be6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0208 	bic.w	r2, r2, #8
 8001bee:	601a      	str	r2, [r3, #0]
    }
}
 8001bf0:	bf00      	nop
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40004400 	.word	0x40004400
 8001bfc:	20000e70 	.word	0x20000e70
 8001c00:	20000d70 	.word	0x20000d70
 8001c04:	20000f3c 	.word	0x20000f3c

08001c08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  if (htim->Instance == TIM1) {
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a08      	ldr	r2, [pc, #32]	@ (8001c38 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d102      	bne.n	8001c20 <HAL_TIM_PeriodElapsedCallback+0x18>
    Stepper_Tick(&motor);
 8001c1a:	4808      	ldr	r0, [pc, #32]	@ (8001c3c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001c1c:	f000 f91a 	bl	8001e54 <Stepper_Tick>
  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a06      	ldr	r2, [pc, #24]	@ (8001c40 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d101      	bne.n	8001c2e <HAL_TIM_PeriodElapsedCallback+0x26>
    HAL_IncTick();
 8001c2a:	f000 fe23 	bl	8002874 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40010000 	.word	0x40010000
 8001c3c:	20000e74 	.word	0x20000e74
 8001c40:	40000400 	.word	0x40000400

08001c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c48:	b672      	cpsid	i
}
 8001c4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <Error_Handler+0x8>

08001c50 <calcARR>:
#include <math.h>
volatile int16_t rotations;
Stepper_t motor;

static uint32_t calcARR(Stepper_t* m, float speed)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	ed87 0a00 	vstr	s0, [r7]
    if (speed < 1.0f) speed = 1.0f;
 8001c5c:	edd7 7a00 	vldr	s15, [r7]
 8001c60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6c:	d502      	bpl.n	8001c74 <calcARR+0x24>
 8001c6e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c72:	603b      	str	r3, [r7, #0]
    uint32_t arr = (uint32_t)((SystemCoreClock / ((m->htim->Init.Prescaler + 1) * speed)) - 1);
 8001c74:	4b11      	ldr	r3, [pc, #68]	@ (8001cbc <calcARR+0x6c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	691b      	ldr	r3, [r3, #16]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	3301      	adds	r3, #1
 8001c88:	ee07 3a90 	vmov	s15, r3
 8001c8c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c90:	edd7 7a00 	vldr	s15, [r7]
 8001c94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ca0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ca4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ca8:	ee17 3a90 	vmov	r3, s15
 8001cac:	60fb      	str	r3, [r7, #12]
    return arr;
 8001cae:	68fb      	ldr	r3, [r7, #12]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	2000000c 	.word	0x2000000c

08001cc0 <Stepper_Init>:

void Stepper_Init(Stepper_t* m)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
    m->currSpeed = 0;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	625a      	str	r2, [r3, #36]	@ 0x24
    m->currPos = 0;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	62da      	str	r2, [r3, #44]	@ 0x2c
    m->targetPos = 0;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	629a      	str	r2, [r3, #40]	@ 0x28
    m->moving = 0;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    HAL_TIM_Base_Start_IT(m->htim);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	691b      	ldr	r3, [r3, #16]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f003 f979 	bl	8004fe0 <HAL_TIM_Base_Start_IT>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <Stepper_SetSpeed>:
{
	HAL_TIM_PWM_Stop(m->htim, m->tim_channel);
}

// ustawienie aktualnej predkosci
void Stepper_SetSpeed(Stepper_t* m, float speed) { m->maxSpeed = speed; }
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	ed87 0a00 	vstr	s0, [r7]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	621a      	str	r2, [r3, #32]
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <Stepper_SetAcceleration>:

// ustawienie przyspieszenia
void Stepper_SetAcceleration(Stepper_t* m, float accel, float decel) {
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d20:	edc7 0a01 	vstr	s1, [r7, #4]
    m->accel = accel;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	619a      	str	r2, [r3, #24]
    m->decel = decel;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	61da      	str	r2, [r3, #28]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <Stepper_MoveTo>:

// zadanie pozycji
void Stepper_MoveTo(Stepper_t* m, int32_t position)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
    if (position == m->currPos) return;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4a:	683a      	ldr	r2, [r7, #0]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d07b      	beq.n	8001e48 <Stepper_MoveTo+0x10c>

    if (m->currSpeed < MIN_SPEED)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001d56:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001e50 <Stepper_MoveTo+0x114>
 8001d5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	d503      	bpl.n	8001d6c <Stepper_MoveTo+0x30>
        m->currSpeed = MIN_SPEED;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f04f 4284 	mov.w	r2, #1107296256	@ 0x42000000
 8001d6a:	625a      	str	r2, [r3, #36]	@ 0x24

    m->targetPos = position;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	629a      	str	r2, [r3, #40]	@ 0x28
    m->moving = 1;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    m->dir = (position > m->currPos) ? 1 : -1;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	dd01      	ble.n	8001d88 <Stepper_MoveTo+0x4c>
 8001d84:	2201      	movs	r2, #1
 8001d86:	e001      	b.n	8001d8c <Stepper_MoveTo+0x50>
 8001d88:	f04f 32ff 	mov.w	r2, #4294967295
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    HAL_GPIO_WritePin(
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6818      	ldr	r0, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	8899      	ldrh	r1, [r3, #4]
        m->DIR_Port,
        m->DIR_Pin,
        (m->dir > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
    HAL_GPIO_WritePin(
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	bfcc      	ite	gt
 8001da4:	2301      	movgt	r3, #1
 8001da6:	2300      	movle	r3, #0
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	461a      	mov	r2, r3
 8001dac:	f001 fbea 	bl	8003584 <HAL_GPIO_WritePin>
    );

    uint32_t arr = calcARR(m, m->currSpeed);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001db6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ff48 	bl	8001c50 <calcARR>
 8001dc0:	60f8      	str	r0, [r7, #12]
    __HAL_TIM_SET_AUTORELOAD(m->htim, arr);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(m->htim, m->tim_channel, arr / 2);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d106      	bne.n	8001dea <Stepper_MoveTo+0xae>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	691b      	ldr	r3, [r3, #16]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	0852      	lsrs	r2, r2, #1
 8001de6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001de8:	e01b      	b.n	8001e22 <Stepper_MoveTo+0xe6>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	2b04      	cmp	r3, #4
 8001df0:	d106      	bne.n	8001e00 <Stepper_MoveTo+0xc4>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	085b      	lsrs	r3, r3, #1
 8001dfc:	6393      	str	r3, [r2, #56]	@ 0x38
 8001dfe:	e010      	b.n	8001e22 <Stepper_MoveTo+0xe6>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	2b08      	cmp	r3, #8
 8001e06:	d106      	bne.n	8001e16 <Stepper_MoveTo+0xda>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	085b      	lsrs	r3, r3, #1
 8001e12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e14:	e005      	b.n	8001e22 <Stepper_MoveTo+0xe6>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	085b      	lsrs	r3, r3, #1
 8001e20:	6413      	str	r3, [r2, #64]	@ 0x40

    HAL_TIM_PWM_Start(m->htim, m->tim_channel);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	f003 f993 	bl	8005158 <HAL_TIM_PWM_Start>
    __HAL_TIM_MOE_ENABLE(m->htim);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e44:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e46:	e000      	b.n	8001e4a <Stepper_MoveTo+0x10e>
    if (position == m->currPos) return;
 8001e48:	bf00      	nop
}
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	42000000 	.word	0x42000000

08001e54 <Stepper_Tick>:
    Stepper_MoveTo(m, m->currPos + steps);
}

// gwna logika sterowania, wywoywana w przerwaniu timera
void Stepper_Tick(Stepper_t* m)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b086      	sub	sp, #24
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
    if (!m->moving) return;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 80d1 	beq.w	800200c <Stepper_Tick+0x1b8>

    m->currPos += m->dir;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	f992 2031 	ldrsb.w	r2, [r2, #49]	@ 0x31
 8001e74:	441a      	add	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	62da      	str	r2, [r3, #44]	@ 0x2c

    int32_t diff = m->targetPos - m->currPos;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	617b      	str	r3, [r7, #20]
    int32_t stepsRemaining = (diff >= 0) ? diff : -diff;
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bfb8      	it	lt
 8001e8c:	425b      	neglt	r3, r3
 8001e8e:	613b      	str	r3, [r7, #16]

    if (stepsRemaining == 0) {
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10c      	bne.n	8001eb0 <Stepper_Tick+0x5c>
        m->moving = 0;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_TIM_PWM_Stop_IT(m->htim, m->tim_channel);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	691a      	ldr	r2, [r3, #16]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	f003 fa05 	bl	80052b8 <HAL_TIM_PWM_Stop_IT>
        return;
 8001eae:	e0ae      	b.n	800200e <Stepper_Tick+0x1ba>
    }

    float Sbrake = (m->currSpeed * m->currSpeed) / (2.0f * m->decel);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001ebc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ec6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001eca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ece:	edc7 7a03 	vstr	s15, [r7, #12]
    if (m->currSpeed < MIN_SPEED)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001ed8:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8002014 <Stepper_Tick+0x1c0>
 8001edc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee4:	d503      	bpl.n	8001eee <Stepper_Tick+0x9a>
		m->currSpeed = MIN_SPEED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f04f 4284 	mov.w	r2, #1107296256	@ 0x42000000
 8001eec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (Sbrake >= stepsRemaining) {
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	ee07 3a90 	vmov	s15, r3
 8001ef4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ef8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001efc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f04:	db1e      	blt.n	8001f44 <Stepper_Tick+0xf0>
        // decelerate
        m->currSpeed -= (m->decel / m->currSpeed);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	ed93 6a07 	vldr	s12, [r3, #28]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001f18:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        if (m->currSpeed < MIN_SPEED)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001f2c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002014 <Stepper_Tick+0x1c0>
 8001f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	d52e      	bpl.n	8001f98 <Stepper_Tick+0x144>
            m->currSpeed = MIN_SPEED;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f04f 4284 	mov.w	r2, #1107296256	@ 0x42000000
 8001f40:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f42:	e029      	b.n	8001f98 <Stepper_Tick+0x144>
    } else if (m->currSpeed < m->maxSpeed) {
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001f50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f58:	d51e      	bpl.n	8001f98 <Stepper_Tick+0x144>
        // accelerate
        m->currSpeed += (m->accel / m->currSpeed);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	ed93 6a06 	vldr	s12, [r3, #24]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001f6c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        if (m->currSpeed > m->maxSpeed)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	edd3 7a08 	vldr	s15, [r3, #32]
 8001f86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8e:	dd03      	ble.n	8001f98 <Stepper_Tick+0x144>
            m->currSpeed = m->maxSpeed;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a1a      	ldr	r2, [r3, #32]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    uint32_t arr = calcARR(m, m->currSpeed);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff fe54 	bl	8001c50 <calcARR>
 8001fa8:	60b8      	str	r0, [r7, #8]
    __HAL_TIM_SET_AUTORELOAD(m->htim, arr);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	68ba      	ldr	r2, [r7, #8]
 8001fba:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(m->htim, m->tim_channel, arr / 2);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	695b      	ldr	r3, [r3, #20]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d106      	bne.n	8001fd2 <Stepper_Tick+0x17e>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	0852      	lsrs	r2, r2, #1
 8001fce:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fd0:	e01d      	b.n	800200e <Stepper_Tick+0x1ba>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	d106      	bne.n	8001fe8 <Stepper_Tick+0x194>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	085b      	lsrs	r3, r3, #1
 8001fe4:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fe6:	e012      	b.n	800200e <Stepper_Tick+0x1ba>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d106      	bne.n	8001ffe <Stepper_Tick+0x1aa>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	691b      	ldr	r3, [r3, #16]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	085b      	lsrs	r3, r3, #1
 8001ffa:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001ffc:	e007      	b.n	800200e <Stepper_Tick+0x1ba>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	085b      	lsrs	r3, r3, #1
 8002008:	6413      	str	r3, [r2, #64]	@ 0x40
 800200a:	e000      	b.n	800200e <Stepper_Tick+0x1ba>
    if (!m->moving) return;
 800200c:	bf00      	nop
}
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	42000000 	.word	0x42000000

08002018 <Stepper_get_enc_pos>:

void Stepper_get_enc_pos(Stepper_t* m, uint16_t* raw)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	int32_t pos;
//	int32_t old_pos = m->currPos;
//	int32_t revolutions = (old_pos - (old_pos%FULL_REVOLUTION));
//	if (old_pos%FULL_REVOLUTION < 0){revolutions -= FULL_REVOLUTION;}
	pos = (int32_t)((float)(*raw) * FULL_REVOLUTION / ENCODER_RESOLUTION);
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	ee07 3a90 	vmov	s15, r3
 800202a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800202e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002070 <Stepper_get_enc_pos+0x58>
 8002032:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002036:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8002074 <Stepper_get_enc_pos+0x5c>
 800203a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800203e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002042:	ee17 3a90 	vmov	r3, s15
 8002046:	60fb      	str	r3, [r7, #12]
//	pos = pos + revolutions;
	pos = pos + (rotations * FULL_REVOLUTION);
 8002048:	4b0b      	ldr	r3, [pc, #44]	@ (8002078 <Stepper_get_enc_pos+0x60>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	b21b      	sxth	r3, r3
 800204e:	461a      	mov	r2, r3
 8002050:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8002054:	fb02 f303 	mul.w	r3, r2, r3
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	4413      	add	r3, r2
 800205c:	60fb      	str	r3, [r7, #12]
	m->currPos = pos;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	45c80000 	.word	0x45c80000
 8002074:	45800000 	.word	0x45800000
 8002078:	20000e72 	.word	0x20000e72

0800207c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	607b      	str	r3, [r7, #4]
 8002086:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <HAL_MspInit+0x54>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208a:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <HAL_MspInit+0x54>)
 800208c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002090:	6453      	str	r3, [r2, #68]	@ 0x44
 8002092:	4b0f      	ldr	r3, [pc, #60]	@ (80020d0 <HAL_MspInit+0x54>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002096:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800209a:	607b      	str	r3, [r7, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	603b      	str	r3, [r7, #0]
 80020a2:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <HAL_MspInit+0x54>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <HAL_MspInit+0x54>)
 80020a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ae:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <HAL_MspInit+0x54>)
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	210f      	movs	r1, #15
 80020be:	f06f 0001 	mvn.w	r0, #1
 80020c2:	f000 fcaf 	bl	8002a24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40023800 	.word	0x40023800

080020d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08e      	sub	sp, #56	@ 0x38
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80020dc:	2300      	movs	r3, #0
 80020de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	4b33      	ldr	r3, [pc, #204]	@ (80021b8 <HAL_InitTick+0xe4>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	4a32      	ldr	r2, [pc, #200]	@ (80021b8 <HAL_InitTick+0xe4>)
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f4:	4b30      	ldr	r3, [pc, #192]	@ (80021b8 <HAL_InitTick+0xe4>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002100:	f107 0210 	add.w	r2, r7, #16
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4611      	mov	r1, r2
 800210a:	4618      	mov	r0, r3
 800210c:	f002 fee6 	bl	8004edc <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002116:	2b00      	cmp	r3, #0
 8002118:	d103      	bne.n	8002122 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800211a:	f002 feb7 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 800211e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002120:	e004      	b.n	800212c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002122:	f002 feb3 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 8002126:	4603      	mov	r3, r0
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800212c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800212e:	4a23      	ldr	r2, [pc, #140]	@ (80021bc <HAL_InitTick+0xe8>)
 8002130:	fba2 2303 	umull	r2, r3, r2, r3
 8002134:	0c9b      	lsrs	r3, r3, #18
 8002136:	3b01      	subs	r3, #1
 8002138:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 800213a:	4b21      	ldr	r3, [pc, #132]	@ (80021c0 <HAL_InitTick+0xec>)
 800213c:	4a21      	ldr	r2, [pc, #132]	@ (80021c4 <HAL_InitTick+0xf0>)
 800213e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002140:	4b1f      	ldr	r3, [pc, #124]	@ (80021c0 <HAL_InitTick+0xec>)
 8002142:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002146:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002148:	4a1d      	ldr	r2, [pc, #116]	@ (80021c0 <HAL_InitTick+0xec>)
 800214a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800214c:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800214e:	4b1c      	ldr	r3, [pc, #112]	@ (80021c0 <HAL_InitTick+0xec>)
 8002150:	2200      	movs	r2, #0
 8002152:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002154:	4b1a      	ldr	r3, [pc, #104]	@ (80021c0 <HAL_InitTick+0xec>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215a:	4b19      	ldr	r3, [pc, #100]	@ (80021c0 <HAL_InitTick+0xec>)
 800215c:	2200      	movs	r2, #0
 800215e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002160:	4817      	ldr	r0, [pc, #92]	@ (80021c0 <HAL_InitTick+0xec>)
 8002162:	f002 feed 	bl	8004f40 <HAL_TIM_Base_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800216c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002170:	2b00      	cmp	r3, #0
 8002172:	d11b      	bne.n	80021ac <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002174:	4812      	ldr	r0, [pc, #72]	@ (80021c0 <HAL_InitTick+0xec>)
 8002176:	f002 ff33 	bl	8004fe0 <HAL_TIM_Base_Start_IT>
 800217a:	4603      	mov	r3, r0
 800217c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002180:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002184:	2b00      	cmp	r3, #0
 8002186:	d111      	bne.n	80021ac <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002188:	201d      	movs	r0, #29
 800218a:	f000 fc67 	bl	8002a5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2b0f      	cmp	r3, #15
 8002192:	d808      	bhi.n	80021a6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002194:	2200      	movs	r2, #0
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	201d      	movs	r0, #29
 800219a:	f000 fc43 	bl	8002a24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800219e:	4a0a      	ldr	r2, [pc, #40]	@ (80021c8 <HAL_InitTick+0xf4>)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6013      	str	r3, [r2, #0]
 80021a4:	e002      	b.n	80021ac <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80021ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3738      	adds	r7, #56	@ 0x38
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40023800 	.word	0x40023800
 80021bc:	431bde83 	.word	0x431bde83
 80021c0:	20000ea8 	.word	0x20000ea8
 80021c4:	40000400 	.word	0x40000400
 80021c8:	20000010 	.word	0x20000010

080021cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <DMA1_Stream5_IRQHandler+0x10>)
 80021d2:	f000 fde9 	bl	8002da8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000fcc 	.word	0x20000fcc

080021e0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021e4:	4802      	ldr	r0, [pc, #8]	@ (80021f0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021e6:	f003 f919 	bl	800541c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000ef4 	.word	0x20000ef4

080021f4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021f8:	4802      	ldr	r0, [pc, #8]	@ (8002204 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80021fa:	f003 f90f 	bl	800541c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000ef4 	.word	0x20000ef4

08002208 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800220c:	4802      	ldr	r0, [pc, #8]	@ (8002218 <TIM3_IRQHandler+0x10>)
 800220e:	f003 f905 	bl	800541c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000ea8 	.word	0x20000ea8

0800221c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002220:	4802      	ldr	r0, [pc, #8]	@ (800222c <USART2_IRQHandler+0x10>)
 8002222:	f004 f877 	bl	8006314 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000f3c 	.word	0x20000f3c

08002230 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return 1;
 8002234:	2301      	movs	r3, #1
}
 8002236:	4618      	mov	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_kill>:

int _kill(int pid, int sig)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800224a:	f007 fdc3 	bl	8009dd4 <__errno>
 800224e:	4603      	mov	r3, r0
 8002250:	2216      	movs	r2, #22
 8002252:	601a      	str	r2, [r3, #0]
  return -1;
 8002254:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002258:	4618      	mov	r0, r3
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <_exit>:

void _exit (int status)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002268:	f04f 31ff 	mov.w	r1, #4294967295
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff ffe7 	bl	8002240 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002272:	bf00      	nop
 8002274:	e7fd      	b.n	8002272 <_exit+0x12>

08002276 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b086      	sub	sp, #24
 800227a:	af00      	add	r7, sp, #0
 800227c:	60f8      	str	r0, [r7, #12]
 800227e:	60b9      	str	r1, [r7, #8]
 8002280:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	e00a      	b.n	800229e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002288:	f3af 8000 	nop.w
 800228c:	4601      	mov	r1, r0
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	1c5a      	adds	r2, r3, #1
 8002292:	60ba      	str	r2, [r7, #8]
 8002294:	b2ca      	uxtb	r2, r1
 8002296:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	3301      	adds	r3, #1
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	dbf0      	blt.n	8002288 <_read+0x12>
  }

  return len;
 80022a6:	687b      	ldr	r3, [r7, #4]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022d8:	605a      	str	r2, [r3, #4]
  return 0;
 80022da:	2300      	movs	r3, #0
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <_isatty>:

int _isatty(int file)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022f0:	2301      	movs	r3, #1
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022fe:	b480      	push	{r7}
 8002300:	b085      	sub	sp, #20
 8002302:	af00      	add	r7, sp, #0
 8002304:	60f8      	str	r0, [r7, #12]
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002320:	4a14      	ldr	r2, [pc, #80]	@ (8002374 <_sbrk+0x5c>)
 8002322:	4b15      	ldr	r3, [pc, #84]	@ (8002378 <_sbrk+0x60>)
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800232c:	4b13      	ldr	r3, [pc, #76]	@ (800237c <_sbrk+0x64>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d102      	bne.n	800233a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002334:	4b11      	ldr	r3, [pc, #68]	@ (800237c <_sbrk+0x64>)
 8002336:	4a12      	ldr	r2, [pc, #72]	@ (8002380 <_sbrk+0x68>)
 8002338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800233a:	4b10      	ldr	r3, [pc, #64]	@ (800237c <_sbrk+0x64>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	429a      	cmp	r2, r3
 8002346:	d207      	bcs.n	8002358 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002348:	f007 fd44 	bl	8009dd4 <__errno>
 800234c:	4603      	mov	r3, r0
 800234e:	220c      	movs	r2, #12
 8002350:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295
 8002356:	e009      	b.n	800236c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002358:	4b08      	ldr	r3, [pc, #32]	@ (800237c <_sbrk+0x64>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800235e:	4b07      	ldr	r3, [pc, #28]	@ (800237c <_sbrk+0x64>)
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4413      	add	r3, r2
 8002366:	4a05      	ldr	r2, [pc, #20]	@ (800237c <_sbrk+0x64>)
 8002368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800236a:	68fb      	ldr	r3, [r7, #12]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20018000 	.word	0x20018000
 8002378:	00000400 	.word	0x00000400
 800237c:	20000ef0 	.word	0x20000ef0
 8002380:	20004ed0 	.word	0x20004ed0

08002384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002388:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <SystemInit+0x20>)
 800238a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238e:	4a05      	ldr	r2, [pc, #20]	@ (80023a4 <SystemInit+0x20>)
 8002390:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002394:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b096      	sub	sp, #88	@ 0x58
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]
 80023d4:	611a      	str	r2, [r3, #16]
 80023d6:	615a      	str	r2, [r3, #20]
 80023d8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	2220      	movs	r2, #32
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f007 fc41 	bl	8009c68 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023e6:	4b3f      	ldr	r3, [pc, #252]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 80023e8:	4a3f      	ldr	r2, [pc, #252]	@ (80024e8 <MX_TIM1_Init+0x140>)
 80023ea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 80023ec:	4b3d      	ldr	r3, [pc, #244]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 80023ee:	2254      	movs	r2, #84	@ 0x54
 80023f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f2:	4b3c      	ldr	r3, [pc, #240]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80023f8:	4b3a      	ldr	r3, [pc, #232]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 80023fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002400:	4b38      	ldr	r3, [pc, #224]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 8002402:	2200      	movs	r2, #0
 8002404:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002406:	4b37      	ldr	r3, [pc, #220]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 8002408:	2200      	movs	r2, #0
 800240a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800240c:	4b35      	ldr	r3, [pc, #212]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 800240e:	2280      	movs	r2, #128	@ 0x80
 8002410:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002412:	4834      	ldr	r0, [pc, #208]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 8002414:	f002 fd94 	bl	8004f40 <HAL_TIM_Base_Init>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800241e:	f7ff fc11 	bl	8001c44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002422:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002426:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002428:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800242c:	4619      	mov	r1, r3
 800242e:	482d      	ldr	r0, [pc, #180]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 8002430:	f003 f9a6 	bl	8005780 <HAL_TIM_ConfigClockSource>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800243a:	f7ff fc03 	bl	8001c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800243e:	4829      	ldr	r0, [pc, #164]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 8002440:	f002 fe30 	bl	80050a4 <HAL_TIM_PWM_Init>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800244a:	f7ff fbfb 	bl	8001c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800244e:	2300      	movs	r3, #0
 8002450:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002452:	2300      	movs	r3, #0
 8002454:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002456:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800245a:	4619      	mov	r1, r3
 800245c:	4821      	ldr	r0, [pc, #132]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 800245e:	f003 fd51 	bl	8005f04 <HAL_TIMEx_MasterConfigSynchronization>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002468:	f7ff fbec 	bl	8001c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800246c:	2360      	movs	r3, #96	@ 0x60
 800246e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 32767;
 8002470:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8002474:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002476:	2300      	movs	r3, #0
 8002478:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800247a:	2300      	movs	r3, #0
 800247c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800247e:	2300      	movs	r3, #0
 8002480:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002482:	2300      	movs	r3, #0
 8002484:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002486:	2300      	movs	r3, #0
 8002488:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800248a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800248e:	2208      	movs	r2, #8
 8002490:	4619      	mov	r1, r3
 8002492:	4814      	ldr	r0, [pc, #80]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 8002494:	f003 f8b2 	bl	80055fc <HAL_TIM_PWM_ConfigChannel>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800249e:	f7ff fbd1 	bl	8001c44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024a2:	2300      	movs	r3, #0
 80024a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024bc:	2300      	movs	r3, #0
 80024be:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024c0:	1d3b      	adds	r3, r7, #4
 80024c2:	4619      	mov	r1, r3
 80024c4:	4807      	ldr	r0, [pc, #28]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 80024c6:	f003 fd8b 	bl	8005fe0 <HAL_TIMEx_ConfigBreakDeadTime>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80024d0:	f7ff fbb8 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80024d4:	4803      	ldr	r0, [pc, #12]	@ (80024e4 <MX_TIM1_Init+0x13c>)
 80024d6:	f000 f839 	bl	800254c <HAL_TIM_MspPostInit>

}
 80024da:	bf00      	nop
 80024dc:	3758      	adds	r7, #88	@ 0x58
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000ef4 	.word	0x20000ef4
 80024e8:	40010000 	.word	0x40010000

080024ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a12      	ldr	r2, [pc, #72]	@ (8002544 <HAL_TIM_Base_MspInit+0x58>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d11d      	bne.n	800253a <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <HAL_TIM_Base_MspInit+0x5c>)
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	4a10      	ldr	r2, [pc, #64]	@ (8002548 <HAL_TIM_Base_MspInit+0x5c>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6453      	str	r3, [r2, #68]	@ 0x44
 800250e:	4b0e      	ldr	r3, [pc, #56]	@ (8002548 <HAL_TIM_Base_MspInit+0x5c>)
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800251a:	2200      	movs	r2, #0
 800251c:	2105      	movs	r1, #5
 800251e:	2019      	movs	r0, #25
 8002520:	f000 fa80 	bl	8002a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002524:	2019      	movs	r0, #25
 8002526:	f000 fa99 	bl	8002a5c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 800252a:	2200      	movs	r2, #0
 800252c:	2105      	movs	r1, #5
 800252e:	201a      	movs	r0, #26
 8002530:	f000 fa78 	bl	8002a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002534:	201a      	movs	r0, #26
 8002536:	f000 fa91 	bl	8002a5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40010000 	.word	0x40010000
 8002548:	40023800 	.word	0x40023800

0800254c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b088      	sub	sp, #32
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002554:	f107 030c 	add.w	r3, r7, #12
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a12      	ldr	r2, [pc, #72]	@ (80025b4 <HAL_TIM_MspPostInit+0x68>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d11e      	bne.n	80025ac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <HAL_TIM_MspPostInit+0x6c>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002576:	4a10      	ldr	r2, [pc, #64]	@ (80025b8 <HAL_TIM_MspPostInit+0x6c>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6313      	str	r3, [r2, #48]	@ 0x30
 800257e:	4b0e      	ldr	r3, [pc, #56]	@ (80025b8 <HAL_TIM_MspPostInit+0x6c>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	60bb      	str	r3, [r7, #8]
 8002588:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800258a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800258e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002590:	2302      	movs	r3, #2
 8002592:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002598:	2302      	movs	r3, #2
 800259a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800259c:	2301      	movs	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a0:	f107 030c 	add.w	r3, r7, #12
 80025a4:	4619      	mov	r1, r3
 80025a6:	4805      	ldr	r0, [pc, #20]	@ (80025bc <HAL_TIM_MspPostInit+0x70>)
 80025a8:	f000 fe68 	bl	800327c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80025ac:	bf00      	nop
 80025ae:	3720      	adds	r7, #32
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	40010000 	.word	0x40010000
 80025b8:	40023800 	.word	0x40023800
 80025bc:	40020000 	.word	0x40020000

080025c0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025c4:	4b11      	ldr	r3, [pc, #68]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025c6:	4a12      	ldr	r2, [pc, #72]	@ (8002610 <MX_USART2_UART_Init+0x50>)
 80025c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025ca:	4b10      	ldr	r3, [pc, #64]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025d2:	4b0e      	ldr	r3, [pc, #56]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025d8:	4b0c      	ldr	r3, [pc, #48]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025da:	2200      	movs	r2, #0
 80025dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025de:	4b0b      	ldr	r3, [pc, #44]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025e4:	4b09      	ldr	r3, [pc, #36]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025e6:	220c      	movs	r2, #12
 80025e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ea:	4b08      	ldr	r3, [pc, #32]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f0:	4b06      	ldr	r3, [pc, #24]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025f6:	4805      	ldr	r0, [pc, #20]	@ (800260c <MX_USART2_UART_Init+0x4c>)
 80025f8:	f003 fd58 	bl	80060ac <HAL_UART_Init>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002602:	f7ff fb1f 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000f3c 	.word	0x20000f3c
 8002610:	40004400 	.word	0x40004400

08002614 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002618:	4b11      	ldr	r3, [pc, #68]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 800261a:	4a12      	ldr	r2, [pc, #72]	@ (8002664 <MX_USART6_UART_Init+0x50>)
 800261c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800261e:	4b10      	ldr	r3, [pc, #64]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 8002620:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002624:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002626:	4b0e      	ldr	r3, [pc, #56]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800262c:	4b0c      	ldr	r3, [pc, #48]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002632:	4b0b      	ldr	r3, [pc, #44]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 8002634:	2200      	movs	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX;
 8002638:	4b09      	ldr	r3, [pc, #36]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 800263a:	2208      	movs	r2, #8
 800263c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800263e:	4b08      	ldr	r3, [pc, #32]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002644:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800264a:	4805      	ldr	r0, [pc, #20]	@ (8002660 <MX_USART6_UART_Init+0x4c>)
 800264c:	f003 fd2e 	bl	80060ac <HAL_UART_Init>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002656:	f7ff faf5 	bl	8001c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000f84 	.word	0x20000f84
 8002664:	40011400 	.word	0x40011400

08002668 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08c      	sub	sp, #48	@ 0x30
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	f107 031c 	add.w	r3, r7, #28
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a4e      	ldr	r2, [pc, #312]	@ (80027c0 <HAL_UART_MspInit+0x158>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d164      	bne.n	8002754 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	4b4d      	ldr	r3, [pc, #308]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	4a4c      	ldr	r2, [pc, #304]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002694:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002698:	6413      	str	r3, [r2, #64]	@ 0x40
 800269a:	4b4a      	ldr	r3, [pc, #296]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a2:	61bb      	str	r3, [r7, #24]
 80026a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	4b46      	ldr	r3, [pc, #280]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	4a45      	ldr	r2, [pc, #276]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026b6:	4b43      	ldr	r3, [pc, #268]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026c2:	230c      	movs	r3, #12
 80026c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c6:	2302      	movs	r3, #2
 80026c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ce:	2300      	movs	r3, #0
 80026d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026d2:	2307      	movs	r3, #7
 80026d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d6:	f107 031c 	add.w	r3, r7, #28
 80026da:	4619      	mov	r1, r3
 80026dc:	483a      	ldr	r0, [pc, #232]	@ (80027c8 <HAL_UART_MspInit+0x160>)
 80026de:	f000 fdcd 	bl	800327c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80026e2:	4b3a      	ldr	r3, [pc, #232]	@ (80027cc <HAL_UART_MspInit+0x164>)
 80026e4:	4a3a      	ldr	r2, [pc, #232]	@ (80027d0 <HAL_UART_MspInit+0x168>)
 80026e6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80026e8:	4b38      	ldr	r3, [pc, #224]	@ (80027cc <HAL_UART_MspInit+0x164>)
 80026ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80026ee:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026f0:	4b36      	ldr	r3, [pc, #216]	@ (80027cc <HAL_UART_MspInit+0x164>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f6:	4b35      	ldr	r3, [pc, #212]	@ (80027cc <HAL_UART_MspInit+0x164>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026fc:	4b33      	ldr	r3, [pc, #204]	@ (80027cc <HAL_UART_MspInit+0x164>)
 80026fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002702:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002704:	4b31      	ldr	r3, [pc, #196]	@ (80027cc <HAL_UART_MspInit+0x164>)
 8002706:	2200      	movs	r2, #0
 8002708:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800270a:	4b30      	ldr	r3, [pc, #192]	@ (80027cc <HAL_UART_MspInit+0x164>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002710:	4b2e      	ldr	r3, [pc, #184]	@ (80027cc <HAL_UART_MspInit+0x164>)
 8002712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002716:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002718:	4b2c      	ldr	r3, [pc, #176]	@ (80027cc <HAL_UART_MspInit+0x164>)
 800271a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800271e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <HAL_UART_MspInit+0x164>)
 8002722:	2200      	movs	r2, #0
 8002724:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002726:	4829      	ldr	r0, [pc, #164]	@ (80027cc <HAL_UART_MspInit+0x164>)
 8002728:	f000 f9a6 	bl	8002a78 <HAL_DMA_Init>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002732:	f7ff fa87 	bl	8001c44 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a24      	ldr	r2, [pc, #144]	@ (80027cc <HAL_UART_MspInit+0x164>)
 800273a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800273c:	4a23      	ldr	r2, [pc, #140]	@ (80027cc <HAL_UART_MspInit+0x164>)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002742:	2200      	movs	r2, #0
 8002744:	2105      	movs	r1, #5
 8002746:	2026      	movs	r0, #38	@ 0x26
 8002748:	f000 f96c 	bl	8002a24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800274c:	2026      	movs	r0, #38	@ 0x26
 800274e:	f000 f985 	bl	8002a5c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002752:	e030      	b.n	80027b6 <HAL_UART_MspInit+0x14e>
  else if(uartHandle->Instance==USART6)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a1e      	ldr	r2, [pc, #120]	@ (80027d4 <HAL_UART_MspInit+0x16c>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d12b      	bne.n	80027b6 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART6_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
 8002762:	4b18      	ldr	r3, [pc, #96]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002766:	4a17      	ldr	r2, [pc, #92]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002768:	f043 0320 	orr.w	r3, r3, #32
 800276c:	6453      	str	r3, [r2, #68]	@ 0x44
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	613b      	str	r3, [r7, #16]
 8002778:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	4b11      	ldr	r3, [pc, #68]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002782:	4a10      	ldr	r2, [pc, #64]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 8002784:	f043 0304 	orr.w	r3, r3, #4
 8002788:	6313      	str	r3, [r2, #48]	@ 0x30
 800278a:	4b0e      	ldr	r3, [pc, #56]	@ (80027c4 <HAL_UART_MspInit+0x15c>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002796:	23c0      	movs	r3, #192	@ 0xc0
 8002798:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279a:	2302      	movs	r3, #2
 800279c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a2:	2303      	movs	r3, #3
 80027a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80027a6:	2308      	movs	r3, #8
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027aa:	f107 031c 	add.w	r3, r7, #28
 80027ae:	4619      	mov	r1, r3
 80027b0:	4809      	ldr	r0, [pc, #36]	@ (80027d8 <HAL_UART_MspInit+0x170>)
 80027b2:	f000 fd63 	bl	800327c <HAL_GPIO_Init>
}
 80027b6:	bf00      	nop
 80027b8:	3730      	adds	r7, #48	@ 0x30
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40004400 	.word	0x40004400
 80027c4:	40023800 	.word	0x40023800
 80027c8:	40020000 	.word	0x40020000
 80027cc:	20000fcc 	.word	0x20000fcc
 80027d0:	40026088 	.word	0x40026088
 80027d4:	40011400 	.word	0x40011400
 80027d8:	40020800 	.word	0x40020800

080027dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80027dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002814 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027e0:	f7ff fdd0 	bl	8002384 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027e4:	480c      	ldr	r0, [pc, #48]	@ (8002818 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027e6:	490d      	ldr	r1, [pc, #52]	@ (800281c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002820 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027ec:	e002      	b.n	80027f4 <LoopCopyDataInit>

080027ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027f2:	3304      	adds	r3, #4

080027f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027f8:	d3f9      	bcc.n	80027ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002824 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002828 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002800:	e001      	b.n	8002806 <LoopFillZerobss>

08002802 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002802:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002804:	3204      	adds	r2, #4

08002806 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002806:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002808:	d3fb      	bcc.n	8002802 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800280a:	f007 fae9 	bl	8009de0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800280e:	f7ff f8f9 	bl	8001a04 <main>
  bx  lr    
 8002812:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002814:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002818:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800281c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002820:	0800c1b8 	.word	0x0800c1b8
  ldr r2, =_sbss
 8002824:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002828:	20004ed0 	.word	0x20004ed0

0800282c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800282c:	e7fe      	b.n	800282c <ADC_IRQHandler>
	...

08002830 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002834:	4b0e      	ldr	r3, [pc, #56]	@ (8002870 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a0d      	ldr	r2, [pc, #52]	@ (8002870 <HAL_Init+0x40>)
 800283a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800283e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002840:	4b0b      	ldr	r3, [pc, #44]	@ (8002870 <HAL_Init+0x40>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a0a      	ldr	r2, [pc, #40]	@ (8002870 <HAL_Init+0x40>)
 8002846:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800284a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800284c:	4b08      	ldr	r3, [pc, #32]	@ (8002870 <HAL_Init+0x40>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a07      	ldr	r2, [pc, #28]	@ (8002870 <HAL_Init+0x40>)
 8002852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002856:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002858:	2003      	movs	r0, #3
 800285a:	f000 f8d8 	bl	8002a0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800285e:	200f      	movs	r0, #15
 8002860:	f7ff fc38 	bl	80020d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002864:	f7ff fc0a 	bl	800207c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40023c00 	.word	0x40023c00

08002874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002878:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <HAL_IncTick+0x20>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <HAL_IncTick+0x24>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4413      	add	r3, r2
 8002884:	4a04      	ldr	r2, [pc, #16]	@ (8002898 <HAL_IncTick+0x24>)
 8002886:	6013      	str	r3, [r2, #0]
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	20000014 	.word	0x20000014
 8002898:	2000102c 	.word	0x2000102c

0800289c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  return uwTick;
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <HAL_GetTick+0x14>)
 80028a2:	681b      	ldr	r3, [r3, #0]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	2000102c 	.word	0x2000102c

080028b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <__NVIC_SetPriorityGrouping+0x44>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028d0:	4013      	ands	r3, r2
 80028d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028e6:	4a04      	ldr	r2, [pc, #16]	@ (80028f8 <__NVIC_SetPriorityGrouping+0x44>)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	60d3      	str	r3, [r2, #12]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002900:	4b04      	ldr	r3, [pc, #16]	@ (8002914 <__NVIC_GetPriorityGrouping+0x18>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	0a1b      	lsrs	r3, r3, #8
 8002906:	f003 0307 	and.w	r3, r3, #7
}
 800290a:	4618      	mov	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002926:	2b00      	cmp	r3, #0
 8002928:	db0b      	blt.n	8002942 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	f003 021f 	and.w	r2, r3, #31
 8002930:	4907      	ldr	r1, [pc, #28]	@ (8002950 <__NVIC_EnableIRQ+0x38>)
 8002932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002936:	095b      	lsrs	r3, r3, #5
 8002938:	2001      	movs	r0, #1
 800293a:	fa00 f202 	lsl.w	r2, r0, r2
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	e000e100 	.word	0xe000e100

08002954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	6039      	str	r1, [r7, #0]
 800295e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002964:	2b00      	cmp	r3, #0
 8002966:	db0a      	blt.n	800297e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	b2da      	uxtb	r2, r3
 800296c:	490c      	ldr	r1, [pc, #48]	@ (80029a0 <__NVIC_SetPriority+0x4c>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	0112      	lsls	r2, r2, #4
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	440b      	add	r3, r1
 8002978:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800297c:	e00a      	b.n	8002994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	b2da      	uxtb	r2, r3
 8002982:	4908      	ldr	r1, [pc, #32]	@ (80029a4 <__NVIC_SetPriority+0x50>)
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	3b04      	subs	r3, #4
 800298c:	0112      	lsls	r2, r2, #4
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	440b      	add	r3, r1
 8002992:	761a      	strb	r2, [r3, #24]
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	e000e100 	.word	0xe000e100
 80029a4:	e000ed00 	.word	0xe000ed00

080029a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b089      	sub	sp, #36	@ 0x24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f1c3 0307 	rsb	r3, r3, #7
 80029c2:	2b04      	cmp	r3, #4
 80029c4:	bf28      	it	cs
 80029c6:	2304      	movcs	r3, #4
 80029c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3304      	adds	r3, #4
 80029ce:	2b06      	cmp	r3, #6
 80029d0:	d902      	bls.n	80029d8 <NVIC_EncodePriority+0x30>
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3b03      	subs	r3, #3
 80029d6:	e000      	b.n	80029da <NVIC_EncodePriority+0x32>
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029dc:	f04f 32ff 	mov.w	r2, #4294967295
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43da      	mvns	r2, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	401a      	ands	r2, r3
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f0:	f04f 31ff 	mov.w	r1, #4294967295
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	fa01 f303 	lsl.w	r3, r1, r3
 80029fa:	43d9      	mvns	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a00:	4313      	orrs	r3, r2
         );
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3724      	adds	r7, #36	@ 0x24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff ff4c 	bl	80028b4 <__NVIC_SetPriorityGrouping>
}
 8002a1c:	bf00      	nop
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
 8002a30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a36:	f7ff ff61 	bl	80028fc <__NVIC_GetPriorityGrouping>
 8002a3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	6978      	ldr	r0, [r7, #20]
 8002a42:	f7ff ffb1 	bl	80029a8 <NVIC_EncodePriority>
 8002a46:	4602      	mov	r2, r0
 8002a48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a4c:	4611      	mov	r1, r2
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7ff ff80 	bl	8002954 <__NVIC_SetPriority>
}
 8002a54:	bf00      	nop
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	4603      	mov	r3, r0
 8002a64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff54 	bl	8002918 <__NVIC_EnableIRQ>
}
 8002a70:	bf00      	nop
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a84:	f7ff ff0a 	bl	800289c <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e099      	b.n	8002bc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0201 	bic.w	r2, r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ab4:	e00f      	b.n	8002ad6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ab6:	f7ff fef1 	bl	800289c <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b05      	cmp	r3, #5
 8002ac2:	d908      	bls.n	8002ad6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2203      	movs	r2, #3
 8002ace:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e078      	b.n	8002bc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1e8      	bne.n	8002ab6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	4b38      	ldr	r3, [pc, #224]	@ (8002bd0 <HAL_DMA_Init+0x158>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d107      	bne.n	8002b40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f023 0307 	bic.w	r3, r3, #7
 8002b56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b66:	2b04      	cmp	r3, #4
 8002b68:	d117      	bne.n	8002b9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6e:	697a      	ldr	r2, [r7, #20]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00e      	beq.n	8002b9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 fb01 	bl	8003184 <DMA_CheckFifoParam>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d008      	beq.n	8002b9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2240      	movs	r2, #64	@ 0x40
 8002b8c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b96:	2301      	movs	r3, #1
 8002b98:	e016      	b.n	8002bc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 fab8 	bl	8003118 <DMA_CalcBaseAndBitshift>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb0:	223f      	movs	r2, #63	@ 0x3f
 8002bb2:	409a      	lsls	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	f010803f 	.word	0xf010803f

08002bd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
 8002be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_DMA_Start_IT+0x26>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e040      	b.n	8002c7c <HAL_DMA_Start_IT+0xa8>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d12f      	bne.n	8002c6e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2202      	movs	r2, #2
 8002c12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 fa4a 	bl	80030bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2c:	223f      	movs	r2, #63	@ 0x3f
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0216 	orr.w	r2, r2, #22
 8002c42:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d007      	beq.n	8002c5c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 0208 	orr.w	r2, r2, #8
 8002c5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	e005      	b.n	8002c7a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c76:	2302      	movs	r3, #2
 8002c78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c90:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c92:	f7ff fe03 	bl	800289c <HAL_GetTick>
 8002c96:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d008      	beq.n	8002cb6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2280      	movs	r2, #128	@ 0x80
 8002ca8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e052      	b.n	8002d5c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0216 	bic.w	r2, r2, #22
 8002cc4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cd4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d103      	bne.n	8002ce6 <HAL_DMA_Abort+0x62>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d007      	beq.n	8002cf6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0208 	bic.w	r2, r2, #8
 8002cf4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0201 	bic.w	r2, r2, #1
 8002d04:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d06:	e013      	b.n	8002d30 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d08:	f7ff fdc8 	bl	800289c <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b05      	cmp	r3, #5
 8002d14:	d90c      	bls.n	8002d30 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2203      	movs	r2, #3
 8002d20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e015      	b.n	8002d5c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1e4      	bne.n	8002d08 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d42:	223f      	movs	r2, #63	@ 0x3f
 8002d44:	409a      	lsls	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d004      	beq.n	8002d82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2280      	movs	r2, #128	@ 0x80
 8002d7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e00c      	b.n	8002d9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2205      	movs	r2, #5
 8002d86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0201 	bic.w	r2, r2, #1
 8002d98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002db4:	4b8e      	ldr	r3, [pc, #568]	@ (8002ff0 <HAL_DMA_IRQHandler+0x248>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a8e      	ldr	r2, [pc, #568]	@ (8002ff4 <HAL_DMA_IRQHandler+0x24c>)
 8002dba:	fba2 2303 	umull	r2, r3, r2, r3
 8002dbe:	0a9b      	lsrs	r3, r3, #10
 8002dc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd2:	2208      	movs	r2, #8
 8002dd4:	409a      	lsls	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d01a      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d013      	beq.n	8002e14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0204 	bic.w	r2, r2, #4
 8002dfa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e00:	2208      	movs	r2, #8
 8002e02:	409a      	lsls	r2, r3
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e18:	2201      	movs	r2, #1
 8002e1a:	409a      	lsls	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d012      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00b      	beq.n	8002e4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e36:	2201      	movs	r2, #1
 8002e38:	409a      	lsls	r2, r3
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e42:	f043 0202 	orr.w	r2, r3, #2
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4e:	2204      	movs	r2, #4
 8002e50:	409a      	lsls	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d012      	beq.n	8002e80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00b      	beq.n	8002e80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e78:	f043 0204 	orr.w	r2, r3, #4
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	2210      	movs	r2, #16
 8002e86:	409a      	lsls	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d043      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d03c      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea2:	2210      	movs	r2, #16
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d018      	beq.n	8002eea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d108      	bne.n	8002ed8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d024      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	4798      	blx	r3
 8002ed6:	e01f      	b.n	8002f18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d01b      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	4798      	blx	r3
 8002ee8:	e016      	b.n	8002f18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d107      	bne.n	8002f08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0208 	bic.w	r2, r2, #8
 8002f06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	409a      	lsls	r2, r3
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4013      	ands	r3, r2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f000 808f 	beq.w	8003048 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0310 	and.w	r3, r3, #16
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 8087 	beq.w	8003048 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3e:	2220      	movs	r2, #32
 8002f40:	409a      	lsls	r2, r3
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d136      	bne.n	8002fc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0216 	bic.w	r2, r2, #22
 8002f60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	695a      	ldr	r2, [r3, #20]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d103      	bne.n	8002f82 <HAL_DMA_IRQHandler+0x1da>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d007      	beq.n	8002f92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 0208 	bic.w	r2, r2, #8
 8002f90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f96:	223f      	movs	r2, #63	@ 0x3f
 8002f98:	409a      	lsls	r2, r3
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d07e      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	4798      	blx	r3
        }
        return;
 8002fbe:	e079      	b.n	80030b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d01d      	beq.n	800300a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10d      	bne.n	8002ff8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d031      	beq.n	8003048 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4798      	blx	r3
 8002fec:	e02c      	b.n	8003048 <HAL_DMA_IRQHandler+0x2a0>
 8002fee:	bf00      	nop
 8002ff0:	2000000c 	.word	0x2000000c
 8002ff4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d023      	beq.n	8003048 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	4798      	blx	r3
 8003008:	e01e      	b.n	8003048 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10f      	bne.n	8003038 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0210 	bic.w	r2, r2, #16
 8003026:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304c:	2b00      	cmp	r3, #0
 800304e:	d032      	beq.n	80030b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d022      	beq.n	80030a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2205      	movs	r2, #5
 8003060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0201 	bic.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	3301      	adds	r3, #1
 8003078:	60bb      	str	r3, [r7, #8]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	429a      	cmp	r2, r3
 800307e:	d307      	bcc.n	8003090 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f2      	bne.n	8003074 <HAL_DMA_IRQHandler+0x2cc>
 800308e:	e000      	b.n	8003092 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003090:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d005      	beq.n	80030b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	4798      	blx	r3
 80030b2:	e000      	b.n	80030b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80030b4:	bf00      	nop
    }
  }
}
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
 80030c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80030d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	683a      	ldr	r2, [r7, #0]
 80030e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	2b40      	cmp	r3, #64	@ 0x40
 80030e8:	d108      	bne.n	80030fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68ba      	ldr	r2, [r7, #8]
 80030f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030fa:	e007      	b.n	800310c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	60da      	str	r2, [r3, #12]
}
 800310c:	bf00      	nop
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	b2db      	uxtb	r3, r3
 8003126:	3b10      	subs	r3, #16
 8003128:	4a14      	ldr	r2, [pc, #80]	@ (800317c <DMA_CalcBaseAndBitshift+0x64>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	091b      	lsrs	r3, r3, #4
 8003130:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003132:	4a13      	ldr	r2, [pc, #76]	@ (8003180 <DMA_CalcBaseAndBitshift+0x68>)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4413      	add	r3, r2
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2b03      	cmp	r3, #3
 8003144:	d909      	bls.n	800315a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800314e:	f023 0303 	bic.w	r3, r3, #3
 8003152:	1d1a      	adds	r2, r3, #4
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	659a      	str	r2, [r3, #88]	@ 0x58
 8003158:	e007      	b.n	800316a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003162:	f023 0303 	bic.w	r3, r3, #3
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800316e:	4618      	mov	r0, r3
 8003170:	3714      	adds	r7, #20
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	aaaaaaab 	.word	0xaaaaaaab
 8003180:	0800bde4 	.word	0x0800bde4

08003184 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d11f      	bne.n	80031de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2b03      	cmp	r3, #3
 80031a2:	d856      	bhi.n	8003252 <DMA_CheckFifoParam+0xce>
 80031a4:	a201      	add	r2, pc, #4	@ (adr r2, 80031ac <DMA_CheckFifoParam+0x28>)
 80031a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031aa:	bf00      	nop
 80031ac:	080031bd 	.word	0x080031bd
 80031b0:	080031cf 	.word	0x080031cf
 80031b4:	080031bd 	.word	0x080031bd
 80031b8:	08003253 	.word	0x08003253
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d046      	beq.n	8003256 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031cc:	e043      	b.n	8003256 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031d6:	d140      	bne.n	800325a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031dc:	e03d      	b.n	800325a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031e6:	d121      	bne.n	800322c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d837      	bhi.n	800325e <DMA_CheckFifoParam+0xda>
 80031ee:	a201      	add	r2, pc, #4	@ (adr r2, 80031f4 <DMA_CheckFifoParam+0x70>)
 80031f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f4:	08003205 	.word	0x08003205
 80031f8:	0800320b 	.word	0x0800320b
 80031fc:	08003205 	.word	0x08003205
 8003200:	0800321d 	.word	0x0800321d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	73fb      	strb	r3, [r7, #15]
      break;
 8003208:	e030      	b.n	800326c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d025      	beq.n	8003262 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800321a:	e022      	b.n	8003262 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003220:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003224:	d11f      	bne.n	8003266 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800322a:	e01c      	b.n	8003266 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	2b02      	cmp	r3, #2
 8003230:	d903      	bls.n	800323a <DMA_CheckFifoParam+0xb6>
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2b03      	cmp	r3, #3
 8003236:	d003      	beq.n	8003240 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003238:	e018      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
      break;
 800323e:	e015      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003244:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00e      	beq.n	800326a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
      break;
 8003250:	e00b      	b.n	800326a <DMA_CheckFifoParam+0xe6>
      break;
 8003252:	bf00      	nop
 8003254:	e00a      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      break;
 8003256:	bf00      	nop
 8003258:	e008      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      break;
 800325a:	bf00      	nop
 800325c:	e006      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      break;
 800325e:	bf00      	nop
 8003260:	e004      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      break;
 8003262:	bf00      	nop
 8003264:	e002      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      break;   
 8003266:	bf00      	nop
 8003268:	e000      	b.n	800326c <DMA_CheckFifoParam+0xe8>
      break;
 800326a:	bf00      	nop
    }
  } 
  
  return status; 
 800326c:	7bfb      	ldrb	r3, [r7, #15]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop

0800327c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	@ 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003286:	2300      	movs	r3, #0
 8003288:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800328a:	2300      	movs	r3, #0
 800328c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003292:	2300      	movs	r3, #0
 8003294:	61fb      	str	r3, [r7, #28]
 8003296:	e159      	b.n	800354c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003298:	2201      	movs	r2, #1
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	4013      	ands	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	f040 8148 	bne.w	8003546 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d005      	beq.n	80032ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d130      	bne.n	8003330 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	2203      	movs	r2, #3
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003304:	2201      	movs	r2, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 0201 	and.w	r2, r3, #1
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f003 0303 	and.w	r3, r3, #3
 8003338:	2b03      	cmp	r3, #3
 800333a:	d017      	beq.n	800336c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	2203      	movs	r2, #3
 8003348:	fa02 f303 	lsl.w	r3, r2, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	69ba      	ldr	r2, [r7, #24]
 8003350:	4013      	ands	r3, r2
 8003352:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4313      	orrs	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	2b02      	cmp	r3, #2
 8003376:	d123      	bne.n	80033c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	08da      	lsrs	r2, r3, #3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3208      	adds	r2, #8
 8003380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003384:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	f003 0307 	and.w	r3, r3, #7
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	220f      	movs	r2, #15
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	43db      	mvns	r3, r3
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4013      	ands	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	691a      	ldr	r2, [r3, #16]
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	f003 0307 	and.w	r3, r3, #7
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	08da      	lsrs	r2, r3, #3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	3208      	adds	r2, #8
 80033ba:	69b9      	ldr	r1, [r7, #24]
 80033bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	005b      	lsls	r3, r3, #1
 80033ca:	2203      	movs	r2, #3
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	43db      	mvns	r3, r3
 80033d2:	69ba      	ldr	r2, [r7, #24]
 80033d4:	4013      	ands	r3, r2
 80033d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 0203 	and.w	r2, r3, #3
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 80a2 	beq.w	8003546 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003402:	2300      	movs	r3, #0
 8003404:	60fb      	str	r3, [r7, #12]
 8003406:	4b57      	ldr	r3, [pc, #348]	@ (8003564 <HAL_GPIO_Init+0x2e8>)
 8003408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340a:	4a56      	ldr	r2, [pc, #344]	@ (8003564 <HAL_GPIO_Init+0x2e8>)
 800340c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003410:	6453      	str	r3, [r2, #68]	@ 0x44
 8003412:	4b54      	ldr	r3, [pc, #336]	@ (8003564 <HAL_GPIO_Init+0x2e8>)
 8003414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003416:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800341a:	60fb      	str	r3, [r7, #12]
 800341c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800341e:	4a52      	ldr	r2, [pc, #328]	@ (8003568 <HAL_GPIO_Init+0x2ec>)
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	089b      	lsrs	r3, r3, #2
 8003424:	3302      	adds	r3, #2
 8003426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800342a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f003 0303 	and.w	r3, r3, #3
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	220f      	movs	r2, #15
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	43db      	mvns	r3, r3
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	4013      	ands	r3, r2
 8003440:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a49      	ldr	r2, [pc, #292]	@ (800356c <HAL_GPIO_Init+0x2f0>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d019      	beq.n	800347e <HAL_GPIO_Init+0x202>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a48      	ldr	r2, [pc, #288]	@ (8003570 <HAL_GPIO_Init+0x2f4>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d013      	beq.n	800347a <HAL_GPIO_Init+0x1fe>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a47      	ldr	r2, [pc, #284]	@ (8003574 <HAL_GPIO_Init+0x2f8>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d00d      	beq.n	8003476 <HAL_GPIO_Init+0x1fa>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a46      	ldr	r2, [pc, #280]	@ (8003578 <HAL_GPIO_Init+0x2fc>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d007      	beq.n	8003472 <HAL_GPIO_Init+0x1f6>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a45      	ldr	r2, [pc, #276]	@ (800357c <HAL_GPIO_Init+0x300>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d101      	bne.n	800346e <HAL_GPIO_Init+0x1f2>
 800346a:	2304      	movs	r3, #4
 800346c:	e008      	b.n	8003480 <HAL_GPIO_Init+0x204>
 800346e:	2307      	movs	r3, #7
 8003470:	e006      	b.n	8003480 <HAL_GPIO_Init+0x204>
 8003472:	2303      	movs	r3, #3
 8003474:	e004      	b.n	8003480 <HAL_GPIO_Init+0x204>
 8003476:	2302      	movs	r3, #2
 8003478:	e002      	b.n	8003480 <HAL_GPIO_Init+0x204>
 800347a:	2301      	movs	r3, #1
 800347c:	e000      	b.n	8003480 <HAL_GPIO_Init+0x204>
 800347e:	2300      	movs	r3, #0
 8003480:	69fa      	ldr	r2, [r7, #28]
 8003482:	f002 0203 	and.w	r2, r2, #3
 8003486:	0092      	lsls	r2, r2, #2
 8003488:	4093      	lsls	r3, r2
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003490:	4935      	ldr	r1, [pc, #212]	@ (8003568 <HAL_GPIO_Init+0x2ec>)
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	089b      	lsrs	r3, r3, #2
 8003496:	3302      	adds	r3, #2
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800349e:	4b38      	ldr	r3, [pc, #224]	@ (8003580 <HAL_GPIO_Init+0x304>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	43db      	mvns	r3, r3
 80034a8:	69ba      	ldr	r2, [r7, #24]
 80034aa:	4013      	ands	r3, r2
 80034ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4313      	orrs	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003580 <HAL_GPIO_Init+0x304>)
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003580 <HAL_GPIO_Init+0x304>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	43db      	mvns	r3, r3
 80034d2:	69ba      	ldr	r2, [r7, #24]
 80034d4:	4013      	ands	r3, r2
 80034d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d003      	beq.n	80034ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034ec:	4a24      	ldr	r2, [pc, #144]	@ (8003580 <HAL_GPIO_Init+0x304>)
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034f2:	4b23      	ldr	r3, [pc, #140]	@ (8003580 <HAL_GPIO_Init+0x304>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	43db      	mvns	r3, r3
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	4013      	ands	r3, r2
 8003500:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	4313      	orrs	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003516:	4a1a      	ldr	r2, [pc, #104]	@ (8003580 <HAL_GPIO_Init+0x304>)
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800351c:	4b18      	ldr	r3, [pc, #96]	@ (8003580 <HAL_GPIO_Init+0x304>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	43db      	mvns	r3, r3
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4013      	ands	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003538:	69ba      	ldr	r2, [r7, #24]
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	4313      	orrs	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003540:	4a0f      	ldr	r2, [pc, #60]	@ (8003580 <HAL_GPIO_Init+0x304>)
 8003542:	69bb      	ldr	r3, [r7, #24]
 8003544:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	3301      	adds	r3, #1
 800354a:	61fb      	str	r3, [r7, #28]
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	2b0f      	cmp	r3, #15
 8003550:	f67f aea2 	bls.w	8003298 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	3724      	adds	r7, #36	@ 0x24
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40023800 	.word	0x40023800
 8003568:	40013800 	.word	0x40013800
 800356c:	40020000 	.word	0x40020000
 8003570:	40020400 	.word	0x40020400
 8003574:	40020800 	.word	0x40020800
 8003578:	40020c00 	.word	0x40020c00
 800357c:	40021000 	.word	0x40021000
 8003580:	40013c00 	.word	0x40013c00

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035a0:	e003      	b.n	80035aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	041a      	lsls	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	619a      	str	r2, [r3, #24]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
	...

080035b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e12b      	b.n	8003822 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe f960 	bl	80018a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	@ 0x24
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800360a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800361a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800361c:	f001 fc36 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 8003620:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4a81      	ldr	r2, [pc, #516]	@ (800382c <HAL_I2C_Init+0x274>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d807      	bhi.n	800363c <HAL_I2C_Init+0x84>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a80      	ldr	r2, [pc, #512]	@ (8003830 <HAL_I2C_Init+0x278>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	e006      	b.n	800364a <HAL_I2C_Init+0x92>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a7d      	ldr	r2, [pc, #500]	@ (8003834 <HAL_I2C_Init+0x27c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	bf94      	ite	ls
 8003644:	2301      	movls	r3, #1
 8003646:	2300      	movhi	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0e7      	b.n	8003822 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a78      	ldr	r2, [pc, #480]	@ (8003838 <HAL_I2C_Init+0x280>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	0c9b      	lsrs	r3, r3, #18
 800365c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a6a      	ldr	r2, [pc, #424]	@ (800382c <HAL_I2C_Init+0x274>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d802      	bhi.n	800368c <HAL_I2C_Init+0xd4>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	3301      	adds	r3, #1
 800368a:	e009      	b.n	80036a0 <HAL_I2C_Init+0xe8>
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	4a69      	ldr	r2, [pc, #420]	@ (800383c <HAL_I2C_Init+0x284>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	3301      	adds	r3, #1
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	430b      	orrs	r3, r1
 80036a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	495c      	ldr	r1, [pc, #368]	@ (800382c <HAL_I2C_Init+0x274>)
 80036bc:	428b      	cmp	r3, r1
 80036be:	d819      	bhi.n	80036f4 <HAL_I2C_Init+0x13c>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e59      	subs	r1, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ce:	1c59      	adds	r1, r3, #1
 80036d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036d4:	400b      	ands	r3, r1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_I2C_Init+0x138>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1e59      	subs	r1, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ee:	e051      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f0:	2304      	movs	r3, #4
 80036f2:	e04f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d111      	bne.n	8003720 <HAL_I2C_Init+0x168>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e012      	b.n	8003746 <HAL_I2C_Init+0x18e>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Init+0x196>
 800374a:	2301      	movs	r3, #1
 800374c:	e022      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10e      	bne.n	8003774 <HAL_I2C_Init+0x1bc>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1e58      	subs	r0, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	460b      	mov	r3, r1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	440b      	add	r3, r1
 8003764:	fbb0 f3f3 	udiv	r3, r0, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003772:	e00f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	6809      	ldr	r1, [r1, #0]
 8003798:	4313      	orrs	r3, r2
 800379a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6911      	ldr	r1, [r2, #16]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68d2      	ldr	r2, [r2, #12]
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	000186a0 	.word	0x000186a0
 8003830:	001e847f 	.word	0x001e847f
 8003834:	003d08ff 	.word	0x003d08ff
 8003838:	431bde83 	.word	0x431bde83
 800383c:	10624dd3 	.word	0x10624dd3

08003840 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	607a      	str	r2, [r7, #4]
 800384a:	461a      	mov	r2, r3
 800384c:	460b      	mov	r3, r1
 800384e:	817b      	strh	r3, [r7, #10]
 8003850:	4613      	mov	r3, r2
 8003852:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003854:	f7ff f822 	bl	800289c <HAL_GetTick>
 8003858:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b20      	cmp	r3, #32
 8003864:	f040 80e0 	bne.w	8003a28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	2319      	movs	r3, #25
 800386e:	2201      	movs	r2, #1
 8003870:	4970      	ldr	r1, [pc, #448]	@ (8003a34 <HAL_I2C_Master_Transmit+0x1f4>)
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 fc64 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800387e:	2302      	movs	r3, #2
 8003880:	e0d3      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_I2C_Master_Transmit+0x50>
 800388c:	2302      	movs	r3, #2
 800388e:	e0cc      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d007      	beq.n	80038b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2221      	movs	r2, #33	@ 0x21
 80038ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2210      	movs	r2, #16
 80038d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	893a      	ldrh	r2, [r7, #8]
 80038e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4a50      	ldr	r2, [pc, #320]	@ (8003a38 <HAL_I2C_Master_Transmit+0x1f8>)
 80038f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038f8:	8979      	ldrh	r1, [r7, #10]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	6a3a      	ldr	r2, [r7, #32]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 face 	bl	8003ea0 <I2C_MasterRequestWrite>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d001      	beq.n	800390e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e08d      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	613b      	str	r3, [r7, #16]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003924:	e066      	b.n	80039f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	6a39      	ldr	r1, [r7, #32]
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 fd22 	bl	8004374 <I2C_WaitOnTXEFlagUntilTimeout>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00d      	beq.n	8003952 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	2b04      	cmp	r3, #4
 800393c:	d107      	bne.n	800394e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800394c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e06b      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	781a      	ldrb	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	1c5a      	adds	r2, r3, #1
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b01      	subs	r3, #1
 8003970:	b29a      	uxth	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b04      	cmp	r3, #4
 800398e:	d11b      	bne.n	80039c8 <HAL_I2C_Master_Transmit+0x188>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003994:	2b00      	cmp	r3, #0
 8003996:	d017      	beq.n	80039c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	781a      	ldrb	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	1c5a      	adds	r2, r3, #1
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	3b01      	subs	r3, #1
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	6a39      	ldr	r1, [r7, #32]
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	f000 fd19 	bl	8004404 <I2C_WaitOnBTFFlagUntilTimeout>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00d      	beq.n	80039f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d107      	bne.n	80039f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e01a      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d194      	bne.n	8003926 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2220      	movs	r2, #32
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	e000      	b.n	8003a2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a28:	2302      	movs	r3, #2
  }
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3718      	adds	r7, #24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	00100002 	.word	0x00100002
 8003a38:	ffff0000 	.word	0xffff0000

08003a3c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08c      	sub	sp, #48	@ 0x30
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	607a      	str	r2, [r7, #4]
 8003a46:	461a      	mov	r2, r3
 8003a48:	460b      	mov	r3, r1
 8003a4a:	817b      	strh	r3, [r7, #10]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a50:	f7fe ff24 	bl	800289c <HAL_GetTick>
 8003a54:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	f040 8217 	bne.w	8003e92 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2319      	movs	r3, #25
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	497c      	ldr	r1, [pc, #496]	@ (8003c60 <HAL_I2C_Master_Receive+0x224>)
 8003a6e:	68f8      	ldr	r0, [r7, #12]
 8003a70:	f000 fb66 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e20a      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d101      	bne.n	8003a8c <HAL_I2C_Master_Receive+0x50>
 8003a88:	2302      	movs	r3, #2
 8003a8a:	e203      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d007      	beq.n	8003ab2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f042 0201 	orr.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ac0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2222      	movs	r2, #34	@ 0x22
 8003ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2210      	movs	r2, #16
 8003ace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	893a      	ldrh	r2, [r7, #8]
 8003ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	4a5c      	ldr	r2, [pc, #368]	@ (8003c64 <HAL_I2C_Master_Receive+0x228>)
 8003af2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003af4:	8979      	ldrh	r1, [r7, #10]
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fa52 	bl	8003fa4 <I2C_MasterRequestRead>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e1c4      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d113      	bne.n	8003b3a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b12:	2300      	movs	r3, #0
 8003b14:	623b      	str	r3, [r7, #32]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695b      	ldr	r3, [r3, #20]
 8003b1c:	623b      	str	r3, [r7, #32]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	623b      	str	r3, [r7, #32]
 8003b26:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	e198      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d11b      	bne.n	8003b7a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	61fb      	str	r3, [r7, #28]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e178      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d11b      	bne.n	8003bba <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b90:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ba0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	e158      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	617b      	str	r3, [r7, #20]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003be0:	e144      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	f200 80f1 	bhi.w	8003dce <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d123      	bne.n	8003c3c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f000 fc4b 	bl	8004494 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e145      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691a      	ldr	r2, [r3, #16]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c24:	3b01      	subs	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c3a:	e117      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d14e      	bne.n	8003ce2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	4906      	ldr	r1, [pc, #24]	@ (8003c68 <HAL_I2C_Master_Receive+0x22c>)
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 fa76 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e11a      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
 8003c5e:	bf00      	nop
 8003c60:	00100002 	.word	0x00100002
 8003c64:	ffff0000 	.word	0xffff0000
 8003c68:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	691a      	ldr	r2, [r3, #16]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	b2d2      	uxtb	r2, r2
 8003cba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	1c5a      	adds	r2, r3, #1
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	b29a      	uxth	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ce0:	e0c4      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce8:	2200      	movs	r2, #0
 8003cea:	496c      	ldr	r1, [pc, #432]	@ (8003e9c <HAL_I2C_Master_Receive+0x460>)
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fa27 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e0cb      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1e:	1c5a      	adds	r2, r3, #1
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	b29a      	uxth	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	3b01      	subs	r3, #1
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d44:	2200      	movs	r2, #0
 8003d46:	4955      	ldr	r1, [pc, #340]	@ (8003e9c <HAL_I2C_Master_Receive+0x460>)
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 f9f9 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e09d      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691a      	ldr	r2, [r3, #16]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	1c5a      	adds	r2, r3, #1
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	691a      	ldr	r2, [r3, #16]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da4:	b2d2      	uxtb	r2, r2
 8003da6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dac:	1c5a      	adds	r2, r3, #1
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dcc:	e04e      	b.n	8003e6c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f000 fb5e 	bl	8004494 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e058      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	691a      	ldr	r2, [r3, #16]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dec:	b2d2      	uxtb	r2, r2
 8003dee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	1c5a      	adds	r2, r3, #1
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d124      	bne.n	8003e6c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e26:	2b03      	cmp	r3, #3
 8003e28:	d107      	bne.n	8003e3a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e38:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	691a      	ldr	r2, [r3, #16]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	1c5a      	adds	r2, r3, #1
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f47f aeb6 	bne.w	8003be2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e000      	b.n	8003e94 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e92:	2302      	movs	r3, #2
  }
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3728      	adds	r7, #40	@ 0x28
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	00010004 	.word	0x00010004

08003ea0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af02      	add	r7, sp, #8
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	607a      	str	r2, [r7, #4]
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	460b      	mov	r3, r1
 8003eae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2b08      	cmp	r3, #8
 8003eba:	d006      	beq.n	8003eca <I2C_MasterRequestWrite+0x2a>
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d003      	beq.n	8003eca <I2C_MasterRequestWrite+0x2a>
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ec8:	d108      	bne.n	8003edc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	e00b      	b.n	8003ef4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee0:	2b12      	cmp	r3, #18
 8003ee2:	d107      	bne.n	8003ef4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ef2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f000 f91d 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00d      	beq.n	8003f28 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f1a:	d103      	bne.n	8003f24 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e035      	b.n	8003f94 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f30:	d108      	bne.n	8003f44 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f32:	897b      	ldrh	r3, [r7, #10]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	461a      	mov	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f40:	611a      	str	r2, [r3, #16]
 8003f42:	e01b      	b.n	8003f7c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f44:	897b      	ldrh	r3, [r7, #10]
 8003f46:	11db      	asrs	r3, r3, #7
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	f003 0306 	and.w	r3, r3, #6
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	f063 030f 	orn	r3, r3, #15
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	490e      	ldr	r1, [pc, #56]	@ (8003f9c <I2C_MasterRequestWrite+0xfc>)
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 f966 	bl	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e010      	b.n	8003f94 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f72:	897b      	ldrh	r3, [r7, #10]
 8003f74:	b2da      	uxtb	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	4907      	ldr	r1, [pc, #28]	@ (8003fa0 <I2C_MasterRequestWrite+0x100>)
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 f956 	bl	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e000      	b.n	8003f94 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3718      	adds	r7, #24
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	00010008 	.word	0x00010008
 8003fa0:	00010002 	.word	0x00010002

08003fa4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b088      	sub	sp, #32
 8003fa8:	af02      	add	r7, sp, #8
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	607a      	str	r2, [r7, #4]
 8003fae:	603b      	str	r3, [r7, #0]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003fc8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	d006      	beq.n	8003fde <I2C_MasterRequestRead+0x3a>
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d003      	beq.n	8003fde <I2C_MasterRequestRead+0x3a>
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fdc:	d108      	bne.n	8003ff0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fec:	601a      	str	r2, [r3, #0]
 8003fee:	e00b      	b.n	8004008 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff4:	2b11      	cmp	r3, #17
 8003ff6:	d107      	bne.n	8004008 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004006:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f893 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00d      	beq.n	800403c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800402e:	d103      	bne.n	8004038 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e079      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004044:	d108      	bne.n	8004058 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004046:	897b      	ldrh	r3, [r7, #10]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	b2da      	uxtb	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	611a      	str	r2, [r3, #16]
 8004056:	e05f      	b.n	8004118 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004058:	897b      	ldrh	r3, [r7, #10]
 800405a:	11db      	asrs	r3, r3, #7
 800405c:	b2db      	uxtb	r3, r3
 800405e:	f003 0306 	and.w	r3, r3, #6
 8004062:	b2db      	uxtb	r3, r3
 8004064:	f063 030f 	orn	r3, r3, #15
 8004068:	b2da      	uxtb	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	4930      	ldr	r1, [pc, #192]	@ (8004138 <I2C_MasterRequestRead+0x194>)
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f8dc 	bl	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e054      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004086:	897b      	ldrh	r3, [r7, #10]
 8004088:	b2da      	uxtb	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	4929      	ldr	r1, [pc, #164]	@ (800413c <I2C_MasterRequestRead+0x198>)
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f8cc 	bl	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e044      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 f831 	bl	8004140 <I2C_WaitOnFlagUntilTimeout>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00d      	beq.n	8004100 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f2:	d103      	bne.n	80040fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040fa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e017      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004100:	897b      	ldrh	r3, [r7, #10]
 8004102:	11db      	asrs	r3, r3, #7
 8004104:	b2db      	uxtb	r3, r3
 8004106:	f003 0306 	and.w	r3, r3, #6
 800410a:	b2db      	uxtb	r3, r3
 800410c:	f063 030e 	orn	r3, r3, #14
 8004110:	b2da      	uxtb	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	4907      	ldr	r1, [pc, #28]	@ (800413c <I2C_MasterRequestRead+0x198>)
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 f888 	bl	8004234 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e000      	b.n	8004130 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3718      	adds	r7, #24
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	00010008 	.word	0x00010008
 800413c:	00010002 	.word	0x00010002

08004140 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	603b      	str	r3, [r7, #0]
 800414c:	4613      	mov	r3, r2
 800414e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004150:	e048      	b.n	80041e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004158:	d044      	beq.n	80041e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800415a:	f7fe fb9f 	bl	800289c <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d302      	bcc.n	8004170 <I2C_WaitOnFlagUntilTimeout+0x30>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d139      	bne.n	80041e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	0c1b      	lsrs	r3, r3, #16
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b01      	cmp	r3, #1
 8004178:	d10d      	bne.n	8004196 <I2C_WaitOnFlagUntilTimeout+0x56>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	43da      	mvns	r2, r3
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	4013      	ands	r3, r2
 8004186:	b29b      	uxth	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	bf0c      	ite	eq
 800418c:	2301      	moveq	r3, #1
 800418e:	2300      	movne	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	461a      	mov	r2, r3
 8004194:	e00c      	b.n	80041b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	43da      	mvns	r2, r3
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	4013      	ands	r3, r2
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bf0c      	ite	eq
 80041a8:	2301      	moveq	r3, #1
 80041aa:	2300      	movne	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	461a      	mov	r2, r3
 80041b0:	79fb      	ldrb	r3, [r7, #7]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d116      	bne.n	80041e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2220      	movs	r2, #32
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d0:	f043 0220 	orr.w	r2, r3, #32
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e023      	b.n	800422c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	0c1b      	lsrs	r3, r3, #16
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d10d      	bne.n	800420a <I2C_WaitOnFlagUntilTimeout+0xca>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	43da      	mvns	r2, r3
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	4013      	ands	r3, r2
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf0c      	ite	eq
 8004200:	2301      	moveq	r3, #1
 8004202:	2300      	movne	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	461a      	mov	r2, r3
 8004208:	e00c      	b.n	8004224 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	43da      	mvns	r2, r3
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	4013      	ands	r3, r2
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	bf0c      	ite	eq
 800421c:	2301      	moveq	r3, #1
 800421e:	2300      	movne	r3, #0
 8004220:	b2db      	uxtb	r3, r3
 8004222:	461a      	mov	r2, r3
 8004224:	79fb      	ldrb	r3, [r7, #7]
 8004226:	429a      	cmp	r2, r3
 8004228:	d093      	beq.n	8004152 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]
 8004240:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004242:	e071      	b.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	695b      	ldr	r3, [r3, #20]
 800424a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800424e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004252:	d123      	bne.n	800429c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004262:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800426c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	f043 0204 	orr.w	r2, r3, #4
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e067      	b.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a2:	d041      	beq.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a4:	f7fe fafa 	bl	800289c <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d302      	bcc.n	80042ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d136      	bne.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	0c1b      	lsrs	r3, r3, #16
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d10c      	bne.n	80042de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	43da      	mvns	r2, r3
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	4013      	ands	r3, r2
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	bf14      	ite	ne
 80042d6:	2301      	movne	r3, #1
 80042d8:	2300      	moveq	r3, #0
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	e00b      	b.n	80042f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	43da      	mvns	r2, r3
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	4013      	ands	r3, r2
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	bf14      	ite	ne
 80042f0:	2301      	movne	r3, #1
 80042f2:	2300      	moveq	r3, #0
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d016      	beq.n	8004328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2220      	movs	r2, #32
 8004304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004314:	f043 0220 	orr.w	r2, r3, #32
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2200      	movs	r2, #0
 8004320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e021      	b.n	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	0c1b      	lsrs	r3, r3, #16
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b01      	cmp	r3, #1
 8004330:	d10c      	bne.n	800434c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	43da      	mvns	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4013      	ands	r3, r2
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf14      	ite	ne
 8004344:	2301      	movne	r3, #1
 8004346:	2300      	moveq	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	e00b      	b.n	8004364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	43da      	mvns	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	4013      	ands	r3, r2
 8004358:	b29b      	uxth	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	bf14      	ite	ne
 800435e:	2301      	movne	r3, #1
 8004360:	2300      	moveq	r3, #0
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	f47f af6d 	bne.w	8004244 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004380:	e034      	b.n	80043ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 f8e3 	bl	800454e <I2C_IsAcknowledgeFailed>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e034      	b.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004398:	d028      	beq.n	80043ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800439a:	f7fe fa7f 	bl	800289c <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d302      	bcc.n	80043b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d11d      	bne.n	80043ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ba:	2b80      	cmp	r3, #128	@ 0x80
 80043bc:	d016      	beq.n	80043ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d8:	f043 0220 	orr.w	r2, r3, #32
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e007      	b.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043f6:	2b80      	cmp	r3, #128	@ 0x80
 80043f8:	d1c3      	bne.n	8004382 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004410:	e034      	b.n	800447c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 f89b 	bl	800454e <I2C_IsAcknowledgeFailed>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e034      	b.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004428:	d028      	beq.n	800447c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800442a:	f7fe fa37 	bl	800289c <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	429a      	cmp	r2, r3
 8004438:	d302      	bcc.n	8004440 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d11d      	bne.n	800447c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	f003 0304 	and.w	r3, r3, #4
 800444a:	2b04      	cmp	r3, #4
 800444c:	d016      	beq.n	800447c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004468:	f043 0220 	orr.w	r2, r3, #32
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e007      	b.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	f003 0304 	and.w	r3, r3, #4
 8004486:	2b04      	cmp	r3, #4
 8004488:	d1c3      	bne.n	8004412 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044a0:	e049      	b.n	8004536 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f003 0310 	and.w	r3, r3, #16
 80044ac:	2b10      	cmp	r3, #16
 80044ae:	d119      	bne.n	80044e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f06f 0210 	mvn.w	r2, #16
 80044b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2220      	movs	r2, #32
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e030      	b.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e4:	f7fe f9da 	bl	800289c <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d302      	bcc.n	80044fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d11d      	bne.n	8004536 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004504:	2b40      	cmp	r3, #64	@ 0x40
 8004506:	d016      	beq.n	8004536 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2220      	movs	r2, #32
 8004512:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	f043 0220 	orr.w	r2, r3, #32
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e007      	b.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004540:	2b40      	cmp	r3, #64	@ 0x40
 8004542:	d1ae      	bne.n	80044a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004560:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004564:	d11b      	bne.n	800459e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800456e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2220      	movs	r2, #32
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	f043 0204 	orr.w	r2, r3, #4
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e000      	b.n	80045a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e267      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d075      	beq.n	80046b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80045ca:	4b88      	ldr	r3, [pc, #544]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 030c 	and.w	r3, r3, #12
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d00c      	beq.n	80045f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045d6:	4b85      	ldr	r3, [pc, #532]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80045de:	2b08      	cmp	r3, #8
 80045e0:	d112      	bne.n	8004608 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e2:	4b82      	ldr	r3, [pc, #520]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ee:	d10b      	bne.n	8004608 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	4b7e      	ldr	r3, [pc, #504]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d05b      	beq.n	80046b4 <HAL_RCC_OscConfig+0x108>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d157      	bne.n	80046b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e242      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004610:	d106      	bne.n	8004620 <HAL_RCC_OscConfig+0x74>
 8004612:	4b76      	ldr	r3, [pc, #472]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a75      	ldr	r2, [pc, #468]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	e01d      	b.n	800465c <HAL_RCC_OscConfig+0xb0>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004628:	d10c      	bne.n	8004644 <HAL_RCC_OscConfig+0x98>
 800462a:	4b70      	ldr	r3, [pc, #448]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a6f      	ldr	r2, [pc, #444]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004630:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	4b6d      	ldr	r3, [pc, #436]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a6c      	ldr	r2, [pc, #432]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 800463c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	e00b      	b.n	800465c <HAL_RCC_OscConfig+0xb0>
 8004644:	4b69      	ldr	r3, [pc, #420]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a68      	ldr	r2, [pc, #416]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 800464a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800464e:	6013      	str	r3, [r2, #0]
 8004650:	4b66      	ldr	r3, [pc, #408]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a65      	ldr	r2, [pc, #404]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004656:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800465a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d013      	beq.n	800468c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004664:	f7fe f91a 	bl	800289c <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800466c:	f7fe f916 	bl	800289c <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b64      	cmp	r3, #100	@ 0x64
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e207      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800467e:	4b5b      	ldr	r3, [pc, #364]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0f0      	beq.n	800466c <HAL_RCC_OscConfig+0xc0>
 800468a:	e014      	b.n	80046b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468c:	f7fe f906 	bl	800289c <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004694:	f7fe f902 	bl	800289c <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b64      	cmp	r3, #100	@ 0x64
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e1f3      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046a6:	4b51      	ldr	r3, [pc, #324]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1f0      	bne.n	8004694 <HAL_RCC_OscConfig+0xe8>
 80046b2:	e000      	b.n	80046b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d063      	beq.n	800478a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046c2:	4b4a      	ldr	r3, [pc, #296]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 030c 	and.w	r3, r3, #12
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00b      	beq.n	80046e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ce:	4b47      	ldr	r3, [pc, #284]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80046d6:	2b08      	cmp	r3, #8
 80046d8:	d11c      	bne.n	8004714 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046da:	4b44      	ldr	r3, [pc, #272]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d116      	bne.n	8004714 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046e6:	4b41      	ldr	r3, [pc, #260]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d005      	beq.n	80046fe <HAL_RCC_OscConfig+0x152>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d001      	beq.n	80046fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e1c7      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046fe:	4b3b      	ldr	r3, [pc, #236]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	4937      	ldr	r1, [pc, #220]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 800470e:	4313      	orrs	r3, r2
 8004710:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004712:	e03a      	b.n	800478a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d020      	beq.n	800475e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800471c:	4b34      	ldr	r3, [pc, #208]	@ (80047f0 <HAL_RCC_OscConfig+0x244>)
 800471e:	2201      	movs	r2, #1
 8004720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004722:	f7fe f8bb 	bl	800289c <HAL_GetTick>
 8004726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800472a:	f7fe f8b7 	bl	800289c <HAL_GetTick>
 800472e:	4602      	mov	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e1a8      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800473c:	4b2b      	ldr	r3, [pc, #172]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b00      	cmp	r3, #0
 8004746:	d0f0      	beq.n	800472a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004748:	4b28      	ldr	r3, [pc, #160]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	00db      	lsls	r3, r3, #3
 8004756:	4925      	ldr	r1, [pc, #148]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004758:	4313      	orrs	r3, r2
 800475a:	600b      	str	r3, [r1, #0]
 800475c:	e015      	b.n	800478a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800475e:	4b24      	ldr	r3, [pc, #144]	@ (80047f0 <HAL_RCC_OscConfig+0x244>)
 8004760:	2200      	movs	r2, #0
 8004762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004764:	f7fe f89a 	bl	800289c <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800476c:	f7fe f896 	bl	800289c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e187      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800477e:	4b1b      	ldr	r3, [pc, #108]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1f0      	bne.n	800476c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	2b00      	cmp	r3, #0
 8004794:	d036      	beq.n	8004804 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d016      	beq.n	80047cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800479e:	4b15      	ldr	r3, [pc, #84]	@ (80047f4 <HAL_RCC_OscConfig+0x248>)
 80047a0:	2201      	movs	r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a4:	f7fe f87a 	bl	800289c <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ac:	f7fe f876 	bl	800289c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e167      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047be:	4b0b      	ldr	r3, [pc, #44]	@ (80047ec <HAL_RCC_OscConfig+0x240>)
 80047c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0f0      	beq.n	80047ac <HAL_RCC_OscConfig+0x200>
 80047ca:	e01b      	b.n	8004804 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047cc:	4b09      	ldr	r3, [pc, #36]	@ (80047f4 <HAL_RCC_OscConfig+0x248>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d2:	f7fe f863 	bl	800289c <HAL_GetTick>
 80047d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047d8:	e00e      	b.n	80047f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047da:	f7fe f85f 	bl	800289c <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d907      	bls.n	80047f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e150      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
 80047ec:	40023800 	.word	0x40023800
 80047f0:	42470000 	.word	0x42470000
 80047f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f8:	4b88      	ldr	r3, [pc, #544]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80047fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1ea      	bne.n	80047da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 8097 	beq.w	8004940 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004812:	2300      	movs	r3, #0
 8004814:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004816:	4b81      	ldr	r3, [pc, #516]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10f      	bne.n	8004842 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004822:	2300      	movs	r3, #0
 8004824:	60bb      	str	r3, [r7, #8]
 8004826:	4b7d      	ldr	r3, [pc, #500]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482a:	4a7c      	ldr	r2, [pc, #496]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 800482c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004830:	6413      	str	r3, [r2, #64]	@ 0x40
 8004832:	4b7a      	ldr	r3, [pc, #488]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800483a:	60bb      	str	r3, [r7, #8]
 800483c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800483e:	2301      	movs	r3, #1
 8004840:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004842:	4b77      	ldr	r3, [pc, #476]	@ (8004a20 <HAL_RCC_OscConfig+0x474>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800484a:	2b00      	cmp	r3, #0
 800484c:	d118      	bne.n	8004880 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800484e:	4b74      	ldr	r3, [pc, #464]	@ (8004a20 <HAL_RCC_OscConfig+0x474>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a73      	ldr	r2, [pc, #460]	@ (8004a20 <HAL_RCC_OscConfig+0x474>)
 8004854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004858:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800485a:	f7fe f81f 	bl	800289c <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004862:	f7fe f81b 	bl	800289c <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e10c      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004874:	4b6a      	ldr	r3, [pc, #424]	@ (8004a20 <HAL_RCC_OscConfig+0x474>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0f0      	beq.n	8004862 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d106      	bne.n	8004896 <HAL_RCC_OscConfig+0x2ea>
 8004888:	4b64      	ldr	r3, [pc, #400]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 800488a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488c:	4a63      	ldr	r2, [pc, #396]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 800488e:	f043 0301 	orr.w	r3, r3, #1
 8004892:	6713      	str	r3, [r2, #112]	@ 0x70
 8004894:	e01c      	b.n	80048d0 <HAL_RCC_OscConfig+0x324>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	2b05      	cmp	r3, #5
 800489c:	d10c      	bne.n	80048b8 <HAL_RCC_OscConfig+0x30c>
 800489e:	4b5f      	ldr	r3, [pc, #380]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a2:	4a5e      	ldr	r2, [pc, #376]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048a4:	f043 0304 	orr.w	r3, r3, #4
 80048a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80048aa:	4b5c      	ldr	r3, [pc, #368]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ae:	4a5b      	ldr	r2, [pc, #364]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048b0:	f043 0301 	orr.w	r3, r3, #1
 80048b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80048b6:	e00b      	b.n	80048d0 <HAL_RCC_OscConfig+0x324>
 80048b8:	4b58      	ldr	r3, [pc, #352]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048bc:	4a57      	ldr	r2, [pc, #348]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048be:	f023 0301 	bic.w	r3, r3, #1
 80048c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80048c4:	4b55      	ldr	r3, [pc, #340]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c8:	4a54      	ldr	r2, [pc, #336]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048ca:	f023 0304 	bic.w	r3, r3, #4
 80048ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d015      	beq.n	8004904 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d8:	f7fd ffe0 	bl	800289c <HAL_GetTick>
 80048dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048de:	e00a      	b.n	80048f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e0:	f7fd ffdc 	bl	800289c <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e0cb      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f6:	4b49      	ldr	r3, [pc, #292]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80048f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d0ee      	beq.n	80048e0 <HAL_RCC_OscConfig+0x334>
 8004902:	e014      	b.n	800492e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004904:	f7fd ffca 	bl	800289c <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800490a:	e00a      	b.n	8004922 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490c:	f7fd ffc6 	bl	800289c <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800491a:	4293      	cmp	r3, r2
 800491c:	d901      	bls.n	8004922 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e0b5      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004922:	4b3e      	ldr	r3, [pc, #248]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004926:	f003 0302 	and.w	r3, r3, #2
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1ee      	bne.n	800490c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800492e:	7dfb      	ldrb	r3, [r7, #23]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d105      	bne.n	8004940 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004934:	4b39      	ldr	r3, [pc, #228]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004938:	4a38      	ldr	r2, [pc, #224]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 800493a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800493e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	2b00      	cmp	r3, #0
 8004946:	f000 80a1 	beq.w	8004a8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800494a:	4b34      	ldr	r3, [pc, #208]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 030c 	and.w	r3, r3, #12
 8004952:	2b08      	cmp	r3, #8
 8004954:	d05c      	beq.n	8004a10 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	2b02      	cmp	r3, #2
 800495c:	d141      	bne.n	80049e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495e:	4b31      	ldr	r3, [pc, #196]	@ (8004a24 <HAL_RCC_OscConfig+0x478>)
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004964:	f7fd ff9a 	bl	800289c <HAL_GetTick>
 8004968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496a:	e008      	b.n	800497e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800496c:	f7fd ff96 	bl	800289c <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e087      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800497e:	4b27      	ldr	r3, [pc, #156]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1f0      	bne.n	800496c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69da      	ldr	r2, [r3, #28]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	019b      	lsls	r3, r3, #6
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a0:	085b      	lsrs	r3, r3, #1
 80049a2:	3b01      	subs	r3, #1
 80049a4:	041b      	lsls	r3, r3, #16
 80049a6:	431a      	orrs	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ac:	061b      	lsls	r3, r3, #24
 80049ae:	491b      	ldr	r1, [pc, #108]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004a24 <HAL_RCC_OscConfig+0x478>)
 80049b6:	2201      	movs	r2, #1
 80049b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ba:	f7fd ff6f 	bl	800289c <HAL_GetTick>
 80049be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049c0:	e008      	b.n	80049d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c2:	f7fd ff6b 	bl	800289c <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d901      	bls.n	80049d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e05c      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d4:	4b11      	ldr	r3, [pc, #68]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d0f0      	beq.n	80049c2 <HAL_RCC_OscConfig+0x416>
 80049e0:	e054      	b.n	8004a8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049e2:	4b10      	ldr	r3, [pc, #64]	@ (8004a24 <HAL_RCC_OscConfig+0x478>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e8:	f7fd ff58 	bl	800289c <HAL_GetTick>
 80049ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f0:	f7fd ff54 	bl	800289c <HAL_GetTick>
 80049f4:	4602      	mov	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e045      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a02:	4b06      	ldr	r3, [pc, #24]	@ (8004a1c <HAL_RCC_OscConfig+0x470>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1f0      	bne.n	80049f0 <HAL_RCC_OscConfig+0x444>
 8004a0e:	e03d      	b.n	8004a8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d107      	bne.n	8004a28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e038      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
 8004a1c:	40023800 	.word	0x40023800
 8004a20:	40007000 	.word	0x40007000
 8004a24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a28:	4b1b      	ldr	r3, [pc, #108]	@ (8004a98 <HAL_RCC_OscConfig+0x4ec>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d028      	beq.n	8004a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d121      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d11a      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a58:	4013      	ands	r3, r2
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d111      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a6e:	085b      	lsrs	r3, r3, #1
 8004a70:	3b01      	subs	r3, #1
 8004a72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d107      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e000      	b.n	8004a8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40023800 	.word	0x40023800

08004a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d101      	bne.n	8004ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e0cc      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab0:	4b68      	ldr	r3, [pc, #416]	@ (8004c54 <HAL_RCC_ClockConfig+0x1b8>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0307 	and.w	r3, r3, #7
 8004ab8:	683a      	ldr	r2, [r7, #0]
 8004aba:	429a      	cmp	r2, r3
 8004abc:	d90c      	bls.n	8004ad8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004abe:	4b65      	ldr	r3, [pc, #404]	@ (8004c54 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac6:	4b63      	ldr	r3, [pc, #396]	@ (8004c54 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	683a      	ldr	r2, [r7, #0]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d001      	beq.n	8004ad8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e0b8      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d020      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004af0:	4b59      	ldr	r3, [pc, #356]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	4a58      	ldr	r2, [pc, #352]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004af6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004afa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d005      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b08:	4b53      	ldr	r3, [pc, #332]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	4a52      	ldr	r2, [pc, #328]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b14:	4b50      	ldr	r3, [pc, #320]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	494d      	ldr	r1, [pc, #308]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d044      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d107      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	4b47      	ldr	r3, [pc, #284]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d119      	bne.n	8004b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e07f      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d003      	beq.n	8004b5a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d107      	bne.n	8004b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d109      	bne.n	8004b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e06f      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e067      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b7a:	4b37      	ldr	r3, [pc, #220]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f023 0203 	bic.w	r2, r3, #3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	4934      	ldr	r1, [pc, #208]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b8c:	f7fd fe86 	bl	800289c <HAL_GetTick>
 8004b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b92:	e00a      	b.n	8004baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b94:	f7fd fe82 	bl	800289c <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e04f      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004baa:	4b2b      	ldr	r3, [pc, #172]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f003 020c 	and.w	r2, r3, #12
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d1eb      	bne.n	8004b94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bbc:	4b25      	ldr	r3, [pc, #148]	@ (8004c54 <HAL_RCC_ClockConfig+0x1b8>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0307 	and.w	r3, r3, #7
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d20c      	bcs.n	8004be4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bca:	4b22      	ldr	r3, [pc, #136]	@ (8004c54 <HAL_RCC_ClockConfig+0x1b8>)
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bd2:	4b20      	ldr	r3, [pc, #128]	@ (8004c54 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d001      	beq.n	8004be4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e032      	b.n	8004c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0304 	and.w	r3, r3, #4
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d008      	beq.n	8004c02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf0:	4b19      	ldr	r3, [pc, #100]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	4916      	ldr	r1, [pc, #88]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0308 	and.w	r3, r3, #8
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d009      	beq.n	8004c22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c0e:	4b12      	ldr	r3, [pc, #72]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	490e      	ldr	r1, [pc, #56]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c22:	f000 f821 	bl	8004c68 <HAL_RCC_GetSysClockFreq>
 8004c26:	4602      	mov	r2, r0
 8004c28:	4b0b      	ldr	r3, [pc, #44]	@ (8004c58 <HAL_RCC_ClockConfig+0x1bc>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	091b      	lsrs	r3, r3, #4
 8004c2e:	f003 030f 	and.w	r3, r3, #15
 8004c32:	490a      	ldr	r1, [pc, #40]	@ (8004c5c <HAL_RCC_ClockConfig+0x1c0>)
 8004c34:	5ccb      	ldrb	r3, [r1, r3]
 8004c36:	fa22 f303 	lsr.w	r3, r2, r3
 8004c3a:	4a09      	ldr	r2, [pc, #36]	@ (8004c60 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004c3e:	4b09      	ldr	r3, [pc, #36]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c8>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fd fa46 	bl	80020d4 <HAL_InitTick>

  return HAL_OK;
 8004c48:	2300      	movs	r3, #0
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	40023c00 	.word	0x40023c00
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	0800bdcc 	.word	0x0800bdcc
 8004c60:	2000000c 	.word	0x2000000c
 8004c64:	20000010 	.word	0x20000010

08004c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c6c:	b094      	sub	sp, #80	@ 0x50
 8004c6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c80:	4b79      	ldr	r3, [pc, #484]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f003 030c 	and.w	r3, r3, #12
 8004c88:	2b08      	cmp	r3, #8
 8004c8a:	d00d      	beq.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x40>
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	f200 80e1 	bhi.w	8004e54 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d002      	beq.n	8004c9c <HAL_RCC_GetSysClockFreq+0x34>
 8004c96:	2b04      	cmp	r3, #4
 8004c98:	d003      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c9a:	e0db      	b.n	8004e54 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c9c:	4b73      	ldr	r3, [pc, #460]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x204>)
 8004c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ca0:	e0db      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ca2:	4b73      	ldr	r3, [pc, #460]	@ (8004e70 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ca6:	e0d8      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ca8:	4b6f      	ldr	r3, [pc, #444]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cb0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cb2:	4b6d      	ldr	r3, [pc, #436]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d063      	beq.n	8004d86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cbe:	4b6a      	ldr	r3, [pc, #424]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	099b      	lsrs	r3, r3, #6
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004cc8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ccc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cd6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cda:	4622      	mov	r2, r4
 8004cdc:	462b      	mov	r3, r5
 8004cde:	f04f 0000 	mov.w	r0, #0
 8004ce2:	f04f 0100 	mov.w	r1, #0
 8004ce6:	0159      	lsls	r1, r3, #5
 8004ce8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cec:	0150      	lsls	r0, r2, #5
 8004cee:	4602      	mov	r2, r0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	1a51      	subs	r1, r2, r1
 8004cf6:	6139      	str	r1, [r7, #16]
 8004cf8:	4629      	mov	r1, r5
 8004cfa:	eb63 0301 	sbc.w	r3, r3, r1
 8004cfe:	617b      	str	r3, [r7, #20]
 8004d00:	f04f 0200 	mov.w	r2, #0
 8004d04:	f04f 0300 	mov.w	r3, #0
 8004d08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d0c:	4659      	mov	r1, fp
 8004d0e:	018b      	lsls	r3, r1, #6
 8004d10:	4651      	mov	r1, sl
 8004d12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d16:	4651      	mov	r1, sl
 8004d18:	018a      	lsls	r2, r1, #6
 8004d1a:	4651      	mov	r1, sl
 8004d1c:	ebb2 0801 	subs.w	r8, r2, r1
 8004d20:	4659      	mov	r1, fp
 8004d22:	eb63 0901 	sbc.w	r9, r3, r1
 8004d26:	f04f 0200 	mov.w	r2, #0
 8004d2a:	f04f 0300 	mov.w	r3, #0
 8004d2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d3a:	4690      	mov	r8, r2
 8004d3c:	4699      	mov	r9, r3
 8004d3e:	4623      	mov	r3, r4
 8004d40:	eb18 0303 	adds.w	r3, r8, r3
 8004d44:	60bb      	str	r3, [r7, #8]
 8004d46:	462b      	mov	r3, r5
 8004d48:	eb49 0303 	adc.w	r3, r9, r3
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	f04f 0200 	mov.w	r2, #0
 8004d52:	f04f 0300 	mov.w	r3, #0
 8004d56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	024b      	lsls	r3, r1, #9
 8004d5e:	4621      	mov	r1, r4
 8004d60:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d64:	4621      	mov	r1, r4
 8004d66:	024a      	lsls	r2, r1, #9
 8004d68:	4610      	mov	r0, r2
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d6e:	2200      	movs	r2, #0
 8004d70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d78:	f7fb ff5e 	bl	8000c38 <__aeabi_uldivmod>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	460b      	mov	r3, r1
 8004d80:	4613      	mov	r3, r2
 8004d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d84:	e058      	b.n	8004e38 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d86:	4b38      	ldr	r3, [pc, #224]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	099b      	lsrs	r3, r3, #6
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	4618      	mov	r0, r3
 8004d90:	4611      	mov	r1, r2
 8004d92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d96:	623b      	str	r3, [r7, #32]
 8004d98:	2300      	movs	r3, #0
 8004d9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004da0:	4642      	mov	r2, r8
 8004da2:	464b      	mov	r3, r9
 8004da4:	f04f 0000 	mov.w	r0, #0
 8004da8:	f04f 0100 	mov.w	r1, #0
 8004dac:	0159      	lsls	r1, r3, #5
 8004dae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004db2:	0150      	lsls	r0, r2, #5
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	4641      	mov	r1, r8
 8004dba:	ebb2 0a01 	subs.w	sl, r2, r1
 8004dbe:	4649      	mov	r1, r9
 8004dc0:	eb63 0b01 	sbc.w	fp, r3, r1
 8004dc4:	f04f 0200 	mov.w	r2, #0
 8004dc8:	f04f 0300 	mov.w	r3, #0
 8004dcc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004dd0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004dd4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004dd8:	ebb2 040a 	subs.w	r4, r2, sl
 8004ddc:	eb63 050b 	sbc.w	r5, r3, fp
 8004de0:	f04f 0200 	mov.w	r2, #0
 8004de4:	f04f 0300 	mov.w	r3, #0
 8004de8:	00eb      	lsls	r3, r5, #3
 8004dea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dee:	00e2      	lsls	r2, r4, #3
 8004df0:	4614      	mov	r4, r2
 8004df2:	461d      	mov	r5, r3
 8004df4:	4643      	mov	r3, r8
 8004df6:	18e3      	adds	r3, r4, r3
 8004df8:	603b      	str	r3, [r7, #0]
 8004dfa:	464b      	mov	r3, r9
 8004dfc:	eb45 0303 	adc.w	r3, r5, r3
 8004e00:	607b      	str	r3, [r7, #4]
 8004e02:	f04f 0200 	mov.w	r2, #0
 8004e06:	f04f 0300 	mov.w	r3, #0
 8004e0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e0e:	4629      	mov	r1, r5
 8004e10:	028b      	lsls	r3, r1, #10
 8004e12:	4621      	mov	r1, r4
 8004e14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e18:	4621      	mov	r1, r4
 8004e1a:	028a      	lsls	r2, r1, #10
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	4619      	mov	r1, r3
 8004e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e22:	2200      	movs	r2, #0
 8004e24:	61bb      	str	r3, [r7, #24]
 8004e26:	61fa      	str	r2, [r7, #28]
 8004e28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e2c:	f7fb ff04 	bl	8000c38 <__aeabi_uldivmod>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	4613      	mov	r3, r2
 8004e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004e38:	4b0b      	ldr	r3, [pc, #44]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	0c1b      	lsrs	r3, r3, #16
 8004e3e:	f003 0303 	and.w	r3, r3, #3
 8004e42:	3301      	adds	r3, #1
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e52:	e002      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e54:	4b05      	ldr	r3, [pc, #20]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x204>)
 8004e56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3750      	adds	r7, #80	@ 0x50
 8004e60:	46bd      	mov	sp, r7
 8004e62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e66:	bf00      	nop
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	00f42400 	.word	0x00f42400
 8004e70:	007a1200 	.word	0x007a1200

08004e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e78:	4b03      	ldr	r3, [pc, #12]	@ (8004e88 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	2000000c 	.word	0x2000000c

08004e8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e90:	f7ff fff0 	bl	8004e74 <HAL_RCC_GetHCLKFreq>
 8004e94:	4602      	mov	r2, r0
 8004e96:	4b05      	ldr	r3, [pc, #20]	@ (8004eac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	0a9b      	lsrs	r3, r3, #10
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	4903      	ldr	r1, [pc, #12]	@ (8004eb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ea2:	5ccb      	ldrb	r3, [r1, r3]
 8004ea4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	0800bddc 	.word	0x0800bddc

08004eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004eb8:	f7ff ffdc 	bl	8004e74 <HAL_RCC_GetHCLKFreq>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	4b05      	ldr	r3, [pc, #20]	@ (8004ed4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	0b5b      	lsrs	r3, r3, #13
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	4903      	ldr	r1, [pc, #12]	@ (8004ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eca:	5ccb      	ldrb	r3, [r1, r3]
 8004ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	0800bddc 	.word	0x0800bddc

08004edc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	220f      	movs	r2, #15
 8004eea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004eec:	4b12      	ldr	r3, [pc, #72]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 0203 	and.w	r2, r3, #3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f04:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004f10:	4b09      	ldr	r3, [pc, #36]	@ (8004f38 <HAL_RCC_GetClockConfig+0x5c>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	08db      	lsrs	r3, r3, #3
 8004f16:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004f1e:	4b07      	ldr	r3, [pc, #28]	@ (8004f3c <HAL_RCC_GetClockConfig+0x60>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0207 	and.w	r2, r3, #7
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	601a      	str	r2, [r3, #0]
}
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	40023c00 	.word	0x40023c00

08004f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e041      	b.n	8004fd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d106      	bne.n	8004f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fd fac0 	bl	80024ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	4610      	mov	r0, r2
 8004f80:	f000 fcee 	bl	8005960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d001      	beq.n	8004ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e044      	b.n	8005082 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68da      	ldr	r2, [r3, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f042 0201 	orr.w	r2, r2, #1
 800500e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a1e      	ldr	r2, [pc, #120]	@ (8005090 <HAL_TIM_Base_Start_IT+0xb0>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d018      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005022:	d013      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a1a      	ldr	r2, [pc, #104]	@ (8005094 <HAL_TIM_Base_Start_IT+0xb4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d00e      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a19      	ldr	r2, [pc, #100]	@ (8005098 <HAL_TIM_Base_Start_IT+0xb8>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d009      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a17      	ldr	r2, [pc, #92]	@ (800509c <HAL_TIM_Base_Start_IT+0xbc>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d004      	beq.n	800504c <HAL_TIM_Base_Start_IT+0x6c>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a16      	ldr	r2, [pc, #88]	@ (80050a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d111      	bne.n	8005070 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2b06      	cmp	r3, #6
 800505c:	d010      	beq.n	8005080 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f042 0201 	orr.w	r2, r2, #1
 800506c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800506e:	e007      	b.n	8005080 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40010000 	.word	0x40010000
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40014000 	.word	0x40014000

080050a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e041      	b.n	800513a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d106      	bne.n	80050d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 f839 	bl	8005142 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2202      	movs	r2, #2
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	3304      	adds	r3, #4
 80050e0:	4619      	mov	r1, r3
 80050e2:	4610      	mov	r0, r2
 80050e4:	f000 fc3c 	bl	8005960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
	...

08005158 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d109      	bne.n	800517c <HAL_TIM_PWM_Start+0x24>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	bf14      	ite	ne
 8005174:	2301      	movne	r3, #1
 8005176:	2300      	moveq	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	e022      	b.n	80051c2 <HAL_TIM_PWM_Start+0x6a>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b04      	cmp	r3, #4
 8005180:	d109      	bne.n	8005196 <HAL_TIM_PWM_Start+0x3e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	bf14      	ite	ne
 800518e:	2301      	movne	r3, #1
 8005190:	2300      	moveq	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	e015      	b.n	80051c2 <HAL_TIM_PWM_Start+0x6a>
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b08      	cmp	r3, #8
 800519a:	d109      	bne.n	80051b0 <HAL_TIM_PWM_Start+0x58>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	bf14      	ite	ne
 80051a8:	2301      	movne	r3, #1
 80051aa:	2300      	moveq	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	e008      	b.n	80051c2 <HAL_TIM_PWM_Start+0x6a>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	bf14      	ite	ne
 80051bc:	2301      	movne	r3, #1
 80051be:	2300      	moveq	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e068      	b.n	800529c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <HAL_TIM_PWM_Start+0x82>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051d8:	e013      	b.n	8005202 <HAL_TIM_PWM_Start+0xaa>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d104      	bne.n	80051ea <HAL_TIM_PWM_Start+0x92>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051e8:	e00b      	b.n	8005202 <HAL_TIM_PWM_Start+0xaa>
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b08      	cmp	r3, #8
 80051ee:	d104      	bne.n	80051fa <HAL_TIM_PWM_Start+0xa2>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2202      	movs	r2, #2
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051f8:	e003      	b.n	8005202 <HAL_TIM_PWM_Start+0xaa>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2201      	movs	r2, #1
 8005208:	6839      	ldr	r1, [r7, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fe54 	bl	8005eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a23      	ldr	r2, [pc, #140]	@ (80052a4 <HAL_TIM_PWM_Start+0x14c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d107      	bne.n	800522a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005228:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a1d      	ldr	r2, [pc, #116]	@ (80052a4 <HAL_TIM_PWM_Start+0x14c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d018      	beq.n	8005266 <HAL_TIM_PWM_Start+0x10e>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523c:	d013      	beq.n	8005266 <HAL_TIM_PWM_Start+0x10e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a19      	ldr	r2, [pc, #100]	@ (80052a8 <HAL_TIM_PWM_Start+0x150>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d00e      	beq.n	8005266 <HAL_TIM_PWM_Start+0x10e>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a17      	ldr	r2, [pc, #92]	@ (80052ac <HAL_TIM_PWM_Start+0x154>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d009      	beq.n	8005266 <HAL_TIM_PWM_Start+0x10e>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a16      	ldr	r2, [pc, #88]	@ (80052b0 <HAL_TIM_PWM_Start+0x158>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d004      	beq.n	8005266 <HAL_TIM_PWM_Start+0x10e>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a14      	ldr	r2, [pc, #80]	@ (80052b4 <HAL_TIM_PWM_Start+0x15c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d111      	bne.n	800528a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b06      	cmp	r3, #6
 8005276:	d010      	beq.n	800529a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005288:	e007      	b.n	800529a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f042 0201 	orr.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	40010000 	.word	0x40010000
 80052a8:	40000400 	.word	0x40000400
 80052ac:	40000800 	.word	0x40000800
 80052b0:	40000c00 	.word	0x40000c00
 80052b4:	40014000 	.word	0x40014000

080052b8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b0c      	cmp	r3, #12
 80052ca:	d841      	bhi.n	8005350 <HAL_TIM_PWM_Stop_IT+0x98>
 80052cc:	a201      	add	r2, pc, #4	@ (adr r2, 80052d4 <HAL_TIM_PWM_Stop_IT+0x1c>)
 80052ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d2:	bf00      	nop
 80052d4:	08005309 	.word	0x08005309
 80052d8:	08005351 	.word	0x08005351
 80052dc:	08005351 	.word	0x08005351
 80052e0:	08005351 	.word	0x08005351
 80052e4:	0800531b 	.word	0x0800531b
 80052e8:	08005351 	.word	0x08005351
 80052ec:	08005351 	.word	0x08005351
 80052f0:	08005351 	.word	0x08005351
 80052f4:	0800532d 	.word	0x0800532d
 80052f8:	08005351 	.word	0x08005351
 80052fc:	08005351 	.word	0x08005351
 8005300:	08005351 	.word	0x08005351
 8005304:	0800533f 	.word	0x0800533f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68da      	ldr	r2, [r3, #12]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f022 0202 	bic.w	r2, r2, #2
 8005316:	60da      	str	r2, [r3, #12]
      break;
 8005318:	e01d      	b.n	8005356 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	68da      	ldr	r2, [r3, #12]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0204 	bic.w	r2, r2, #4
 8005328:	60da      	str	r2, [r3, #12]
      break;
 800532a:	e014      	b.n	8005356 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0208 	bic.w	r2, r2, #8
 800533a:	60da      	str	r2, [r3, #12]
      break;
 800533c:	e00b      	b.n	8005356 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68da      	ldr	r2, [r3, #12]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f022 0210 	bic.w	r2, r2, #16
 800534c:	60da      	str	r2, [r3, #12]
      break;
 800534e:	e002      	b.n	8005356 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	73fb      	strb	r3, [r7, #15]
      break;
 8005354:	bf00      	nop
  }

  if (status == HAL_OK)
 8005356:	7bfb      	ldrb	r3, [r7, #15]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d157      	bne.n	800540c <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2200      	movs	r2, #0
 8005362:	6839      	ldr	r1, [r7, #0]
 8005364:	4618      	mov	r0, r3
 8005366:	f000 fda7 	bl	8005eb8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a2a      	ldr	r2, [pc, #168]	@ (8005418 <HAL_TIM_PWM_Stop_IT+0x160>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d117      	bne.n	80053a4 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	6a1a      	ldr	r2, [r3, #32]
 800537a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800537e:	4013      	ands	r3, r2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10f      	bne.n	80053a4 <HAL_TIM_PWM_Stop_IT+0xec>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6a1a      	ldr	r2, [r3, #32]
 800538a:	f240 4344 	movw	r3, #1092	@ 0x444
 800538e:	4013      	ands	r3, r2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d107      	bne.n	80053a4 <HAL_TIM_PWM_Stop_IT+0xec>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053a2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6a1a      	ldr	r2, [r3, #32]
 80053aa:	f241 1311 	movw	r3, #4369	@ 0x1111
 80053ae:	4013      	ands	r3, r2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d10f      	bne.n	80053d4 <HAL_TIM_PWM_Stop_IT+0x11c>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6a1a      	ldr	r2, [r3, #32]
 80053ba:	f240 4344 	movw	r3, #1092	@ 0x444
 80053be:	4013      	ands	r3, r2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d107      	bne.n	80053d4 <HAL_TIM_PWM_Stop_IT+0x11c>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0201 	bic.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d104      	bne.n	80053e4 <HAL_TIM_PWM_Stop_IT+0x12c>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053e2:	e013      	b.n	800540c <HAL_TIM_PWM_Stop_IT+0x154>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2b04      	cmp	r3, #4
 80053e8:	d104      	bne.n	80053f4 <HAL_TIM_PWM_Stop_IT+0x13c>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053f2:	e00b      	b.n	800540c <HAL_TIM_PWM_Stop_IT+0x154>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d104      	bne.n	8005404 <HAL_TIM_PWM_Stop_IT+0x14c>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005402:	e003      	b.n	800540c <HAL_TIM_PWM_Stop_IT+0x154>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800540c:	7bfb      	ldrb	r3, [r7, #15]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
 8005416:	bf00      	nop
 8005418:	40010000 	.word	0x40010000

0800541c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d020      	beq.n	8005480 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d01b      	beq.n	8005480 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0202 	mvn.w	r2, #2
 8005450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f003 0303 	and.w	r3, r3, #3
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fa5b 	bl	8005922 <HAL_TIM_IC_CaptureCallback>
 800546c:	e005      	b.n	800547a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fa4d 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fa5e 	bl	8005936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	f003 0304 	and.w	r3, r3, #4
 8005486:	2b00      	cmp	r3, #0
 8005488:	d020      	beq.n	80054cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d01b      	beq.n	80054cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f06f 0204 	mvn.w	r2, #4
 800549c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2202      	movs	r2, #2
 80054a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fa35 	bl	8005922 <HAL_TIM_IC_CaptureCallback>
 80054b8:	e005      	b.n	80054c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 fa27 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f000 fa38 	bl	8005936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f003 0308 	and.w	r3, r3, #8
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d020      	beq.n	8005518 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f003 0308 	and.w	r3, r3, #8
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d01b      	beq.n	8005518 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f06f 0208 	mvn.w	r2, #8
 80054e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2204      	movs	r2, #4
 80054ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	f003 0303 	and.w	r3, r3, #3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 fa0f 	bl	8005922 <HAL_TIM_IC_CaptureCallback>
 8005504:	e005      	b.n	8005512 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 fa01 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 fa12 	bl	8005936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f003 0310 	and.w	r3, r3, #16
 800551e:	2b00      	cmp	r3, #0
 8005520:	d020      	beq.n	8005564 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f003 0310 	and.w	r3, r3, #16
 8005528:	2b00      	cmp	r3, #0
 800552a:	d01b      	beq.n	8005564 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f06f 0210 	mvn.w	r2, #16
 8005534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2208      	movs	r2, #8
 800553a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	69db      	ldr	r3, [r3, #28]
 8005542:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005546:	2b00      	cmp	r3, #0
 8005548:	d003      	beq.n	8005552 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f9e9 	bl	8005922 <HAL_TIM_IC_CaptureCallback>
 8005550:	e005      	b.n	800555e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 f9db 	bl	800590e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 f9ec 	bl	8005936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f003 0301 	and.w	r3, r3, #1
 8005574:	2b00      	cmp	r3, #0
 8005576:	d007      	beq.n	8005588 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0201 	mvn.w	r2, #1
 8005580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7fc fb40 	bl	8001c08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00c      	beq.n	80055ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005598:	2b00      	cmp	r3, #0
 800559a:	d007      	beq.n	80055ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80055a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 fd76 	bl	8006098 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00c      	beq.n	80055d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d007      	beq.n	80055d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80055c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f9bd 	bl	800594a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00c      	beq.n	80055f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f003 0320 	and.w	r3, r3, #32
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d007      	beq.n	80055f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f06f 0220 	mvn.w	r2, #32
 80055ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fd48 	bl	8006084 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055f4:	bf00      	nop
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005608:	2300      	movs	r3, #0
 800560a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005612:	2b01      	cmp	r3, #1
 8005614:	d101      	bne.n	800561a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005616:	2302      	movs	r3, #2
 8005618:	e0ae      	b.n	8005778 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b0c      	cmp	r3, #12
 8005626:	f200 809f 	bhi.w	8005768 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800562a:	a201      	add	r2, pc, #4	@ (adr r2, 8005630 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800562c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005630:	08005665 	.word	0x08005665
 8005634:	08005769 	.word	0x08005769
 8005638:	08005769 	.word	0x08005769
 800563c:	08005769 	.word	0x08005769
 8005640:	080056a5 	.word	0x080056a5
 8005644:	08005769 	.word	0x08005769
 8005648:	08005769 	.word	0x08005769
 800564c:	08005769 	.word	0x08005769
 8005650:	080056e7 	.word	0x080056e7
 8005654:	08005769 	.word	0x08005769
 8005658:	08005769 	.word	0x08005769
 800565c:	08005769 	.word	0x08005769
 8005660:	08005727 	.word	0x08005727
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68b9      	ldr	r1, [r7, #8]
 800566a:	4618      	mov	r0, r3
 800566c:	f000 f9fe 	bl	8005a6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699a      	ldr	r2, [r3, #24]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0208 	orr.w	r2, r2, #8
 800567e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0204 	bic.w	r2, r2, #4
 800568e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6999      	ldr	r1, [r3, #24]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691a      	ldr	r2, [r3, #16]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	619a      	str	r2, [r3, #24]
      break;
 80056a2:	e064      	b.n	800576e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68b9      	ldr	r1, [r7, #8]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fa44 	bl	8005b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699a      	ldr	r2, [r3, #24]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6999      	ldr	r1, [r3, #24]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	021a      	lsls	r2, r3, #8
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	430a      	orrs	r2, r1
 80056e2:	619a      	str	r2, [r3, #24]
      break;
 80056e4:	e043      	b.n	800576e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 fa8f 	bl	8005c10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0208 	orr.w	r2, r2, #8
 8005700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f022 0204 	bic.w	r2, r2, #4
 8005710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69d9      	ldr	r1, [r3, #28]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	691a      	ldr	r2, [r3, #16]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	61da      	str	r2, [r3, #28]
      break;
 8005724:	e023      	b.n	800576e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68b9      	ldr	r1, [r7, #8]
 800572c:	4618      	mov	r0, r3
 800572e:	f000 fad9 	bl	8005ce4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69da      	ldr	r2, [r3, #28]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69da      	ldr	r2, [r3, #28]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69d9      	ldr	r1, [r3, #28]
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	021a      	lsls	r2, r3, #8
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	61da      	str	r2, [r3, #28]
      break;
 8005766:	e002      	b.n	800576e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	75fb      	strb	r3, [r7, #23]
      break;
 800576c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005776:	7dfb      	ldrb	r3, [r7, #23]
}
 8005778:	4618      	mov	r0, r3
 800577a:	3718      	adds	r7, #24
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800578a:	2300      	movs	r3, #0
 800578c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_TIM_ConfigClockSource+0x1c>
 8005798:	2302      	movs	r3, #2
 800579a:	e0b4      	b.n	8005906 <HAL_TIM_ConfigClockSource+0x186>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80057ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057d4:	d03e      	beq.n	8005854 <HAL_TIM_ConfigClockSource+0xd4>
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057da:	f200 8087 	bhi.w	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057e2:	f000 8086 	beq.w	80058f2 <HAL_TIM_ConfigClockSource+0x172>
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ea:	d87f      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b70      	cmp	r3, #112	@ 0x70
 80057ee:	d01a      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0xa6>
 80057f0:	2b70      	cmp	r3, #112	@ 0x70
 80057f2:	d87b      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057f4:	2b60      	cmp	r3, #96	@ 0x60
 80057f6:	d050      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x11a>
 80057f8:	2b60      	cmp	r3, #96	@ 0x60
 80057fa:	d877      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b50      	cmp	r3, #80	@ 0x50
 80057fe:	d03c      	beq.n	800587a <HAL_TIM_ConfigClockSource+0xfa>
 8005800:	2b50      	cmp	r3, #80	@ 0x50
 8005802:	d873      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	2b40      	cmp	r3, #64	@ 0x40
 8005806:	d058      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x13a>
 8005808:	2b40      	cmp	r3, #64	@ 0x40
 800580a:	d86f      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 800580c:	2b30      	cmp	r3, #48	@ 0x30
 800580e:	d064      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005810:	2b30      	cmp	r3, #48	@ 0x30
 8005812:	d86b      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 8005814:	2b20      	cmp	r3, #32
 8005816:	d060      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005818:	2b20      	cmp	r3, #32
 800581a:	d867      	bhi.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b00      	cmp	r3, #0
 800581e:	d05c      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005820:	2b10      	cmp	r3, #16
 8005822:	d05a      	beq.n	80058da <HAL_TIM_ConfigClockSource+0x15a>
 8005824:	e062      	b.n	80058ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005836:	f000 fb1f 	bl	8005e78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005848:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	609a      	str	r2, [r3, #8]
      break;
 8005852:	e04f      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005864:	f000 fb08 	bl	8005e78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005876:	609a      	str	r2, [r3, #8]
      break;
 8005878:	e03c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005886:	461a      	mov	r2, r3
 8005888:	f000 fa7c 	bl	8005d84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2150      	movs	r1, #80	@ 0x50
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fad5 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 8005898:	e02c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058a6:	461a      	mov	r2, r3
 80058a8:	f000 fa9b 	bl	8005de2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2160      	movs	r1, #96	@ 0x60
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 fac5 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 80058b8:	e01c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058c6:	461a      	mov	r2, r3
 80058c8:	f000 fa5c 	bl	8005d84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2140      	movs	r1, #64	@ 0x40
 80058d2:	4618      	mov	r0, r3
 80058d4:	f000 fab5 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 80058d8:	e00c      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4619      	mov	r1, r3
 80058e4:	4610      	mov	r0, r2
 80058e6:	f000 faac 	bl	8005e42 <TIM_ITRx_SetConfig>
      break;
 80058ea:	e003      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	73fb      	strb	r3, [r7, #15]
      break;
 80058f0:	e000      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005904:	7bfb      	ldrb	r3, [r7, #15]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800590e:	b480      	push	{r7}
 8005910:	b083      	sub	sp, #12
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr

08005922 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005922:	b480      	push	{r7}
 8005924:	b083      	sub	sp, #12
 8005926:	af00      	add	r7, sp, #0
 8005928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005936:	b480      	push	{r7}
 8005938:	b083      	sub	sp, #12
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800593e:	bf00      	nop
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800594a:	b480      	push	{r7}
 800594c:	b083      	sub	sp, #12
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005952:	bf00      	nop
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
	...

08005960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a37      	ldr	r2, [pc, #220]	@ (8005a50 <TIM_Base_SetConfig+0xf0>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00f      	beq.n	8005998 <TIM_Base_SetConfig+0x38>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597e:	d00b      	beq.n	8005998 <TIM_Base_SetConfig+0x38>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a34      	ldr	r2, [pc, #208]	@ (8005a54 <TIM_Base_SetConfig+0xf4>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d007      	beq.n	8005998 <TIM_Base_SetConfig+0x38>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a33      	ldr	r2, [pc, #204]	@ (8005a58 <TIM_Base_SetConfig+0xf8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d003      	beq.n	8005998 <TIM_Base_SetConfig+0x38>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a32      	ldr	r2, [pc, #200]	@ (8005a5c <TIM_Base_SetConfig+0xfc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d108      	bne.n	80059aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800599e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a28      	ldr	r2, [pc, #160]	@ (8005a50 <TIM_Base_SetConfig+0xf0>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d01b      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b8:	d017      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a25      	ldr	r2, [pc, #148]	@ (8005a54 <TIM_Base_SetConfig+0xf4>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d013      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a24      	ldr	r2, [pc, #144]	@ (8005a58 <TIM_Base_SetConfig+0xf8>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d00f      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a23      	ldr	r2, [pc, #140]	@ (8005a5c <TIM_Base_SetConfig+0xfc>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d00b      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a22      	ldr	r2, [pc, #136]	@ (8005a60 <TIM_Base_SetConfig+0x100>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d007      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a21      	ldr	r2, [pc, #132]	@ (8005a64 <TIM_Base_SetConfig+0x104>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d003      	beq.n	80059ea <TIM_Base_SetConfig+0x8a>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a20      	ldr	r2, [pc, #128]	@ (8005a68 <TIM_Base_SetConfig+0x108>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d108      	bne.n	80059fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	689a      	ldr	r2, [r3, #8]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8005a50 <TIM_Base_SetConfig+0xf0>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d103      	bne.n	8005a2a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	691a      	ldr	r2, [r3, #16]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f043 0204 	orr.w	r2, r3, #4
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	601a      	str	r2, [r3, #0]
}
 8005a42:	bf00      	nop
 8005a44:	3714      	adds	r7, #20
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	40010000 	.word	0x40010000
 8005a54:	40000400 	.word	0x40000400
 8005a58:	40000800 	.word	0x40000800
 8005a5c:	40000c00 	.word	0x40000c00
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40014400 	.word	0x40014400
 8005a68:	40014800 	.word	0x40014800

08005a6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a1b      	ldr	r3, [r3, #32]
 8005a80:	f023 0201 	bic.w	r2, r3, #1
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0303 	bic.w	r3, r3, #3
 8005aa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	f023 0302 	bic.w	r3, r3, #2
 8005ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a1c      	ldr	r2, [pc, #112]	@ (8005b34 <TIM_OC1_SetConfig+0xc8>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d10c      	bne.n	8005ae2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	f023 0308 	bic.w	r3, r3, #8
 8005ace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f023 0304 	bic.w	r3, r3, #4
 8005ae0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a13      	ldr	r2, [pc, #76]	@ (8005b34 <TIM_OC1_SetConfig+0xc8>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d111      	bne.n	8005b0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	68fa      	ldr	r2, [r7, #12]
 8005b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	621a      	str	r2, [r3, #32]
}
 8005b28:	bf00      	nop
 8005b2a:	371c      	adds	r7, #28
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr
 8005b34:	40010000 	.word	0x40010000

08005b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b087      	sub	sp, #28
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6a1b      	ldr	r3, [r3, #32]
 8005b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a1b      	ldr	r3, [r3, #32]
 8005b4c:	f023 0210 	bic.w	r2, r3, #16
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	021b      	lsls	r3, r3, #8
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	f023 0320 	bic.w	r3, r3, #32
 8005b82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	011b      	lsls	r3, r3, #4
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a1e      	ldr	r2, [pc, #120]	@ (8005c0c <TIM_OC2_SetConfig+0xd4>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d10d      	bne.n	8005bb4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	011b      	lsls	r3, r3, #4
 8005ba6:	697a      	ldr	r2, [r7, #20]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bb2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	4a15      	ldr	r2, [pc, #84]	@ (8005c0c <TIM_OC2_SetConfig+0xd4>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d113      	bne.n	8005be4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	621a      	str	r2, [r3, #32]
}
 8005bfe:	bf00      	nop
 8005c00:	371c      	adds	r7, #28
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	40010000 	.word	0x40010000

08005c10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	69db      	ldr	r3, [r3, #28]
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f023 0303 	bic.w	r3, r3, #3
 8005c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	021b      	lsls	r3, r3, #8
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a1d      	ldr	r2, [pc, #116]	@ (8005ce0 <TIM_OC3_SetConfig+0xd0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d10d      	bne.n	8005c8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	021b      	lsls	r3, r3, #8
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a14      	ldr	r2, [pc, #80]	@ (8005ce0 <TIM_OC3_SetConfig+0xd0>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d113      	bne.n	8005cba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	011b      	lsls	r3, r3, #4
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	4313      	orrs	r3, r2
 8005cac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	011b      	lsls	r3, r3, #4
 8005cb4:	693a      	ldr	r2, [r7, #16]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	697a      	ldr	r2, [r7, #20]
 8005cd2:	621a      	str	r2, [r3, #32]
}
 8005cd4:	bf00      	nop
 8005cd6:	371c      	adds	r7, #28
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	40010000 	.word	0x40010000

08005ce4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b087      	sub	sp, #28
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	031b      	lsls	r3, r3, #12
 8005d36:	693a      	ldr	r2, [r7, #16]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	4a10      	ldr	r2, [pc, #64]	@ (8005d80 <TIM_OC4_SetConfig+0x9c>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d109      	bne.n	8005d58 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	019b      	lsls	r3, r3, #6
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	697a      	ldr	r2, [r7, #20]
 8005d5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685a      	ldr	r2, [r3, #4]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	621a      	str	r2, [r3, #32]
}
 8005d72:	bf00      	nop
 8005d74:	371c      	adds	r7, #28
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40010000 	.word	0x40010000

08005d84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	f023 0201 	bic.w	r2, r3, #1
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	011b      	lsls	r3, r3, #4
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f023 030a 	bic.w	r3, r3, #10
 8005dc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dc2:	697a      	ldr	r2, [r7, #20]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	621a      	str	r2, [r3, #32]
}
 8005dd6:	bf00      	nop
 8005dd8:	371c      	adds	r7, #28
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005de2:	b480      	push	{r7}
 8005de4:	b087      	sub	sp, #28
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	60f8      	str	r0, [r7, #12]
 8005dea:	60b9      	str	r1, [r7, #8]
 8005dec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	f023 0210 	bic.w	r2, r3, #16
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	693a      	ldr	r2, [r7, #16]
 8005e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	621a      	str	r2, [r3, #32]
}
 8005e36:	bf00      	nop
 8005e38:	371c      	adds	r7, #28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr

08005e42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b085      	sub	sp, #20
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
 8005e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	f043 0307 	orr.w	r3, r3, #7
 8005e64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	609a      	str	r2, [r3, #8]
}
 8005e6c:	bf00      	nop
 8005e6e:	3714      	adds	r7, #20
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
 8005e84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	021a      	lsls	r2, r3, #8
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	431a      	orrs	r2, r3
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	609a      	str	r2, [r3, #8]
}
 8005eac:	bf00      	nop
 8005eae:	371c      	adds	r7, #28
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f003 031f 	and.w	r3, r3, #31
 8005eca:	2201      	movs	r2, #1
 8005ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6a1a      	ldr	r2, [r3, #32]
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	43db      	mvns	r3, r3
 8005eda:	401a      	ands	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a1a      	ldr	r2, [r3, #32]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 031f 	and.w	r3, r3, #31
 8005eea:	6879      	ldr	r1, [r7, #4]
 8005eec:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	621a      	str	r2, [r3, #32]
}
 8005ef6:	bf00      	nop
 8005ef8:	371c      	adds	r7, #28
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
	...

08005f04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b085      	sub	sp, #20
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d101      	bne.n	8005f1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f18:	2302      	movs	r3, #2
 8005f1a:	e050      	b.n	8005fbe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d018      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f68:	d013      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a18      	ldr	r2, [pc, #96]	@ (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00e      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a16      	ldr	r2, [pc, #88]	@ (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d009      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a15      	ldr	r2, [pc, #84]	@ (8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d004      	beq.n	8005f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a13      	ldr	r2, [pc, #76]	@ (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d10c      	bne.n	8005fac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	40010000 	.word	0x40010000
 8005fd0:	40000400 	.word	0x40000400
 8005fd4:	40000800 	.word	0x40000800
 8005fd8:	40000c00 	.word	0x40000c00
 8005fdc:	40014000 	.word	0x40014000

08005fe0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e03d      	b.n	8006078 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	4313      	orrs	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4313      	orrs	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e042      	b.n	8006144 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d106      	bne.n	80060d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fc fac8 	bl	8002668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2224      	movs	r2, #36	@ 0x24
 80060dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68da      	ldr	r2, [r3, #12]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 ffa1 	bl	8007038 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	691a      	ldr	r2, [r3, #16]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006104:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	695a      	ldr	r2, [r3, #20]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006114:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006124:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2220      	movs	r2, #32
 8006130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2220      	movs	r2, #32
 8006138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3708      	adds	r7, #8
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b08a      	sub	sp, #40	@ 0x28
 8006150:	af02      	add	r7, sp, #8
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	603b      	str	r3, [r7, #0]
 8006158:	4613      	mov	r3, r2
 800615a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b20      	cmp	r3, #32
 800616a:	d175      	bne.n	8006258 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <HAL_UART_Transmit+0x2c>
 8006172:	88fb      	ldrh	r3, [r7, #6]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d101      	bne.n	800617c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e06e      	b.n	800625a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2221      	movs	r2, #33	@ 0x21
 8006186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800618a:	f7fc fb87 	bl	800289c <HAL_GetTick>
 800618e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	88fa      	ldrh	r2, [r7, #6]
 8006194:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	88fa      	ldrh	r2, [r7, #6]
 800619a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061a4:	d108      	bne.n	80061b8 <HAL_UART_Transmit+0x6c>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d104      	bne.n	80061b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80061ae:	2300      	movs	r3, #0
 80061b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	61bb      	str	r3, [r7, #24]
 80061b6:	e003      	b.n	80061c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061bc:	2300      	movs	r3, #0
 80061be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061c0:	e02e      	b.n	8006220 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	2200      	movs	r2, #0
 80061ca:	2180      	movs	r1, #128	@ 0x80
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 fc71 	bl	8006ab4 <UART_WaitOnFlagUntilTimeout>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d005      	beq.n	80061e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e03a      	b.n	800625a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	881b      	ldrh	r3, [r3, #0]
 80061ee:	461a      	mov	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	3302      	adds	r3, #2
 80061fe:	61bb      	str	r3, [r7, #24]
 8006200:	e007      	b.n	8006212 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	781a      	ldrb	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800620c:	69fb      	ldr	r3, [r7, #28]
 800620e:	3301      	adds	r3, #1
 8006210:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006216:	b29b      	uxth	r3, r3
 8006218:	3b01      	subs	r3, #1
 800621a:	b29a      	uxth	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1cb      	bne.n	80061c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	2200      	movs	r2, #0
 8006232:	2140      	movs	r1, #64	@ 0x40
 8006234:	68f8      	ldr	r0, [r7, #12]
 8006236:	f000 fc3d 	bl	8006ab4 <UART_WaitOnFlagUntilTimeout>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d005      	beq.n	800624c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e006      	b.n	800625a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2220      	movs	r2, #32
 8006250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006254:	2300      	movs	r3, #0
 8006256:	e000      	b.n	800625a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006258:	2302      	movs	r3, #2
  }
}
 800625a:	4618      	mov	r0, r3
 800625c:	3720      	adds	r7, #32
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b08c      	sub	sp, #48	@ 0x30
 8006266:	af00      	add	r7, sp, #0
 8006268:	60f8      	str	r0, [r7, #12]
 800626a:	60b9      	str	r1, [r7, #8]
 800626c:	4613      	mov	r3, r2
 800626e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b20      	cmp	r3, #32
 800627a:	d146      	bne.n	800630a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006282:	88fb      	ldrh	r3, [r7, #6]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e03f      	b.n	800630c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2201      	movs	r2, #1
 8006290:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2200      	movs	r2, #0
 8006296:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006298:	88fb      	ldrh	r3, [r7, #6]
 800629a:	461a      	mov	r2, r3
 800629c:	68b9      	ldr	r1, [r7, #8]
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 fc62 	bl	8006b68 <UART_Start_Receive_DMA>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d125      	bne.n	80062fe <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062b2:	2300      	movs	r3, #0
 80062b4:	613b      	str	r3, [r7, #16]
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	613b      	str	r3, [r7, #16]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	613b      	str	r3, [r7, #16]
 80062c6:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	e853 3f00 	ldrex	r3, [r3]
 80062d6:	617b      	str	r3, [r7, #20]
   return(result);
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f043 0310 	orr.w	r3, r3, #16
 80062de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	330c      	adds	r3, #12
 80062e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80062ea:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ec:	6a39      	ldr	r1, [r7, #32]
 80062ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f0:	e841 2300 	strex	r3, r2, [r1]
 80062f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1e5      	bne.n	80062c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80062fc:	e002      	b.n	8006304 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006304:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006308:	e000      	b.n	800630c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800630a:	2302      	movs	r3, #2
  }
}
 800630c:	4618      	mov	r0, r3
 800630e:	3730      	adds	r7, #48	@ 0x30
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b0ba      	sub	sp, #232	@ 0xe8
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	695b      	ldr	r3, [r3, #20]
 8006336:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800633a:	2300      	movs	r3, #0
 800633c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006340:	2300      	movs	r3, #0
 8006342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800634a:	f003 030f 	and.w	r3, r3, #15
 800634e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006352:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006356:	2b00      	cmp	r3, #0
 8006358:	d10f      	bne.n	800637a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800635a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800635e:	f003 0320 	and.w	r3, r3, #32
 8006362:	2b00      	cmp	r3, #0
 8006364:	d009      	beq.n	800637a <HAL_UART_IRQHandler+0x66>
 8006366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800636a:	f003 0320 	and.w	r3, r3, #32
 800636e:	2b00      	cmp	r3, #0
 8006370:	d003      	beq.n	800637a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f000 fda2 	bl	8006ebc <UART_Receive_IT>
      return;
 8006378:	e273      	b.n	8006862 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800637a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800637e:	2b00      	cmp	r3, #0
 8006380:	f000 80de 	beq.w	8006540 <HAL_UART_IRQHandler+0x22c>
 8006384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d106      	bne.n	800639e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006394:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006398:	2b00      	cmp	r3, #0
 800639a:	f000 80d1 	beq.w	8006540 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800639e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <HAL_UART_IRQHandler+0xae>
 80063aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d005      	beq.n	80063c2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ba:	f043 0201 	orr.w	r2, r3, #1
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c6:	f003 0304 	and.w	r3, r3, #4
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00b      	beq.n	80063e6 <HAL_UART_IRQHandler+0xd2>
 80063ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063de:	f043 0202 	orr.w	r2, r3, #2
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00b      	beq.n	800640a <HAL_UART_IRQHandler+0xf6>
 80063f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d005      	beq.n	800640a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006402:	f043 0204 	orr.w	r2, r3, #4
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800640a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800640e:	f003 0308 	and.w	r3, r3, #8
 8006412:	2b00      	cmp	r3, #0
 8006414:	d011      	beq.n	800643a <HAL_UART_IRQHandler+0x126>
 8006416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800641a:	f003 0320 	and.w	r3, r3, #32
 800641e:	2b00      	cmp	r3, #0
 8006420:	d105      	bne.n	800642e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006426:	f003 0301 	and.w	r3, r3, #1
 800642a:	2b00      	cmp	r3, #0
 800642c:	d005      	beq.n	800643a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006432:	f043 0208 	orr.w	r2, r3, #8
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800643e:	2b00      	cmp	r3, #0
 8006440:	f000 820a 	beq.w	8006858 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006448:	f003 0320 	and.w	r3, r3, #32
 800644c:	2b00      	cmp	r3, #0
 800644e:	d008      	beq.n	8006462 <HAL_UART_IRQHandler+0x14e>
 8006450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006454:	f003 0320 	and.w	r3, r3, #32
 8006458:	2b00      	cmp	r3, #0
 800645a:	d002      	beq.n	8006462 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 fd2d 	bl	8006ebc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	695b      	ldr	r3, [r3, #20]
 8006468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800646c:	2b40      	cmp	r3, #64	@ 0x40
 800646e:	bf0c      	ite	eq
 8006470:	2301      	moveq	r3, #1
 8006472:	2300      	movne	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800647e:	f003 0308 	and.w	r3, r3, #8
 8006482:	2b00      	cmp	r3, #0
 8006484:	d103      	bne.n	800648e <HAL_UART_IRQHandler+0x17a>
 8006486:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800648a:	2b00      	cmp	r3, #0
 800648c:	d04f      	beq.n	800652e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 fc38 	bl	8006d04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	695b      	ldr	r3, [r3, #20]
 800649a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800649e:	2b40      	cmp	r3, #64	@ 0x40
 80064a0:	d141      	bne.n	8006526 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3314      	adds	r3, #20
 80064a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80064b0:	e853 3f00 	ldrex	r3, [r3]
 80064b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80064b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80064bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	3314      	adds	r3, #20
 80064ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80064ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064de:	e841 2300 	strex	r3, r2, [r1]
 80064e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1d9      	bne.n	80064a2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d013      	beq.n	800651e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064fa:	4a8a      	ldr	r2, [pc, #552]	@ (8006724 <HAL_UART_IRQHandler+0x410>)
 80064fc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006502:	4618      	mov	r0, r3
 8006504:	f7fc fc2e 	bl	8002d64 <HAL_DMA_Abort_IT>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d016      	beq.n	800653c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006514:	687a      	ldr	r2, [r7, #4]
 8006516:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006518:	4610      	mov	r0, r2
 800651a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800651c:	e00e      	b.n	800653c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f9c0 	bl	80068a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006524:	e00a      	b.n	800653c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f9bc 	bl	80068a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800652c:	e006      	b.n	800653c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f9b8 	bl	80068a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800653a:	e18d      	b.n	8006858 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800653c:	bf00      	nop
    return;
 800653e:	e18b      	b.n	8006858 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006544:	2b01      	cmp	r3, #1
 8006546:	f040 8167 	bne.w	8006818 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800654a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800654e:	f003 0310 	and.w	r3, r3, #16
 8006552:	2b00      	cmp	r3, #0
 8006554:	f000 8160 	beq.w	8006818 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800655c:	f003 0310 	and.w	r3, r3, #16
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 8159 	beq.w	8006818 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006566:	2300      	movs	r3, #0
 8006568:	60bb      	str	r3, [r7, #8]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	60bb      	str	r3, [r7, #8]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	60bb      	str	r3, [r7, #8]
 800657a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006586:	2b40      	cmp	r3, #64	@ 0x40
 8006588:	f040 80ce 	bne.w	8006728 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006598:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800659c:	2b00      	cmp	r3, #0
 800659e:	f000 80a9 	beq.w	80066f4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80065a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065aa:	429a      	cmp	r2, r3
 80065ac:	f080 80a2 	bcs.w	80066f4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80065b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80065c2:	f000 8088 	beq.w	80066d6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	330c      	adds	r3, #12
 80065cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	330c      	adds	r3, #12
 80065ee:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065fe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006602:	e841 2300 	strex	r3, r2, [r1]
 8006606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800660a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1d9      	bne.n	80065c6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	3314      	adds	r3, #20
 8006618:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800661c:	e853 3f00 	ldrex	r3, [r3]
 8006620:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006622:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006624:	f023 0301 	bic.w	r3, r3, #1
 8006628:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3314      	adds	r3, #20
 8006632:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006636:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800663a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800663e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006642:	e841 2300 	strex	r3, r2, [r1]
 8006646:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006648:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1e1      	bne.n	8006612 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	3314      	adds	r3, #20
 8006654:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006656:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006658:	e853 3f00 	ldrex	r3, [r3]
 800665c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800665e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006660:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	3314      	adds	r3, #20
 800666e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006672:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006674:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006676:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006678:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800667a:	e841 2300 	strex	r3, r2, [r1]
 800667e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006680:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1e3      	bne.n	800664e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2220      	movs	r2, #32
 800668a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	330c      	adds	r3, #12
 800669a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800669e:	e853 3f00 	ldrex	r3, [r3]
 80066a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066a6:	f023 0310 	bic.w	r3, r3, #16
 80066aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	330c      	adds	r3, #12
 80066b4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80066b8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80066ba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066c0:	e841 2300 	strex	r3, r2, [r1]
 80066c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e3      	bne.n	8006694 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7fc fad7 	bl	8002c84 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2202      	movs	r2, #2
 80066da:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	4619      	mov	r1, r3
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f7fb fa2b 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80066f2:	e0b3      	b.n	800685c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066fc:	429a      	cmp	r2, r3
 80066fe:	f040 80ad 	bne.w	800685c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800670c:	f040 80a6 	bne.w	800685c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800671a:	4619      	mov	r1, r3
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f7fb fa13 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
      return;
 8006722:	e09b      	b.n	800685c <HAL_UART_IRQHandler+0x548>
 8006724:	08006dcb 	.word	0x08006dcb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006730:	b29b      	uxth	r3, r3
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800673c:	b29b      	uxth	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	f000 808e 	beq.w	8006860 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006744:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 8089 	beq.w	8006860 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	330c      	adds	r3, #12
 8006754:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006758:	e853 3f00 	ldrex	r3, [r3]
 800675c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800675e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006760:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006764:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	330c      	adds	r3, #12
 800676e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006772:	647a      	str	r2, [r7, #68]	@ 0x44
 8006774:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006776:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006778:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800677a:	e841 2300 	strex	r3, r2, [r1]
 800677e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1e3      	bne.n	800674e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3314      	adds	r3, #20
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	e853 3f00 	ldrex	r3, [r3]
 8006794:	623b      	str	r3, [r7, #32]
   return(result);
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	f023 0301 	bic.w	r3, r3, #1
 800679c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	3314      	adds	r3, #20
 80067a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80067aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80067ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067b2:	e841 2300 	strex	r3, r2, [r1]
 80067b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1e3      	bne.n	8006786 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	330c      	adds	r3, #12
 80067d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	e853 3f00 	ldrex	r3, [r3]
 80067da:	60fb      	str	r3, [r7, #12]
   return(result);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f023 0310 	bic.w	r3, r3, #16
 80067e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	330c      	adds	r3, #12
 80067ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80067f0:	61fa      	str	r2, [r7, #28]
 80067f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f4:	69b9      	ldr	r1, [r7, #24]
 80067f6:	69fa      	ldr	r2, [r7, #28]
 80067f8:	e841 2300 	strex	r3, r2, [r1]
 80067fc:	617b      	str	r3, [r7, #20]
   return(result);
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1e3      	bne.n	80067cc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2202      	movs	r2, #2
 8006808:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800680a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800680e:	4619      	mov	r1, r3
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f7fb f999 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006816:	e023      	b.n	8006860 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006820:	2b00      	cmp	r3, #0
 8006822:	d009      	beq.n	8006838 <HAL_UART_IRQHandler+0x524>
 8006824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006828:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 fadb 	bl	8006dec <UART_Transmit_IT>
    return;
 8006836:	e014      	b.n	8006862 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006838:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800683c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00e      	beq.n	8006862 <HAL_UART_IRQHandler+0x54e>
 8006844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684c:	2b00      	cmp	r3, #0
 800684e:	d008      	beq.n	8006862 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fb1b 	bl	8006e8c <UART_EndTransmit_IT>
    return;
 8006856:	e004      	b.n	8006862 <HAL_UART_IRQHandler+0x54e>
    return;
 8006858:	bf00      	nop
 800685a:	e002      	b.n	8006862 <HAL_UART_IRQHandler+0x54e>
      return;
 800685c:	bf00      	nop
 800685e:	e000      	b.n	8006862 <HAL_UART_IRQHandler+0x54e>
      return;
 8006860:	bf00      	nop
  }
}
 8006862:	37e8      	adds	r7, #232	@ 0xe8
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006870:	bf00      	nop
 8006872:	370c      	adds	r7, #12
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b09c      	sub	sp, #112	@ 0x70
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d172      	bne.n	80069ba <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80068d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068d6:	2200      	movs	r2, #0
 80068d8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	330c      	adds	r3, #12
 80068e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068e4:	e853 3f00 	ldrex	r3, [r3]
 80068e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	330c      	adds	r3, #12
 80068f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80068fa:	65ba      	str	r2, [r7, #88]	@ 0x58
 80068fc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006900:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006902:	e841 2300 	strex	r3, r2, [r1]
 8006906:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1e5      	bne.n	80068da <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800690e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	3314      	adds	r3, #20
 8006914:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006918:	e853 3f00 	ldrex	r3, [r3]
 800691c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800691e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006920:	f023 0301 	bic.w	r3, r3, #1
 8006924:	667b      	str	r3, [r7, #100]	@ 0x64
 8006926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3314      	adds	r3, #20
 800692c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800692e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006930:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006932:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006936:	e841 2300 	strex	r3, r2, [r1]
 800693a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800693c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1e5      	bne.n	800690e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	3314      	adds	r3, #20
 8006948:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	e853 3f00 	ldrex	r3, [r3]
 8006950:	623b      	str	r3, [r7, #32]
   return(result);
 8006952:	6a3b      	ldr	r3, [r7, #32]
 8006954:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006958:	663b      	str	r3, [r7, #96]	@ 0x60
 800695a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	3314      	adds	r3, #20
 8006960:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006962:	633a      	str	r2, [r7, #48]	@ 0x30
 8006964:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006966:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006968:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800696a:	e841 2300 	strex	r3, r2, [r1]
 800696e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1e5      	bne.n	8006942 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006978:	2220      	movs	r2, #32
 800697a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800697e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006982:	2b01      	cmp	r3, #1
 8006984:	d119      	bne.n	80069ba <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	330c      	adds	r3, #12
 800698c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	e853 3f00 	ldrex	r3, [r3]
 8006994:	60fb      	str	r3, [r7, #12]
   return(result);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f023 0310 	bic.w	r3, r3, #16
 800699c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800699e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	330c      	adds	r3, #12
 80069a4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80069a6:	61fa      	str	r2, [r7, #28]
 80069a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069aa:	69b9      	ldr	r1, [r7, #24]
 80069ac:	69fa      	ldr	r2, [r7, #28]
 80069ae:	e841 2300 	strex	r3, r2, [r1]
 80069b2:	617b      	str	r3, [r7, #20]
   return(result);
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d1e5      	bne.n	8006986 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069bc:	2200      	movs	r2, #0
 80069be:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d106      	bne.n	80069d6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80069ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069cc:	4619      	mov	r1, r3
 80069ce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80069d0:	f7fb f8ba 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069d4:	e002      	b.n	80069dc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80069d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80069d8:	f7ff ff50 	bl	800687c <HAL_UART_RxCpltCallback>
}
 80069dc:	bf00      	nop
 80069de:	3770      	adds	r7, #112	@ 0x70
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2201      	movs	r2, #1
 80069f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d108      	bne.n	8006a12 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a04:	085b      	lsrs	r3, r3, #1
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	4619      	mov	r1, r3
 8006a0a:	68f8      	ldr	r0, [r7, #12]
 8006a0c:	f7fb f89c 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006a10:	e002      	b.n	8006a18 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f7ff ff3c 	bl	8006890 <HAL_UART_RxHalfCpltCallback>
}
 8006a18:	bf00      	nop
 8006a1a:	3710      	adds	r7, #16
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a30:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	695b      	ldr	r3, [r3, #20]
 8006a38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a3c:	2b80      	cmp	r3, #128	@ 0x80
 8006a3e:	bf0c      	ite	eq
 8006a40:	2301      	moveq	r3, #1
 8006a42:	2300      	movne	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b21      	cmp	r3, #33	@ 0x21
 8006a52:	d108      	bne.n	8006a66 <UART_DMAError+0x46>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d005      	beq.n	8006a66 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006a60:	68b8      	ldr	r0, [r7, #8]
 8006a62:	f000 f927 	bl	8006cb4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a70:	2b40      	cmp	r3, #64	@ 0x40
 8006a72:	bf0c      	ite	eq
 8006a74:	2301      	moveq	r3, #1
 8006a76:	2300      	movne	r3, #0
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	2b22      	cmp	r3, #34	@ 0x22
 8006a86:	d108      	bne.n	8006a9a <UART_DMAError+0x7a>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d005      	beq.n	8006a9a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2200      	movs	r2, #0
 8006a92:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006a94:	68b8      	ldr	r0, [r7, #8]
 8006a96:	f000 f935 	bl	8006d04 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a9e:	f043 0210 	orr.w	r2, r3, #16
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006aa6:	68b8      	ldr	r0, [r7, #8]
 8006aa8:	f7ff fefc 	bl	80068a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006aac:	bf00      	nop
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b086      	sub	sp, #24
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ac4:	e03b      	b.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ac6:	6a3b      	ldr	r3, [r7, #32]
 8006ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006acc:	d037      	beq.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ace:	f7fb fee5 	bl	800289c <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	6a3a      	ldr	r2, [r7, #32]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d302      	bcc.n	8006ae4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ade:	6a3b      	ldr	r3, [r7, #32]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ae4:	2303      	movs	r3, #3
 8006ae6:	e03a      	b.n	8006b5e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f003 0304 	and.w	r3, r3, #4
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d023      	beq.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	2b80      	cmp	r3, #128	@ 0x80
 8006afa:	d020      	beq.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2b40      	cmp	r3, #64	@ 0x40
 8006b00:	d01d      	beq.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 0308 	and.w	r3, r3, #8
 8006b0c:	2b08      	cmp	r3, #8
 8006b0e:	d116      	bne.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006b10:	2300      	movs	r3, #0
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	617b      	str	r3, [r7, #20]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	617b      	str	r3, [r7, #20]
 8006b24:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f000 f8ec 	bl	8006d04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2208      	movs	r2, #8
 8006b30:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e00f      	b.n	8006b5e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	4013      	ands	r3, r2
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	bf0c      	ite	eq
 8006b4e:	2301      	moveq	r3, #1
 8006b50:	2300      	movne	r3, #0
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	461a      	mov	r2, r3
 8006b56:	79fb      	ldrb	r3, [r7, #7]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d0b4      	beq.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3718      	adds	r7, #24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
	...

08006b68 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b098      	sub	sp, #96	@ 0x60
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	4613      	mov	r3, r2
 8006b74:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	88fa      	ldrh	r2, [r7, #6]
 8006b80:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2222      	movs	r2, #34	@ 0x22
 8006b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b94:	4a44      	ldr	r2, [pc, #272]	@ (8006ca8 <UART_Start_Receive_DMA+0x140>)
 8006b96:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b9c:	4a43      	ldr	r2, [pc, #268]	@ (8006cac <UART_Start_Receive_DMA+0x144>)
 8006b9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba4:	4a42      	ldr	r2, [pc, #264]	@ (8006cb0 <UART_Start_Receive_DMA+0x148>)
 8006ba6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bac:	2200      	movs	r2, #0
 8006bae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006bb0:	f107 0308 	add.w	r3, r7, #8
 8006bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	3304      	adds	r3, #4
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	88fb      	ldrh	r3, [r7, #6]
 8006bc8:	f7fc f804 	bl	8002bd4 <HAL_DMA_Start_IT>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d008      	beq.n	8006be4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2210      	movs	r2, #16
 8006bd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e05d      	b.n	8006ca0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006be4:	2300      	movs	r3, #0
 8006be6:	613b      	str	r3, [r7, #16]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	613b      	str	r3, [r7, #16]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	613b      	str	r3, [r7, #16]
 8006bf8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d019      	beq.n	8006c36 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	330c      	adds	r3, #12
 8006c08:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c0c:	e853 3f00 	ldrex	r3, [r3]
 8006c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c18:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	330c      	adds	r3, #12
 8006c20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c22:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006c24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006c28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e5      	bne.n	8006c02 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	3314      	adds	r3, #20
 8006c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c48:	f043 0301 	orr.w	r3, r3, #1
 8006c4c:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	3314      	adds	r3, #20
 8006c54:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006c56:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006c58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006c5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e5      	bne.n	8006c36 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	3314      	adds	r3, #20
 8006c70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	e853 3f00 	ldrex	r3, [r3]
 8006c78:	617b      	str	r3, [r7, #20]
   return(result);
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c80:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	3314      	adds	r3, #20
 8006c88:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006c8a:	627a      	str	r2, [r7, #36]	@ 0x24
 8006c8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8e:	6a39      	ldr	r1, [r7, #32]
 8006c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c92:	e841 2300 	strex	r3, r2, [r1]
 8006c96:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1e5      	bne.n	8006c6a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3760      	adds	r7, #96	@ 0x60
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	080068b9 	.word	0x080068b9
 8006cac:	080069e5 	.word	0x080069e5
 8006cb0:	08006a21 	.word	0x08006a21

08006cb4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b089      	sub	sp, #36	@ 0x24
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	330c      	adds	r3, #12
 8006cc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006cd2:	61fb      	str	r3, [r7, #28]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	330c      	adds	r3, #12
 8006cda:	69fa      	ldr	r2, [r7, #28]
 8006cdc:	61ba      	str	r2, [r7, #24]
 8006cde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce0:	6979      	ldr	r1, [r7, #20]
 8006ce2:	69ba      	ldr	r2, [r7, #24]
 8006ce4:	e841 2300 	strex	r3, r2, [r1]
 8006ce8:	613b      	str	r3, [r7, #16]
   return(result);
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1e5      	bne.n	8006cbc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2220      	movs	r2, #32
 8006cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006cf8:	bf00      	nop
 8006cfa:	3724      	adds	r7, #36	@ 0x24
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr

08006d04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b095      	sub	sp, #84	@ 0x54
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	330c      	adds	r3, #12
 8006d12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d16:	e853 3f00 	ldrex	r3, [r3]
 8006d1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	330c      	adds	r3, #12
 8006d2a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d2c:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d34:	e841 2300 	strex	r3, r2, [r1]
 8006d38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1e5      	bne.n	8006d0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3314      	adds	r3, #20
 8006d46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	e853 3f00 	ldrex	r3, [r3]
 8006d4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	f023 0301 	bic.w	r3, r3, #1
 8006d56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	3314      	adds	r3, #20
 8006d5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d68:	e841 2300 	strex	r3, r2, [r1]
 8006d6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d1e5      	bne.n	8006d40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d119      	bne.n	8006db0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	330c      	adds	r3, #12
 8006d82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	e853 3f00 	ldrex	r3, [r3]
 8006d8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	f023 0310 	bic.w	r3, r3, #16
 8006d92:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	330c      	adds	r3, #12
 8006d9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d9c:	61ba      	str	r2, [r7, #24]
 8006d9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da0:	6979      	ldr	r1, [r7, #20]
 8006da2:	69ba      	ldr	r2, [r7, #24]
 8006da4:	e841 2300 	strex	r3, r2, [r1]
 8006da8:	613b      	str	r3, [r7, #16]
   return(result);
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1e5      	bne.n	8006d7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006dbe:	bf00      	nop
 8006dc0:	3754      	adds	r7, #84	@ 0x54
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc8:	4770      	bx	lr

08006dca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006dca:	b580      	push	{r7, lr}
 8006dcc:	b084      	sub	sp, #16
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	f7ff fd60 	bl	80068a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006de4:	bf00      	nop
 8006de6:	3710      	adds	r7, #16
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b085      	sub	sp, #20
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dfa:	b2db      	uxtb	r3, r3
 8006dfc:	2b21      	cmp	r3, #33	@ 0x21
 8006dfe:	d13e      	bne.n	8006e7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e08:	d114      	bne.n	8006e34 <UART_Transmit_IT+0x48>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d110      	bne.n	8006e34 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	881b      	ldrh	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	1c9a      	adds	r2, r3, #2
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	621a      	str	r2, [r3, #32]
 8006e32:	e008      	b.n	8006e46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	1c59      	adds	r1, r3, #1
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	6211      	str	r1, [r2, #32]
 8006e3e:	781a      	ldrb	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	4619      	mov	r1, r3
 8006e54:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10f      	bne.n	8006e7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68da      	ldr	r2, [r3, #12]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68da      	ldr	r2, [r3, #12]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	e000      	b.n	8006e80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e7e:	2302      	movs	r3, #2
  }
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68da      	ldr	r2, [r3, #12]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ea2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f7ff fcdb 	bl	8006868 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b08c      	sub	sp, #48	@ 0x30
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b22      	cmp	r3, #34	@ 0x22
 8006ed6:	f040 80aa 	bne.w	800702e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ee2:	d115      	bne.n	8006f10 <UART_Receive_IT+0x54>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d111      	bne.n	8006f10 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efe:	b29a      	uxth	r2, r3
 8006f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f02:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f08:	1c9a      	adds	r2, r3, #2
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f0e:	e024      	b.n	8006f5a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f1e:	d007      	beq.n	8006f30 <UART_Receive_IT+0x74>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10a      	bne.n	8006f3e <UART_Receive_IT+0x82>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d106      	bne.n	8006f3e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3a:	701a      	strb	r2, [r3, #0]
 8006f3c:	e008      	b.n	8006f50 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f54:	1c5a      	adds	r2, r3, #1
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	3b01      	subs	r3, #1
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	4619      	mov	r1, r3
 8006f68:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d15d      	bne.n	800702a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68da      	ldr	r2, [r3, #12]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f022 0220 	bic.w	r2, r2, #32
 8006f7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68da      	ldr	r2, [r3, #12]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	695a      	ldr	r2, [r3, #20]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 0201 	bic.w	r2, r2, #1
 8006f9c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2220      	movs	r2, #32
 8006fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d135      	bne.n	8007020 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	330c      	adds	r3, #12
 8006fc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	613b      	str	r3, [r7, #16]
   return(result);
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f023 0310 	bic.w	r3, r3, #16
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	330c      	adds	r3, #12
 8006fd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fda:	623a      	str	r2, [r7, #32]
 8006fdc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fde:	69f9      	ldr	r1, [r7, #28]
 8006fe0:	6a3a      	ldr	r2, [r7, #32]
 8006fe2:	e841 2300 	strex	r3, r2, [r1]
 8006fe6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fe8:	69bb      	ldr	r3, [r7, #24]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e5      	bne.n	8006fba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0310 	and.w	r3, r3, #16
 8006ff8:	2b10      	cmp	r3, #16
 8006ffa:	d10a      	bne.n	8007012 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	60fb      	str	r3, [r7, #12]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007016:	4619      	mov	r1, r3
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7fa fd95 	bl	8001b48 <HAL_UARTEx_RxEventCallback>
 800701e:	e002      	b.n	8007026 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007020:	6878      	ldr	r0, [r7, #4]
 8007022:	f7ff fc2b 	bl	800687c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007026:	2300      	movs	r3, #0
 8007028:	e002      	b.n	8007030 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800702a:	2300      	movs	r3, #0
 800702c:	e000      	b.n	8007030 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800702e:	2302      	movs	r3, #2
  }
}
 8007030:	4618      	mov	r0, r3
 8007032:	3730      	adds	r7, #48	@ 0x30
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800703c:	b0c0      	sub	sp, #256	@ 0x100
 800703e:	af00      	add	r7, sp, #0
 8007040:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007054:	68d9      	ldr	r1, [r3, #12]
 8007056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	ea40 0301 	orr.w	r3, r0, r1
 8007060:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007066:	689a      	ldr	r2, [r3, #8]
 8007068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	431a      	orrs	r2, r3
 8007070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007074:	695b      	ldr	r3, [r3, #20]
 8007076:	431a      	orrs	r2, r3
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	4313      	orrs	r3, r2
 8007080:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007090:	f021 010c 	bic.w	r1, r1, #12
 8007094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800709e:	430b      	orrs	r3, r1
 80070a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80070ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b2:	6999      	ldr	r1, [r3, #24]
 80070b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	ea40 0301 	orr.w	r3, r0, r1
 80070be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	4b8f      	ldr	r3, [pc, #572]	@ (8007304 <UART_SetConfig+0x2cc>)
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d005      	beq.n	80070d8 <UART_SetConfig+0xa0>
 80070cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	4b8d      	ldr	r3, [pc, #564]	@ (8007308 <UART_SetConfig+0x2d0>)
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d104      	bne.n	80070e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80070d8:	f7fd feec 	bl	8004eb4 <HAL_RCC_GetPCLK2Freq>
 80070dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80070e0:	e003      	b.n	80070ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80070e2:	f7fd fed3 	bl	8004e8c <HAL_RCC_GetPCLK1Freq>
 80070e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ee:	69db      	ldr	r3, [r3, #28]
 80070f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070f4:	f040 810c 	bne.w	8007310 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80070f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070fc:	2200      	movs	r2, #0
 80070fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007102:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007106:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800710a:	4622      	mov	r2, r4
 800710c:	462b      	mov	r3, r5
 800710e:	1891      	adds	r1, r2, r2
 8007110:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007112:	415b      	adcs	r3, r3
 8007114:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007116:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800711a:	4621      	mov	r1, r4
 800711c:	eb12 0801 	adds.w	r8, r2, r1
 8007120:	4629      	mov	r1, r5
 8007122:	eb43 0901 	adc.w	r9, r3, r1
 8007126:	f04f 0200 	mov.w	r2, #0
 800712a:	f04f 0300 	mov.w	r3, #0
 800712e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007132:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007136:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800713a:	4690      	mov	r8, r2
 800713c:	4699      	mov	r9, r3
 800713e:	4623      	mov	r3, r4
 8007140:	eb18 0303 	adds.w	r3, r8, r3
 8007144:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007148:	462b      	mov	r3, r5
 800714a:	eb49 0303 	adc.w	r3, r9, r3
 800714e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800715e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007162:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007166:	460b      	mov	r3, r1
 8007168:	18db      	adds	r3, r3, r3
 800716a:	653b      	str	r3, [r7, #80]	@ 0x50
 800716c:	4613      	mov	r3, r2
 800716e:	eb42 0303 	adc.w	r3, r2, r3
 8007172:	657b      	str	r3, [r7, #84]	@ 0x54
 8007174:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007178:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800717c:	f7f9 fd5c 	bl	8000c38 <__aeabi_uldivmod>
 8007180:	4602      	mov	r2, r0
 8007182:	460b      	mov	r3, r1
 8007184:	4b61      	ldr	r3, [pc, #388]	@ (800730c <UART_SetConfig+0x2d4>)
 8007186:	fba3 2302 	umull	r2, r3, r3, r2
 800718a:	095b      	lsrs	r3, r3, #5
 800718c:	011c      	lsls	r4, r3, #4
 800718e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007192:	2200      	movs	r2, #0
 8007194:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007198:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800719c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80071a0:	4642      	mov	r2, r8
 80071a2:	464b      	mov	r3, r9
 80071a4:	1891      	adds	r1, r2, r2
 80071a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80071a8:	415b      	adcs	r3, r3
 80071aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80071b0:	4641      	mov	r1, r8
 80071b2:	eb12 0a01 	adds.w	sl, r2, r1
 80071b6:	4649      	mov	r1, r9
 80071b8:	eb43 0b01 	adc.w	fp, r3, r1
 80071bc:	f04f 0200 	mov.w	r2, #0
 80071c0:	f04f 0300 	mov.w	r3, #0
 80071c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80071c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80071cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071d0:	4692      	mov	sl, r2
 80071d2:	469b      	mov	fp, r3
 80071d4:	4643      	mov	r3, r8
 80071d6:	eb1a 0303 	adds.w	r3, sl, r3
 80071da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071de:	464b      	mov	r3, r9
 80071e0:	eb4b 0303 	adc.w	r3, fp, r3
 80071e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	2200      	movs	r2, #0
 80071f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80071f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80071f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80071fc:	460b      	mov	r3, r1
 80071fe:	18db      	adds	r3, r3, r3
 8007200:	643b      	str	r3, [r7, #64]	@ 0x40
 8007202:	4613      	mov	r3, r2
 8007204:	eb42 0303 	adc.w	r3, r2, r3
 8007208:	647b      	str	r3, [r7, #68]	@ 0x44
 800720a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800720e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007212:	f7f9 fd11 	bl	8000c38 <__aeabi_uldivmod>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	4611      	mov	r1, r2
 800721c:	4b3b      	ldr	r3, [pc, #236]	@ (800730c <UART_SetConfig+0x2d4>)
 800721e:	fba3 2301 	umull	r2, r3, r3, r1
 8007222:	095b      	lsrs	r3, r3, #5
 8007224:	2264      	movs	r2, #100	@ 0x64
 8007226:	fb02 f303 	mul.w	r3, r2, r3
 800722a:	1acb      	subs	r3, r1, r3
 800722c:	00db      	lsls	r3, r3, #3
 800722e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007232:	4b36      	ldr	r3, [pc, #216]	@ (800730c <UART_SetConfig+0x2d4>)
 8007234:	fba3 2302 	umull	r2, r3, r3, r2
 8007238:	095b      	lsrs	r3, r3, #5
 800723a:	005b      	lsls	r3, r3, #1
 800723c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007240:	441c      	add	r4, r3
 8007242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007246:	2200      	movs	r2, #0
 8007248:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800724c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007250:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007254:	4642      	mov	r2, r8
 8007256:	464b      	mov	r3, r9
 8007258:	1891      	adds	r1, r2, r2
 800725a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800725c:	415b      	adcs	r3, r3
 800725e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007260:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007264:	4641      	mov	r1, r8
 8007266:	1851      	adds	r1, r2, r1
 8007268:	6339      	str	r1, [r7, #48]	@ 0x30
 800726a:	4649      	mov	r1, r9
 800726c:	414b      	adcs	r3, r1
 800726e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007270:	f04f 0200 	mov.w	r2, #0
 8007274:	f04f 0300 	mov.w	r3, #0
 8007278:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800727c:	4659      	mov	r1, fp
 800727e:	00cb      	lsls	r3, r1, #3
 8007280:	4651      	mov	r1, sl
 8007282:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007286:	4651      	mov	r1, sl
 8007288:	00ca      	lsls	r2, r1, #3
 800728a:	4610      	mov	r0, r2
 800728c:	4619      	mov	r1, r3
 800728e:	4603      	mov	r3, r0
 8007290:	4642      	mov	r2, r8
 8007292:	189b      	adds	r3, r3, r2
 8007294:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007298:	464b      	mov	r3, r9
 800729a:	460a      	mov	r2, r1
 800729c:	eb42 0303 	adc.w	r3, r2, r3
 80072a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80072b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80072b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80072b8:	460b      	mov	r3, r1
 80072ba:	18db      	adds	r3, r3, r3
 80072bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072be:	4613      	mov	r3, r2
 80072c0:	eb42 0303 	adc.w	r3, r2, r3
 80072c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80072ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80072ce:	f7f9 fcb3 	bl	8000c38 <__aeabi_uldivmod>
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <UART_SetConfig+0x2d4>)
 80072d8:	fba3 1302 	umull	r1, r3, r3, r2
 80072dc:	095b      	lsrs	r3, r3, #5
 80072de:	2164      	movs	r1, #100	@ 0x64
 80072e0:	fb01 f303 	mul.w	r3, r1, r3
 80072e4:	1ad3      	subs	r3, r2, r3
 80072e6:	00db      	lsls	r3, r3, #3
 80072e8:	3332      	adds	r3, #50	@ 0x32
 80072ea:	4a08      	ldr	r2, [pc, #32]	@ (800730c <UART_SetConfig+0x2d4>)
 80072ec:	fba2 2303 	umull	r2, r3, r2, r3
 80072f0:	095b      	lsrs	r3, r3, #5
 80072f2:	f003 0207 	and.w	r2, r3, #7
 80072f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4422      	add	r2, r4
 80072fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007300:	e106      	b.n	8007510 <UART_SetConfig+0x4d8>
 8007302:	bf00      	nop
 8007304:	40011000 	.word	0x40011000
 8007308:	40011400 	.word	0x40011400
 800730c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007310:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007314:	2200      	movs	r2, #0
 8007316:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800731a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800731e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007322:	4642      	mov	r2, r8
 8007324:	464b      	mov	r3, r9
 8007326:	1891      	adds	r1, r2, r2
 8007328:	6239      	str	r1, [r7, #32]
 800732a:	415b      	adcs	r3, r3
 800732c:	627b      	str	r3, [r7, #36]	@ 0x24
 800732e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007332:	4641      	mov	r1, r8
 8007334:	1854      	adds	r4, r2, r1
 8007336:	4649      	mov	r1, r9
 8007338:	eb43 0501 	adc.w	r5, r3, r1
 800733c:	f04f 0200 	mov.w	r2, #0
 8007340:	f04f 0300 	mov.w	r3, #0
 8007344:	00eb      	lsls	r3, r5, #3
 8007346:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800734a:	00e2      	lsls	r2, r4, #3
 800734c:	4614      	mov	r4, r2
 800734e:	461d      	mov	r5, r3
 8007350:	4643      	mov	r3, r8
 8007352:	18e3      	adds	r3, r4, r3
 8007354:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007358:	464b      	mov	r3, r9
 800735a:	eb45 0303 	adc.w	r3, r5, r3
 800735e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800736e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007372:	f04f 0200 	mov.w	r2, #0
 8007376:	f04f 0300 	mov.w	r3, #0
 800737a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800737e:	4629      	mov	r1, r5
 8007380:	008b      	lsls	r3, r1, #2
 8007382:	4621      	mov	r1, r4
 8007384:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007388:	4621      	mov	r1, r4
 800738a:	008a      	lsls	r2, r1, #2
 800738c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007390:	f7f9 fc52 	bl	8000c38 <__aeabi_uldivmod>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	4b60      	ldr	r3, [pc, #384]	@ (800751c <UART_SetConfig+0x4e4>)
 800739a:	fba3 2302 	umull	r2, r3, r3, r2
 800739e:	095b      	lsrs	r3, r3, #5
 80073a0:	011c      	lsls	r4, r3, #4
 80073a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073a6:	2200      	movs	r2, #0
 80073a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80073ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80073b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80073b4:	4642      	mov	r2, r8
 80073b6:	464b      	mov	r3, r9
 80073b8:	1891      	adds	r1, r2, r2
 80073ba:	61b9      	str	r1, [r7, #24]
 80073bc:	415b      	adcs	r3, r3
 80073be:	61fb      	str	r3, [r7, #28]
 80073c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073c4:	4641      	mov	r1, r8
 80073c6:	1851      	adds	r1, r2, r1
 80073c8:	6139      	str	r1, [r7, #16]
 80073ca:	4649      	mov	r1, r9
 80073cc:	414b      	adcs	r3, r1
 80073ce:	617b      	str	r3, [r7, #20]
 80073d0:	f04f 0200 	mov.w	r2, #0
 80073d4:	f04f 0300 	mov.w	r3, #0
 80073d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073dc:	4659      	mov	r1, fp
 80073de:	00cb      	lsls	r3, r1, #3
 80073e0:	4651      	mov	r1, sl
 80073e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073e6:	4651      	mov	r1, sl
 80073e8:	00ca      	lsls	r2, r1, #3
 80073ea:	4610      	mov	r0, r2
 80073ec:	4619      	mov	r1, r3
 80073ee:	4603      	mov	r3, r0
 80073f0:	4642      	mov	r2, r8
 80073f2:	189b      	adds	r3, r3, r2
 80073f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80073f8:	464b      	mov	r3, r9
 80073fa:	460a      	mov	r2, r1
 80073fc:	eb42 0303 	adc.w	r3, r2, r3
 8007400:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800740e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007410:	f04f 0200 	mov.w	r2, #0
 8007414:	f04f 0300 	mov.w	r3, #0
 8007418:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800741c:	4649      	mov	r1, r9
 800741e:	008b      	lsls	r3, r1, #2
 8007420:	4641      	mov	r1, r8
 8007422:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007426:	4641      	mov	r1, r8
 8007428:	008a      	lsls	r2, r1, #2
 800742a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800742e:	f7f9 fc03 	bl	8000c38 <__aeabi_uldivmod>
 8007432:	4602      	mov	r2, r0
 8007434:	460b      	mov	r3, r1
 8007436:	4611      	mov	r1, r2
 8007438:	4b38      	ldr	r3, [pc, #224]	@ (800751c <UART_SetConfig+0x4e4>)
 800743a:	fba3 2301 	umull	r2, r3, r3, r1
 800743e:	095b      	lsrs	r3, r3, #5
 8007440:	2264      	movs	r2, #100	@ 0x64
 8007442:	fb02 f303 	mul.w	r3, r2, r3
 8007446:	1acb      	subs	r3, r1, r3
 8007448:	011b      	lsls	r3, r3, #4
 800744a:	3332      	adds	r3, #50	@ 0x32
 800744c:	4a33      	ldr	r2, [pc, #204]	@ (800751c <UART_SetConfig+0x4e4>)
 800744e:	fba2 2303 	umull	r2, r3, r2, r3
 8007452:	095b      	lsrs	r3, r3, #5
 8007454:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007458:	441c      	add	r4, r3
 800745a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800745e:	2200      	movs	r2, #0
 8007460:	673b      	str	r3, [r7, #112]	@ 0x70
 8007462:	677a      	str	r2, [r7, #116]	@ 0x74
 8007464:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007468:	4642      	mov	r2, r8
 800746a:	464b      	mov	r3, r9
 800746c:	1891      	adds	r1, r2, r2
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	415b      	adcs	r3, r3
 8007472:	60fb      	str	r3, [r7, #12]
 8007474:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007478:	4641      	mov	r1, r8
 800747a:	1851      	adds	r1, r2, r1
 800747c:	6039      	str	r1, [r7, #0]
 800747e:	4649      	mov	r1, r9
 8007480:	414b      	adcs	r3, r1
 8007482:	607b      	str	r3, [r7, #4]
 8007484:	f04f 0200 	mov.w	r2, #0
 8007488:	f04f 0300 	mov.w	r3, #0
 800748c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007490:	4659      	mov	r1, fp
 8007492:	00cb      	lsls	r3, r1, #3
 8007494:	4651      	mov	r1, sl
 8007496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800749a:	4651      	mov	r1, sl
 800749c:	00ca      	lsls	r2, r1, #3
 800749e:	4610      	mov	r0, r2
 80074a0:	4619      	mov	r1, r3
 80074a2:	4603      	mov	r3, r0
 80074a4:	4642      	mov	r2, r8
 80074a6:	189b      	adds	r3, r3, r2
 80074a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074aa:	464b      	mov	r3, r9
 80074ac:	460a      	mov	r2, r1
 80074ae:	eb42 0303 	adc.w	r3, r2, r3
 80074b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80074be:	667a      	str	r2, [r7, #100]	@ 0x64
 80074c0:	f04f 0200 	mov.w	r2, #0
 80074c4:	f04f 0300 	mov.w	r3, #0
 80074c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80074cc:	4649      	mov	r1, r9
 80074ce:	008b      	lsls	r3, r1, #2
 80074d0:	4641      	mov	r1, r8
 80074d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074d6:	4641      	mov	r1, r8
 80074d8:	008a      	lsls	r2, r1, #2
 80074da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80074de:	f7f9 fbab 	bl	8000c38 <__aeabi_uldivmod>
 80074e2:	4602      	mov	r2, r0
 80074e4:	460b      	mov	r3, r1
 80074e6:	4b0d      	ldr	r3, [pc, #52]	@ (800751c <UART_SetConfig+0x4e4>)
 80074e8:	fba3 1302 	umull	r1, r3, r3, r2
 80074ec:	095b      	lsrs	r3, r3, #5
 80074ee:	2164      	movs	r1, #100	@ 0x64
 80074f0:	fb01 f303 	mul.w	r3, r1, r3
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	011b      	lsls	r3, r3, #4
 80074f8:	3332      	adds	r3, #50	@ 0x32
 80074fa:	4a08      	ldr	r2, [pc, #32]	@ (800751c <UART_SetConfig+0x4e4>)
 80074fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007500:	095b      	lsrs	r3, r3, #5
 8007502:	f003 020f 	and.w	r2, r3, #15
 8007506:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4422      	add	r2, r4
 800750e:	609a      	str	r2, [r3, #8]
}
 8007510:	bf00      	nop
 8007512:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007516:	46bd      	mov	sp, r7
 8007518:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800751c:	51eb851f 	.word	0x51eb851f

08007520 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007520:	b480      	push	{r7}
 8007522:	b085      	sub	sp, #20
 8007524:	af00      	add	r7, sp, #0
 8007526:	4603      	mov	r3, r0
 8007528:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800752a:	2300      	movs	r3, #0
 800752c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800752e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007532:	2b84      	cmp	r3, #132	@ 0x84
 8007534:	d005      	beq.n	8007542 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007536:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	4413      	add	r3, r2
 800753e:	3303      	adds	r3, #3
 8007540:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007542:	68fb      	ldr	r3, [r7, #12]
}
 8007544:	4618      	mov	r0, r3
 8007546:	3714      	adds	r7, #20
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007554:	f000 fafc 	bl	8007b50 <vTaskStartScheduler>
  
  return osOK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	bd80      	pop	{r7, pc}

0800755e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800755e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007560:	b089      	sub	sp, #36	@ 0x24
 8007562:	af04      	add	r7, sp, #16
 8007564:	6078      	str	r0, [r7, #4]
 8007566:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	695b      	ldr	r3, [r3, #20]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d020      	beq.n	80075b2 <osThreadCreate+0x54>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d01c      	beq.n	80075b2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	685c      	ldr	r4, [r3, #4]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	691e      	ldr	r6, [r3, #16]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800758a:	4618      	mov	r0, r3
 800758c:	f7ff ffc8 	bl	8007520 <makeFreeRtosPriority>
 8007590:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	695b      	ldr	r3, [r3, #20]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800759a:	9202      	str	r2, [sp, #8]
 800759c:	9301      	str	r3, [sp, #4]
 800759e:	9100      	str	r1, [sp, #0]
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	4632      	mov	r2, r6
 80075a4:	4629      	mov	r1, r5
 80075a6:	4620      	mov	r0, r4
 80075a8:	f000 f8ed 	bl	8007786 <xTaskCreateStatic>
 80075ac:	4603      	mov	r3, r0
 80075ae:	60fb      	str	r3, [r7, #12]
 80075b0:	e01c      	b.n	80075ec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	685c      	ldr	r4, [r3, #4]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075be:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7ff ffaa 	bl	8007520 <makeFreeRtosPriority>
 80075cc:	4602      	mov	r2, r0
 80075ce:	f107 030c 	add.w	r3, r7, #12
 80075d2:	9301      	str	r3, [sp, #4]
 80075d4:	9200      	str	r2, [sp, #0]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	4632      	mov	r2, r6
 80075da:	4629      	mov	r1, r5
 80075dc:	4620      	mov	r0, r4
 80075de:	f000 f932 	bl	8007846 <xTaskCreate>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d001      	beq.n	80075ec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	e000      	b.n	80075ee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80075ec:	68fb      	ldr	r3, [r7, #12]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080075f6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80075f6:	b580      	push	{r7, lr}
 80075f8:	b084      	sub	sp, #16
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d001      	beq.n	800760c <osDelay+0x16>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	e000      	b.n	800760e <osDelay+0x18>
 800760c:	2301      	movs	r3, #1
 800760e:	4618      	mov	r0, r3
 8007610:	f000 fa68 	bl	8007ae4 <vTaskDelay>
  
  return osOK;
 8007614:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007616:	4618      	mov	r0, r3
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800761e:	b480      	push	{r7}
 8007620:	b083      	sub	sp, #12
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f103 0208 	add.w	r2, r3, #8
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f04f 32ff 	mov.w	r2, #4294967295
 8007636:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f103 0208 	add.w	r2, r3, #8
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f103 0208 	add.w	r2, r3, #8
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007652:	bf00      	nop
 8007654:	370c      	adds	r7, #12
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr

0800765e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800765e:	b480      	push	{r7}
 8007660:	b083      	sub	sp, #12
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007678:	b480      	push	{r7}
 800767a:	b085      	sub	sp, #20
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	689a      	ldr	r2, [r3, #8]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	683a      	ldr	r2, [r7, #0]
 80076a2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	601a      	str	r2, [r3, #0]
}
 80076b4:	bf00      	nop
 80076b6:	3714      	adds	r7, #20
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d6:	d103      	bne.n	80076e0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	691b      	ldr	r3, [r3, #16]
 80076dc:	60fb      	str	r3, [r7, #12]
 80076de:	e00c      	b.n	80076fa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	3308      	adds	r3, #8
 80076e4:	60fb      	str	r3, [r7, #12]
 80076e6:	e002      	b.n	80076ee <vListInsert+0x2e>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d2f6      	bcs.n	80076e8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	685a      	ldr	r2, [r3, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	68fa      	ldr	r2, [r7, #12]
 800770e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	683a      	ldr	r2, [r7, #0]
 8007714:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	1c5a      	adds	r2, r3, #1
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	601a      	str	r2, [r3, #0]
}
 8007726:	bf00      	nop
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr

08007732 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007732:	b480      	push	{r7}
 8007734:	b085      	sub	sp, #20
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	685b      	ldr	r3, [r3, #4]
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6892      	ldr	r2, [r2, #8]
 8007748:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	687a      	ldr	r2, [r7, #4]
 8007750:	6852      	ldr	r2, [r2, #4]
 8007752:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	429a      	cmp	r2, r3
 800775c:	d103      	bne.n	8007766 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	1e5a      	subs	r2, r3, #1
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
}
 800777a:	4618      	mov	r0, r3
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr

08007786 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007786:	b580      	push	{r7, lr}
 8007788:	b08e      	sub	sp, #56	@ 0x38
 800778a:	af04      	add	r7, sp, #16
 800778c:	60f8      	str	r0, [r7, #12]
 800778e:	60b9      	str	r1, [r7, #8]
 8007790:	607a      	str	r2, [r7, #4]
 8007792:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007796:	2b00      	cmp	r3, #0
 8007798:	d10b      	bne.n	80077b2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800779a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800779e:	f383 8811 	msr	BASEPRI, r3
 80077a2:	f3bf 8f6f 	isb	sy
 80077a6:	f3bf 8f4f 	dsb	sy
 80077aa:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077ac:	bf00      	nop
 80077ae:	bf00      	nop
 80077b0:	e7fd      	b.n	80077ae <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10b      	bne.n	80077d0 <xTaskCreateStatic+0x4a>
	__asm volatile
 80077b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	61fb      	str	r3, [r7, #28]
}
 80077ca:	bf00      	nop
 80077cc:	bf00      	nop
 80077ce:	e7fd      	b.n	80077cc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077d0:	23a0      	movs	r3, #160	@ 0xa0
 80077d2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80077d8:	d00b      	beq.n	80077f2 <xTaskCreateStatic+0x6c>
	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	61bb      	str	r3, [r7, #24]
}
 80077ec:	bf00      	nop
 80077ee:	bf00      	nop
 80077f0:	e7fd      	b.n	80077ee <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80077f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80077f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d01e      	beq.n	8007838 <xTaskCreateStatic+0xb2>
 80077fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d01b      	beq.n	8007838 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007802:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007806:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007808:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800780a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780c:	2202      	movs	r2, #2
 800780e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007812:	2300      	movs	r3, #0
 8007814:	9303      	str	r3, [sp, #12]
 8007816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007818:	9302      	str	r3, [sp, #8]
 800781a:	f107 0314 	add.w	r3, r7, #20
 800781e:	9301      	str	r3, [sp, #4]
 8007820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007822:	9300      	str	r3, [sp, #0]
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	68b9      	ldr	r1, [r7, #8]
 800782a:	68f8      	ldr	r0, [r7, #12]
 800782c:	f000 f850 	bl	80078d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007830:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007832:	f000 f8ed 	bl	8007a10 <prvAddNewTaskToReadyList>
 8007836:	e001      	b.n	800783c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007838:	2300      	movs	r3, #0
 800783a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800783c:	697b      	ldr	r3, [r7, #20]
	}
 800783e:	4618      	mov	r0, r3
 8007840:	3728      	adds	r7, #40	@ 0x28
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007846:	b580      	push	{r7, lr}
 8007848:	b08c      	sub	sp, #48	@ 0x30
 800784a:	af04      	add	r7, sp, #16
 800784c:	60f8      	str	r0, [r7, #12]
 800784e:	60b9      	str	r1, [r7, #8]
 8007850:	603b      	str	r3, [r7, #0]
 8007852:	4613      	mov	r3, r2
 8007854:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007856:	88fb      	ldrh	r3, [r7, #6]
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	4618      	mov	r0, r3
 800785c:	f000 fefc 	bl	8008658 <pvPortMalloc>
 8007860:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007862:	697b      	ldr	r3, [r7, #20]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d00e      	beq.n	8007886 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007868:	20a0      	movs	r0, #160	@ 0xa0
 800786a:	f000 fef5 	bl	8008658 <pvPortMalloc>
 800786e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	631a      	str	r2, [r3, #48]	@ 0x30
 800787c:	e005      	b.n	800788a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800787e:	6978      	ldr	r0, [r7, #20]
 8007880:	f000 ffb8 	bl	80087f4 <vPortFree>
 8007884:	e001      	b.n	800788a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007886:	2300      	movs	r3, #0
 8007888:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d017      	beq.n	80078c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007898:	88fa      	ldrh	r2, [r7, #6]
 800789a:	2300      	movs	r3, #0
 800789c:	9303      	str	r3, [sp, #12]
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	9302      	str	r3, [sp, #8]
 80078a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a4:	9301      	str	r3, [sp, #4]
 80078a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a8:	9300      	str	r3, [sp, #0]
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	68b9      	ldr	r1, [r7, #8]
 80078ae:	68f8      	ldr	r0, [r7, #12]
 80078b0:	f000 f80e 	bl	80078d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078b4:	69f8      	ldr	r0, [r7, #28]
 80078b6:	f000 f8ab 	bl	8007a10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078ba:	2301      	movs	r3, #1
 80078bc:	61bb      	str	r3, [r7, #24]
 80078be:	e002      	b.n	80078c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078c0:	f04f 33ff 	mov.w	r3, #4294967295
 80078c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078c6:	69bb      	ldr	r3, [r7, #24]
	}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3720      	adds	r7, #32
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
 80078dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80078de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80078e8:	3b01      	subs	r3, #1
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	4413      	add	r3, r2
 80078ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	f023 0307 	bic.w	r3, r3, #7
 80078f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	f003 0307 	and.w	r3, r3, #7
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00b      	beq.n	800791a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007906:	f383 8811 	msr	BASEPRI, r3
 800790a:	f3bf 8f6f 	isb	sy
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	617b      	str	r3, [r7, #20]
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop
 8007918:	e7fd      	b.n	8007916 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d01f      	beq.n	8007960 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007920:	2300      	movs	r3, #0
 8007922:	61fb      	str	r3, [r7, #28]
 8007924:	e012      	b.n	800794c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	4413      	add	r3, r2
 800792c:	7819      	ldrb	r1, [r3, #0]
 800792e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	4413      	add	r3, r2
 8007934:	3334      	adds	r3, #52	@ 0x34
 8007936:	460a      	mov	r2, r1
 8007938:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800793a:	68ba      	ldr	r2, [r7, #8]
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	4413      	add	r3, r2
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d006      	beq.n	8007954 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	3301      	adds	r3, #1
 800794a:	61fb      	str	r3, [r7, #28]
 800794c:	69fb      	ldr	r3, [r7, #28]
 800794e:	2b0f      	cmp	r3, #15
 8007950:	d9e9      	bls.n	8007926 <prvInitialiseNewTask+0x56>
 8007952:	e000      	b.n	8007956 <prvInitialiseNewTask+0x86>
			{
				break;
 8007954:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007958:	2200      	movs	r2, #0
 800795a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800795e:	e003      	b.n	8007968 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007962:	2200      	movs	r2, #0
 8007964:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796a:	2b06      	cmp	r3, #6
 800796c:	d901      	bls.n	8007972 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800796e:	2306      	movs	r3, #6
 8007970:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007974:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007976:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800797a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800797c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800797e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007980:	2200      	movs	r2, #0
 8007982:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007986:	3304      	adds	r3, #4
 8007988:	4618      	mov	r0, r3
 800798a:	f7ff fe68 	bl	800765e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800798e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007990:	3318      	adds	r3, #24
 8007992:	4618      	mov	r0, r3
 8007994:	f7ff fe63 	bl	800765e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800799c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800799e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a0:	f1c3 0207 	rsb	r2, r3, #7
 80079a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b0:	2200      	movs	r2, #0
 80079b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b8:	2200      	movs	r2, #0
 80079ba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80079be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c0:	334c      	adds	r3, #76	@ 0x4c
 80079c2:	224c      	movs	r2, #76	@ 0x4c
 80079c4:	2100      	movs	r1, #0
 80079c6:	4618      	mov	r0, r3
 80079c8:	f002 f94e 	bl	8009c68 <memset>
 80079cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ce:	4a0d      	ldr	r2, [pc, #52]	@ (8007a04 <prvInitialiseNewTask+0x134>)
 80079d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80079d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d4:	4a0c      	ldr	r2, [pc, #48]	@ (8007a08 <prvInitialiseNewTask+0x138>)
 80079d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80079d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079da:	4a0c      	ldr	r2, [pc, #48]	@ (8007a0c <prvInitialiseNewTask+0x13c>)
 80079dc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	68f9      	ldr	r1, [r7, #12]
 80079e2:	69b8      	ldr	r0, [r7, #24]
 80079e4:	f000 fc2a 	bl	800823c <pxPortInitialiseStack>
 80079e8:	4602      	mov	r2, r0
 80079ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80079ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d002      	beq.n	80079fa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80079f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079fa:	bf00      	nop
 80079fc:	3720      	adds	r7, #32
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	20004d84 	.word	0x20004d84
 8007a08:	20004dec 	.word	0x20004dec
 8007a0c:	20004e54 	.word	0x20004e54

08007a10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a18:	f000 fd3e 	bl	8008498 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8007ac8 <prvAddNewTaskToReadyList+0xb8>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3301      	adds	r3, #1
 8007a22:	4a29      	ldr	r2, [pc, #164]	@ (8007ac8 <prvAddNewTaskToReadyList+0xb8>)
 8007a24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a26:	4b29      	ldr	r3, [pc, #164]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d109      	bne.n	8007a42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a2e:	4a27      	ldr	r2, [pc, #156]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a34:	4b24      	ldr	r3, [pc, #144]	@ (8007ac8 <prvAddNewTaskToReadyList+0xb8>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d110      	bne.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a3c:	f000 fad4 	bl	8007fe8 <prvInitialiseTaskLists>
 8007a40:	e00d      	b.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a42:	4b23      	ldr	r3, [pc, #140]	@ (8007ad0 <prvAddNewTaskToReadyList+0xc0>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d109      	bne.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a4a:	4b20      	ldr	r3, [pc, #128]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d802      	bhi.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a58:	4a1c      	ldr	r2, [pc, #112]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	4a1b      	ldr	r2, [pc, #108]	@ (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	409a      	lsls	r2, r3
 8007a70:	4b19      	ldr	r3, [pc, #100]	@ (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	4a18      	ldr	r2, [pc, #96]	@ (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a78:	6013      	str	r3, [r2, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a7e:	4613      	mov	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	4a15      	ldr	r2, [pc, #84]	@ (8007adc <prvAddNewTaskToReadyList+0xcc>)
 8007a88:	441a      	add	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4610      	mov	r0, r2
 8007a92:	f7ff fdf1 	bl	8007678 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007a96:	f000 fd31 	bl	80084fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad0 <prvAddNewTaskToReadyList+0xc0>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00e      	beq.n	8007ac0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8007acc <prvAddNewTaskToReadyList+0xbc>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d207      	bcs.n	8007ac0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae0 <prvAddNewTaskToReadyList+0xd0>)
 8007ab2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ab6:	601a      	str	r2, [r3, #0]
 8007ab8:	f3bf 8f4f 	dsb	sy
 8007abc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ac0:	bf00      	nop
 8007ac2:	3708      	adds	r7, #8
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	20001130 	.word	0x20001130
 8007acc:	20001030 	.word	0x20001030
 8007ad0:	2000113c 	.word	0x2000113c
 8007ad4:	2000114c 	.word	0x2000114c
 8007ad8:	20001138 	.word	0x20001138
 8007adc:	20001034 	.word	0x20001034
 8007ae0:	e000ed04 	.word	0xe000ed04

08007ae4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007aec:	2300      	movs	r3, #0
 8007aee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d018      	beq.n	8007b28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007af6:	4b14      	ldr	r3, [pc, #80]	@ (8007b48 <vTaskDelay+0x64>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00b      	beq.n	8007b16 <vTaskDelay+0x32>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	60bb      	str	r3, [r7, #8]
}
 8007b10:	bf00      	nop
 8007b12:	bf00      	nop
 8007b14:	e7fd      	b.n	8007b12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007b16:	f000 f885 	bl	8007c24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fb27 	bl	8008170 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b22:	f000 f88d 	bl	8007c40 <xTaskResumeAll>
 8007b26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d107      	bne.n	8007b3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007b2e:	4b07      	ldr	r3, [pc, #28]	@ (8007b4c <vTaskDelay+0x68>)
 8007b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b3e:	bf00      	nop
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20001158 	.word	0x20001158
 8007b4c:	e000ed04 	.word	0xe000ed04

08007b50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b08a      	sub	sp, #40	@ 0x28
 8007b54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b56:	2300      	movs	r3, #0
 8007b58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007b5e:	463a      	mov	r2, r7
 8007b60:	1d39      	adds	r1, r7, #4
 8007b62:	f107 0308 	add.w	r3, r7, #8
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7f9 fab6 	bl	80010d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007b6c:	6839      	ldr	r1, [r7, #0]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	9202      	str	r2, [sp, #8]
 8007b74:	9301      	str	r3, [sp, #4]
 8007b76:	2300      	movs	r3, #0
 8007b78:	9300      	str	r3, [sp, #0]
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	460a      	mov	r2, r1
 8007b7e:	4921      	ldr	r1, [pc, #132]	@ (8007c04 <vTaskStartScheduler+0xb4>)
 8007b80:	4821      	ldr	r0, [pc, #132]	@ (8007c08 <vTaskStartScheduler+0xb8>)
 8007b82:	f7ff fe00 	bl	8007786 <xTaskCreateStatic>
 8007b86:	4603      	mov	r3, r0
 8007b88:	4a20      	ldr	r2, [pc, #128]	@ (8007c0c <vTaskStartScheduler+0xbc>)
 8007b8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8007c0c <vTaskStartScheduler+0xbc>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b94:	2301      	movs	r3, #1
 8007b96:	617b      	str	r3, [r7, #20]
 8007b98:	e001      	b.n	8007b9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d11b      	bne.n	8007bdc <vTaskStartScheduler+0x8c>
	__asm volatile
 8007ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba8:	f383 8811 	msr	BASEPRI, r3
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f3bf 8f4f 	dsb	sy
 8007bb4:	613b      	str	r3, [r7, #16]
}
 8007bb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007bb8:	4b15      	ldr	r3, [pc, #84]	@ (8007c10 <vTaskStartScheduler+0xc0>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	334c      	adds	r3, #76	@ 0x4c
 8007bbe:	4a15      	ldr	r2, [pc, #84]	@ (8007c14 <vTaskStartScheduler+0xc4>)
 8007bc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007bc2:	4b15      	ldr	r3, [pc, #84]	@ (8007c18 <vTaskStartScheduler+0xc8>)
 8007bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007bca:	4b14      	ldr	r3, [pc, #80]	@ (8007c1c <vTaskStartScheduler+0xcc>)
 8007bcc:	2201      	movs	r2, #1
 8007bce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007bd0:	4b13      	ldr	r3, [pc, #76]	@ (8007c20 <vTaskStartScheduler+0xd0>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007bd6:	f000 fbbb 	bl	8008350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007bda:	e00f      	b.n	8007bfc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be2:	d10b      	bne.n	8007bfc <vTaskStartScheduler+0xac>
	__asm volatile
 8007be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be8:	f383 8811 	msr	BASEPRI, r3
 8007bec:	f3bf 8f6f 	isb	sy
 8007bf0:	f3bf 8f4f 	dsb	sy
 8007bf4:	60fb      	str	r3, [r7, #12]
}
 8007bf6:	bf00      	nop
 8007bf8:	bf00      	nop
 8007bfa:	e7fd      	b.n	8007bf8 <vTaskStartScheduler+0xa8>
}
 8007bfc:	bf00      	nop
 8007bfe:	3718      	adds	r7, #24
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	0800bdc4 	.word	0x0800bdc4
 8007c08:	08007fb9 	.word	0x08007fb9
 8007c0c:	20001154 	.word	0x20001154
 8007c10:	20001030 	.word	0x20001030
 8007c14:	20000194 	.word	0x20000194
 8007c18:	20001150 	.word	0x20001150
 8007c1c:	2000113c 	.word	0x2000113c
 8007c20:	20001134 	.word	0x20001134

08007c24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007c24:	b480      	push	{r7}
 8007c26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007c28:	4b04      	ldr	r3, [pc, #16]	@ (8007c3c <vTaskSuspendAll+0x18>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3301      	adds	r3, #1
 8007c2e:	4a03      	ldr	r2, [pc, #12]	@ (8007c3c <vTaskSuspendAll+0x18>)
 8007c30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007c32:	bf00      	nop
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr
 8007c3c:	20001158 	.word	0x20001158

08007c40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007c46:	2300      	movs	r3, #0
 8007c48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c4e:	4b42      	ldr	r3, [pc, #264]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10b      	bne.n	8007c6e <xTaskResumeAll+0x2e>
	__asm volatile
 8007c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	603b      	str	r3, [r7, #0]
}
 8007c68:	bf00      	nop
 8007c6a:	bf00      	nop
 8007c6c:	e7fd      	b.n	8007c6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007c6e:	f000 fc13 	bl	8008498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007c72:	4b39      	ldr	r3, [pc, #228]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	3b01      	subs	r3, #1
 8007c78:	4a37      	ldr	r2, [pc, #220]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c7c:	4b36      	ldr	r3, [pc, #216]	@ (8007d58 <xTaskResumeAll+0x118>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d161      	bne.n	8007d48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c84:	4b35      	ldr	r3, [pc, #212]	@ (8007d5c <xTaskResumeAll+0x11c>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d05d      	beq.n	8007d48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c8c:	e02e      	b.n	8007cec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c8e:	4b34      	ldr	r3, [pc, #208]	@ (8007d60 <xTaskResumeAll+0x120>)
 8007c90:	68db      	ldr	r3, [r3, #12]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3318      	adds	r3, #24
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7ff fd49 	bl	8007732 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7ff fd44 	bl	8007732 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cae:	2201      	movs	r2, #1
 8007cb0:	409a      	lsls	r2, r3
 8007cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8007d64 <xTaskResumeAll+0x124>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	4a2a      	ldr	r2, [pc, #168]	@ (8007d64 <xTaskResumeAll+0x124>)
 8007cba:	6013      	str	r3, [r2, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4a27      	ldr	r2, [pc, #156]	@ (8007d68 <xTaskResumeAll+0x128>)
 8007cca:	441a      	add	r2, r3
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3304      	adds	r3, #4
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	4610      	mov	r0, r2
 8007cd4:	f7ff fcd0 	bl	8007678 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cdc:	4b23      	ldr	r3, [pc, #140]	@ (8007d6c <xTaskResumeAll+0x12c>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d302      	bcc.n	8007cec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007ce6:	4b22      	ldr	r3, [pc, #136]	@ (8007d70 <xTaskResumeAll+0x130>)
 8007ce8:	2201      	movs	r2, #1
 8007cea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007cec:	4b1c      	ldr	r3, [pc, #112]	@ (8007d60 <xTaskResumeAll+0x120>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1cc      	bne.n	8007c8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007cfa:	f000 fa19 	bl	8008130 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8007d74 <xTaskResumeAll+0x134>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d010      	beq.n	8007d2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007d0a:	f000 f837 	bl	8007d7c <xTaskIncrementTick>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d002      	beq.n	8007d1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007d14:	4b16      	ldr	r3, [pc, #88]	@ (8007d70 <xTaskResumeAll+0x130>)
 8007d16:	2201      	movs	r2, #1
 8007d18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	3b01      	subs	r3, #1
 8007d1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1f1      	bne.n	8007d0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007d26:	4b13      	ldr	r3, [pc, #76]	@ (8007d74 <xTaskResumeAll+0x134>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007d2c:	4b10      	ldr	r3, [pc, #64]	@ (8007d70 <xTaskResumeAll+0x130>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d009      	beq.n	8007d48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007d34:	2301      	movs	r3, #1
 8007d36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007d38:	4b0f      	ldr	r3, [pc, #60]	@ (8007d78 <xTaskResumeAll+0x138>)
 8007d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d3e:	601a      	str	r2, [r3, #0]
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d48:	f000 fbd8 	bl	80084fc <vPortExitCritical>

	return xAlreadyYielded;
 8007d4c:	68bb      	ldr	r3, [r7, #8]
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	20001158 	.word	0x20001158
 8007d5c:	20001130 	.word	0x20001130
 8007d60:	200010f0 	.word	0x200010f0
 8007d64:	20001138 	.word	0x20001138
 8007d68:	20001034 	.word	0x20001034
 8007d6c:	20001030 	.word	0x20001030
 8007d70:	20001144 	.word	0x20001144
 8007d74:	20001140 	.word	0x20001140
 8007d78:	e000ed04 	.word	0xe000ed04

08007d7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b086      	sub	sp, #24
 8007d80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d82:	2300      	movs	r3, #0
 8007d84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d86:	4b4f      	ldr	r3, [pc, #316]	@ (8007ec4 <xTaskIncrementTick+0x148>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	f040 808f 	bne.w	8007eae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d90:	4b4d      	ldr	r3, [pc, #308]	@ (8007ec8 <xTaskIncrementTick+0x14c>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	3301      	adds	r3, #1
 8007d96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d98:	4a4b      	ldr	r2, [pc, #300]	@ (8007ec8 <xTaskIncrementTick+0x14c>)
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d121      	bne.n	8007de8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007da4:	4b49      	ldr	r3, [pc, #292]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00b      	beq.n	8007dc6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db2:	f383 8811 	msr	BASEPRI, r3
 8007db6:	f3bf 8f6f 	isb	sy
 8007dba:	f3bf 8f4f 	dsb	sy
 8007dbe:	603b      	str	r3, [r7, #0]
}
 8007dc0:	bf00      	nop
 8007dc2:	bf00      	nop
 8007dc4:	e7fd      	b.n	8007dc2 <xTaskIncrementTick+0x46>
 8007dc6:	4b41      	ldr	r3, [pc, #260]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	60fb      	str	r3, [r7, #12]
 8007dcc:	4b40      	ldr	r3, [pc, #256]	@ (8007ed0 <xTaskIncrementTick+0x154>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a3e      	ldr	r2, [pc, #248]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007dd2:	6013      	str	r3, [r2, #0]
 8007dd4:	4a3e      	ldr	r2, [pc, #248]	@ (8007ed0 <xTaskIncrementTick+0x154>)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	6013      	str	r3, [r2, #0]
 8007dda:	4b3e      	ldr	r3, [pc, #248]	@ (8007ed4 <xTaskIncrementTick+0x158>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	3301      	adds	r3, #1
 8007de0:	4a3c      	ldr	r2, [pc, #240]	@ (8007ed4 <xTaskIncrementTick+0x158>)
 8007de2:	6013      	str	r3, [r2, #0]
 8007de4:	f000 f9a4 	bl	8008130 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007de8:	4b3b      	ldr	r3, [pc, #236]	@ (8007ed8 <xTaskIncrementTick+0x15c>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	693a      	ldr	r2, [r7, #16]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d348      	bcc.n	8007e84 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007df2:	4b36      	ldr	r3, [pc, #216]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d104      	bne.n	8007e06 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007dfc:	4b36      	ldr	r3, [pc, #216]	@ (8007ed8 <xTaskIncrementTick+0x15c>)
 8007dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8007e02:	601a      	str	r2, [r3, #0]
					break;
 8007e04:	e03e      	b.n	8007e84 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e06:	4b31      	ldr	r3, [pc, #196]	@ (8007ecc <xTaskIncrementTick+0x150>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d203      	bcs.n	8007e26 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007e1e:	4a2e      	ldr	r2, [pc, #184]	@ (8007ed8 <xTaskIncrementTick+0x15c>)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007e24:	e02e      	b.n	8007e84 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	3304      	adds	r3, #4
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f7ff fc81 	bl	8007732 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d004      	beq.n	8007e42 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	3318      	adds	r3, #24
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f7ff fc78 	bl	8007732 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e46:	2201      	movs	r2, #1
 8007e48:	409a      	lsls	r2, r3
 8007e4a:	4b24      	ldr	r3, [pc, #144]	@ (8007edc <xTaskIncrementTick+0x160>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	4a22      	ldr	r2, [pc, #136]	@ (8007edc <xTaskIncrementTick+0x160>)
 8007e52:	6013      	str	r3, [r2, #0]
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e58:	4613      	mov	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	4413      	add	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4a1f      	ldr	r2, [pc, #124]	@ (8007ee0 <xTaskIncrementTick+0x164>)
 8007e62:	441a      	add	r2, r3
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	3304      	adds	r3, #4
 8007e68:	4619      	mov	r1, r3
 8007e6a:	4610      	mov	r0, r2
 8007e6c:	f7ff fc04 	bl	8007678 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e74:	4b1b      	ldr	r3, [pc, #108]	@ (8007ee4 <xTaskIncrementTick+0x168>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d3b9      	bcc.n	8007df2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e82:	e7b6      	b.n	8007df2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007e84:	4b17      	ldr	r3, [pc, #92]	@ (8007ee4 <xTaskIncrementTick+0x168>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e8a:	4915      	ldr	r1, [pc, #84]	@ (8007ee0 <xTaskIncrementTick+0x164>)
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	440b      	add	r3, r1
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d901      	bls.n	8007ea0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ea0:	4b11      	ldr	r3, [pc, #68]	@ (8007ee8 <xTaskIncrementTick+0x16c>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d007      	beq.n	8007eb8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	617b      	str	r3, [r7, #20]
 8007eac:	e004      	b.n	8007eb8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007eae:	4b0f      	ldr	r3, [pc, #60]	@ (8007eec <xTaskIncrementTick+0x170>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8007eec <xTaskIncrementTick+0x170>)
 8007eb6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007eb8:	697b      	ldr	r3, [r7, #20]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20001158 	.word	0x20001158
 8007ec8:	20001134 	.word	0x20001134
 8007ecc:	200010e8 	.word	0x200010e8
 8007ed0:	200010ec 	.word	0x200010ec
 8007ed4:	20001148 	.word	0x20001148
 8007ed8:	20001150 	.word	0x20001150
 8007edc:	20001138 	.word	0x20001138
 8007ee0:	20001034 	.word	0x20001034
 8007ee4:	20001030 	.word	0x20001030
 8007ee8:	20001144 	.word	0x20001144
 8007eec:	20001140 	.word	0x20001140

08007ef0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8007fa0 <vTaskSwitchContext+0xb0>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d003      	beq.n	8007f06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007efe:	4b29      	ldr	r3, [pc, #164]	@ (8007fa4 <vTaskSwitchContext+0xb4>)
 8007f00:	2201      	movs	r2, #1
 8007f02:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f04:	e045      	b.n	8007f92 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007f06:	4b27      	ldr	r3, [pc, #156]	@ (8007fa4 <vTaskSwitchContext+0xb4>)
 8007f08:	2200      	movs	r2, #0
 8007f0a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f0c:	4b26      	ldr	r3, [pc, #152]	@ (8007fa8 <vTaskSwitchContext+0xb8>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	fab3 f383 	clz	r3, r3
 8007f18:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007f1a:	7afb      	ldrb	r3, [r7, #11]
 8007f1c:	f1c3 031f 	rsb	r3, r3, #31
 8007f20:	617b      	str	r3, [r7, #20]
 8007f22:	4922      	ldr	r1, [pc, #136]	@ (8007fac <vTaskSwitchContext+0xbc>)
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	4613      	mov	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	4413      	add	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	440b      	add	r3, r1
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10b      	bne.n	8007f4e <vTaskSwitchContext+0x5e>
	__asm volatile
 8007f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	607b      	str	r3, [r7, #4]
}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	e7fd      	b.n	8007f4a <vTaskSwitchContext+0x5a>
 8007f4e:	697a      	ldr	r2, [r7, #20]
 8007f50:	4613      	mov	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4413      	add	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4a14      	ldr	r2, [pc, #80]	@ (8007fac <vTaskSwitchContext+0xbc>)
 8007f5a:	4413      	add	r3, r2
 8007f5c:	613b      	str	r3, [r7, #16]
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	685a      	ldr	r2, [r3, #4]
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	605a      	str	r2, [r3, #4]
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	685a      	ldr	r2, [r3, #4]
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	3308      	adds	r3, #8
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d104      	bne.n	8007f7e <vTaskSwitchContext+0x8e>
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	685a      	ldr	r2, [r3, #4]
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	605a      	str	r2, [r3, #4]
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	4a0a      	ldr	r2, [pc, #40]	@ (8007fb0 <vTaskSwitchContext+0xc0>)
 8007f86:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007f88:	4b09      	ldr	r3, [pc, #36]	@ (8007fb0 <vTaskSwitchContext+0xc0>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	334c      	adds	r3, #76	@ 0x4c
 8007f8e:	4a09      	ldr	r2, [pc, #36]	@ (8007fb4 <vTaskSwitchContext+0xc4>)
 8007f90:	6013      	str	r3, [r2, #0]
}
 8007f92:	bf00      	nop
 8007f94:	371c      	adds	r7, #28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	20001158 	.word	0x20001158
 8007fa4:	20001144 	.word	0x20001144
 8007fa8:	20001138 	.word	0x20001138
 8007fac:	20001034 	.word	0x20001034
 8007fb0:	20001030 	.word	0x20001030
 8007fb4:	20000194 	.word	0x20000194

08007fb8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007fc0:	f000 f852 	bl	8008068 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007fc4:	4b06      	ldr	r3, [pc, #24]	@ (8007fe0 <prvIdleTask+0x28>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d9f9      	bls.n	8007fc0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007fcc:	4b05      	ldr	r3, [pc, #20]	@ (8007fe4 <prvIdleTask+0x2c>)
 8007fce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fd2:	601a      	str	r2, [r3, #0]
 8007fd4:	f3bf 8f4f 	dsb	sy
 8007fd8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007fdc:	e7f0      	b.n	8007fc0 <prvIdleTask+0x8>
 8007fde:	bf00      	nop
 8007fe0:	20001034 	.word	0x20001034
 8007fe4:	e000ed04 	.word	0xe000ed04

08007fe8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007fee:	2300      	movs	r3, #0
 8007ff0:	607b      	str	r3, [r7, #4]
 8007ff2:	e00c      	b.n	800800e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4413      	add	r3, r2
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	4a12      	ldr	r2, [pc, #72]	@ (8008048 <prvInitialiseTaskLists+0x60>)
 8008000:	4413      	add	r3, r2
 8008002:	4618      	mov	r0, r3
 8008004:	f7ff fb0b 	bl	800761e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	3301      	adds	r3, #1
 800800c:	607b      	str	r3, [r7, #4]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2b06      	cmp	r3, #6
 8008012:	d9ef      	bls.n	8007ff4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008014:	480d      	ldr	r0, [pc, #52]	@ (800804c <prvInitialiseTaskLists+0x64>)
 8008016:	f7ff fb02 	bl	800761e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800801a:	480d      	ldr	r0, [pc, #52]	@ (8008050 <prvInitialiseTaskLists+0x68>)
 800801c:	f7ff faff 	bl	800761e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008020:	480c      	ldr	r0, [pc, #48]	@ (8008054 <prvInitialiseTaskLists+0x6c>)
 8008022:	f7ff fafc 	bl	800761e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008026:	480c      	ldr	r0, [pc, #48]	@ (8008058 <prvInitialiseTaskLists+0x70>)
 8008028:	f7ff faf9 	bl	800761e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800802c:	480b      	ldr	r0, [pc, #44]	@ (800805c <prvInitialiseTaskLists+0x74>)
 800802e:	f7ff faf6 	bl	800761e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008032:	4b0b      	ldr	r3, [pc, #44]	@ (8008060 <prvInitialiseTaskLists+0x78>)
 8008034:	4a05      	ldr	r2, [pc, #20]	@ (800804c <prvInitialiseTaskLists+0x64>)
 8008036:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008038:	4b0a      	ldr	r3, [pc, #40]	@ (8008064 <prvInitialiseTaskLists+0x7c>)
 800803a:	4a05      	ldr	r2, [pc, #20]	@ (8008050 <prvInitialiseTaskLists+0x68>)
 800803c:	601a      	str	r2, [r3, #0]
}
 800803e:	bf00      	nop
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
 8008046:	bf00      	nop
 8008048:	20001034 	.word	0x20001034
 800804c:	200010c0 	.word	0x200010c0
 8008050:	200010d4 	.word	0x200010d4
 8008054:	200010f0 	.word	0x200010f0
 8008058:	20001104 	.word	0x20001104
 800805c:	2000111c 	.word	0x2000111c
 8008060:	200010e8 	.word	0x200010e8
 8008064:	200010ec 	.word	0x200010ec

08008068 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800806e:	e019      	b.n	80080a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008070:	f000 fa12 	bl	8008498 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008074:	4b10      	ldr	r3, [pc, #64]	@ (80080b8 <prvCheckTasksWaitingTermination+0x50>)
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	3304      	adds	r3, #4
 8008080:	4618      	mov	r0, r3
 8008082:	f7ff fb56 	bl	8007732 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008086:	4b0d      	ldr	r3, [pc, #52]	@ (80080bc <prvCheckTasksWaitingTermination+0x54>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3b01      	subs	r3, #1
 800808c:	4a0b      	ldr	r2, [pc, #44]	@ (80080bc <prvCheckTasksWaitingTermination+0x54>)
 800808e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008090:	4b0b      	ldr	r3, [pc, #44]	@ (80080c0 <prvCheckTasksWaitingTermination+0x58>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3b01      	subs	r3, #1
 8008096:	4a0a      	ldr	r2, [pc, #40]	@ (80080c0 <prvCheckTasksWaitingTermination+0x58>)
 8008098:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800809a:	f000 fa2f 	bl	80084fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f810 	bl	80080c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080a4:	4b06      	ldr	r3, [pc, #24]	@ (80080c0 <prvCheckTasksWaitingTermination+0x58>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1e1      	bne.n	8008070 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80080ac:	bf00      	nop
 80080ae:	bf00      	nop
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20001104 	.word	0x20001104
 80080bc:	20001130 	.word	0x20001130
 80080c0:	20001118 	.word	0x20001118

080080c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	334c      	adds	r3, #76	@ 0x4c
 80080d0:	4618      	mov	r0, r3
 80080d2:	f001 fdf3 	bl	8009cbc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d108      	bne.n	80080f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080e4:	4618      	mov	r0, r3
 80080e6:	f000 fb85 	bl	80087f4 <vPortFree>
				vPortFree( pxTCB );
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fb82 	bl	80087f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80080f0:	e019      	b.n	8008126 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d103      	bne.n	8008104 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 fb79 	bl	80087f4 <vPortFree>
	}
 8008102:	e010      	b.n	8008126 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800810a:	2b02      	cmp	r3, #2
 800810c:	d00b      	beq.n	8008126 <prvDeleteTCB+0x62>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	60fb      	str	r3, [r7, #12]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <prvDeleteTCB+0x5e>
	}
 8008126:	bf00      	nop
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
	...

08008130 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008136:	4b0c      	ldr	r3, [pc, #48]	@ (8008168 <prvResetNextTaskUnblockTime+0x38>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d104      	bne.n	800814a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008140:	4b0a      	ldr	r3, [pc, #40]	@ (800816c <prvResetNextTaskUnblockTime+0x3c>)
 8008142:	f04f 32ff 	mov.w	r2, #4294967295
 8008146:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008148:	e008      	b.n	800815c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800814a:	4b07      	ldr	r3, [pc, #28]	@ (8008168 <prvResetNextTaskUnblockTime+0x38>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	4a04      	ldr	r2, [pc, #16]	@ (800816c <prvResetNextTaskUnblockTime+0x3c>)
 800815a:	6013      	str	r3, [r2, #0]
}
 800815c:	bf00      	nop
 800815e:	370c      	adds	r7, #12
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr
 8008168:	200010e8 	.word	0x200010e8
 800816c:	20001150 	.word	0x20001150

08008170 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800817a:	4b29      	ldr	r3, [pc, #164]	@ (8008220 <prvAddCurrentTaskToDelayedList+0xb0>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008180:	4b28      	ldr	r3, [pc, #160]	@ (8008224 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	3304      	adds	r3, #4
 8008186:	4618      	mov	r0, r3
 8008188:	f7ff fad3 	bl	8007732 <uxListRemove>
 800818c:	4603      	mov	r3, r0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10b      	bne.n	80081aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008192:	4b24      	ldr	r3, [pc, #144]	@ (8008224 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	2201      	movs	r2, #1
 800819a:	fa02 f303 	lsl.w	r3, r2, r3
 800819e:	43da      	mvns	r2, r3
 80081a0:	4b21      	ldr	r3, [pc, #132]	@ (8008228 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4013      	ands	r3, r2
 80081a6:	4a20      	ldr	r2, [pc, #128]	@ (8008228 <prvAddCurrentTaskToDelayedList+0xb8>)
 80081a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b0:	d10a      	bne.n	80081c8 <prvAddCurrentTaskToDelayedList+0x58>
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d007      	beq.n	80081c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081b8:	4b1a      	ldr	r3, [pc, #104]	@ (8008224 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	3304      	adds	r3, #4
 80081be:	4619      	mov	r1, r3
 80081c0:	481a      	ldr	r0, [pc, #104]	@ (800822c <prvAddCurrentTaskToDelayedList+0xbc>)
 80081c2:	f7ff fa59 	bl	8007678 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80081c6:	e026      	b.n	8008216 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	4413      	add	r3, r2
 80081ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80081d0:	4b14      	ldr	r3, [pc, #80]	@ (8008224 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80081d8:	68ba      	ldr	r2, [r7, #8]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	429a      	cmp	r2, r3
 80081de:	d209      	bcs.n	80081f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081e0:	4b13      	ldr	r3, [pc, #76]	@ (8008230 <prvAddCurrentTaskToDelayedList+0xc0>)
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	4b0f      	ldr	r3, [pc, #60]	@ (8008224 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	3304      	adds	r3, #4
 80081ea:	4619      	mov	r1, r3
 80081ec:	4610      	mov	r0, r2
 80081ee:	f7ff fa67 	bl	80076c0 <vListInsert>
}
 80081f2:	e010      	b.n	8008216 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008234 <prvAddCurrentTaskToDelayedList+0xc4>)
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008224 <prvAddCurrentTaskToDelayedList+0xb4>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	3304      	adds	r3, #4
 80081fe:	4619      	mov	r1, r3
 8008200:	4610      	mov	r0, r2
 8008202:	f7ff fa5d 	bl	80076c0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008206:	4b0c      	ldr	r3, [pc, #48]	@ (8008238 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68ba      	ldr	r2, [r7, #8]
 800820c:	429a      	cmp	r2, r3
 800820e:	d202      	bcs.n	8008216 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008210:	4a09      	ldr	r2, [pc, #36]	@ (8008238 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	6013      	str	r3, [r2, #0]
}
 8008216:	bf00      	nop
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	20001134 	.word	0x20001134
 8008224:	20001030 	.word	0x20001030
 8008228:	20001138 	.word	0x20001138
 800822c:	2000111c 	.word	0x2000111c
 8008230:	200010ec 	.word	0x200010ec
 8008234:	200010e8 	.word	0x200010e8
 8008238:	20001150 	.word	0x20001150

0800823c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800823c:	b480      	push	{r7}
 800823e:	b085      	sub	sp, #20
 8008240:	af00      	add	r7, sp, #0
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	3b04      	subs	r3, #4
 800824c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008254:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	3b04      	subs	r3, #4
 800825a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	f023 0201 	bic.w	r2, r3, #1
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	3b04      	subs	r3, #4
 800826a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800826c:	4a0c      	ldr	r2, [pc, #48]	@ (80082a0 <pxPortInitialiseStack+0x64>)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	3b14      	subs	r3, #20
 8008276:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	3b04      	subs	r3, #4
 8008282:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f06f 0202 	mvn.w	r2, #2
 800828a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	3b20      	subs	r3, #32
 8008290:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008292:	68fb      	ldr	r3, [r7, #12]
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	080082a5 	.word	0x080082a5

080082a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80082aa:	2300      	movs	r3, #0
 80082ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80082ae:	4b13      	ldr	r3, [pc, #76]	@ (80082fc <prvTaskExitError+0x58>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b6:	d00b      	beq.n	80082d0 <prvTaskExitError+0x2c>
	__asm volatile
 80082b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082bc:	f383 8811 	msr	BASEPRI, r3
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	60fb      	str	r3, [r7, #12]
}
 80082ca:	bf00      	nop
 80082cc:	bf00      	nop
 80082ce:	e7fd      	b.n	80082cc <prvTaskExitError+0x28>
	__asm volatile
 80082d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d4:	f383 8811 	msr	BASEPRI, r3
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	f3bf 8f4f 	dsb	sy
 80082e0:	60bb      	str	r3, [r7, #8]
}
 80082e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80082e4:	bf00      	nop
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d0fc      	beq.n	80082e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80082ec:	bf00      	nop
 80082ee:	bf00      	nop
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	20000018 	.word	0x20000018

08008300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008300:	4b07      	ldr	r3, [pc, #28]	@ (8008320 <pxCurrentTCBConst2>)
 8008302:	6819      	ldr	r1, [r3, #0]
 8008304:	6808      	ldr	r0, [r1, #0]
 8008306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830a:	f380 8809 	msr	PSP, r0
 800830e:	f3bf 8f6f 	isb	sy
 8008312:	f04f 0000 	mov.w	r0, #0
 8008316:	f380 8811 	msr	BASEPRI, r0
 800831a:	4770      	bx	lr
 800831c:	f3af 8000 	nop.w

08008320 <pxCurrentTCBConst2>:
 8008320:	20001030 	.word	0x20001030
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008324:	bf00      	nop
 8008326:	bf00      	nop

08008328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008328:	4808      	ldr	r0, [pc, #32]	@ (800834c <prvPortStartFirstTask+0x24>)
 800832a:	6800      	ldr	r0, [r0, #0]
 800832c:	6800      	ldr	r0, [r0, #0]
 800832e:	f380 8808 	msr	MSP, r0
 8008332:	f04f 0000 	mov.w	r0, #0
 8008336:	f380 8814 	msr	CONTROL, r0
 800833a:	b662      	cpsie	i
 800833c:	b661      	cpsie	f
 800833e:	f3bf 8f4f 	dsb	sy
 8008342:	f3bf 8f6f 	isb	sy
 8008346:	df00      	svc	0
 8008348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800834a:	bf00      	nop
 800834c:	e000ed08 	.word	0xe000ed08

08008350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008356:	4b47      	ldr	r3, [pc, #284]	@ (8008474 <xPortStartScheduler+0x124>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a47      	ldr	r2, [pc, #284]	@ (8008478 <xPortStartScheduler+0x128>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d10b      	bne.n	8008378 <xPortStartScheduler+0x28>
	__asm volatile
 8008360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008364:	f383 8811 	msr	BASEPRI, r3
 8008368:	f3bf 8f6f 	isb	sy
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	613b      	str	r3, [r7, #16]
}
 8008372:	bf00      	nop
 8008374:	bf00      	nop
 8008376:	e7fd      	b.n	8008374 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008378:	4b3e      	ldr	r3, [pc, #248]	@ (8008474 <xPortStartScheduler+0x124>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a3f      	ldr	r2, [pc, #252]	@ (800847c <xPortStartScheduler+0x12c>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d10b      	bne.n	800839a <xPortStartScheduler+0x4a>
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	60fb      	str	r3, [r7, #12]
}
 8008394:	bf00      	nop
 8008396:	bf00      	nop
 8008398:	e7fd      	b.n	8008396 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800839a:	4b39      	ldr	r3, [pc, #228]	@ (8008480 <xPortStartScheduler+0x130>)
 800839c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	781b      	ldrb	r3, [r3, #0]
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	22ff      	movs	r2, #255	@ 0xff
 80083aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80083bc:	b2da      	uxtb	r2, r3
 80083be:	4b31      	ldr	r3, [pc, #196]	@ (8008484 <xPortStartScheduler+0x134>)
 80083c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80083c2:	4b31      	ldr	r3, [pc, #196]	@ (8008488 <xPortStartScheduler+0x138>)
 80083c4:	2207      	movs	r2, #7
 80083c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083c8:	e009      	b.n	80083de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80083ca:	4b2f      	ldr	r3, [pc, #188]	@ (8008488 <xPortStartScheduler+0x138>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	3b01      	subs	r3, #1
 80083d0:	4a2d      	ldr	r2, [pc, #180]	@ (8008488 <xPortStartScheduler+0x138>)
 80083d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80083d4:	78fb      	ldrb	r3, [r7, #3]
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	005b      	lsls	r3, r3, #1
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80083de:	78fb      	ldrb	r3, [r7, #3]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083e6:	2b80      	cmp	r3, #128	@ 0x80
 80083e8:	d0ef      	beq.n	80083ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80083ea:	4b27      	ldr	r3, [pc, #156]	@ (8008488 <xPortStartScheduler+0x138>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f1c3 0307 	rsb	r3, r3, #7
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	d00b      	beq.n	800840e <xPortStartScheduler+0xbe>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	60bb      	str	r3, [r7, #8]
}
 8008408:	bf00      	nop
 800840a:	bf00      	nop
 800840c:	e7fd      	b.n	800840a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800840e:	4b1e      	ldr	r3, [pc, #120]	@ (8008488 <xPortStartScheduler+0x138>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	021b      	lsls	r3, r3, #8
 8008414:	4a1c      	ldr	r2, [pc, #112]	@ (8008488 <xPortStartScheduler+0x138>)
 8008416:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008418:	4b1b      	ldr	r3, [pc, #108]	@ (8008488 <xPortStartScheduler+0x138>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008420:	4a19      	ldr	r2, [pc, #100]	@ (8008488 <xPortStartScheduler+0x138>)
 8008422:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	b2da      	uxtb	r2, r3
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800842c:	4b17      	ldr	r3, [pc, #92]	@ (800848c <xPortStartScheduler+0x13c>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a16      	ldr	r2, [pc, #88]	@ (800848c <xPortStartScheduler+0x13c>)
 8008432:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008436:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008438:	4b14      	ldr	r3, [pc, #80]	@ (800848c <xPortStartScheduler+0x13c>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a13      	ldr	r2, [pc, #76]	@ (800848c <xPortStartScheduler+0x13c>)
 800843e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008442:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008444:	f000 f8da 	bl	80085fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008448:	4b11      	ldr	r3, [pc, #68]	@ (8008490 <xPortStartScheduler+0x140>)
 800844a:	2200      	movs	r2, #0
 800844c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800844e:	f000 f8f9 	bl	8008644 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008452:	4b10      	ldr	r3, [pc, #64]	@ (8008494 <xPortStartScheduler+0x144>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a0f      	ldr	r2, [pc, #60]	@ (8008494 <xPortStartScheduler+0x144>)
 8008458:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800845c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800845e:	f7ff ff63 	bl	8008328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008462:	f7ff fd45 	bl	8007ef0 <vTaskSwitchContext>
	prvTaskExitError();
 8008466:	f7ff ff1d 	bl	80082a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	3718      	adds	r7, #24
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	e000ed00 	.word	0xe000ed00
 8008478:	410fc271 	.word	0x410fc271
 800847c:	410fc270 	.word	0x410fc270
 8008480:	e000e400 	.word	0xe000e400
 8008484:	2000115c 	.word	0x2000115c
 8008488:	20001160 	.word	0x20001160
 800848c:	e000ed20 	.word	0xe000ed20
 8008490:	20000018 	.word	0x20000018
 8008494:	e000ef34 	.word	0xe000ef34

08008498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
	__asm volatile
 800849e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	607b      	str	r3, [r7, #4]
}
 80084b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80084b2:	4b10      	ldr	r3, [pc, #64]	@ (80084f4 <vPortEnterCritical+0x5c>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	3301      	adds	r3, #1
 80084b8:	4a0e      	ldr	r2, [pc, #56]	@ (80084f4 <vPortEnterCritical+0x5c>)
 80084ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80084bc:	4b0d      	ldr	r3, [pc, #52]	@ (80084f4 <vPortEnterCritical+0x5c>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d110      	bne.n	80084e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80084c4:	4b0c      	ldr	r3, [pc, #48]	@ (80084f8 <vPortEnterCritical+0x60>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00b      	beq.n	80084e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	603b      	str	r3, [r7, #0]
}
 80084e0:	bf00      	nop
 80084e2:	bf00      	nop
 80084e4:	e7fd      	b.n	80084e2 <vPortEnterCritical+0x4a>
	}
}
 80084e6:	bf00      	nop
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
 80084f2:	bf00      	nop
 80084f4:	20000018 	.word	0x20000018
 80084f8:	e000ed04 	.word	0xe000ed04

080084fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008502:	4b12      	ldr	r3, [pc, #72]	@ (800854c <vPortExitCritical+0x50>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d10b      	bne.n	8008522 <vPortExitCritical+0x26>
	__asm volatile
 800850a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850e:	f383 8811 	msr	BASEPRI, r3
 8008512:	f3bf 8f6f 	isb	sy
 8008516:	f3bf 8f4f 	dsb	sy
 800851a:	607b      	str	r3, [r7, #4]
}
 800851c:	bf00      	nop
 800851e:	bf00      	nop
 8008520:	e7fd      	b.n	800851e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008522:	4b0a      	ldr	r3, [pc, #40]	@ (800854c <vPortExitCritical+0x50>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	3b01      	subs	r3, #1
 8008528:	4a08      	ldr	r2, [pc, #32]	@ (800854c <vPortExitCritical+0x50>)
 800852a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800852c:	4b07      	ldr	r3, [pc, #28]	@ (800854c <vPortExitCritical+0x50>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d105      	bne.n	8008540 <vPortExitCritical+0x44>
 8008534:	2300      	movs	r3, #0
 8008536:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800853e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008540:	bf00      	nop
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr
 800854c:	20000018 	.word	0x20000018

08008550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008550:	f3ef 8009 	mrs	r0, PSP
 8008554:	f3bf 8f6f 	isb	sy
 8008558:	4b15      	ldr	r3, [pc, #84]	@ (80085b0 <pxCurrentTCBConst>)
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	f01e 0f10 	tst.w	lr, #16
 8008560:	bf08      	it	eq
 8008562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800856a:	6010      	str	r0, [r2, #0]
 800856c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008570:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008574:	f380 8811 	msr	BASEPRI, r0
 8008578:	f3bf 8f4f 	dsb	sy
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f7ff fcb6 	bl	8007ef0 <vTaskSwitchContext>
 8008584:	f04f 0000 	mov.w	r0, #0
 8008588:	f380 8811 	msr	BASEPRI, r0
 800858c:	bc09      	pop	{r0, r3}
 800858e:	6819      	ldr	r1, [r3, #0]
 8008590:	6808      	ldr	r0, [r1, #0]
 8008592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008596:	f01e 0f10 	tst.w	lr, #16
 800859a:	bf08      	it	eq
 800859c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80085a0:	f380 8809 	msr	PSP, r0
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	f3af 8000 	nop.w

080085b0 <pxCurrentTCBConst>:
 80085b0:	20001030 	.word	0x20001030
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80085b4:	bf00      	nop
 80085b6:	bf00      	nop

080085b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b082      	sub	sp, #8
 80085bc:	af00      	add	r7, sp, #0
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	607b      	str	r3, [r7, #4]
}
 80085d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80085d2:	f7ff fbd3 	bl	8007d7c <xTaskIncrementTick>
 80085d6:	4603      	mov	r3, r0
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d003      	beq.n	80085e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80085dc:	4b06      	ldr	r3, [pc, #24]	@ (80085f8 <SysTick_Handler+0x40>)
 80085de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085e2:	601a      	str	r2, [r3, #0]
 80085e4:	2300      	movs	r3, #0
 80085e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	f383 8811 	msr	BASEPRI, r3
}
 80085ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80085f0:	bf00      	nop
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	e000ed04 	.word	0xe000ed04

080085fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80085fc:	b480      	push	{r7}
 80085fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008600:	4b0b      	ldr	r3, [pc, #44]	@ (8008630 <vPortSetupTimerInterrupt+0x34>)
 8008602:	2200      	movs	r2, #0
 8008604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008606:	4b0b      	ldr	r3, [pc, #44]	@ (8008634 <vPortSetupTimerInterrupt+0x38>)
 8008608:	2200      	movs	r2, #0
 800860a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800860c:	4b0a      	ldr	r3, [pc, #40]	@ (8008638 <vPortSetupTimerInterrupt+0x3c>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a0a      	ldr	r2, [pc, #40]	@ (800863c <vPortSetupTimerInterrupt+0x40>)
 8008612:	fba2 2303 	umull	r2, r3, r2, r3
 8008616:	099b      	lsrs	r3, r3, #6
 8008618:	4a09      	ldr	r2, [pc, #36]	@ (8008640 <vPortSetupTimerInterrupt+0x44>)
 800861a:	3b01      	subs	r3, #1
 800861c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800861e:	4b04      	ldr	r3, [pc, #16]	@ (8008630 <vPortSetupTimerInterrupt+0x34>)
 8008620:	2207      	movs	r2, #7
 8008622:	601a      	str	r2, [r3, #0]
}
 8008624:	bf00      	nop
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	e000e010 	.word	0xe000e010
 8008634:	e000e018 	.word	0xe000e018
 8008638:	2000000c 	.word	0x2000000c
 800863c:	10624dd3 	.word	0x10624dd3
 8008640:	e000e014 	.word	0xe000e014

08008644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008644:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008654 <vPortEnableVFP+0x10>
 8008648:	6801      	ldr	r1, [r0, #0]
 800864a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800864e:	6001      	str	r1, [r0, #0]
 8008650:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008652:	bf00      	nop
 8008654:	e000ed88 	.word	0xe000ed88

08008658 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b08a      	sub	sp, #40	@ 0x28
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008660:	2300      	movs	r3, #0
 8008662:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008664:	f7ff fade 	bl	8007c24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008668:	4b5c      	ldr	r3, [pc, #368]	@ (80087dc <pvPortMalloc+0x184>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d101      	bne.n	8008674 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008670:	f000 f924 	bl	80088bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008674:	4b5a      	ldr	r3, [pc, #360]	@ (80087e0 <pvPortMalloc+0x188>)
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	4013      	ands	r3, r2
 800867c:	2b00      	cmp	r3, #0
 800867e:	f040 8095 	bne.w	80087ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d01e      	beq.n	80086c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008688:	2208      	movs	r2, #8
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4413      	add	r3, r2
 800868e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f003 0307 	and.w	r3, r3, #7
 8008696:	2b00      	cmp	r3, #0
 8008698:	d015      	beq.n	80086c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f023 0307 	bic.w	r3, r3, #7
 80086a0:	3308      	adds	r3, #8
 80086a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f003 0307 	and.w	r3, r3, #7
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00b      	beq.n	80086c6 <pvPortMalloc+0x6e>
	__asm volatile
 80086ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b2:	f383 8811 	msr	BASEPRI, r3
 80086b6:	f3bf 8f6f 	isb	sy
 80086ba:	f3bf 8f4f 	dsb	sy
 80086be:	617b      	str	r3, [r7, #20]
}
 80086c0:	bf00      	nop
 80086c2:	bf00      	nop
 80086c4:	e7fd      	b.n	80086c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d06f      	beq.n	80087ac <pvPortMalloc+0x154>
 80086cc:	4b45      	ldr	r3, [pc, #276]	@ (80087e4 <pvPortMalloc+0x18c>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	687a      	ldr	r2, [r7, #4]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d86a      	bhi.n	80087ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80086d6:	4b44      	ldr	r3, [pc, #272]	@ (80087e8 <pvPortMalloc+0x190>)
 80086d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80086da:	4b43      	ldr	r3, [pc, #268]	@ (80087e8 <pvPortMalloc+0x190>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086e0:	e004      	b.n	80086ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	429a      	cmp	r2, r3
 80086f4:	d903      	bls.n	80086fe <pvPortMalloc+0xa6>
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1f1      	bne.n	80086e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086fe:	4b37      	ldr	r3, [pc, #220]	@ (80087dc <pvPortMalloc+0x184>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008704:	429a      	cmp	r2, r3
 8008706:	d051      	beq.n	80087ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008708:	6a3b      	ldr	r3, [r7, #32]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2208      	movs	r2, #8
 800870e:	4413      	add	r3, r2
 8008710:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	6a3b      	ldr	r3, [r7, #32]
 8008718:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800871a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	1ad2      	subs	r2, r2, r3
 8008722:	2308      	movs	r3, #8
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	429a      	cmp	r2, r3
 8008728:	d920      	bls.n	800876c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800872a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4413      	add	r3, r2
 8008730:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	f003 0307 	and.w	r3, r3, #7
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00b      	beq.n	8008754 <pvPortMalloc+0xfc>
	__asm volatile
 800873c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008740:	f383 8811 	msr	BASEPRI, r3
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	f3bf 8f4f 	dsb	sy
 800874c:	613b      	str	r3, [r7, #16]
}
 800874e:	bf00      	nop
 8008750:	bf00      	nop
 8008752:	e7fd      	b.n	8008750 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008756:	685a      	ldr	r2, [r3, #4]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	1ad2      	subs	r2, r2, r3
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008766:	69b8      	ldr	r0, [r7, #24]
 8008768:	f000 f90a 	bl	8008980 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800876c:	4b1d      	ldr	r3, [pc, #116]	@ (80087e4 <pvPortMalloc+0x18c>)
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	4a1b      	ldr	r2, [pc, #108]	@ (80087e4 <pvPortMalloc+0x18c>)
 8008778:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800877a:	4b1a      	ldr	r3, [pc, #104]	@ (80087e4 <pvPortMalloc+0x18c>)
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	4b1b      	ldr	r3, [pc, #108]	@ (80087ec <pvPortMalloc+0x194>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	429a      	cmp	r2, r3
 8008784:	d203      	bcs.n	800878e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008786:	4b17      	ldr	r3, [pc, #92]	@ (80087e4 <pvPortMalloc+0x18c>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a18      	ldr	r2, [pc, #96]	@ (80087ec <pvPortMalloc+0x194>)
 800878c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	685a      	ldr	r2, [r3, #4]
 8008792:	4b13      	ldr	r3, [pc, #76]	@ (80087e0 <pvPortMalloc+0x188>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	431a      	orrs	r2, r3
 8008798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	2200      	movs	r2, #0
 80087a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80087a2:	4b13      	ldr	r3, [pc, #76]	@ (80087f0 <pvPortMalloc+0x198>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	3301      	adds	r3, #1
 80087a8:	4a11      	ldr	r2, [pc, #68]	@ (80087f0 <pvPortMalloc+0x198>)
 80087aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087ac:	f7ff fa48 	bl	8007c40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	f003 0307 	and.w	r3, r3, #7
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00b      	beq.n	80087d2 <pvPortMalloc+0x17a>
	__asm volatile
 80087ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087be:	f383 8811 	msr	BASEPRI, r3
 80087c2:	f3bf 8f6f 	isb	sy
 80087c6:	f3bf 8f4f 	dsb	sy
 80087ca:	60fb      	str	r3, [r7, #12]
}
 80087cc:	bf00      	nop
 80087ce:	bf00      	nop
 80087d0:	e7fd      	b.n	80087ce <pvPortMalloc+0x176>
	return pvReturn;
 80087d2:	69fb      	ldr	r3, [r7, #28]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3728      	adds	r7, #40	@ 0x28
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	20004d6c 	.word	0x20004d6c
 80087e0:	20004d80 	.word	0x20004d80
 80087e4:	20004d70 	.word	0x20004d70
 80087e8:	20004d64 	.word	0x20004d64
 80087ec:	20004d74 	.word	0x20004d74
 80087f0:	20004d78 	.word	0x20004d78

080087f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d04f      	beq.n	80088a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008806:	2308      	movs	r3, #8
 8008808:	425b      	negs	r3, r3
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	4413      	add	r3, r2
 800880e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	4b25      	ldr	r3, [pc, #148]	@ (80088b0 <vPortFree+0xbc>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4013      	ands	r3, r2
 800881e:	2b00      	cmp	r3, #0
 8008820:	d10b      	bne.n	800883a <vPortFree+0x46>
	__asm volatile
 8008822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008826:	f383 8811 	msr	BASEPRI, r3
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	f3bf 8f4f 	dsb	sy
 8008832:	60fb      	str	r3, [r7, #12]
}
 8008834:	bf00      	nop
 8008836:	bf00      	nop
 8008838:	e7fd      	b.n	8008836 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <vPortFree+0x66>
	__asm volatile
 8008842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008846:	f383 8811 	msr	BASEPRI, r3
 800884a:	f3bf 8f6f 	isb	sy
 800884e:	f3bf 8f4f 	dsb	sy
 8008852:	60bb      	str	r3, [r7, #8]
}
 8008854:	bf00      	nop
 8008856:	bf00      	nop
 8008858:	e7fd      	b.n	8008856 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	4b14      	ldr	r3, [pc, #80]	@ (80088b0 <vPortFree+0xbc>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4013      	ands	r3, r2
 8008864:	2b00      	cmp	r3, #0
 8008866:	d01e      	beq.n	80088a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d11a      	bne.n	80088a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	685a      	ldr	r2, [r3, #4]
 8008874:	4b0e      	ldr	r3, [pc, #56]	@ (80088b0 <vPortFree+0xbc>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	43db      	mvns	r3, r3
 800887a:	401a      	ands	r2, r3
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008880:	f7ff f9d0 	bl	8007c24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	685a      	ldr	r2, [r3, #4]
 8008888:	4b0a      	ldr	r3, [pc, #40]	@ (80088b4 <vPortFree+0xc0>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4413      	add	r3, r2
 800888e:	4a09      	ldr	r2, [pc, #36]	@ (80088b4 <vPortFree+0xc0>)
 8008890:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008892:	6938      	ldr	r0, [r7, #16]
 8008894:	f000 f874 	bl	8008980 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008898:	4b07      	ldr	r3, [pc, #28]	@ (80088b8 <vPortFree+0xc4>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3301      	adds	r3, #1
 800889e:	4a06      	ldr	r2, [pc, #24]	@ (80088b8 <vPortFree+0xc4>)
 80088a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80088a2:	f7ff f9cd 	bl	8007c40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088a6:	bf00      	nop
 80088a8:	3718      	adds	r7, #24
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	20004d80 	.word	0x20004d80
 80088b4:	20004d70 	.word	0x20004d70
 80088b8:	20004d7c 	.word	0x20004d7c

080088bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088c2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80088c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80088c8:	4b27      	ldr	r3, [pc, #156]	@ (8008968 <prvHeapInit+0xac>)
 80088ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f003 0307 	and.w	r3, r3, #7
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00c      	beq.n	80088f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	3307      	adds	r3, #7
 80088da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f023 0307 	bic.w	r3, r3, #7
 80088e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088e4:	68ba      	ldr	r2, [r7, #8]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	4a1f      	ldr	r2, [pc, #124]	@ (8008968 <prvHeapInit+0xac>)
 80088ec:	4413      	add	r3, r2
 80088ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088f4:	4a1d      	ldr	r2, [pc, #116]	@ (800896c <prvHeapInit+0xb0>)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088fa:	4b1c      	ldr	r3, [pc, #112]	@ (800896c <prvHeapInit+0xb0>)
 80088fc:	2200      	movs	r2, #0
 80088fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	4413      	add	r3, r2
 8008906:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008908:	2208      	movs	r2, #8
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	1a9b      	subs	r3, r3, r2
 800890e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	4a15      	ldr	r2, [pc, #84]	@ (8008970 <prvHeapInit+0xb4>)
 800891c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800891e:	4b14      	ldr	r3, [pc, #80]	@ (8008970 <prvHeapInit+0xb4>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2200      	movs	r2, #0
 8008924:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008926:	4b12      	ldr	r3, [pc, #72]	@ (8008970 <prvHeapInit+0xb4>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2200      	movs	r2, #0
 800892c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	68fa      	ldr	r2, [r7, #12]
 8008936:	1ad2      	subs	r2, r2, r3
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800893c:	4b0c      	ldr	r3, [pc, #48]	@ (8008970 <prvHeapInit+0xb4>)
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	4a0a      	ldr	r2, [pc, #40]	@ (8008974 <prvHeapInit+0xb8>)
 800894a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	4a09      	ldr	r2, [pc, #36]	@ (8008978 <prvHeapInit+0xbc>)
 8008952:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008954:	4b09      	ldr	r3, [pc, #36]	@ (800897c <prvHeapInit+0xc0>)
 8008956:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800895a:	601a      	str	r2, [r3, #0]
}
 800895c:	bf00      	nop
 800895e:	3714      	adds	r7, #20
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr
 8008968:	20001164 	.word	0x20001164
 800896c:	20004d64 	.word	0x20004d64
 8008970:	20004d6c 	.word	0x20004d6c
 8008974:	20004d74 	.word	0x20004d74
 8008978:	20004d70 	.word	0x20004d70
 800897c:	20004d80 	.word	0x20004d80

08008980 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008988:	4b28      	ldr	r3, [pc, #160]	@ (8008a2c <prvInsertBlockIntoFreeList+0xac>)
 800898a:	60fb      	str	r3, [r7, #12]
 800898c:	e002      	b.n	8008994 <prvInsertBlockIntoFreeList+0x14>
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	429a      	cmp	r2, r3
 800899c:	d8f7      	bhi.n	800898e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	68ba      	ldr	r2, [r7, #8]
 80089a8:	4413      	add	r3, r2
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d108      	bne.n	80089c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	441a      	add	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	441a      	add	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d118      	bne.n	8008a08 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681a      	ldr	r2, [r3, #0]
 80089da:	4b15      	ldr	r3, [pc, #84]	@ (8008a30 <prvInsertBlockIntoFreeList+0xb0>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d00d      	beq.n	80089fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	685a      	ldr	r2, [r3, #4]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	441a      	add	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	601a      	str	r2, [r3, #0]
 80089fc:	e008      	b.n	8008a10 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089fe:	4b0c      	ldr	r3, [pc, #48]	@ (8008a30 <prvInsertBlockIntoFreeList+0xb0>)
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	e003      	b.n	8008a10 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681a      	ldr	r2, [r3, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a10:	68fa      	ldr	r2, [r7, #12]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d002      	beq.n	8008a1e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a1e:	bf00      	nop
 8008a20:	3714      	adds	r7, #20
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	20004d64 	.word	0x20004d64
 8008a30:	20004d6c 	.word	0x20004d6c

08008a34 <sulp>:
 8008a34:	b570      	push	{r4, r5, r6, lr}
 8008a36:	4604      	mov	r4, r0
 8008a38:	460d      	mov	r5, r1
 8008a3a:	ec45 4b10 	vmov	d0, r4, r5
 8008a3e:	4616      	mov	r6, r2
 8008a40:	f002 f9cc 	bl	800addc <__ulp>
 8008a44:	ec51 0b10 	vmov	r0, r1, d0
 8008a48:	b17e      	cbz	r6, 8008a6a <sulp+0x36>
 8008a4a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008a4e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	dd09      	ble.n	8008a6a <sulp+0x36>
 8008a56:	051b      	lsls	r3, r3, #20
 8008a58:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008a5c:	2400      	movs	r4, #0
 8008a5e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008a62:	4622      	mov	r2, r4
 8008a64:	462b      	mov	r3, r5
 8008a66:	f7f7 fdc7 	bl	80005f8 <__aeabi_dmul>
 8008a6a:	ec41 0b10 	vmov	d0, r0, r1
 8008a6e:	bd70      	pop	{r4, r5, r6, pc}

08008a70 <_strtod_l>:
 8008a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a74:	b09f      	sub	sp, #124	@ 0x7c
 8008a76:	460c      	mov	r4, r1
 8008a78:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008a7e:	9005      	str	r0, [sp, #20]
 8008a80:	f04f 0a00 	mov.w	sl, #0
 8008a84:	f04f 0b00 	mov.w	fp, #0
 8008a88:	460a      	mov	r2, r1
 8008a8a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a8c:	7811      	ldrb	r1, [r2, #0]
 8008a8e:	292b      	cmp	r1, #43	@ 0x2b
 8008a90:	d04a      	beq.n	8008b28 <_strtod_l+0xb8>
 8008a92:	d838      	bhi.n	8008b06 <_strtod_l+0x96>
 8008a94:	290d      	cmp	r1, #13
 8008a96:	d832      	bhi.n	8008afe <_strtod_l+0x8e>
 8008a98:	2908      	cmp	r1, #8
 8008a9a:	d832      	bhi.n	8008b02 <_strtod_l+0x92>
 8008a9c:	2900      	cmp	r1, #0
 8008a9e:	d03b      	beq.n	8008b18 <_strtod_l+0xa8>
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008aa4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008aa6:	782a      	ldrb	r2, [r5, #0]
 8008aa8:	2a30      	cmp	r2, #48	@ 0x30
 8008aaa:	f040 80b3 	bne.w	8008c14 <_strtod_l+0x1a4>
 8008aae:	786a      	ldrb	r2, [r5, #1]
 8008ab0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ab4:	2a58      	cmp	r2, #88	@ 0x58
 8008ab6:	d16e      	bne.n	8008b96 <_strtod_l+0x126>
 8008ab8:	9302      	str	r3, [sp, #8]
 8008aba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008abc:	9301      	str	r3, [sp, #4]
 8008abe:	ab1a      	add	r3, sp, #104	@ 0x68
 8008ac0:	9300      	str	r3, [sp, #0]
 8008ac2:	4a8e      	ldr	r2, [pc, #568]	@ (8008cfc <_strtod_l+0x28c>)
 8008ac4:	9805      	ldr	r0, [sp, #20]
 8008ac6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ac8:	a919      	add	r1, sp, #100	@ 0x64
 8008aca:	f001 fa81 	bl	8009fd0 <__gethex>
 8008ace:	f010 060f 	ands.w	r6, r0, #15
 8008ad2:	4604      	mov	r4, r0
 8008ad4:	d005      	beq.n	8008ae2 <_strtod_l+0x72>
 8008ad6:	2e06      	cmp	r6, #6
 8008ad8:	d128      	bne.n	8008b2c <_strtod_l+0xbc>
 8008ada:	3501      	adds	r5, #1
 8008adc:	2300      	movs	r3, #0
 8008ade:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ae0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ae2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f040 858e 	bne.w	8009606 <_strtod_l+0xb96>
 8008aea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008aec:	b1cb      	cbz	r3, 8008b22 <_strtod_l+0xb2>
 8008aee:	4652      	mov	r2, sl
 8008af0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008af4:	ec43 2b10 	vmov	d0, r2, r3
 8008af8:	b01f      	add	sp, #124	@ 0x7c
 8008afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008afe:	2920      	cmp	r1, #32
 8008b00:	d1ce      	bne.n	8008aa0 <_strtod_l+0x30>
 8008b02:	3201      	adds	r2, #1
 8008b04:	e7c1      	b.n	8008a8a <_strtod_l+0x1a>
 8008b06:	292d      	cmp	r1, #45	@ 0x2d
 8008b08:	d1ca      	bne.n	8008aa0 <_strtod_l+0x30>
 8008b0a:	2101      	movs	r1, #1
 8008b0c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008b0e:	1c51      	adds	r1, r2, #1
 8008b10:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b12:	7852      	ldrb	r2, [r2, #1]
 8008b14:	2a00      	cmp	r2, #0
 8008b16:	d1c5      	bne.n	8008aa4 <_strtod_l+0x34>
 8008b18:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b1a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	f040 8570 	bne.w	8009602 <_strtod_l+0xb92>
 8008b22:	4652      	mov	r2, sl
 8008b24:	465b      	mov	r3, fp
 8008b26:	e7e5      	b.n	8008af4 <_strtod_l+0x84>
 8008b28:	2100      	movs	r1, #0
 8008b2a:	e7ef      	b.n	8008b0c <_strtod_l+0x9c>
 8008b2c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008b2e:	b13a      	cbz	r2, 8008b40 <_strtod_l+0xd0>
 8008b30:	2135      	movs	r1, #53	@ 0x35
 8008b32:	a81c      	add	r0, sp, #112	@ 0x70
 8008b34:	f002 fa4c 	bl	800afd0 <__copybits>
 8008b38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b3a:	9805      	ldr	r0, [sp, #20]
 8008b3c:	f001 fe1a 	bl	800a774 <_Bfree>
 8008b40:	3e01      	subs	r6, #1
 8008b42:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008b44:	2e04      	cmp	r6, #4
 8008b46:	d806      	bhi.n	8008b56 <_strtod_l+0xe6>
 8008b48:	e8df f006 	tbb	[pc, r6]
 8008b4c:	201d0314 	.word	0x201d0314
 8008b50:	14          	.byte	0x14
 8008b51:	00          	.byte	0x00
 8008b52:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008b56:	05e1      	lsls	r1, r4, #23
 8008b58:	bf48      	it	mi
 8008b5a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008b5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b62:	0d1b      	lsrs	r3, r3, #20
 8008b64:	051b      	lsls	r3, r3, #20
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1bb      	bne.n	8008ae2 <_strtod_l+0x72>
 8008b6a:	f001 f933 	bl	8009dd4 <__errno>
 8008b6e:	2322      	movs	r3, #34	@ 0x22
 8008b70:	6003      	str	r3, [r0, #0]
 8008b72:	e7b6      	b.n	8008ae2 <_strtod_l+0x72>
 8008b74:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008b78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008b7c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008b80:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008b84:	e7e7      	b.n	8008b56 <_strtod_l+0xe6>
 8008b86:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008d04 <_strtod_l+0x294>
 8008b8a:	e7e4      	b.n	8008b56 <_strtod_l+0xe6>
 8008b8c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008b90:	f04f 3aff 	mov.w	sl, #4294967295
 8008b94:	e7df      	b.n	8008b56 <_strtod_l+0xe6>
 8008b96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b98:	1c5a      	adds	r2, r3, #1
 8008b9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b9c:	785b      	ldrb	r3, [r3, #1]
 8008b9e:	2b30      	cmp	r3, #48	@ 0x30
 8008ba0:	d0f9      	beq.n	8008b96 <_strtod_l+0x126>
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d09d      	beq.n	8008ae2 <_strtod_l+0x72>
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008baa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bac:	930c      	str	r3, [sp, #48]	@ 0x30
 8008bae:	2300      	movs	r3, #0
 8008bb0:	9308      	str	r3, [sp, #32]
 8008bb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bb4:	461f      	mov	r7, r3
 8008bb6:	220a      	movs	r2, #10
 8008bb8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008bba:	7805      	ldrb	r5, [r0, #0]
 8008bbc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008bc0:	b2d9      	uxtb	r1, r3
 8008bc2:	2909      	cmp	r1, #9
 8008bc4:	d928      	bls.n	8008c18 <_strtod_l+0x1a8>
 8008bc6:	494e      	ldr	r1, [pc, #312]	@ (8008d00 <_strtod_l+0x290>)
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f001 f855 	bl	8009c78 <strncmp>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	d032      	beq.n	8008c38 <_strtod_l+0x1c8>
 8008bd2:	2000      	movs	r0, #0
 8008bd4:	462a      	mov	r2, r5
 8008bd6:	4681      	mov	r9, r0
 8008bd8:	463d      	mov	r5, r7
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2a65      	cmp	r2, #101	@ 0x65
 8008bde:	d001      	beq.n	8008be4 <_strtod_l+0x174>
 8008be0:	2a45      	cmp	r2, #69	@ 0x45
 8008be2:	d114      	bne.n	8008c0e <_strtod_l+0x19e>
 8008be4:	b91d      	cbnz	r5, 8008bee <_strtod_l+0x17e>
 8008be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be8:	4302      	orrs	r2, r0
 8008bea:	d095      	beq.n	8008b18 <_strtod_l+0xa8>
 8008bec:	2500      	movs	r5, #0
 8008bee:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008bf0:	1c62      	adds	r2, r4, #1
 8008bf2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bf4:	7862      	ldrb	r2, [r4, #1]
 8008bf6:	2a2b      	cmp	r2, #43	@ 0x2b
 8008bf8:	d077      	beq.n	8008cea <_strtod_l+0x27a>
 8008bfa:	2a2d      	cmp	r2, #45	@ 0x2d
 8008bfc:	d07b      	beq.n	8008cf6 <_strtod_l+0x286>
 8008bfe:	f04f 0c00 	mov.w	ip, #0
 8008c02:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008c06:	2909      	cmp	r1, #9
 8008c08:	f240 8082 	bls.w	8008d10 <_strtod_l+0x2a0>
 8008c0c:	9419      	str	r4, [sp, #100]	@ 0x64
 8008c0e:	f04f 0800 	mov.w	r8, #0
 8008c12:	e0a2      	b.n	8008d5a <_strtod_l+0x2ea>
 8008c14:	2300      	movs	r3, #0
 8008c16:	e7c7      	b.n	8008ba8 <_strtod_l+0x138>
 8008c18:	2f08      	cmp	r7, #8
 8008c1a:	bfd5      	itete	le
 8008c1c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008c1e:	9908      	ldrgt	r1, [sp, #32]
 8008c20:	fb02 3301 	mlale	r3, r2, r1, r3
 8008c24:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008c28:	f100 0001 	add.w	r0, r0, #1
 8008c2c:	bfd4      	ite	le
 8008c2e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008c30:	9308      	strgt	r3, [sp, #32]
 8008c32:	3701      	adds	r7, #1
 8008c34:	9019      	str	r0, [sp, #100]	@ 0x64
 8008c36:	e7bf      	b.n	8008bb8 <_strtod_l+0x148>
 8008c38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c3a:	1c5a      	adds	r2, r3, #1
 8008c3c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c3e:	785a      	ldrb	r2, [r3, #1]
 8008c40:	b37f      	cbz	r7, 8008ca2 <_strtod_l+0x232>
 8008c42:	4681      	mov	r9, r0
 8008c44:	463d      	mov	r5, r7
 8008c46:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008c4a:	2b09      	cmp	r3, #9
 8008c4c:	d912      	bls.n	8008c74 <_strtod_l+0x204>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e7c4      	b.n	8008bdc <_strtod_l+0x16c>
 8008c52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c54:	1c5a      	adds	r2, r3, #1
 8008c56:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c58:	785a      	ldrb	r2, [r3, #1]
 8008c5a:	3001      	adds	r0, #1
 8008c5c:	2a30      	cmp	r2, #48	@ 0x30
 8008c5e:	d0f8      	beq.n	8008c52 <_strtod_l+0x1e2>
 8008c60:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008c64:	2b08      	cmp	r3, #8
 8008c66:	f200 84d3 	bhi.w	8009610 <_strtod_l+0xba0>
 8008c6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c6e:	4681      	mov	r9, r0
 8008c70:	2000      	movs	r0, #0
 8008c72:	4605      	mov	r5, r0
 8008c74:	3a30      	subs	r2, #48	@ 0x30
 8008c76:	f100 0301 	add.w	r3, r0, #1
 8008c7a:	d02a      	beq.n	8008cd2 <_strtod_l+0x262>
 8008c7c:	4499      	add	r9, r3
 8008c7e:	eb00 0c05 	add.w	ip, r0, r5
 8008c82:	462b      	mov	r3, r5
 8008c84:	210a      	movs	r1, #10
 8008c86:	4563      	cmp	r3, ip
 8008c88:	d10d      	bne.n	8008ca6 <_strtod_l+0x236>
 8008c8a:	1c69      	adds	r1, r5, #1
 8008c8c:	4401      	add	r1, r0
 8008c8e:	4428      	add	r0, r5
 8008c90:	2808      	cmp	r0, #8
 8008c92:	dc16      	bgt.n	8008cc2 <_strtod_l+0x252>
 8008c94:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c96:	230a      	movs	r3, #10
 8008c98:	fb03 2300 	mla	r3, r3, r0, r2
 8008c9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	e018      	b.n	8008cd4 <_strtod_l+0x264>
 8008ca2:	4638      	mov	r0, r7
 8008ca4:	e7da      	b.n	8008c5c <_strtod_l+0x1ec>
 8008ca6:	2b08      	cmp	r3, #8
 8008ca8:	f103 0301 	add.w	r3, r3, #1
 8008cac:	dc03      	bgt.n	8008cb6 <_strtod_l+0x246>
 8008cae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008cb0:	434e      	muls	r6, r1
 8008cb2:	960a      	str	r6, [sp, #40]	@ 0x28
 8008cb4:	e7e7      	b.n	8008c86 <_strtod_l+0x216>
 8008cb6:	2b10      	cmp	r3, #16
 8008cb8:	bfde      	ittt	le
 8008cba:	9e08      	ldrle	r6, [sp, #32]
 8008cbc:	434e      	mulle	r6, r1
 8008cbe:	9608      	strle	r6, [sp, #32]
 8008cc0:	e7e1      	b.n	8008c86 <_strtod_l+0x216>
 8008cc2:	280f      	cmp	r0, #15
 8008cc4:	dceb      	bgt.n	8008c9e <_strtod_l+0x22e>
 8008cc6:	9808      	ldr	r0, [sp, #32]
 8008cc8:	230a      	movs	r3, #10
 8008cca:	fb03 2300 	mla	r3, r3, r0, r2
 8008cce:	9308      	str	r3, [sp, #32]
 8008cd0:	e7e5      	b.n	8008c9e <_strtod_l+0x22e>
 8008cd2:	4629      	mov	r1, r5
 8008cd4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008cd6:	1c50      	adds	r0, r2, #1
 8008cd8:	9019      	str	r0, [sp, #100]	@ 0x64
 8008cda:	7852      	ldrb	r2, [r2, #1]
 8008cdc:	4618      	mov	r0, r3
 8008cde:	460d      	mov	r5, r1
 8008ce0:	e7b1      	b.n	8008c46 <_strtod_l+0x1d6>
 8008ce2:	f04f 0900 	mov.w	r9, #0
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	e77d      	b.n	8008be6 <_strtod_l+0x176>
 8008cea:	f04f 0c00 	mov.w	ip, #0
 8008cee:	1ca2      	adds	r2, r4, #2
 8008cf0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cf2:	78a2      	ldrb	r2, [r4, #2]
 8008cf4:	e785      	b.n	8008c02 <_strtod_l+0x192>
 8008cf6:	f04f 0c01 	mov.w	ip, #1
 8008cfa:	e7f8      	b.n	8008cee <_strtod_l+0x27e>
 8008cfc:	0800be10 	.word	0x0800be10
 8008d00:	0800bdec 	.word	0x0800bdec
 8008d04:	7ff00000 	.word	0x7ff00000
 8008d08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d0a:	1c51      	adds	r1, r2, #1
 8008d0c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d0e:	7852      	ldrb	r2, [r2, #1]
 8008d10:	2a30      	cmp	r2, #48	@ 0x30
 8008d12:	d0f9      	beq.n	8008d08 <_strtod_l+0x298>
 8008d14:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008d18:	2908      	cmp	r1, #8
 8008d1a:	f63f af78 	bhi.w	8008c0e <_strtod_l+0x19e>
 8008d1e:	3a30      	subs	r2, #48	@ 0x30
 8008d20:	920e      	str	r2, [sp, #56]	@ 0x38
 8008d22:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d24:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008d26:	f04f 080a 	mov.w	r8, #10
 8008d2a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d2c:	1c56      	adds	r6, r2, #1
 8008d2e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008d30:	7852      	ldrb	r2, [r2, #1]
 8008d32:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008d36:	f1be 0f09 	cmp.w	lr, #9
 8008d3a:	d939      	bls.n	8008db0 <_strtod_l+0x340>
 8008d3c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008d3e:	1a76      	subs	r6, r6, r1
 8008d40:	2e08      	cmp	r6, #8
 8008d42:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008d46:	dc03      	bgt.n	8008d50 <_strtod_l+0x2e0>
 8008d48:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008d4a:	4588      	cmp	r8, r1
 8008d4c:	bfa8      	it	ge
 8008d4e:	4688      	movge	r8, r1
 8008d50:	f1bc 0f00 	cmp.w	ip, #0
 8008d54:	d001      	beq.n	8008d5a <_strtod_l+0x2ea>
 8008d56:	f1c8 0800 	rsb	r8, r8, #0
 8008d5a:	2d00      	cmp	r5, #0
 8008d5c:	d14e      	bne.n	8008dfc <_strtod_l+0x38c>
 8008d5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d60:	4308      	orrs	r0, r1
 8008d62:	f47f aebe 	bne.w	8008ae2 <_strtod_l+0x72>
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f47f aed6 	bne.w	8008b18 <_strtod_l+0xa8>
 8008d6c:	2a69      	cmp	r2, #105	@ 0x69
 8008d6e:	d028      	beq.n	8008dc2 <_strtod_l+0x352>
 8008d70:	dc25      	bgt.n	8008dbe <_strtod_l+0x34e>
 8008d72:	2a49      	cmp	r2, #73	@ 0x49
 8008d74:	d025      	beq.n	8008dc2 <_strtod_l+0x352>
 8008d76:	2a4e      	cmp	r2, #78	@ 0x4e
 8008d78:	f47f aece 	bne.w	8008b18 <_strtod_l+0xa8>
 8008d7c:	499b      	ldr	r1, [pc, #620]	@ (8008fec <_strtod_l+0x57c>)
 8008d7e:	a819      	add	r0, sp, #100	@ 0x64
 8008d80:	f001 fb48 	bl	800a414 <__match>
 8008d84:	2800      	cmp	r0, #0
 8008d86:	f43f aec7 	beq.w	8008b18 <_strtod_l+0xa8>
 8008d8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	2b28      	cmp	r3, #40	@ 0x28
 8008d90:	d12e      	bne.n	8008df0 <_strtod_l+0x380>
 8008d92:	4997      	ldr	r1, [pc, #604]	@ (8008ff0 <_strtod_l+0x580>)
 8008d94:	aa1c      	add	r2, sp, #112	@ 0x70
 8008d96:	a819      	add	r0, sp, #100	@ 0x64
 8008d98:	f001 fb50 	bl	800a43c <__hexnan>
 8008d9c:	2805      	cmp	r0, #5
 8008d9e:	d127      	bne.n	8008df0 <_strtod_l+0x380>
 8008da0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008da2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008da6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008daa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008dae:	e698      	b.n	8008ae2 <_strtod_l+0x72>
 8008db0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008db2:	fb08 2101 	mla	r1, r8, r1, r2
 8008db6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008dba:	920e      	str	r2, [sp, #56]	@ 0x38
 8008dbc:	e7b5      	b.n	8008d2a <_strtod_l+0x2ba>
 8008dbe:	2a6e      	cmp	r2, #110	@ 0x6e
 8008dc0:	e7da      	b.n	8008d78 <_strtod_l+0x308>
 8008dc2:	498c      	ldr	r1, [pc, #560]	@ (8008ff4 <_strtod_l+0x584>)
 8008dc4:	a819      	add	r0, sp, #100	@ 0x64
 8008dc6:	f001 fb25 	bl	800a414 <__match>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	f43f aea4 	beq.w	8008b18 <_strtod_l+0xa8>
 8008dd0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008dd2:	4989      	ldr	r1, [pc, #548]	@ (8008ff8 <_strtod_l+0x588>)
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	a819      	add	r0, sp, #100	@ 0x64
 8008dd8:	9319      	str	r3, [sp, #100]	@ 0x64
 8008dda:	f001 fb1b 	bl	800a414 <__match>
 8008dde:	b910      	cbnz	r0, 8008de6 <_strtod_l+0x376>
 8008de0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008de2:	3301      	adds	r3, #1
 8008de4:	9319      	str	r3, [sp, #100]	@ 0x64
 8008de6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009008 <_strtod_l+0x598>
 8008dea:	f04f 0a00 	mov.w	sl, #0
 8008dee:	e678      	b.n	8008ae2 <_strtod_l+0x72>
 8008df0:	4882      	ldr	r0, [pc, #520]	@ (8008ffc <_strtod_l+0x58c>)
 8008df2:	f001 f82d 	bl	8009e50 <nan>
 8008df6:	ec5b ab10 	vmov	sl, fp, d0
 8008dfa:	e672      	b.n	8008ae2 <_strtod_l+0x72>
 8008dfc:	eba8 0309 	sub.w	r3, r8, r9
 8008e00:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008e02:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e04:	2f00      	cmp	r7, #0
 8008e06:	bf08      	it	eq
 8008e08:	462f      	moveq	r7, r5
 8008e0a:	2d10      	cmp	r5, #16
 8008e0c:	462c      	mov	r4, r5
 8008e0e:	bfa8      	it	ge
 8008e10:	2410      	movge	r4, #16
 8008e12:	f7f7 fb77 	bl	8000504 <__aeabi_ui2d>
 8008e16:	2d09      	cmp	r5, #9
 8008e18:	4682      	mov	sl, r0
 8008e1a:	468b      	mov	fp, r1
 8008e1c:	dc13      	bgt.n	8008e46 <_strtod_l+0x3d6>
 8008e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f43f ae5e 	beq.w	8008ae2 <_strtod_l+0x72>
 8008e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e28:	dd78      	ble.n	8008f1c <_strtod_l+0x4ac>
 8008e2a:	2b16      	cmp	r3, #22
 8008e2c:	dc5f      	bgt.n	8008eee <_strtod_l+0x47e>
 8008e2e:	4974      	ldr	r1, [pc, #464]	@ (8009000 <_strtod_l+0x590>)
 8008e30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e38:	4652      	mov	r2, sl
 8008e3a:	465b      	mov	r3, fp
 8008e3c:	f7f7 fbdc 	bl	80005f8 <__aeabi_dmul>
 8008e40:	4682      	mov	sl, r0
 8008e42:	468b      	mov	fp, r1
 8008e44:	e64d      	b.n	8008ae2 <_strtod_l+0x72>
 8008e46:	4b6e      	ldr	r3, [pc, #440]	@ (8009000 <_strtod_l+0x590>)
 8008e48:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e4c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008e50:	f7f7 fbd2 	bl	80005f8 <__aeabi_dmul>
 8008e54:	4682      	mov	sl, r0
 8008e56:	9808      	ldr	r0, [sp, #32]
 8008e58:	468b      	mov	fp, r1
 8008e5a:	f7f7 fb53 	bl	8000504 <__aeabi_ui2d>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	460b      	mov	r3, r1
 8008e62:	4650      	mov	r0, sl
 8008e64:	4659      	mov	r1, fp
 8008e66:	f7f7 fa11 	bl	800028c <__adddf3>
 8008e6a:	2d0f      	cmp	r5, #15
 8008e6c:	4682      	mov	sl, r0
 8008e6e:	468b      	mov	fp, r1
 8008e70:	ddd5      	ble.n	8008e1e <_strtod_l+0x3ae>
 8008e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e74:	1b2c      	subs	r4, r5, r4
 8008e76:	441c      	add	r4, r3
 8008e78:	2c00      	cmp	r4, #0
 8008e7a:	f340 8096 	ble.w	8008faa <_strtod_l+0x53a>
 8008e7e:	f014 030f 	ands.w	r3, r4, #15
 8008e82:	d00a      	beq.n	8008e9a <_strtod_l+0x42a>
 8008e84:	495e      	ldr	r1, [pc, #376]	@ (8009000 <_strtod_l+0x590>)
 8008e86:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e8a:	4652      	mov	r2, sl
 8008e8c:	465b      	mov	r3, fp
 8008e8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e92:	f7f7 fbb1 	bl	80005f8 <__aeabi_dmul>
 8008e96:	4682      	mov	sl, r0
 8008e98:	468b      	mov	fp, r1
 8008e9a:	f034 040f 	bics.w	r4, r4, #15
 8008e9e:	d073      	beq.n	8008f88 <_strtod_l+0x518>
 8008ea0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008ea4:	dd48      	ble.n	8008f38 <_strtod_l+0x4c8>
 8008ea6:	2400      	movs	r4, #0
 8008ea8:	46a0      	mov	r8, r4
 8008eaa:	940a      	str	r4, [sp, #40]	@ 0x28
 8008eac:	46a1      	mov	r9, r4
 8008eae:	9a05      	ldr	r2, [sp, #20]
 8008eb0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009008 <_strtod_l+0x598>
 8008eb4:	2322      	movs	r3, #34	@ 0x22
 8008eb6:	6013      	str	r3, [r2, #0]
 8008eb8:	f04f 0a00 	mov.w	sl, #0
 8008ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	f43f ae0f 	beq.w	8008ae2 <_strtod_l+0x72>
 8008ec4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ec6:	9805      	ldr	r0, [sp, #20]
 8008ec8:	f001 fc54 	bl	800a774 <_Bfree>
 8008ecc:	9805      	ldr	r0, [sp, #20]
 8008ece:	4649      	mov	r1, r9
 8008ed0:	f001 fc50 	bl	800a774 <_Bfree>
 8008ed4:	9805      	ldr	r0, [sp, #20]
 8008ed6:	4641      	mov	r1, r8
 8008ed8:	f001 fc4c 	bl	800a774 <_Bfree>
 8008edc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ede:	9805      	ldr	r0, [sp, #20]
 8008ee0:	f001 fc48 	bl	800a774 <_Bfree>
 8008ee4:	9805      	ldr	r0, [sp, #20]
 8008ee6:	4621      	mov	r1, r4
 8008ee8:	f001 fc44 	bl	800a774 <_Bfree>
 8008eec:	e5f9      	b.n	8008ae2 <_strtod_l+0x72>
 8008eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ef0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	dbbc      	blt.n	8008e72 <_strtod_l+0x402>
 8008ef8:	4c41      	ldr	r4, [pc, #260]	@ (8009000 <_strtod_l+0x590>)
 8008efa:	f1c5 050f 	rsb	r5, r5, #15
 8008efe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008f02:	4652      	mov	r2, sl
 8008f04:	465b      	mov	r3, fp
 8008f06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f0a:	f7f7 fb75 	bl	80005f8 <__aeabi_dmul>
 8008f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f10:	1b5d      	subs	r5, r3, r5
 8008f12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008f16:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008f1a:	e78f      	b.n	8008e3c <_strtod_l+0x3cc>
 8008f1c:	3316      	adds	r3, #22
 8008f1e:	dba8      	blt.n	8008e72 <_strtod_l+0x402>
 8008f20:	4b37      	ldr	r3, [pc, #220]	@ (8009000 <_strtod_l+0x590>)
 8008f22:	eba9 0808 	sub.w	r8, r9, r8
 8008f26:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008f2a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008f2e:	4650      	mov	r0, sl
 8008f30:	4659      	mov	r1, fp
 8008f32:	f7f7 fc8b 	bl	800084c <__aeabi_ddiv>
 8008f36:	e783      	b.n	8008e40 <_strtod_l+0x3d0>
 8008f38:	4b32      	ldr	r3, [pc, #200]	@ (8009004 <_strtod_l+0x594>)
 8008f3a:	9308      	str	r3, [sp, #32]
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	1124      	asrs	r4, r4, #4
 8008f40:	4650      	mov	r0, sl
 8008f42:	4659      	mov	r1, fp
 8008f44:	461e      	mov	r6, r3
 8008f46:	2c01      	cmp	r4, #1
 8008f48:	dc21      	bgt.n	8008f8e <_strtod_l+0x51e>
 8008f4a:	b10b      	cbz	r3, 8008f50 <_strtod_l+0x4e0>
 8008f4c:	4682      	mov	sl, r0
 8008f4e:	468b      	mov	fp, r1
 8008f50:	492c      	ldr	r1, [pc, #176]	@ (8009004 <_strtod_l+0x594>)
 8008f52:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008f56:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008f5a:	4652      	mov	r2, sl
 8008f5c:	465b      	mov	r3, fp
 8008f5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f62:	f7f7 fb49 	bl	80005f8 <__aeabi_dmul>
 8008f66:	4b28      	ldr	r3, [pc, #160]	@ (8009008 <_strtod_l+0x598>)
 8008f68:	460a      	mov	r2, r1
 8008f6a:	400b      	ands	r3, r1
 8008f6c:	4927      	ldr	r1, [pc, #156]	@ (800900c <_strtod_l+0x59c>)
 8008f6e:	428b      	cmp	r3, r1
 8008f70:	4682      	mov	sl, r0
 8008f72:	d898      	bhi.n	8008ea6 <_strtod_l+0x436>
 8008f74:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008f78:	428b      	cmp	r3, r1
 8008f7a:	bf86      	itte	hi
 8008f7c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009010 <_strtod_l+0x5a0>
 8008f80:	f04f 3aff 	movhi.w	sl, #4294967295
 8008f84:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008f88:	2300      	movs	r3, #0
 8008f8a:	9308      	str	r3, [sp, #32]
 8008f8c:	e07a      	b.n	8009084 <_strtod_l+0x614>
 8008f8e:	07e2      	lsls	r2, r4, #31
 8008f90:	d505      	bpl.n	8008f9e <_strtod_l+0x52e>
 8008f92:	9b08      	ldr	r3, [sp, #32]
 8008f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f98:	f7f7 fb2e 	bl	80005f8 <__aeabi_dmul>
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	9a08      	ldr	r2, [sp, #32]
 8008fa0:	3208      	adds	r2, #8
 8008fa2:	3601      	adds	r6, #1
 8008fa4:	1064      	asrs	r4, r4, #1
 8008fa6:	9208      	str	r2, [sp, #32]
 8008fa8:	e7cd      	b.n	8008f46 <_strtod_l+0x4d6>
 8008faa:	d0ed      	beq.n	8008f88 <_strtod_l+0x518>
 8008fac:	4264      	negs	r4, r4
 8008fae:	f014 020f 	ands.w	r2, r4, #15
 8008fb2:	d00a      	beq.n	8008fca <_strtod_l+0x55a>
 8008fb4:	4b12      	ldr	r3, [pc, #72]	@ (8009000 <_strtod_l+0x590>)
 8008fb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fba:	4650      	mov	r0, sl
 8008fbc:	4659      	mov	r1, fp
 8008fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc2:	f7f7 fc43 	bl	800084c <__aeabi_ddiv>
 8008fc6:	4682      	mov	sl, r0
 8008fc8:	468b      	mov	fp, r1
 8008fca:	1124      	asrs	r4, r4, #4
 8008fcc:	d0dc      	beq.n	8008f88 <_strtod_l+0x518>
 8008fce:	2c1f      	cmp	r4, #31
 8008fd0:	dd20      	ble.n	8009014 <_strtod_l+0x5a4>
 8008fd2:	2400      	movs	r4, #0
 8008fd4:	46a0      	mov	r8, r4
 8008fd6:	940a      	str	r4, [sp, #40]	@ 0x28
 8008fd8:	46a1      	mov	r9, r4
 8008fda:	9a05      	ldr	r2, [sp, #20]
 8008fdc:	2322      	movs	r3, #34	@ 0x22
 8008fde:	f04f 0a00 	mov.w	sl, #0
 8008fe2:	f04f 0b00 	mov.w	fp, #0
 8008fe6:	6013      	str	r3, [r2, #0]
 8008fe8:	e768      	b.n	8008ebc <_strtod_l+0x44c>
 8008fea:	bf00      	nop
 8008fec:	0800bdf7 	.word	0x0800bdf7
 8008ff0:	0800bdfc 	.word	0x0800bdfc
 8008ff4:	0800bdee 	.word	0x0800bdee
 8008ff8:	0800bdf1 	.word	0x0800bdf1
 8008ffc:	0800c1a6 	.word	0x0800c1a6
 8009000:	0800c070 	.word	0x0800c070
 8009004:	0800c048 	.word	0x0800c048
 8009008:	7ff00000 	.word	0x7ff00000
 800900c:	7ca00000 	.word	0x7ca00000
 8009010:	7fefffff 	.word	0x7fefffff
 8009014:	f014 0310 	ands.w	r3, r4, #16
 8009018:	bf18      	it	ne
 800901a:	236a      	movne	r3, #106	@ 0x6a
 800901c:	4ea9      	ldr	r6, [pc, #676]	@ (80092c4 <_strtod_l+0x854>)
 800901e:	9308      	str	r3, [sp, #32]
 8009020:	4650      	mov	r0, sl
 8009022:	4659      	mov	r1, fp
 8009024:	2300      	movs	r3, #0
 8009026:	07e2      	lsls	r2, r4, #31
 8009028:	d504      	bpl.n	8009034 <_strtod_l+0x5c4>
 800902a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800902e:	f7f7 fae3 	bl	80005f8 <__aeabi_dmul>
 8009032:	2301      	movs	r3, #1
 8009034:	1064      	asrs	r4, r4, #1
 8009036:	f106 0608 	add.w	r6, r6, #8
 800903a:	d1f4      	bne.n	8009026 <_strtod_l+0x5b6>
 800903c:	b10b      	cbz	r3, 8009042 <_strtod_l+0x5d2>
 800903e:	4682      	mov	sl, r0
 8009040:	468b      	mov	fp, r1
 8009042:	9b08      	ldr	r3, [sp, #32]
 8009044:	b1b3      	cbz	r3, 8009074 <_strtod_l+0x604>
 8009046:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800904a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800904e:	2b00      	cmp	r3, #0
 8009050:	4659      	mov	r1, fp
 8009052:	dd0f      	ble.n	8009074 <_strtod_l+0x604>
 8009054:	2b1f      	cmp	r3, #31
 8009056:	dd55      	ble.n	8009104 <_strtod_l+0x694>
 8009058:	2b34      	cmp	r3, #52	@ 0x34
 800905a:	bfde      	ittt	le
 800905c:	f04f 33ff 	movle.w	r3, #4294967295
 8009060:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009064:	4093      	lslle	r3, r2
 8009066:	f04f 0a00 	mov.w	sl, #0
 800906a:	bfcc      	ite	gt
 800906c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009070:	ea03 0b01 	andle.w	fp, r3, r1
 8009074:	2200      	movs	r2, #0
 8009076:	2300      	movs	r3, #0
 8009078:	4650      	mov	r0, sl
 800907a:	4659      	mov	r1, fp
 800907c:	f7f7 fd24 	bl	8000ac8 <__aeabi_dcmpeq>
 8009080:	2800      	cmp	r0, #0
 8009082:	d1a6      	bne.n	8008fd2 <_strtod_l+0x562>
 8009084:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800908a:	9805      	ldr	r0, [sp, #20]
 800908c:	462b      	mov	r3, r5
 800908e:	463a      	mov	r2, r7
 8009090:	f001 fbd8 	bl	800a844 <__s2b>
 8009094:	900a      	str	r0, [sp, #40]	@ 0x28
 8009096:	2800      	cmp	r0, #0
 8009098:	f43f af05 	beq.w	8008ea6 <_strtod_l+0x436>
 800909c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800909e:	2a00      	cmp	r2, #0
 80090a0:	eba9 0308 	sub.w	r3, r9, r8
 80090a4:	bfa8      	it	ge
 80090a6:	2300      	movge	r3, #0
 80090a8:	9312      	str	r3, [sp, #72]	@ 0x48
 80090aa:	2400      	movs	r4, #0
 80090ac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80090b0:	9316      	str	r3, [sp, #88]	@ 0x58
 80090b2:	46a0      	mov	r8, r4
 80090b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090b6:	9805      	ldr	r0, [sp, #20]
 80090b8:	6859      	ldr	r1, [r3, #4]
 80090ba:	f001 fb1b 	bl	800a6f4 <_Balloc>
 80090be:	4681      	mov	r9, r0
 80090c0:	2800      	cmp	r0, #0
 80090c2:	f43f aef4 	beq.w	8008eae <_strtod_l+0x43e>
 80090c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090c8:	691a      	ldr	r2, [r3, #16]
 80090ca:	3202      	adds	r2, #2
 80090cc:	f103 010c 	add.w	r1, r3, #12
 80090d0:	0092      	lsls	r2, r2, #2
 80090d2:	300c      	adds	r0, #12
 80090d4:	f000 feab 	bl	8009e2e <memcpy>
 80090d8:	ec4b ab10 	vmov	d0, sl, fp
 80090dc:	9805      	ldr	r0, [sp, #20]
 80090de:	aa1c      	add	r2, sp, #112	@ 0x70
 80090e0:	a91b      	add	r1, sp, #108	@ 0x6c
 80090e2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80090e6:	f001 fee9 	bl	800aebc <__d2b>
 80090ea:	901a      	str	r0, [sp, #104]	@ 0x68
 80090ec:	2800      	cmp	r0, #0
 80090ee:	f43f aede 	beq.w	8008eae <_strtod_l+0x43e>
 80090f2:	9805      	ldr	r0, [sp, #20]
 80090f4:	2101      	movs	r1, #1
 80090f6:	f001 fc3b 	bl	800a970 <__i2b>
 80090fa:	4680      	mov	r8, r0
 80090fc:	b948      	cbnz	r0, 8009112 <_strtod_l+0x6a2>
 80090fe:	f04f 0800 	mov.w	r8, #0
 8009102:	e6d4      	b.n	8008eae <_strtod_l+0x43e>
 8009104:	f04f 32ff 	mov.w	r2, #4294967295
 8009108:	fa02 f303 	lsl.w	r3, r2, r3
 800910c:	ea03 0a0a 	and.w	sl, r3, sl
 8009110:	e7b0      	b.n	8009074 <_strtod_l+0x604>
 8009112:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009114:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009116:	2d00      	cmp	r5, #0
 8009118:	bfab      	itete	ge
 800911a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800911c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800911e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009120:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009122:	bfac      	ite	ge
 8009124:	18ef      	addge	r7, r5, r3
 8009126:	1b5e      	sublt	r6, r3, r5
 8009128:	9b08      	ldr	r3, [sp, #32]
 800912a:	1aed      	subs	r5, r5, r3
 800912c:	4415      	add	r5, r2
 800912e:	4b66      	ldr	r3, [pc, #408]	@ (80092c8 <_strtod_l+0x858>)
 8009130:	3d01      	subs	r5, #1
 8009132:	429d      	cmp	r5, r3
 8009134:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009138:	da50      	bge.n	80091dc <_strtod_l+0x76c>
 800913a:	1b5b      	subs	r3, r3, r5
 800913c:	2b1f      	cmp	r3, #31
 800913e:	eba2 0203 	sub.w	r2, r2, r3
 8009142:	f04f 0101 	mov.w	r1, #1
 8009146:	dc3d      	bgt.n	80091c4 <_strtod_l+0x754>
 8009148:	fa01 f303 	lsl.w	r3, r1, r3
 800914c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800914e:	2300      	movs	r3, #0
 8009150:	9310      	str	r3, [sp, #64]	@ 0x40
 8009152:	18bd      	adds	r5, r7, r2
 8009154:	9b08      	ldr	r3, [sp, #32]
 8009156:	42af      	cmp	r7, r5
 8009158:	4416      	add	r6, r2
 800915a:	441e      	add	r6, r3
 800915c:	463b      	mov	r3, r7
 800915e:	bfa8      	it	ge
 8009160:	462b      	movge	r3, r5
 8009162:	42b3      	cmp	r3, r6
 8009164:	bfa8      	it	ge
 8009166:	4633      	movge	r3, r6
 8009168:	2b00      	cmp	r3, #0
 800916a:	bfc2      	ittt	gt
 800916c:	1aed      	subgt	r5, r5, r3
 800916e:	1af6      	subgt	r6, r6, r3
 8009170:	1aff      	subgt	r7, r7, r3
 8009172:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009174:	2b00      	cmp	r3, #0
 8009176:	dd16      	ble.n	80091a6 <_strtod_l+0x736>
 8009178:	4641      	mov	r1, r8
 800917a:	9805      	ldr	r0, [sp, #20]
 800917c:	461a      	mov	r2, r3
 800917e:	f001 fcb7 	bl	800aaf0 <__pow5mult>
 8009182:	4680      	mov	r8, r0
 8009184:	2800      	cmp	r0, #0
 8009186:	d0ba      	beq.n	80090fe <_strtod_l+0x68e>
 8009188:	4601      	mov	r1, r0
 800918a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800918c:	9805      	ldr	r0, [sp, #20]
 800918e:	f001 fc05 	bl	800a99c <__multiply>
 8009192:	900e      	str	r0, [sp, #56]	@ 0x38
 8009194:	2800      	cmp	r0, #0
 8009196:	f43f ae8a 	beq.w	8008eae <_strtod_l+0x43e>
 800919a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800919c:	9805      	ldr	r0, [sp, #20]
 800919e:	f001 fae9 	bl	800a774 <_Bfree>
 80091a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80091a6:	2d00      	cmp	r5, #0
 80091a8:	dc1d      	bgt.n	80091e6 <_strtod_l+0x776>
 80091aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	dd23      	ble.n	80091f8 <_strtod_l+0x788>
 80091b0:	4649      	mov	r1, r9
 80091b2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80091b4:	9805      	ldr	r0, [sp, #20]
 80091b6:	f001 fc9b 	bl	800aaf0 <__pow5mult>
 80091ba:	4681      	mov	r9, r0
 80091bc:	b9e0      	cbnz	r0, 80091f8 <_strtod_l+0x788>
 80091be:	f04f 0900 	mov.w	r9, #0
 80091c2:	e674      	b.n	8008eae <_strtod_l+0x43e>
 80091c4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80091c8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80091cc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80091d0:	35e2      	adds	r5, #226	@ 0xe2
 80091d2:	fa01 f305 	lsl.w	r3, r1, r5
 80091d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80091d8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80091da:	e7ba      	b.n	8009152 <_strtod_l+0x6e2>
 80091dc:	2300      	movs	r3, #0
 80091de:	9310      	str	r3, [sp, #64]	@ 0x40
 80091e0:	2301      	movs	r3, #1
 80091e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80091e4:	e7b5      	b.n	8009152 <_strtod_l+0x6e2>
 80091e6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091e8:	9805      	ldr	r0, [sp, #20]
 80091ea:	462a      	mov	r2, r5
 80091ec:	f001 fcda 	bl	800aba4 <__lshift>
 80091f0:	901a      	str	r0, [sp, #104]	@ 0x68
 80091f2:	2800      	cmp	r0, #0
 80091f4:	d1d9      	bne.n	80091aa <_strtod_l+0x73a>
 80091f6:	e65a      	b.n	8008eae <_strtod_l+0x43e>
 80091f8:	2e00      	cmp	r6, #0
 80091fa:	dd07      	ble.n	800920c <_strtod_l+0x79c>
 80091fc:	4649      	mov	r1, r9
 80091fe:	9805      	ldr	r0, [sp, #20]
 8009200:	4632      	mov	r2, r6
 8009202:	f001 fccf 	bl	800aba4 <__lshift>
 8009206:	4681      	mov	r9, r0
 8009208:	2800      	cmp	r0, #0
 800920a:	d0d8      	beq.n	80091be <_strtod_l+0x74e>
 800920c:	2f00      	cmp	r7, #0
 800920e:	dd08      	ble.n	8009222 <_strtod_l+0x7b2>
 8009210:	4641      	mov	r1, r8
 8009212:	9805      	ldr	r0, [sp, #20]
 8009214:	463a      	mov	r2, r7
 8009216:	f001 fcc5 	bl	800aba4 <__lshift>
 800921a:	4680      	mov	r8, r0
 800921c:	2800      	cmp	r0, #0
 800921e:	f43f ae46 	beq.w	8008eae <_strtod_l+0x43e>
 8009222:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009224:	9805      	ldr	r0, [sp, #20]
 8009226:	464a      	mov	r2, r9
 8009228:	f001 fd44 	bl	800acb4 <__mdiff>
 800922c:	4604      	mov	r4, r0
 800922e:	2800      	cmp	r0, #0
 8009230:	f43f ae3d 	beq.w	8008eae <_strtod_l+0x43e>
 8009234:	68c3      	ldr	r3, [r0, #12]
 8009236:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009238:	2300      	movs	r3, #0
 800923a:	60c3      	str	r3, [r0, #12]
 800923c:	4641      	mov	r1, r8
 800923e:	f001 fd1d 	bl	800ac7c <__mcmp>
 8009242:	2800      	cmp	r0, #0
 8009244:	da46      	bge.n	80092d4 <_strtod_l+0x864>
 8009246:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009248:	ea53 030a 	orrs.w	r3, r3, sl
 800924c:	d16c      	bne.n	8009328 <_strtod_l+0x8b8>
 800924e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009252:	2b00      	cmp	r3, #0
 8009254:	d168      	bne.n	8009328 <_strtod_l+0x8b8>
 8009256:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800925a:	0d1b      	lsrs	r3, r3, #20
 800925c:	051b      	lsls	r3, r3, #20
 800925e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009262:	d961      	bls.n	8009328 <_strtod_l+0x8b8>
 8009264:	6963      	ldr	r3, [r4, #20]
 8009266:	b913      	cbnz	r3, 800926e <_strtod_l+0x7fe>
 8009268:	6923      	ldr	r3, [r4, #16]
 800926a:	2b01      	cmp	r3, #1
 800926c:	dd5c      	ble.n	8009328 <_strtod_l+0x8b8>
 800926e:	4621      	mov	r1, r4
 8009270:	2201      	movs	r2, #1
 8009272:	9805      	ldr	r0, [sp, #20]
 8009274:	f001 fc96 	bl	800aba4 <__lshift>
 8009278:	4641      	mov	r1, r8
 800927a:	4604      	mov	r4, r0
 800927c:	f001 fcfe 	bl	800ac7c <__mcmp>
 8009280:	2800      	cmp	r0, #0
 8009282:	dd51      	ble.n	8009328 <_strtod_l+0x8b8>
 8009284:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009288:	9a08      	ldr	r2, [sp, #32]
 800928a:	0d1b      	lsrs	r3, r3, #20
 800928c:	051b      	lsls	r3, r3, #20
 800928e:	2a00      	cmp	r2, #0
 8009290:	d06b      	beq.n	800936a <_strtod_l+0x8fa>
 8009292:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009296:	d868      	bhi.n	800936a <_strtod_l+0x8fa>
 8009298:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800929c:	f67f ae9d 	bls.w	8008fda <_strtod_l+0x56a>
 80092a0:	4b0a      	ldr	r3, [pc, #40]	@ (80092cc <_strtod_l+0x85c>)
 80092a2:	4650      	mov	r0, sl
 80092a4:	4659      	mov	r1, fp
 80092a6:	2200      	movs	r2, #0
 80092a8:	f7f7 f9a6 	bl	80005f8 <__aeabi_dmul>
 80092ac:	4b08      	ldr	r3, [pc, #32]	@ (80092d0 <_strtod_l+0x860>)
 80092ae:	400b      	ands	r3, r1
 80092b0:	4682      	mov	sl, r0
 80092b2:	468b      	mov	fp, r1
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f47f ae05 	bne.w	8008ec4 <_strtod_l+0x454>
 80092ba:	9a05      	ldr	r2, [sp, #20]
 80092bc:	2322      	movs	r3, #34	@ 0x22
 80092be:	6013      	str	r3, [r2, #0]
 80092c0:	e600      	b.n	8008ec4 <_strtod_l+0x454>
 80092c2:	bf00      	nop
 80092c4:	0800be28 	.word	0x0800be28
 80092c8:	fffffc02 	.word	0xfffffc02
 80092cc:	39500000 	.word	0x39500000
 80092d0:	7ff00000 	.word	0x7ff00000
 80092d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80092d8:	d165      	bne.n	80093a6 <_strtod_l+0x936>
 80092da:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80092dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092e0:	b35a      	cbz	r2, 800933a <_strtod_l+0x8ca>
 80092e2:	4a9f      	ldr	r2, [pc, #636]	@ (8009560 <_strtod_l+0xaf0>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d12b      	bne.n	8009340 <_strtod_l+0x8d0>
 80092e8:	9b08      	ldr	r3, [sp, #32]
 80092ea:	4651      	mov	r1, sl
 80092ec:	b303      	cbz	r3, 8009330 <_strtod_l+0x8c0>
 80092ee:	4b9d      	ldr	r3, [pc, #628]	@ (8009564 <_strtod_l+0xaf4>)
 80092f0:	465a      	mov	r2, fp
 80092f2:	4013      	ands	r3, r2
 80092f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80092f8:	f04f 32ff 	mov.w	r2, #4294967295
 80092fc:	d81b      	bhi.n	8009336 <_strtod_l+0x8c6>
 80092fe:	0d1b      	lsrs	r3, r3, #20
 8009300:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009304:	fa02 f303 	lsl.w	r3, r2, r3
 8009308:	4299      	cmp	r1, r3
 800930a:	d119      	bne.n	8009340 <_strtod_l+0x8d0>
 800930c:	4b96      	ldr	r3, [pc, #600]	@ (8009568 <_strtod_l+0xaf8>)
 800930e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009310:	429a      	cmp	r2, r3
 8009312:	d102      	bne.n	800931a <_strtod_l+0x8aa>
 8009314:	3101      	adds	r1, #1
 8009316:	f43f adca 	beq.w	8008eae <_strtod_l+0x43e>
 800931a:	4b92      	ldr	r3, [pc, #584]	@ (8009564 <_strtod_l+0xaf4>)
 800931c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800931e:	401a      	ands	r2, r3
 8009320:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009324:	f04f 0a00 	mov.w	sl, #0
 8009328:	9b08      	ldr	r3, [sp, #32]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d1b8      	bne.n	80092a0 <_strtod_l+0x830>
 800932e:	e5c9      	b.n	8008ec4 <_strtod_l+0x454>
 8009330:	f04f 33ff 	mov.w	r3, #4294967295
 8009334:	e7e8      	b.n	8009308 <_strtod_l+0x898>
 8009336:	4613      	mov	r3, r2
 8009338:	e7e6      	b.n	8009308 <_strtod_l+0x898>
 800933a:	ea53 030a 	orrs.w	r3, r3, sl
 800933e:	d0a1      	beq.n	8009284 <_strtod_l+0x814>
 8009340:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009342:	b1db      	cbz	r3, 800937c <_strtod_l+0x90c>
 8009344:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009346:	4213      	tst	r3, r2
 8009348:	d0ee      	beq.n	8009328 <_strtod_l+0x8b8>
 800934a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800934c:	9a08      	ldr	r2, [sp, #32]
 800934e:	4650      	mov	r0, sl
 8009350:	4659      	mov	r1, fp
 8009352:	b1bb      	cbz	r3, 8009384 <_strtod_l+0x914>
 8009354:	f7ff fb6e 	bl	8008a34 <sulp>
 8009358:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800935c:	ec53 2b10 	vmov	r2, r3, d0
 8009360:	f7f6 ff94 	bl	800028c <__adddf3>
 8009364:	4682      	mov	sl, r0
 8009366:	468b      	mov	fp, r1
 8009368:	e7de      	b.n	8009328 <_strtod_l+0x8b8>
 800936a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800936e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009372:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009376:	f04f 3aff 	mov.w	sl, #4294967295
 800937a:	e7d5      	b.n	8009328 <_strtod_l+0x8b8>
 800937c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800937e:	ea13 0f0a 	tst.w	r3, sl
 8009382:	e7e1      	b.n	8009348 <_strtod_l+0x8d8>
 8009384:	f7ff fb56 	bl	8008a34 <sulp>
 8009388:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800938c:	ec53 2b10 	vmov	r2, r3, d0
 8009390:	f7f6 ff7a 	bl	8000288 <__aeabi_dsub>
 8009394:	2200      	movs	r2, #0
 8009396:	2300      	movs	r3, #0
 8009398:	4682      	mov	sl, r0
 800939a:	468b      	mov	fp, r1
 800939c:	f7f7 fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d0c1      	beq.n	8009328 <_strtod_l+0x8b8>
 80093a4:	e619      	b.n	8008fda <_strtod_l+0x56a>
 80093a6:	4641      	mov	r1, r8
 80093a8:	4620      	mov	r0, r4
 80093aa:	f001 fddf 	bl	800af6c <__ratio>
 80093ae:	ec57 6b10 	vmov	r6, r7, d0
 80093b2:	2200      	movs	r2, #0
 80093b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80093b8:	4630      	mov	r0, r6
 80093ba:	4639      	mov	r1, r7
 80093bc:	f7f7 fb98 	bl	8000af0 <__aeabi_dcmple>
 80093c0:	2800      	cmp	r0, #0
 80093c2:	d06f      	beq.n	80094a4 <_strtod_l+0xa34>
 80093c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d17a      	bne.n	80094c0 <_strtod_l+0xa50>
 80093ca:	f1ba 0f00 	cmp.w	sl, #0
 80093ce:	d158      	bne.n	8009482 <_strtod_l+0xa12>
 80093d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d15a      	bne.n	8009490 <_strtod_l+0xa20>
 80093da:	4b64      	ldr	r3, [pc, #400]	@ (800956c <_strtod_l+0xafc>)
 80093dc:	2200      	movs	r2, #0
 80093de:	4630      	mov	r0, r6
 80093e0:	4639      	mov	r1, r7
 80093e2:	f7f7 fb7b 	bl	8000adc <__aeabi_dcmplt>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	d159      	bne.n	800949e <_strtod_l+0xa2e>
 80093ea:	4630      	mov	r0, r6
 80093ec:	4639      	mov	r1, r7
 80093ee:	4b60      	ldr	r3, [pc, #384]	@ (8009570 <_strtod_l+0xb00>)
 80093f0:	2200      	movs	r2, #0
 80093f2:	f7f7 f901 	bl	80005f8 <__aeabi_dmul>
 80093f6:	4606      	mov	r6, r0
 80093f8:	460f      	mov	r7, r1
 80093fa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80093fe:	9606      	str	r6, [sp, #24]
 8009400:	9307      	str	r3, [sp, #28]
 8009402:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009406:	4d57      	ldr	r5, [pc, #348]	@ (8009564 <_strtod_l+0xaf4>)
 8009408:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800940c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800940e:	401d      	ands	r5, r3
 8009410:	4b58      	ldr	r3, [pc, #352]	@ (8009574 <_strtod_l+0xb04>)
 8009412:	429d      	cmp	r5, r3
 8009414:	f040 80b2 	bne.w	800957c <_strtod_l+0xb0c>
 8009418:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800941a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800941e:	ec4b ab10 	vmov	d0, sl, fp
 8009422:	f001 fcdb 	bl	800addc <__ulp>
 8009426:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800942a:	ec51 0b10 	vmov	r0, r1, d0
 800942e:	f7f7 f8e3 	bl	80005f8 <__aeabi_dmul>
 8009432:	4652      	mov	r2, sl
 8009434:	465b      	mov	r3, fp
 8009436:	f7f6 ff29 	bl	800028c <__adddf3>
 800943a:	460b      	mov	r3, r1
 800943c:	4949      	ldr	r1, [pc, #292]	@ (8009564 <_strtod_l+0xaf4>)
 800943e:	4a4e      	ldr	r2, [pc, #312]	@ (8009578 <_strtod_l+0xb08>)
 8009440:	4019      	ands	r1, r3
 8009442:	4291      	cmp	r1, r2
 8009444:	4682      	mov	sl, r0
 8009446:	d942      	bls.n	80094ce <_strtod_l+0xa5e>
 8009448:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800944a:	4b47      	ldr	r3, [pc, #284]	@ (8009568 <_strtod_l+0xaf8>)
 800944c:	429a      	cmp	r2, r3
 800944e:	d103      	bne.n	8009458 <_strtod_l+0x9e8>
 8009450:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009452:	3301      	adds	r3, #1
 8009454:	f43f ad2b 	beq.w	8008eae <_strtod_l+0x43e>
 8009458:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009568 <_strtod_l+0xaf8>
 800945c:	f04f 3aff 	mov.w	sl, #4294967295
 8009460:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009462:	9805      	ldr	r0, [sp, #20]
 8009464:	f001 f986 	bl	800a774 <_Bfree>
 8009468:	9805      	ldr	r0, [sp, #20]
 800946a:	4649      	mov	r1, r9
 800946c:	f001 f982 	bl	800a774 <_Bfree>
 8009470:	9805      	ldr	r0, [sp, #20]
 8009472:	4641      	mov	r1, r8
 8009474:	f001 f97e 	bl	800a774 <_Bfree>
 8009478:	9805      	ldr	r0, [sp, #20]
 800947a:	4621      	mov	r1, r4
 800947c:	f001 f97a 	bl	800a774 <_Bfree>
 8009480:	e618      	b.n	80090b4 <_strtod_l+0x644>
 8009482:	f1ba 0f01 	cmp.w	sl, #1
 8009486:	d103      	bne.n	8009490 <_strtod_l+0xa20>
 8009488:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800948a:	2b00      	cmp	r3, #0
 800948c:	f43f ada5 	beq.w	8008fda <_strtod_l+0x56a>
 8009490:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009540 <_strtod_l+0xad0>
 8009494:	4f35      	ldr	r7, [pc, #212]	@ (800956c <_strtod_l+0xafc>)
 8009496:	ed8d 7b06 	vstr	d7, [sp, #24]
 800949a:	2600      	movs	r6, #0
 800949c:	e7b1      	b.n	8009402 <_strtod_l+0x992>
 800949e:	4f34      	ldr	r7, [pc, #208]	@ (8009570 <_strtod_l+0xb00>)
 80094a0:	2600      	movs	r6, #0
 80094a2:	e7aa      	b.n	80093fa <_strtod_l+0x98a>
 80094a4:	4b32      	ldr	r3, [pc, #200]	@ (8009570 <_strtod_l+0xb00>)
 80094a6:	4630      	mov	r0, r6
 80094a8:	4639      	mov	r1, r7
 80094aa:	2200      	movs	r2, #0
 80094ac:	f7f7 f8a4 	bl	80005f8 <__aeabi_dmul>
 80094b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094b2:	4606      	mov	r6, r0
 80094b4:	460f      	mov	r7, r1
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d09f      	beq.n	80093fa <_strtod_l+0x98a>
 80094ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80094be:	e7a0      	b.n	8009402 <_strtod_l+0x992>
 80094c0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009548 <_strtod_l+0xad8>
 80094c4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80094c8:	ec57 6b17 	vmov	r6, r7, d7
 80094cc:	e799      	b.n	8009402 <_strtod_l+0x992>
 80094ce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80094d2:	9b08      	ldr	r3, [sp, #32]
 80094d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d1c1      	bne.n	8009460 <_strtod_l+0x9f0>
 80094dc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094e0:	0d1b      	lsrs	r3, r3, #20
 80094e2:	051b      	lsls	r3, r3, #20
 80094e4:	429d      	cmp	r5, r3
 80094e6:	d1bb      	bne.n	8009460 <_strtod_l+0x9f0>
 80094e8:	4630      	mov	r0, r6
 80094ea:	4639      	mov	r1, r7
 80094ec:	f7f7 fbbc 	bl	8000c68 <__aeabi_d2lz>
 80094f0:	f7f7 f854 	bl	800059c <__aeabi_l2d>
 80094f4:	4602      	mov	r2, r0
 80094f6:	460b      	mov	r3, r1
 80094f8:	4630      	mov	r0, r6
 80094fa:	4639      	mov	r1, r7
 80094fc:	f7f6 fec4 	bl	8000288 <__aeabi_dsub>
 8009500:	460b      	mov	r3, r1
 8009502:	4602      	mov	r2, r0
 8009504:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009508:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800950c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800950e:	ea46 060a 	orr.w	r6, r6, sl
 8009512:	431e      	orrs	r6, r3
 8009514:	d06f      	beq.n	80095f6 <_strtod_l+0xb86>
 8009516:	a30e      	add	r3, pc, #56	@ (adr r3, 8009550 <_strtod_l+0xae0>)
 8009518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951c:	f7f7 fade 	bl	8000adc <__aeabi_dcmplt>
 8009520:	2800      	cmp	r0, #0
 8009522:	f47f accf 	bne.w	8008ec4 <_strtod_l+0x454>
 8009526:	a30c      	add	r3, pc, #48	@ (adr r3, 8009558 <_strtod_l+0xae8>)
 8009528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800952c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009530:	f7f7 faf2 	bl	8000b18 <__aeabi_dcmpgt>
 8009534:	2800      	cmp	r0, #0
 8009536:	d093      	beq.n	8009460 <_strtod_l+0x9f0>
 8009538:	e4c4      	b.n	8008ec4 <_strtod_l+0x454>
 800953a:	bf00      	nop
 800953c:	f3af 8000 	nop.w
 8009540:	00000000 	.word	0x00000000
 8009544:	bff00000 	.word	0xbff00000
 8009548:	00000000 	.word	0x00000000
 800954c:	3ff00000 	.word	0x3ff00000
 8009550:	94a03595 	.word	0x94a03595
 8009554:	3fdfffff 	.word	0x3fdfffff
 8009558:	35afe535 	.word	0x35afe535
 800955c:	3fe00000 	.word	0x3fe00000
 8009560:	000fffff 	.word	0x000fffff
 8009564:	7ff00000 	.word	0x7ff00000
 8009568:	7fefffff 	.word	0x7fefffff
 800956c:	3ff00000 	.word	0x3ff00000
 8009570:	3fe00000 	.word	0x3fe00000
 8009574:	7fe00000 	.word	0x7fe00000
 8009578:	7c9fffff 	.word	0x7c9fffff
 800957c:	9b08      	ldr	r3, [sp, #32]
 800957e:	b323      	cbz	r3, 80095ca <_strtod_l+0xb5a>
 8009580:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009584:	d821      	bhi.n	80095ca <_strtod_l+0xb5a>
 8009586:	a328      	add	r3, pc, #160	@ (adr r3, 8009628 <_strtod_l+0xbb8>)
 8009588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958c:	4630      	mov	r0, r6
 800958e:	4639      	mov	r1, r7
 8009590:	f7f7 faae 	bl	8000af0 <__aeabi_dcmple>
 8009594:	b1a0      	cbz	r0, 80095c0 <_strtod_l+0xb50>
 8009596:	4639      	mov	r1, r7
 8009598:	4630      	mov	r0, r6
 800959a:	f7f7 fadd 	bl	8000b58 <__aeabi_d2uiz>
 800959e:	2801      	cmp	r0, #1
 80095a0:	bf38      	it	cc
 80095a2:	2001      	movcc	r0, #1
 80095a4:	f7f6 ffae 	bl	8000504 <__aeabi_ui2d>
 80095a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095aa:	4606      	mov	r6, r0
 80095ac:	460f      	mov	r7, r1
 80095ae:	b9fb      	cbnz	r3, 80095f0 <_strtod_l+0xb80>
 80095b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095b4:	9014      	str	r0, [sp, #80]	@ 0x50
 80095b6:	9315      	str	r3, [sp, #84]	@ 0x54
 80095b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80095bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80095c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80095c2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80095c6:	1b5b      	subs	r3, r3, r5
 80095c8:	9311      	str	r3, [sp, #68]	@ 0x44
 80095ca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80095ce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80095d2:	f001 fc03 	bl	800addc <__ulp>
 80095d6:	4650      	mov	r0, sl
 80095d8:	ec53 2b10 	vmov	r2, r3, d0
 80095dc:	4659      	mov	r1, fp
 80095de:	f7f7 f80b 	bl	80005f8 <__aeabi_dmul>
 80095e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80095e6:	f7f6 fe51 	bl	800028c <__adddf3>
 80095ea:	4682      	mov	sl, r0
 80095ec:	468b      	mov	fp, r1
 80095ee:	e770      	b.n	80094d2 <_strtod_l+0xa62>
 80095f0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80095f4:	e7e0      	b.n	80095b8 <_strtod_l+0xb48>
 80095f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009630 <_strtod_l+0xbc0>)
 80095f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fc:	f7f7 fa6e 	bl	8000adc <__aeabi_dcmplt>
 8009600:	e798      	b.n	8009534 <_strtod_l+0xac4>
 8009602:	2300      	movs	r3, #0
 8009604:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009606:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009608:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800960a:	6013      	str	r3, [r2, #0]
 800960c:	f7ff ba6d 	b.w	8008aea <_strtod_l+0x7a>
 8009610:	2a65      	cmp	r2, #101	@ 0x65
 8009612:	f43f ab66 	beq.w	8008ce2 <_strtod_l+0x272>
 8009616:	2a45      	cmp	r2, #69	@ 0x45
 8009618:	f43f ab63 	beq.w	8008ce2 <_strtod_l+0x272>
 800961c:	2301      	movs	r3, #1
 800961e:	f7ff bb9e 	b.w	8008d5e <_strtod_l+0x2ee>
 8009622:	bf00      	nop
 8009624:	f3af 8000 	nop.w
 8009628:	ffc00000 	.word	0xffc00000
 800962c:	41dfffff 	.word	0x41dfffff
 8009630:	94a03595 	.word	0x94a03595
 8009634:	3fcfffff 	.word	0x3fcfffff

08009638 <strtof>:
 8009638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800963c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80096fc <strtof+0xc4>
 8009640:	4b29      	ldr	r3, [pc, #164]	@ (80096e8 <strtof+0xb0>)
 8009642:	460a      	mov	r2, r1
 8009644:	ed2d 8b02 	vpush	{d8}
 8009648:	4601      	mov	r1, r0
 800964a:	f8d8 0000 	ldr.w	r0, [r8]
 800964e:	f7ff fa0f 	bl	8008a70 <_strtod_l>
 8009652:	ec55 4b10 	vmov	r4, r5, d0
 8009656:	4622      	mov	r2, r4
 8009658:	462b      	mov	r3, r5
 800965a:	4620      	mov	r0, r4
 800965c:	4629      	mov	r1, r5
 800965e:	f7f7 fa65 	bl	8000b2c <__aeabi_dcmpun>
 8009662:	b190      	cbz	r0, 800968a <strtof+0x52>
 8009664:	2d00      	cmp	r5, #0
 8009666:	4821      	ldr	r0, [pc, #132]	@ (80096ec <strtof+0xb4>)
 8009668:	da09      	bge.n	800967e <strtof+0x46>
 800966a:	f000 fbf9 	bl	8009e60 <nanf>
 800966e:	eeb1 8a40 	vneg.f32	s16, s0
 8009672:	eeb0 0a48 	vmov.f32	s0, s16
 8009676:	ecbd 8b02 	vpop	{d8}
 800967a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800967e:	ecbd 8b02 	vpop	{d8}
 8009682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009686:	f000 bbeb 	b.w	8009e60 <nanf>
 800968a:	4620      	mov	r0, r4
 800968c:	4629      	mov	r1, r5
 800968e:	f7f7 fa83 	bl	8000b98 <__aeabi_d2f>
 8009692:	ee08 0a10 	vmov	s16, r0
 8009696:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80096f0 <strtof+0xb8>
 800969a:	eeb0 7ac8 	vabs.f32	s14, s16
 800969e:	eeb4 7a67 	vcmp.f32	s14, s15
 80096a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a6:	dd11      	ble.n	80096cc <strtof+0x94>
 80096a8:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 80096ac:	4b11      	ldr	r3, [pc, #68]	@ (80096f4 <strtof+0xbc>)
 80096ae:	f04f 32ff 	mov.w	r2, #4294967295
 80096b2:	4620      	mov	r0, r4
 80096b4:	4639      	mov	r1, r7
 80096b6:	f7f7 fa39 	bl	8000b2c <__aeabi_dcmpun>
 80096ba:	b980      	cbnz	r0, 80096de <strtof+0xa6>
 80096bc:	4b0d      	ldr	r3, [pc, #52]	@ (80096f4 <strtof+0xbc>)
 80096be:	f04f 32ff 	mov.w	r2, #4294967295
 80096c2:	4620      	mov	r0, r4
 80096c4:	4639      	mov	r1, r7
 80096c6:	f7f7 fa13 	bl	8000af0 <__aeabi_dcmple>
 80096ca:	b940      	cbnz	r0, 80096de <strtof+0xa6>
 80096cc:	ee18 3a10 	vmov	r3, s16
 80096d0:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80096d4:	d1cd      	bne.n	8009672 <strtof+0x3a>
 80096d6:	4b08      	ldr	r3, [pc, #32]	@ (80096f8 <strtof+0xc0>)
 80096d8:	402b      	ands	r3, r5
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0c9      	beq.n	8009672 <strtof+0x3a>
 80096de:	f8d8 3000 	ldr.w	r3, [r8]
 80096e2:	2222      	movs	r2, #34	@ 0x22
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	e7c4      	b.n	8009672 <strtof+0x3a>
 80096e8:	20000028 	.word	0x20000028
 80096ec:	0800c1a6 	.word	0x0800c1a6
 80096f0:	7f7fffff 	.word	0x7f7fffff
 80096f4:	7fefffff 	.word	0x7fefffff
 80096f8:	7ff00000 	.word	0x7ff00000
 80096fc:	20000194 	.word	0x20000194

08009700 <_strtol_l.constprop.0>:
 8009700:	2b24      	cmp	r3, #36	@ 0x24
 8009702:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009706:	4686      	mov	lr, r0
 8009708:	4690      	mov	r8, r2
 800970a:	d801      	bhi.n	8009710 <_strtol_l.constprop.0+0x10>
 800970c:	2b01      	cmp	r3, #1
 800970e:	d106      	bne.n	800971e <_strtol_l.constprop.0+0x1e>
 8009710:	f000 fb60 	bl	8009dd4 <__errno>
 8009714:	2316      	movs	r3, #22
 8009716:	6003      	str	r3, [r0, #0]
 8009718:	2000      	movs	r0, #0
 800971a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800971e:	4834      	ldr	r0, [pc, #208]	@ (80097f0 <_strtol_l.constprop.0+0xf0>)
 8009720:	460d      	mov	r5, r1
 8009722:	462a      	mov	r2, r5
 8009724:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009728:	5d06      	ldrb	r6, [r0, r4]
 800972a:	f016 0608 	ands.w	r6, r6, #8
 800972e:	d1f8      	bne.n	8009722 <_strtol_l.constprop.0+0x22>
 8009730:	2c2d      	cmp	r4, #45	@ 0x2d
 8009732:	d12d      	bne.n	8009790 <_strtol_l.constprop.0+0x90>
 8009734:	782c      	ldrb	r4, [r5, #0]
 8009736:	2601      	movs	r6, #1
 8009738:	1c95      	adds	r5, r2, #2
 800973a:	f033 0210 	bics.w	r2, r3, #16
 800973e:	d109      	bne.n	8009754 <_strtol_l.constprop.0+0x54>
 8009740:	2c30      	cmp	r4, #48	@ 0x30
 8009742:	d12a      	bne.n	800979a <_strtol_l.constprop.0+0x9a>
 8009744:	782a      	ldrb	r2, [r5, #0]
 8009746:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800974a:	2a58      	cmp	r2, #88	@ 0x58
 800974c:	d125      	bne.n	800979a <_strtol_l.constprop.0+0x9a>
 800974e:	786c      	ldrb	r4, [r5, #1]
 8009750:	2310      	movs	r3, #16
 8009752:	3502      	adds	r5, #2
 8009754:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009758:	f10c 3cff 	add.w	ip, ip, #4294967295
 800975c:	2200      	movs	r2, #0
 800975e:	fbbc f9f3 	udiv	r9, ip, r3
 8009762:	4610      	mov	r0, r2
 8009764:	fb03 ca19 	mls	sl, r3, r9, ip
 8009768:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800976c:	2f09      	cmp	r7, #9
 800976e:	d81b      	bhi.n	80097a8 <_strtol_l.constprop.0+0xa8>
 8009770:	463c      	mov	r4, r7
 8009772:	42a3      	cmp	r3, r4
 8009774:	dd27      	ble.n	80097c6 <_strtol_l.constprop.0+0xc6>
 8009776:	1c57      	adds	r7, r2, #1
 8009778:	d007      	beq.n	800978a <_strtol_l.constprop.0+0x8a>
 800977a:	4581      	cmp	r9, r0
 800977c:	d320      	bcc.n	80097c0 <_strtol_l.constprop.0+0xc0>
 800977e:	d101      	bne.n	8009784 <_strtol_l.constprop.0+0x84>
 8009780:	45a2      	cmp	sl, r4
 8009782:	db1d      	blt.n	80097c0 <_strtol_l.constprop.0+0xc0>
 8009784:	fb00 4003 	mla	r0, r0, r3, r4
 8009788:	2201      	movs	r2, #1
 800978a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800978e:	e7eb      	b.n	8009768 <_strtol_l.constprop.0+0x68>
 8009790:	2c2b      	cmp	r4, #43	@ 0x2b
 8009792:	bf04      	itt	eq
 8009794:	782c      	ldrbeq	r4, [r5, #0]
 8009796:	1c95      	addeq	r5, r2, #2
 8009798:	e7cf      	b.n	800973a <_strtol_l.constprop.0+0x3a>
 800979a:	2b00      	cmp	r3, #0
 800979c:	d1da      	bne.n	8009754 <_strtol_l.constprop.0+0x54>
 800979e:	2c30      	cmp	r4, #48	@ 0x30
 80097a0:	bf0c      	ite	eq
 80097a2:	2308      	moveq	r3, #8
 80097a4:	230a      	movne	r3, #10
 80097a6:	e7d5      	b.n	8009754 <_strtol_l.constprop.0+0x54>
 80097a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80097ac:	2f19      	cmp	r7, #25
 80097ae:	d801      	bhi.n	80097b4 <_strtol_l.constprop.0+0xb4>
 80097b0:	3c37      	subs	r4, #55	@ 0x37
 80097b2:	e7de      	b.n	8009772 <_strtol_l.constprop.0+0x72>
 80097b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80097b8:	2f19      	cmp	r7, #25
 80097ba:	d804      	bhi.n	80097c6 <_strtol_l.constprop.0+0xc6>
 80097bc:	3c57      	subs	r4, #87	@ 0x57
 80097be:	e7d8      	b.n	8009772 <_strtol_l.constprop.0+0x72>
 80097c0:	f04f 32ff 	mov.w	r2, #4294967295
 80097c4:	e7e1      	b.n	800978a <_strtol_l.constprop.0+0x8a>
 80097c6:	1c53      	adds	r3, r2, #1
 80097c8:	d108      	bne.n	80097dc <_strtol_l.constprop.0+0xdc>
 80097ca:	2322      	movs	r3, #34	@ 0x22
 80097cc:	f8ce 3000 	str.w	r3, [lr]
 80097d0:	4660      	mov	r0, ip
 80097d2:	f1b8 0f00 	cmp.w	r8, #0
 80097d6:	d0a0      	beq.n	800971a <_strtol_l.constprop.0+0x1a>
 80097d8:	1e69      	subs	r1, r5, #1
 80097da:	e006      	b.n	80097ea <_strtol_l.constprop.0+0xea>
 80097dc:	b106      	cbz	r6, 80097e0 <_strtol_l.constprop.0+0xe0>
 80097de:	4240      	negs	r0, r0
 80097e0:	f1b8 0f00 	cmp.w	r8, #0
 80097e4:	d099      	beq.n	800971a <_strtol_l.constprop.0+0x1a>
 80097e6:	2a00      	cmp	r2, #0
 80097e8:	d1f6      	bne.n	80097d8 <_strtol_l.constprop.0+0xd8>
 80097ea:	f8c8 1000 	str.w	r1, [r8]
 80097ee:	e794      	b.n	800971a <_strtol_l.constprop.0+0x1a>
 80097f0:	0800be51 	.word	0x0800be51

080097f4 <strtol>:
 80097f4:	4613      	mov	r3, r2
 80097f6:	460a      	mov	r2, r1
 80097f8:	4601      	mov	r1, r0
 80097fa:	4802      	ldr	r0, [pc, #8]	@ (8009804 <strtol+0x10>)
 80097fc:	6800      	ldr	r0, [r0, #0]
 80097fe:	f7ff bf7f 	b.w	8009700 <_strtol_l.constprop.0>
 8009802:	bf00      	nop
 8009804:	20000194 	.word	0x20000194

08009808 <std>:
 8009808:	2300      	movs	r3, #0
 800980a:	b510      	push	{r4, lr}
 800980c:	4604      	mov	r4, r0
 800980e:	e9c0 3300 	strd	r3, r3, [r0]
 8009812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009816:	6083      	str	r3, [r0, #8]
 8009818:	8181      	strh	r1, [r0, #12]
 800981a:	6643      	str	r3, [r0, #100]	@ 0x64
 800981c:	81c2      	strh	r2, [r0, #14]
 800981e:	6183      	str	r3, [r0, #24]
 8009820:	4619      	mov	r1, r3
 8009822:	2208      	movs	r2, #8
 8009824:	305c      	adds	r0, #92	@ 0x5c
 8009826:	f000 fa1f 	bl	8009c68 <memset>
 800982a:	4b0d      	ldr	r3, [pc, #52]	@ (8009860 <std+0x58>)
 800982c:	6263      	str	r3, [r4, #36]	@ 0x24
 800982e:	4b0d      	ldr	r3, [pc, #52]	@ (8009864 <std+0x5c>)
 8009830:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009832:	4b0d      	ldr	r3, [pc, #52]	@ (8009868 <std+0x60>)
 8009834:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009836:	4b0d      	ldr	r3, [pc, #52]	@ (800986c <std+0x64>)
 8009838:	6323      	str	r3, [r4, #48]	@ 0x30
 800983a:	4b0d      	ldr	r3, [pc, #52]	@ (8009870 <std+0x68>)
 800983c:	6224      	str	r4, [r4, #32]
 800983e:	429c      	cmp	r4, r3
 8009840:	d006      	beq.n	8009850 <std+0x48>
 8009842:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009846:	4294      	cmp	r4, r2
 8009848:	d002      	beq.n	8009850 <std+0x48>
 800984a:	33d0      	adds	r3, #208	@ 0xd0
 800984c:	429c      	cmp	r4, r3
 800984e:	d105      	bne.n	800985c <std+0x54>
 8009850:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009858:	f000 bae6 	b.w	8009e28 <__retarget_lock_init_recursive>
 800985c:	bd10      	pop	{r4, pc}
 800985e:	bf00      	nop
 8009860:	08009a49 	.word	0x08009a49
 8009864:	08009a6b 	.word	0x08009a6b
 8009868:	08009aa3 	.word	0x08009aa3
 800986c:	08009ac7 	.word	0x08009ac7
 8009870:	20004d84 	.word	0x20004d84

08009874 <stdio_exit_handler>:
 8009874:	4a02      	ldr	r2, [pc, #8]	@ (8009880 <stdio_exit_handler+0xc>)
 8009876:	4903      	ldr	r1, [pc, #12]	@ (8009884 <stdio_exit_handler+0x10>)
 8009878:	4803      	ldr	r0, [pc, #12]	@ (8009888 <stdio_exit_handler+0x14>)
 800987a:	f000 b869 	b.w	8009950 <_fwalk_sglue>
 800987e:	bf00      	nop
 8009880:	2000001c 	.word	0x2000001c
 8009884:	0800b745 	.word	0x0800b745
 8009888:	20000198 	.word	0x20000198

0800988c <cleanup_stdio>:
 800988c:	6841      	ldr	r1, [r0, #4]
 800988e:	4b0c      	ldr	r3, [pc, #48]	@ (80098c0 <cleanup_stdio+0x34>)
 8009890:	4299      	cmp	r1, r3
 8009892:	b510      	push	{r4, lr}
 8009894:	4604      	mov	r4, r0
 8009896:	d001      	beq.n	800989c <cleanup_stdio+0x10>
 8009898:	f001 ff54 	bl	800b744 <_fflush_r>
 800989c:	68a1      	ldr	r1, [r4, #8]
 800989e:	4b09      	ldr	r3, [pc, #36]	@ (80098c4 <cleanup_stdio+0x38>)
 80098a0:	4299      	cmp	r1, r3
 80098a2:	d002      	beq.n	80098aa <cleanup_stdio+0x1e>
 80098a4:	4620      	mov	r0, r4
 80098a6:	f001 ff4d 	bl	800b744 <_fflush_r>
 80098aa:	68e1      	ldr	r1, [r4, #12]
 80098ac:	4b06      	ldr	r3, [pc, #24]	@ (80098c8 <cleanup_stdio+0x3c>)
 80098ae:	4299      	cmp	r1, r3
 80098b0:	d004      	beq.n	80098bc <cleanup_stdio+0x30>
 80098b2:	4620      	mov	r0, r4
 80098b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098b8:	f001 bf44 	b.w	800b744 <_fflush_r>
 80098bc:	bd10      	pop	{r4, pc}
 80098be:	bf00      	nop
 80098c0:	20004d84 	.word	0x20004d84
 80098c4:	20004dec 	.word	0x20004dec
 80098c8:	20004e54 	.word	0x20004e54

080098cc <global_stdio_init.part.0>:
 80098cc:	b510      	push	{r4, lr}
 80098ce:	4b0b      	ldr	r3, [pc, #44]	@ (80098fc <global_stdio_init.part.0+0x30>)
 80098d0:	4c0b      	ldr	r4, [pc, #44]	@ (8009900 <global_stdio_init.part.0+0x34>)
 80098d2:	4a0c      	ldr	r2, [pc, #48]	@ (8009904 <global_stdio_init.part.0+0x38>)
 80098d4:	601a      	str	r2, [r3, #0]
 80098d6:	4620      	mov	r0, r4
 80098d8:	2200      	movs	r2, #0
 80098da:	2104      	movs	r1, #4
 80098dc:	f7ff ff94 	bl	8009808 <std>
 80098e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80098e4:	2201      	movs	r2, #1
 80098e6:	2109      	movs	r1, #9
 80098e8:	f7ff ff8e 	bl	8009808 <std>
 80098ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098f0:	2202      	movs	r2, #2
 80098f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098f6:	2112      	movs	r1, #18
 80098f8:	f7ff bf86 	b.w	8009808 <std>
 80098fc:	20004ebc 	.word	0x20004ebc
 8009900:	20004d84 	.word	0x20004d84
 8009904:	08009875 	.word	0x08009875

08009908 <__sfp_lock_acquire>:
 8009908:	4801      	ldr	r0, [pc, #4]	@ (8009910 <__sfp_lock_acquire+0x8>)
 800990a:	f000 ba8e 	b.w	8009e2a <__retarget_lock_acquire_recursive>
 800990e:	bf00      	nop
 8009910:	20004ec5 	.word	0x20004ec5

08009914 <__sfp_lock_release>:
 8009914:	4801      	ldr	r0, [pc, #4]	@ (800991c <__sfp_lock_release+0x8>)
 8009916:	f000 ba89 	b.w	8009e2c <__retarget_lock_release_recursive>
 800991a:	bf00      	nop
 800991c:	20004ec5 	.word	0x20004ec5

08009920 <__sinit>:
 8009920:	b510      	push	{r4, lr}
 8009922:	4604      	mov	r4, r0
 8009924:	f7ff fff0 	bl	8009908 <__sfp_lock_acquire>
 8009928:	6a23      	ldr	r3, [r4, #32]
 800992a:	b11b      	cbz	r3, 8009934 <__sinit+0x14>
 800992c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009930:	f7ff bff0 	b.w	8009914 <__sfp_lock_release>
 8009934:	4b04      	ldr	r3, [pc, #16]	@ (8009948 <__sinit+0x28>)
 8009936:	6223      	str	r3, [r4, #32]
 8009938:	4b04      	ldr	r3, [pc, #16]	@ (800994c <__sinit+0x2c>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1f5      	bne.n	800992c <__sinit+0xc>
 8009940:	f7ff ffc4 	bl	80098cc <global_stdio_init.part.0>
 8009944:	e7f2      	b.n	800992c <__sinit+0xc>
 8009946:	bf00      	nop
 8009948:	0800988d 	.word	0x0800988d
 800994c:	20004ebc 	.word	0x20004ebc

08009950 <_fwalk_sglue>:
 8009950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009954:	4607      	mov	r7, r0
 8009956:	4688      	mov	r8, r1
 8009958:	4614      	mov	r4, r2
 800995a:	2600      	movs	r6, #0
 800995c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009960:	f1b9 0901 	subs.w	r9, r9, #1
 8009964:	d505      	bpl.n	8009972 <_fwalk_sglue+0x22>
 8009966:	6824      	ldr	r4, [r4, #0]
 8009968:	2c00      	cmp	r4, #0
 800996a:	d1f7      	bne.n	800995c <_fwalk_sglue+0xc>
 800996c:	4630      	mov	r0, r6
 800996e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009972:	89ab      	ldrh	r3, [r5, #12]
 8009974:	2b01      	cmp	r3, #1
 8009976:	d907      	bls.n	8009988 <_fwalk_sglue+0x38>
 8009978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800997c:	3301      	adds	r3, #1
 800997e:	d003      	beq.n	8009988 <_fwalk_sglue+0x38>
 8009980:	4629      	mov	r1, r5
 8009982:	4638      	mov	r0, r7
 8009984:	47c0      	blx	r8
 8009986:	4306      	orrs	r6, r0
 8009988:	3568      	adds	r5, #104	@ 0x68
 800998a:	e7e9      	b.n	8009960 <_fwalk_sglue+0x10>

0800998c <_puts_r>:
 800998c:	6a03      	ldr	r3, [r0, #32]
 800998e:	b570      	push	{r4, r5, r6, lr}
 8009990:	6884      	ldr	r4, [r0, #8]
 8009992:	4605      	mov	r5, r0
 8009994:	460e      	mov	r6, r1
 8009996:	b90b      	cbnz	r3, 800999c <_puts_r+0x10>
 8009998:	f7ff ffc2 	bl	8009920 <__sinit>
 800999c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800999e:	07db      	lsls	r3, r3, #31
 80099a0:	d405      	bmi.n	80099ae <_puts_r+0x22>
 80099a2:	89a3      	ldrh	r3, [r4, #12]
 80099a4:	0598      	lsls	r0, r3, #22
 80099a6:	d402      	bmi.n	80099ae <_puts_r+0x22>
 80099a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099aa:	f000 fa3e 	bl	8009e2a <__retarget_lock_acquire_recursive>
 80099ae:	89a3      	ldrh	r3, [r4, #12]
 80099b0:	0719      	lsls	r1, r3, #28
 80099b2:	d502      	bpl.n	80099ba <_puts_r+0x2e>
 80099b4:	6923      	ldr	r3, [r4, #16]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d135      	bne.n	8009a26 <_puts_r+0x9a>
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f000 f8fd 	bl	8009bbc <__swsetup_r>
 80099c2:	b380      	cbz	r0, 8009a26 <_puts_r+0x9a>
 80099c4:	f04f 35ff 	mov.w	r5, #4294967295
 80099c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099ca:	07da      	lsls	r2, r3, #31
 80099cc:	d405      	bmi.n	80099da <_puts_r+0x4e>
 80099ce:	89a3      	ldrh	r3, [r4, #12]
 80099d0:	059b      	lsls	r3, r3, #22
 80099d2:	d402      	bmi.n	80099da <_puts_r+0x4e>
 80099d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099d6:	f000 fa29 	bl	8009e2c <__retarget_lock_release_recursive>
 80099da:	4628      	mov	r0, r5
 80099dc:	bd70      	pop	{r4, r5, r6, pc}
 80099de:	2b00      	cmp	r3, #0
 80099e0:	da04      	bge.n	80099ec <_puts_r+0x60>
 80099e2:	69a2      	ldr	r2, [r4, #24]
 80099e4:	429a      	cmp	r2, r3
 80099e6:	dc17      	bgt.n	8009a18 <_puts_r+0x8c>
 80099e8:	290a      	cmp	r1, #10
 80099ea:	d015      	beq.n	8009a18 <_puts_r+0x8c>
 80099ec:	6823      	ldr	r3, [r4, #0]
 80099ee:	1c5a      	adds	r2, r3, #1
 80099f0:	6022      	str	r2, [r4, #0]
 80099f2:	7019      	strb	r1, [r3, #0]
 80099f4:	68a3      	ldr	r3, [r4, #8]
 80099f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80099fa:	3b01      	subs	r3, #1
 80099fc:	60a3      	str	r3, [r4, #8]
 80099fe:	2900      	cmp	r1, #0
 8009a00:	d1ed      	bne.n	80099de <_puts_r+0x52>
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	da11      	bge.n	8009a2a <_puts_r+0x9e>
 8009a06:	4622      	mov	r2, r4
 8009a08:	210a      	movs	r1, #10
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	f000 f898 	bl	8009b40 <__swbuf_r>
 8009a10:	3001      	adds	r0, #1
 8009a12:	d0d7      	beq.n	80099c4 <_puts_r+0x38>
 8009a14:	250a      	movs	r5, #10
 8009a16:	e7d7      	b.n	80099c8 <_puts_r+0x3c>
 8009a18:	4622      	mov	r2, r4
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f000 f890 	bl	8009b40 <__swbuf_r>
 8009a20:	3001      	adds	r0, #1
 8009a22:	d1e7      	bne.n	80099f4 <_puts_r+0x68>
 8009a24:	e7ce      	b.n	80099c4 <_puts_r+0x38>
 8009a26:	3e01      	subs	r6, #1
 8009a28:	e7e4      	b.n	80099f4 <_puts_r+0x68>
 8009a2a:	6823      	ldr	r3, [r4, #0]
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	6022      	str	r2, [r4, #0]
 8009a30:	220a      	movs	r2, #10
 8009a32:	701a      	strb	r2, [r3, #0]
 8009a34:	e7ee      	b.n	8009a14 <_puts_r+0x88>
	...

08009a38 <puts>:
 8009a38:	4b02      	ldr	r3, [pc, #8]	@ (8009a44 <puts+0xc>)
 8009a3a:	4601      	mov	r1, r0
 8009a3c:	6818      	ldr	r0, [r3, #0]
 8009a3e:	f7ff bfa5 	b.w	800998c <_puts_r>
 8009a42:	bf00      	nop
 8009a44:	20000194 	.word	0x20000194

08009a48 <__sread>:
 8009a48:	b510      	push	{r4, lr}
 8009a4a:	460c      	mov	r4, r1
 8009a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a50:	f000 f99c 	bl	8009d8c <_read_r>
 8009a54:	2800      	cmp	r0, #0
 8009a56:	bfab      	itete	ge
 8009a58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009a5a:	89a3      	ldrhlt	r3, [r4, #12]
 8009a5c:	181b      	addge	r3, r3, r0
 8009a5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009a62:	bfac      	ite	ge
 8009a64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009a66:	81a3      	strhlt	r3, [r4, #12]
 8009a68:	bd10      	pop	{r4, pc}

08009a6a <__swrite>:
 8009a6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a6e:	461f      	mov	r7, r3
 8009a70:	898b      	ldrh	r3, [r1, #12]
 8009a72:	05db      	lsls	r3, r3, #23
 8009a74:	4605      	mov	r5, r0
 8009a76:	460c      	mov	r4, r1
 8009a78:	4616      	mov	r6, r2
 8009a7a:	d505      	bpl.n	8009a88 <__swrite+0x1e>
 8009a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a80:	2302      	movs	r3, #2
 8009a82:	2200      	movs	r2, #0
 8009a84:	f000 f970 	bl	8009d68 <_lseek_r>
 8009a88:	89a3      	ldrh	r3, [r4, #12]
 8009a8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a92:	81a3      	strh	r3, [r4, #12]
 8009a94:	4632      	mov	r2, r6
 8009a96:	463b      	mov	r3, r7
 8009a98:	4628      	mov	r0, r5
 8009a9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a9e:	f000 b987 	b.w	8009db0 <_write_r>

08009aa2 <__sseek>:
 8009aa2:	b510      	push	{r4, lr}
 8009aa4:	460c      	mov	r4, r1
 8009aa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aaa:	f000 f95d 	bl	8009d68 <_lseek_r>
 8009aae:	1c43      	adds	r3, r0, #1
 8009ab0:	89a3      	ldrh	r3, [r4, #12]
 8009ab2:	bf15      	itete	ne
 8009ab4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009ab6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009aba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009abe:	81a3      	strheq	r3, [r4, #12]
 8009ac0:	bf18      	it	ne
 8009ac2:	81a3      	strhne	r3, [r4, #12]
 8009ac4:	bd10      	pop	{r4, pc}

08009ac6 <__sclose>:
 8009ac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aca:	f000 b8e7 	b.w	8009c9c <_close_r>

08009ace <_vsniprintf_r>:
 8009ace:	b530      	push	{r4, r5, lr}
 8009ad0:	4614      	mov	r4, r2
 8009ad2:	2c00      	cmp	r4, #0
 8009ad4:	b09b      	sub	sp, #108	@ 0x6c
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	461a      	mov	r2, r3
 8009ada:	da05      	bge.n	8009ae8 <_vsniprintf_r+0x1a>
 8009adc:	238b      	movs	r3, #139	@ 0x8b
 8009ade:	6003      	str	r3, [r0, #0]
 8009ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae4:	b01b      	add	sp, #108	@ 0x6c
 8009ae6:	bd30      	pop	{r4, r5, pc}
 8009ae8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009aec:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009af0:	bf14      	ite	ne
 8009af2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009af6:	4623      	moveq	r3, r4
 8009af8:	9302      	str	r3, [sp, #8]
 8009afa:	9305      	str	r3, [sp, #20]
 8009afc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009b00:	9100      	str	r1, [sp, #0]
 8009b02:	9104      	str	r1, [sp, #16]
 8009b04:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009b08:	4669      	mov	r1, sp
 8009b0a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009b0c:	f001 fb0c 	bl	800b128 <_svfiprintf_r>
 8009b10:	1c43      	adds	r3, r0, #1
 8009b12:	bfbc      	itt	lt
 8009b14:	238b      	movlt	r3, #139	@ 0x8b
 8009b16:	602b      	strlt	r3, [r5, #0]
 8009b18:	2c00      	cmp	r4, #0
 8009b1a:	d0e3      	beq.n	8009ae4 <_vsniprintf_r+0x16>
 8009b1c:	9b00      	ldr	r3, [sp, #0]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	701a      	strb	r2, [r3, #0]
 8009b22:	e7df      	b.n	8009ae4 <_vsniprintf_r+0x16>

08009b24 <vsniprintf>:
 8009b24:	b507      	push	{r0, r1, r2, lr}
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	4613      	mov	r3, r2
 8009b2a:	460a      	mov	r2, r1
 8009b2c:	4601      	mov	r1, r0
 8009b2e:	4803      	ldr	r0, [pc, #12]	@ (8009b3c <vsniprintf+0x18>)
 8009b30:	6800      	ldr	r0, [r0, #0]
 8009b32:	f7ff ffcc 	bl	8009ace <_vsniprintf_r>
 8009b36:	b003      	add	sp, #12
 8009b38:	f85d fb04 	ldr.w	pc, [sp], #4
 8009b3c:	20000194 	.word	0x20000194

08009b40 <__swbuf_r>:
 8009b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b42:	460e      	mov	r6, r1
 8009b44:	4614      	mov	r4, r2
 8009b46:	4605      	mov	r5, r0
 8009b48:	b118      	cbz	r0, 8009b52 <__swbuf_r+0x12>
 8009b4a:	6a03      	ldr	r3, [r0, #32]
 8009b4c:	b90b      	cbnz	r3, 8009b52 <__swbuf_r+0x12>
 8009b4e:	f7ff fee7 	bl	8009920 <__sinit>
 8009b52:	69a3      	ldr	r3, [r4, #24]
 8009b54:	60a3      	str	r3, [r4, #8]
 8009b56:	89a3      	ldrh	r3, [r4, #12]
 8009b58:	071a      	lsls	r2, r3, #28
 8009b5a:	d501      	bpl.n	8009b60 <__swbuf_r+0x20>
 8009b5c:	6923      	ldr	r3, [r4, #16]
 8009b5e:	b943      	cbnz	r3, 8009b72 <__swbuf_r+0x32>
 8009b60:	4621      	mov	r1, r4
 8009b62:	4628      	mov	r0, r5
 8009b64:	f000 f82a 	bl	8009bbc <__swsetup_r>
 8009b68:	b118      	cbz	r0, 8009b72 <__swbuf_r+0x32>
 8009b6a:	f04f 37ff 	mov.w	r7, #4294967295
 8009b6e:	4638      	mov	r0, r7
 8009b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b72:	6823      	ldr	r3, [r4, #0]
 8009b74:	6922      	ldr	r2, [r4, #16]
 8009b76:	1a98      	subs	r0, r3, r2
 8009b78:	6963      	ldr	r3, [r4, #20]
 8009b7a:	b2f6      	uxtb	r6, r6
 8009b7c:	4283      	cmp	r3, r0
 8009b7e:	4637      	mov	r7, r6
 8009b80:	dc05      	bgt.n	8009b8e <__swbuf_r+0x4e>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4628      	mov	r0, r5
 8009b86:	f001 fddd 	bl	800b744 <_fflush_r>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	d1ed      	bne.n	8009b6a <__swbuf_r+0x2a>
 8009b8e:	68a3      	ldr	r3, [r4, #8]
 8009b90:	3b01      	subs	r3, #1
 8009b92:	60a3      	str	r3, [r4, #8]
 8009b94:	6823      	ldr	r3, [r4, #0]
 8009b96:	1c5a      	adds	r2, r3, #1
 8009b98:	6022      	str	r2, [r4, #0]
 8009b9a:	701e      	strb	r6, [r3, #0]
 8009b9c:	6962      	ldr	r2, [r4, #20]
 8009b9e:	1c43      	adds	r3, r0, #1
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d004      	beq.n	8009bae <__swbuf_r+0x6e>
 8009ba4:	89a3      	ldrh	r3, [r4, #12]
 8009ba6:	07db      	lsls	r3, r3, #31
 8009ba8:	d5e1      	bpl.n	8009b6e <__swbuf_r+0x2e>
 8009baa:	2e0a      	cmp	r6, #10
 8009bac:	d1df      	bne.n	8009b6e <__swbuf_r+0x2e>
 8009bae:	4621      	mov	r1, r4
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	f001 fdc7 	bl	800b744 <_fflush_r>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	d0d9      	beq.n	8009b6e <__swbuf_r+0x2e>
 8009bba:	e7d6      	b.n	8009b6a <__swbuf_r+0x2a>

08009bbc <__swsetup_r>:
 8009bbc:	b538      	push	{r3, r4, r5, lr}
 8009bbe:	4b29      	ldr	r3, [pc, #164]	@ (8009c64 <__swsetup_r+0xa8>)
 8009bc0:	4605      	mov	r5, r0
 8009bc2:	6818      	ldr	r0, [r3, #0]
 8009bc4:	460c      	mov	r4, r1
 8009bc6:	b118      	cbz	r0, 8009bd0 <__swsetup_r+0x14>
 8009bc8:	6a03      	ldr	r3, [r0, #32]
 8009bca:	b90b      	cbnz	r3, 8009bd0 <__swsetup_r+0x14>
 8009bcc:	f7ff fea8 	bl	8009920 <__sinit>
 8009bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd4:	0719      	lsls	r1, r3, #28
 8009bd6:	d422      	bmi.n	8009c1e <__swsetup_r+0x62>
 8009bd8:	06da      	lsls	r2, r3, #27
 8009bda:	d407      	bmi.n	8009bec <__swsetup_r+0x30>
 8009bdc:	2209      	movs	r2, #9
 8009bde:	602a      	str	r2, [r5, #0]
 8009be0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009be4:	81a3      	strh	r3, [r4, #12]
 8009be6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bea:	e033      	b.n	8009c54 <__swsetup_r+0x98>
 8009bec:	0758      	lsls	r0, r3, #29
 8009bee:	d512      	bpl.n	8009c16 <__swsetup_r+0x5a>
 8009bf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bf2:	b141      	cbz	r1, 8009c06 <__swsetup_r+0x4a>
 8009bf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bf8:	4299      	cmp	r1, r3
 8009bfa:	d002      	beq.n	8009c02 <__swsetup_r+0x46>
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	f000 f935 	bl	8009e6c <_free_r>
 8009c02:	2300      	movs	r3, #0
 8009c04:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c06:	89a3      	ldrh	r3, [r4, #12]
 8009c08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	2300      	movs	r3, #0
 8009c10:	6063      	str	r3, [r4, #4]
 8009c12:	6923      	ldr	r3, [r4, #16]
 8009c14:	6023      	str	r3, [r4, #0]
 8009c16:	89a3      	ldrh	r3, [r4, #12]
 8009c18:	f043 0308 	orr.w	r3, r3, #8
 8009c1c:	81a3      	strh	r3, [r4, #12]
 8009c1e:	6923      	ldr	r3, [r4, #16]
 8009c20:	b94b      	cbnz	r3, 8009c36 <__swsetup_r+0x7a>
 8009c22:	89a3      	ldrh	r3, [r4, #12]
 8009c24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c2c:	d003      	beq.n	8009c36 <__swsetup_r+0x7a>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4628      	mov	r0, r5
 8009c32:	f001 fdd5 	bl	800b7e0 <__smakebuf_r>
 8009c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c3a:	f013 0201 	ands.w	r2, r3, #1
 8009c3e:	d00a      	beq.n	8009c56 <__swsetup_r+0x9a>
 8009c40:	2200      	movs	r2, #0
 8009c42:	60a2      	str	r2, [r4, #8]
 8009c44:	6962      	ldr	r2, [r4, #20]
 8009c46:	4252      	negs	r2, r2
 8009c48:	61a2      	str	r2, [r4, #24]
 8009c4a:	6922      	ldr	r2, [r4, #16]
 8009c4c:	b942      	cbnz	r2, 8009c60 <__swsetup_r+0xa4>
 8009c4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c52:	d1c5      	bne.n	8009be0 <__swsetup_r+0x24>
 8009c54:	bd38      	pop	{r3, r4, r5, pc}
 8009c56:	0799      	lsls	r1, r3, #30
 8009c58:	bf58      	it	pl
 8009c5a:	6962      	ldrpl	r2, [r4, #20]
 8009c5c:	60a2      	str	r2, [r4, #8]
 8009c5e:	e7f4      	b.n	8009c4a <__swsetup_r+0x8e>
 8009c60:	2000      	movs	r0, #0
 8009c62:	e7f7      	b.n	8009c54 <__swsetup_r+0x98>
 8009c64:	20000194 	.word	0x20000194

08009c68 <memset>:
 8009c68:	4402      	add	r2, r0
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d100      	bne.n	8009c72 <memset+0xa>
 8009c70:	4770      	bx	lr
 8009c72:	f803 1b01 	strb.w	r1, [r3], #1
 8009c76:	e7f9      	b.n	8009c6c <memset+0x4>

08009c78 <strncmp>:
 8009c78:	b510      	push	{r4, lr}
 8009c7a:	b16a      	cbz	r2, 8009c98 <strncmp+0x20>
 8009c7c:	3901      	subs	r1, #1
 8009c7e:	1884      	adds	r4, r0, r2
 8009c80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c84:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d103      	bne.n	8009c94 <strncmp+0x1c>
 8009c8c:	42a0      	cmp	r0, r4
 8009c8e:	d001      	beq.n	8009c94 <strncmp+0x1c>
 8009c90:	2a00      	cmp	r2, #0
 8009c92:	d1f5      	bne.n	8009c80 <strncmp+0x8>
 8009c94:	1ad0      	subs	r0, r2, r3
 8009c96:	bd10      	pop	{r4, pc}
 8009c98:	4610      	mov	r0, r2
 8009c9a:	e7fc      	b.n	8009c96 <strncmp+0x1e>

08009c9c <_close_r>:
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	4d06      	ldr	r5, [pc, #24]	@ (8009cb8 <_close_r+0x1c>)
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	4608      	mov	r0, r1
 8009ca6:	602b      	str	r3, [r5, #0]
 8009ca8:	f7f8 fb02 	bl	80022b0 <_close>
 8009cac:	1c43      	adds	r3, r0, #1
 8009cae:	d102      	bne.n	8009cb6 <_close_r+0x1a>
 8009cb0:	682b      	ldr	r3, [r5, #0]
 8009cb2:	b103      	cbz	r3, 8009cb6 <_close_r+0x1a>
 8009cb4:	6023      	str	r3, [r4, #0]
 8009cb6:	bd38      	pop	{r3, r4, r5, pc}
 8009cb8:	20004ec0 	.word	0x20004ec0

08009cbc <_reclaim_reent>:
 8009cbc:	4b29      	ldr	r3, [pc, #164]	@ (8009d64 <_reclaim_reent+0xa8>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4283      	cmp	r3, r0
 8009cc2:	b570      	push	{r4, r5, r6, lr}
 8009cc4:	4604      	mov	r4, r0
 8009cc6:	d04b      	beq.n	8009d60 <_reclaim_reent+0xa4>
 8009cc8:	69c3      	ldr	r3, [r0, #28]
 8009cca:	b1ab      	cbz	r3, 8009cf8 <_reclaim_reent+0x3c>
 8009ccc:	68db      	ldr	r3, [r3, #12]
 8009cce:	b16b      	cbz	r3, 8009cec <_reclaim_reent+0x30>
 8009cd0:	2500      	movs	r5, #0
 8009cd2:	69e3      	ldr	r3, [r4, #28]
 8009cd4:	68db      	ldr	r3, [r3, #12]
 8009cd6:	5959      	ldr	r1, [r3, r5]
 8009cd8:	2900      	cmp	r1, #0
 8009cda:	d13b      	bne.n	8009d54 <_reclaim_reent+0x98>
 8009cdc:	3504      	adds	r5, #4
 8009cde:	2d80      	cmp	r5, #128	@ 0x80
 8009ce0:	d1f7      	bne.n	8009cd2 <_reclaim_reent+0x16>
 8009ce2:	69e3      	ldr	r3, [r4, #28]
 8009ce4:	4620      	mov	r0, r4
 8009ce6:	68d9      	ldr	r1, [r3, #12]
 8009ce8:	f000 f8c0 	bl	8009e6c <_free_r>
 8009cec:	69e3      	ldr	r3, [r4, #28]
 8009cee:	6819      	ldr	r1, [r3, #0]
 8009cf0:	b111      	cbz	r1, 8009cf8 <_reclaim_reent+0x3c>
 8009cf2:	4620      	mov	r0, r4
 8009cf4:	f000 f8ba 	bl	8009e6c <_free_r>
 8009cf8:	6961      	ldr	r1, [r4, #20]
 8009cfa:	b111      	cbz	r1, 8009d02 <_reclaim_reent+0x46>
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	f000 f8b5 	bl	8009e6c <_free_r>
 8009d02:	69e1      	ldr	r1, [r4, #28]
 8009d04:	b111      	cbz	r1, 8009d0c <_reclaim_reent+0x50>
 8009d06:	4620      	mov	r0, r4
 8009d08:	f000 f8b0 	bl	8009e6c <_free_r>
 8009d0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009d0e:	b111      	cbz	r1, 8009d16 <_reclaim_reent+0x5a>
 8009d10:	4620      	mov	r0, r4
 8009d12:	f000 f8ab 	bl	8009e6c <_free_r>
 8009d16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d18:	b111      	cbz	r1, 8009d20 <_reclaim_reent+0x64>
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f000 f8a6 	bl	8009e6c <_free_r>
 8009d20:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009d22:	b111      	cbz	r1, 8009d2a <_reclaim_reent+0x6e>
 8009d24:	4620      	mov	r0, r4
 8009d26:	f000 f8a1 	bl	8009e6c <_free_r>
 8009d2a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009d2c:	b111      	cbz	r1, 8009d34 <_reclaim_reent+0x78>
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f000 f89c 	bl	8009e6c <_free_r>
 8009d34:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009d36:	b111      	cbz	r1, 8009d3e <_reclaim_reent+0x82>
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f000 f897 	bl	8009e6c <_free_r>
 8009d3e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009d40:	b111      	cbz	r1, 8009d48 <_reclaim_reent+0x8c>
 8009d42:	4620      	mov	r0, r4
 8009d44:	f000 f892 	bl	8009e6c <_free_r>
 8009d48:	6a23      	ldr	r3, [r4, #32]
 8009d4a:	b14b      	cbz	r3, 8009d60 <_reclaim_reent+0xa4>
 8009d4c:	4620      	mov	r0, r4
 8009d4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009d52:	4718      	bx	r3
 8009d54:	680e      	ldr	r6, [r1, #0]
 8009d56:	4620      	mov	r0, r4
 8009d58:	f000 f888 	bl	8009e6c <_free_r>
 8009d5c:	4631      	mov	r1, r6
 8009d5e:	e7bb      	b.n	8009cd8 <_reclaim_reent+0x1c>
 8009d60:	bd70      	pop	{r4, r5, r6, pc}
 8009d62:	bf00      	nop
 8009d64:	20000194 	.word	0x20000194

08009d68 <_lseek_r>:
 8009d68:	b538      	push	{r3, r4, r5, lr}
 8009d6a:	4d07      	ldr	r5, [pc, #28]	@ (8009d88 <_lseek_r+0x20>)
 8009d6c:	4604      	mov	r4, r0
 8009d6e:	4608      	mov	r0, r1
 8009d70:	4611      	mov	r1, r2
 8009d72:	2200      	movs	r2, #0
 8009d74:	602a      	str	r2, [r5, #0]
 8009d76:	461a      	mov	r2, r3
 8009d78:	f7f8 fac1 	bl	80022fe <_lseek>
 8009d7c:	1c43      	adds	r3, r0, #1
 8009d7e:	d102      	bne.n	8009d86 <_lseek_r+0x1e>
 8009d80:	682b      	ldr	r3, [r5, #0]
 8009d82:	b103      	cbz	r3, 8009d86 <_lseek_r+0x1e>
 8009d84:	6023      	str	r3, [r4, #0]
 8009d86:	bd38      	pop	{r3, r4, r5, pc}
 8009d88:	20004ec0 	.word	0x20004ec0

08009d8c <_read_r>:
 8009d8c:	b538      	push	{r3, r4, r5, lr}
 8009d8e:	4d07      	ldr	r5, [pc, #28]	@ (8009dac <_read_r+0x20>)
 8009d90:	4604      	mov	r4, r0
 8009d92:	4608      	mov	r0, r1
 8009d94:	4611      	mov	r1, r2
 8009d96:	2200      	movs	r2, #0
 8009d98:	602a      	str	r2, [r5, #0]
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	f7f8 fa6b 	bl	8002276 <_read>
 8009da0:	1c43      	adds	r3, r0, #1
 8009da2:	d102      	bne.n	8009daa <_read_r+0x1e>
 8009da4:	682b      	ldr	r3, [r5, #0]
 8009da6:	b103      	cbz	r3, 8009daa <_read_r+0x1e>
 8009da8:	6023      	str	r3, [r4, #0]
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	20004ec0 	.word	0x20004ec0

08009db0 <_write_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	4d07      	ldr	r5, [pc, #28]	@ (8009dd0 <_write_r+0x20>)
 8009db4:	4604      	mov	r4, r0
 8009db6:	4608      	mov	r0, r1
 8009db8:	4611      	mov	r1, r2
 8009dba:	2200      	movs	r2, #0
 8009dbc:	602a      	str	r2, [r5, #0]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	f7f7 fdda 	bl	8001978 <_write>
 8009dc4:	1c43      	adds	r3, r0, #1
 8009dc6:	d102      	bne.n	8009dce <_write_r+0x1e>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	b103      	cbz	r3, 8009dce <_write_r+0x1e>
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	20004ec0 	.word	0x20004ec0

08009dd4 <__errno>:
 8009dd4:	4b01      	ldr	r3, [pc, #4]	@ (8009ddc <__errno+0x8>)
 8009dd6:	6818      	ldr	r0, [r3, #0]
 8009dd8:	4770      	bx	lr
 8009dda:	bf00      	nop
 8009ddc:	20000194 	.word	0x20000194

08009de0 <__libc_init_array>:
 8009de0:	b570      	push	{r4, r5, r6, lr}
 8009de2:	4d0d      	ldr	r5, [pc, #52]	@ (8009e18 <__libc_init_array+0x38>)
 8009de4:	4c0d      	ldr	r4, [pc, #52]	@ (8009e1c <__libc_init_array+0x3c>)
 8009de6:	1b64      	subs	r4, r4, r5
 8009de8:	10a4      	asrs	r4, r4, #2
 8009dea:	2600      	movs	r6, #0
 8009dec:	42a6      	cmp	r6, r4
 8009dee:	d109      	bne.n	8009e04 <__libc_init_array+0x24>
 8009df0:	4d0b      	ldr	r5, [pc, #44]	@ (8009e20 <__libc_init_array+0x40>)
 8009df2:	4c0c      	ldr	r4, [pc, #48]	@ (8009e24 <__libc_init_array+0x44>)
 8009df4:	f001 ff8a 	bl	800bd0c <_init>
 8009df8:	1b64      	subs	r4, r4, r5
 8009dfa:	10a4      	asrs	r4, r4, #2
 8009dfc:	2600      	movs	r6, #0
 8009dfe:	42a6      	cmp	r6, r4
 8009e00:	d105      	bne.n	8009e0e <__libc_init_array+0x2e>
 8009e02:	bd70      	pop	{r4, r5, r6, pc}
 8009e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e08:	4798      	blx	r3
 8009e0a:	3601      	adds	r6, #1
 8009e0c:	e7ee      	b.n	8009dec <__libc_init_array+0xc>
 8009e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e12:	4798      	blx	r3
 8009e14:	3601      	adds	r6, #1
 8009e16:	e7f2      	b.n	8009dfe <__libc_init_array+0x1e>
 8009e18:	0800c1b0 	.word	0x0800c1b0
 8009e1c:	0800c1b0 	.word	0x0800c1b0
 8009e20:	0800c1b0 	.word	0x0800c1b0
 8009e24:	0800c1b4 	.word	0x0800c1b4

08009e28 <__retarget_lock_init_recursive>:
 8009e28:	4770      	bx	lr

08009e2a <__retarget_lock_acquire_recursive>:
 8009e2a:	4770      	bx	lr

08009e2c <__retarget_lock_release_recursive>:
 8009e2c:	4770      	bx	lr

08009e2e <memcpy>:
 8009e2e:	440a      	add	r2, r1
 8009e30:	4291      	cmp	r1, r2
 8009e32:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e36:	d100      	bne.n	8009e3a <memcpy+0xc>
 8009e38:	4770      	bx	lr
 8009e3a:	b510      	push	{r4, lr}
 8009e3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e44:	4291      	cmp	r1, r2
 8009e46:	d1f9      	bne.n	8009e3c <memcpy+0xe>
 8009e48:	bd10      	pop	{r4, pc}
 8009e4a:	0000      	movs	r0, r0
 8009e4c:	0000      	movs	r0, r0
	...

08009e50 <nan>:
 8009e50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009e58 <nan+0x8>
 8009e54:	4770      	bx	lr
 8009e56:	bf00      	nop
 8009e58:	00000000 	.word	0x00000000
 8009e5c:	7ff80000 	.word	0x7ff80000

08009e60 <nanf>:
 8009e60:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009e68 <nanf+0x8>
 8009e64:	4770      	bx	lr
 8009e66:	bf00      	nop
 8009e68:	7fc00000 	.word	0x7fc00000

08009e6c <_free_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4605      	mov	r5, r0
 8009e70:	2900      	cmp	r1, #0
 8009e72:	d041      	beq.n	8009ef8 <_free_r+0x8c>
 8009e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e78:	1f0c      	subs	r4, r1, #4
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	bfb8      	it	lt
 8009e7e:	18e4      	addlt	r4, r4, r3
 8009e80:	f000 fc2c 	bl	800a6dc <__malloc_lock>
 8009e84:	4a1d      	ldr	r2, [pc, #116]	@ (8009efc <_free_r+0x90>)
 8009e86:	6813      	ldr	r3, [r2, #0]
 8009e88:	b933      	cbnz	r3, 8009e98 <_free_r+0x2c>
 8009e8a:	6063      	str	r3, [r4, #4]
 8009e8c:	6014      	str	r4, [r2, #0]
 8009e8e:	4628      	mov	r0, r5
 8009e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e94:	f000 bc28 	b.w	800a6e8 <__malloc_unlock>
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	d908      	bls.n	8009eae <_free_r+0x42>
 8009e9c:	6820      	ldr	r0, [r4, #0]
 8009e9e:	1821      	adds	r1, r4, r0
 8009ea0:	428b      	cmp	r3, r1
 8009ea2:	bf01      	itttt	eq
 8009ea4:	6819      	ldreq	r1, [r3, #0]
 8009ea6:	685b      	ldreq	r3, [r3, #4]
 8009ea8:	1809      	addeq	r1, r1, r0
 8009eaa:	6021      	streq	r1, [r4, #0]
 8009eac:	e7ed      	b.n	8009e8a <_free_r+0x1e>
 8009eae:	461a      	mov	r2, r3
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	b10b      	cbz	r3, 8009eb8 <_free_r+0x4c>
 8009eb4:	42a3      	cmp	r3, r4
 8009eb6:	d9fa      	bls.n	8009eae <_free_r+0x42>
 8009eb8:	6811      	ldr	r1, [r2, #0]
 8009eba:	1850      	adds	r0, r2, r1
 8009ebc:	42a0      	cmp	r0, r4
 8009ebe:	d10b      	bne.n	8009ed8 <_free_r+0x6c>
 8009ec0:	6820      	ldr	r0, [r4, #0]
 8009ec2:	4401      	add	r1, r0
 8009ec4:	1850      	adds	r0, r2, r1
 8009ec6:	4283      	cmp	r3, r0
 8009ec8:	6011      	str	r1, [r2, #0]
 8009eca:	d1e0      	bne.n	8009e8e <_free_r+0x22>
 8009ecc:	6818      	ldr	r0, [r3, #0]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	6053      	str	r3, [r2, #4]
 8009ed2:	4408      	add	r0, r1
 8009ed4:	6010      	str	r0, [r2, #0]
 8009ed6:	e7da      	b.n	8009e8e <_free_r+0x22>
 8009ed8:	d902      	bls.n	8009ee0 <_free_r+0x74>
 8009eda:	230c      	movs	r3, #12
 8009edc:	602b      	str	r3, [r5, #0]
 8009ede:	e7d6      	b.n	8009e8e <_free_r+0x22>
 8009ee0:	6820      	ldr	r0, [r4, #0]
 8009ee2:	1821      	adds	r1, r4, r0
 8009ee4:	428b      	cmp	r3, r1
 8009ee6:	bf04      	itt	eq
 8009ee8:	6819      	ldreq	r1, [r3, #0]
 8009eea:	685b      	ldreq	r3, [r3, #4]
 8009eec:	6063      	str	r3, [r4, #4]
 8009eee:	bf04      	itt	eq
 8009ef0:	1809      	addeq	r1, r1, r0
 8009ef2:	6021      	streq	r1, [r4, #0]
 8009ef4:	6054      	str	r4, [r2, #4]
 8009ef6:	e7ca      	b.n	8009e8e <_free_r+0x22>
 8009ef8:	bd38      	pop	{r3, r4, r5, pc}
 8009efa:	bf00      	nop
 8009efc:	20004ecc 	.word	0x20004ecc

08009f00 <rshift>:
 8009f00:	6903      	ldr	r3, [r0, #16]
 8009f02:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009f06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f0a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009f0e:	f100 0414 	add.w	r4, r0, #20
 8009f12:	dd45      	ble.n	8009fa0 <rshift+0xa0>
 8009f14:	f011 011f 	ands.w	r1, r1, #31
 8009f18:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f1c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f20:	d10c      	bne.n	8009f3c <rshift+0x3c>
 8009f22:	f100 0710 	add.w	r7, r0, #16
 8009f26:	4629      	mov	r1, r5
 8009f28:	42b1      	cmp	r1, r6
 8009f2a:	d334      	bcc.n	8009f96 <rshift+0x96>
 8009f2c:	1a9b      	subs	r3, r3, r2
 8009f2e:	009b      	lsls	r3, r3, #2
 8009f30:	1eea      	subs	r2, r5, #3
 8009f32:	4296      	cmp	r6, r2
 8009f34:	bf38      	it	cc
 8009f36:	2300      	movcc	r3, #0
 8009f38:	4423      	add	r3, r4
 8009f3a:	e015      	b.n	8009f68 <rshift+0x68>
 8009f3c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009f40:	f1c1 0820 	rsb	r8, r1, #32
 8009f44:	40cf      	lsrs	r7, r1
 8009f46:	f105 0e04 	add.w	lr, r5, #4
 8009f4a:	46a1      	mov	r9, r4
 8009f4c:	4576      	cmp	r6, lr
 8009f4e:	46f4      	mov	ip, lr
 8009f50:	d815      	bhi.n	8009f7e <rshift+0x7e>
 8009f52:	1a9a      	subs	r2, r3, r2
 8009f54:	0092      	lsls	r2, r2, #2
 8009f56:	3a04      	subs	r2, #4
 8009f58:	3501      	adds	r5, #1
 8009f5a:	42ae      	cmp	r6, r5
 8009f5c:	bf38      	it	cc
 8009f5e:	2200      	movcc	r2, #0
 8009f60:	18a3      	adds	r3, r4, r2
 8009f62:	50a7      	str	r7, [r4, r2]
 8009f64:	b107      	cbz	r7, 8009f68 <rshift+0x68>
 8009f66:	3304      	adds	r3, #4
 8009f68:	1b1a      	subs	r2, r3, r4
 8009f6a:	42a3      	cmp	r3, r4
 8009f6c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009f70:	bf08      	it	eq
 8009f72:	2300      	moveq	r3, #0
 8009f74:	6102      	str	r2, [r0, #16]
 8009f76:	bf08      	it	eq
 8009f78:	6143      	streq	r3, [r0, #20]
 8009f7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f7e:	f8dc c000 	ldr.w	ip, [ip]
 8009f82:	fa0c fc08 	lsl.w	ip, ip, r8
 8009f86:	ea4c 0707 	orr.w	r7, ip, r7
 8009f8a:	f849 7b04 	str.w	r7, [r9], #4
 8009f8e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f92:	40cf      	lsrs	r7, r1
 8009f94:	e7da      	b.n	8009f4c <rshift+0x4c>
 8009f96:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f9a:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f9e:	e7c3      	b.n	8009f28 <rshift+0x28>
 8009fa0:	4623      	mov	r3, r4
 8009fa2:	e7e1      	b.n	8009f68 <rshift+0x68>

08009fa4 <__hexdig_fun>:
 8009fa4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009fa8:	2b09      	cmp	r3, #9
 8009faa:	d802      	bhi.n	8009fb2 <__hexdig_fun+0xe>
 8009fac:	3820      	subs	r0, #32
 8009fae:	b2c0      	uxtb	r0, r0
 8009fb0:	4770      	bx	lr
 8009fb2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009fb6:	2b05      	cmp	r3, #5
 8009fb8:	d801      	bhi.n	8009fbe <__hexdig_fun+0x1a>
 8009fba:	3847      	subs	r0, #71	@ 0x47
 8009fbc:	e7f7      	b.n	8009fae <__hexdig_fun+0xa>
 8009fbe:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009fc2:	2b05      	cmp	r3, #5
 8009fc4:	d801      	bhi.n	8009fca <__hexdig_fun+0x26>
 8009fc6:	3827      	subs	r0, #39	@ 0x27
 8009fc8:	e7f1      	b.n	8009fae <__hexdig_fun+0xa>
 8009fca:	2000      	movs	r0, #0
 8009fcc:	4770      	bx	lr
	...

08009fd0 <__gethex>:
 8009fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd4:	b085      	sub	sp, #20
 8009fd6:	468a      	mov	sl, r1
 8009fd8:	9302      	str	r3, [sp, #8]
 8009fda:	680b      	ldr	r3, [r1, #0]
 8009fdc:	9001      	str	r0, [sp, #4]
 8009fde:	4690      	mov	r8, r2
 8009fe0:	1c9c      	adds	r4, r3, #2
 8009fe2:	46a1      	mov	r9, r4
 8009fe4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009fe8:	2830      	cmp	r0, #48	@ 0x30
 8009fea:	d0fa      	beq.n	8009fe2 <__gethex+0x12>
 8009fec:	eba9 0303 	sub.w	r3, r9, r3
 8009ff0:	f1a3 0b02 	sub.w	fp, r3, #2
 8009ff4:	f7ff ffd6 	bl	8009fa4 <__hexdig_fun>
 8009ff8:	4605      	mov	r5, r0
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d168      	bne.n	800a0d0 <__gethex+0x100>
 8009ffe:	49a0      	ldr	r1, [pc, #640]	@ (800a280 <__gethex+0x2b0>)
 800a000:	2201      	movs	r2, #1
 800a002:	4648      	mov	r0, r9
 800a004:	f7ff fe38 	bl	8009c78 <strncmp>
 800a008:	4607      	mov	r7, r0
 800a00a:	2800      	cmp	r0, #0
 800a00c:	d167      	bne.n	800a0de <__gethex+0x10e>
 800a00e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a012:	4626      	mov	r6, r4
 800a014:	f7ff ffc6 	bl	8009fa4 <__hexdig_fun>
 800a018:	2800      	cmp	r0, #0
 800a01a:	d062      	beq.n	800a0e2 <__gethex+0x112>
 800a01c:	4623      	mov	r3, r4
 800a01e:	7818      	ldrb	r0, [r3, #0]
 800a020:	2830      	cmp	r0, #48	@ 0x30
 800a022:	4699      	mov	r9, r3
 800a024:	f103 0301 	add.w	r3, r3, #1
 800a028:	d0f9      	beq.n	800a01e <__gethex+0x4e>
 800a02a:	f7ff ffbb 	bl	8009fa4 <__hexdig_fun>
 800a02e:	fab0 f580 	clz	r5, r0
 800a032:	096d      	lsrs	r5, r5, #5
 800a034:	f04f 0b01 	mov.w	fp, #1
 800a038:	464a      	mov	r2, r9
 800a03a:	4616      	mov	r6, r2
 800a03c:	3201      	adds	r2, #1
 800a03e:	7830      	ldrb	r0, [r6, #0]
 800a040:	f7ff ffb0 	bl	8009fa4 <__hexdig_fun>
 800a044:	2800      	cmp	r0, #0
 800a046:	d1f8      	bne.n	800a03a <__gethex+0x6a>
 800a048:	498d      	ldr	r1, [pc, #564]	@ (800a280 <__gethex+0x2b0>)
 800a04a:	2201      	movs	r2, #1
 800a04c:	4630      	mov	r0, r6
 800a04e:	f7ff fe13 	bl	8009c78 <strncmp>
 800a052:	2800      	cmp	r0, #0
 800a054:	d13f      	bne.n	800a0d6 <__gethex+0x106>
 800a056:	b944      	cbnz	r4, 800a06a <__gethex+0x9a>
 800a058:	1c74      	adds	r4, r6, #1
 800a05a:	4622      	mov	r2, r4
 800a05c:	4616      	mov	r6, r2
 800a05e:	3201      	adds	r2, #1
 800a060:	7830      	ldrb	r0, [r6, #0]
 800a062:	f7ff ff9f 	bl	8009fa4 <__hexdig_fun>
 800a066:	2800      	cmp	r0, #0
 800a068:	d1f8      	bne.n	800a05c <__gethex+0x8c>
 800a06a:	1ba4      	subs	r4, r4, r6
 800a06c:	00a7      	lsls	r7, r4, #2
 800a06e:	7833      	ldrb	r3, [r6, #0]
 800a070:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a074:	2b50      	cmp	r3, #80	@ 0x50
 800a076:	d13e      	bne.n	800a0f6 <__gethex+0x126>
 800a078:	7873      	ldrb	r3, [r6, #1]
 800a07a:	2b2b      	cmp	r3, #43	@ 0x2b
 800a07c:	d033      	beq.n	800a0e6 <__gethex+0x116>
 800a07e:	2b2d      	cmp	r3, #45	@ 0x2d
 800a080:	d034      	beq.n	800a0ec <__gethex+0x11c>
 800a082:	1c71      	adds	r1, r6, #1
 800a084:	2400      	movs	r4, #0
 800a086:	7808      	ldrb	r0, [r1, #0]
 800a088:	f7ff ff8c 	bl	8009fa4 <__hexdig_fun>
 800a08c:	1e43      	subs	r3, r0, #1
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	2b18      	cmp	r3, #24
 800a092:	d830      	bhi.n	800a0f6 <__gethex+0x126>
 800a094:	f1a0 0210 	sub.w	r2, r0, #16
 800a098:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a09c:	f7ff ff82 	bl	8009fa4 <__hexdig_fun>
 800a0a0:	f100 3cff 	add.w	ip, r0, #4294967295
 800a0a4:	fa5f fc8c 	uxtb.w	ip, ip
 800a0a8:	f1bc 0f18 	cmp.w	ip, #24
 800a0ac:	f04f 030a 	mov.w	r3, #10
 800a0b0:	d91e      	bls.n	800a0f0 <__gethex+0x120>
 800a0b2:	b104      	cbz	r4, 800a0b6 <__gethex+0xe6>
 800a0b4:	4252      	negs	r2, r2
 800a0b6:	4417      	add	r7, r2
 800a0b8:	f8ca 1000 	str.w	r1, [sl]
 800a0bc:	b1ed      	cbz	r5, 800a0fa <__gethex+0x12a>
 800a0be:	f1bb 0f00 	cmp.w	fp, #0
 800a0c2:	bf0c      	ite	eq
 800a0c4:	2506      	moveq	r5, #6
 800a0c6:	2500      	movne	r5, #0
 800a0c8:	4628      	mov	r0, r5
 800a0ca:	b005      	add	sp, #20
 800a0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d0:	2500      	movs	r5, #0
 800a0d2:	462c      	mov	r4, r5
 800a0d4:	e7b0      	b.n	800a038 <__gethex+0x68>
 800a0d6:	2c00      	cmp	r4, #0
 800a0d8:	d1c7      	bne.n	800a06a <__gethex+0x9a>
 800a0da:	4627      	mov	r7, r4
 800a0dc:	e7c7      	b.n	800a06e <__gethex+0x9e>
 800a0de:	464e      	mov	r6, r9
 800a0e0:	462f      	mov	r7, r5
 800a0e2:	2501      	movs	r5, #1
 800a0e4:	e7c3      	b.n	800a06e <__gethex+0x9e>
 800a0e6:	2400      	movs	r4, #0
 800a0e8:	1cb1      	adds	r1, r6, #2
 800a0ea:	e7cc      	b.n	800a086 <__gethex+0xb6>
 800a0ec:	2401      	movs	r4, #1
 800a0ee:	e7fb      	b.n	800a0e8 <__gethex+0x118>
 800a0f0:	fb03 0002 	mla	r0, r3, r2, r0
 800a0f4:	e7ce      	b.n	800a094 <__gethex+0xc4>
 800a0f6:	4631      	mov	r1, r6
 800a0f8:	e7de      	b.n	800a0b8 <__gethex+0xe8>
 800a0fa:	eba6 0309 	sub.w	r3, r6, r9
 800a0fe:	3b01      	subs	r3, #1
 800a100:	4629      	mov	r1, r5
 800a102:	2b07      	cmp	r3, #7
 800a104:	dc0a      	bgt.n	800a11c <__gethex+0x14c>
 800a106:	9801      	ldr	r0, [sp, #4]
 800a108:	f000 faf4 	bl	800a6f4 <_Balloc>
 800a10c:	4604      	mov	r4, r0
 800a10e:	b940      	cbnz	r0, 800a122 <__gethex+0x152>
 800a110:	4b5c      	ldr	r3, [pc, #368]	@ (800a284 <__gethex+0x2b4>)
 800a112:	4602      	mov	r2, r0
 800a114:	21e4      	movs	r1, #228	@ 0xe4
 800a116:	485c      	ldr	r0, [pc, #368]	@ (800a288 <__gethex+0x2b8>)
 800a118:	f001 fbea 	bl	800b8f0 <__assert_func>
 800a11c:	3101      	adds	r1, #1
 800a11e:	105b      	asrs	r3, r3, #1
 800a120:	e7ef      	b.n	800a102 <__gethex+0x132>
 800a122:	f100 0a14 	add.w	sl, r0, #20
 800a126:	2300      	movs	r3, #0
 800a128:	4655      	mov	r5, sl
 800a12a:	469b      	mov	fp, r3
 800a12c:	45b1      	cmp	r9, r6
 800a12e:	d337      	bcc.n	800a1a0 <__gethex+0x1d0>
 800a130:	f845 bb04 	str.w	fp, [r5], #4
 800a134:	eba5 050a 	sub.w	r5, r5, sl
 800a138:	10ad      	asrs	r5, r5, #2
 800a13a:	6125      	str	r5, [r4, #16]
 800a13c:	4658      	mov	r0, fp
 800a13e:	f000 fbcb 	bl	800a8d8 <__hi0bits>
 800a142:	016d      	lsls	r5, r5, #5
 800a144:	f8d8 6000 	ldr.w	r6, [r8]
 800a148:	1a2d      	subs	r5, r5, r0
 800a14a:	42b5      	cmp	r5, r6
 800a14c:	dd54      	ble.n	800a1f8 <__gethex+0x228>
 800a14e:	1bad      	subs	r5, r5, r6
 800a150:	4629      	mov	r1, r5
 800a152:	4620      	mov	r0, r4
 800a154:	f000 ff5f 	bl	800b016 <__any_on>
 800a158:	4681      	mov	r9, r0
 800a15a:	b178      	cbz	r0, 800a17c <__gethex+0x1ac>
 800a15c:	1e6b      	subs	r3, r5, #1
 800a15e:	1159      	asrs	r1, r3, #5
 800a160:	f003 021f 	and.w	r2, r3, #31
 800a164:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a168:	f04f 0901 	mov.w	r9, #1
 800a16c:	fa09 f202 	lsl.w	r2, r9, r2
 800a170:	420a      	tst	r2, r1
 800a172:	d003      	beq.n	800a17c <__gethex+0x1ac>
 800a174:	454b      	cmp	r3, r9
 800a176:	dc36      	bgt.n	800a1e6 <__gethex+0x216>
 800a178:	f04f 0902 	mov.w	r9, #2
 800a17c:	4629      	mov	r1, r5
 800a17e:	4620      	mov	r0, r4
 800a180:	f7ff febe 	bl	8009f00 <rshift>
 800a184:	442f      	add	r7, r5
 800a186:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a18a:	42bb      	cmp	r3, r7
 800a18c:	da42      	bge.n	800a214 <__gethex+0x244>
 800a18e:	9801      	ldr	r0, [sp, #4]
 800a190:	4621      	mov	r1, r4
 800a192:	f000 faef 	bl	800a774 <_Bfree>
 800a196:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a198:	2300      	movs	r3, #0
 800a19a:	6013      	str	r3, [r2, #0]
 800a19c:	25a3      	movs	r5, #163	@ 0xa3
 800a19e:	e793      	b.n	800a0c8 <__gethex+0xf8>
 800a1a0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a1a4:	2a2e      	cmp	r2, #46	@ 0x2e
 800a1a6:	d012      	beq.n	800a1ce <__gethex+0x1fe>
 800a1a8:	2b20      	cmp	r3, #32
 800a1aa:	d104      	bne.n	800a1b6 <__gethex+0x1e6>
 800a1ac:	f845 bb04 	str.w	fp, [r5], #4
 800a1b0:	f04f 0b00 	mov.w	fp, #0
 800a1b4:	465b      	mov	r3, fp
 800a1b6:	7830      	ldrb	r0, [r6, #0]
 800a1b8:	9303      	str	r3, [sp, #12]
 800a1ba:	f7ff fef3 	bl	8009fa4 <__hexdig_fun>
 800a1be:	9b03      	ldr	r3, [sp, #12]
 800a1c0:	f000 000f 	and.w	r0, r0, #15
 800a1c4:	4098      	lsls	r0, r3
 800a1c6:	ea4b 0b00 	orr.w	fp, fp, r0
 800a1ca:	3304      	adds	r3, #4
 800a1cc:	e7ae      	b.n	800a12c <__gethex+0x15c>
 800a1ce:	45b1      	cmp	r9, r6
 800a1d0:	d8ea      	bhi.n	800a1a8 <__gethex+0x1d8>
 800a1d2:	492b      	ldr	r1, [pc, #172]	@ (800a280 <__gethex+0x2b0>)
 800a1d4:	9303      	str	r3, [sp, #12]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	4630      	mov	r0, r6
 800a1da:	f7ff fd4d 	bl	8009c78 <strncmp>
 800a1de:	9b03      	ldr	r3, [sp, #12]
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	d1e1      	bne.n	800a1a8 <__gethex+0x1d8>
 800a1e4:	e7a2      	b.n	800a12c <__gethex+0x15c>
 800a1e6:	1ea9      	subs	r1, r5, #2
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	f000 ff14 	bl	800b016 <__any_on>
 800a1ee:	2800      	cmp	r0, #0
 800a1f0:	d0c2      	beq.n	800a178 <__gethex+0x1a8>
 800a1f2:	f04f 0903 	mov.w	r9, #3
 800a1f6:	e7c1      	b.n	800a17c <__gethex+0x1ac>
 800a1f8:	da09      	bge.n	800a20e <__gethex+0x23e>
 800a1fa:	1b75      	subs	r5, r6, r5
 800a1fc:	4621      	mov	r1, r4
 800a1fe:	9801      	ldr	r0, [sp, #4]
 800a200:	462a      	mov	r2, r5
 800a202:	f000 fccf 	bl	800aba4 <__lshift>
 800a206:	1b7f      	subs	r7, r7, r5
 800a208:	4604      	mov	r4, r0
 800a20a:	f100 0a14 	add.w	sl, r0, #20
 800a20e:	f04f 0900 	mov.w	r9, #0
 800a212:	e7b8      	b.n	800a186 <__gethex+0x1b6>
 800a214:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a218:	42bd      	cmp	r5, r7
 800a21a:	dd6f      	ble.n	800a2fc <__gethex+0x32c>
 800a21c:	1bed      	subs	r5, r5, r7
 800a21e:	42ae      	cmp	r6, r5
 800a220:	dc34      	bgt.n	800a28c <__gethex+0x2bc>
 800a222:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a226:	2b02      	cmp	r3, #2
 800a228:	d022      	beq.n	800a270 <__gethex+0x2a0>
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	d024      	beq.n	800a278 <__gethex+0x2a8>
 800a22e:	2b01      	cmp	r3, #1
 800a230:	d115      	bne.n	800a25e <__gethex+0x28e>
 800a232:	42ae      	cmp	r6, r5
 800a234:	d113      	bne.n	800a25e <__gethex+0x28e>
 800a236:	2e01      	cmp	r6, #1
 800a238:	d10b      	bne.n	800a252 <__gethex+0x282>
 800a23a:	9a02      	ldr	r2, [sp, #8]
 800a23c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a240:	6013      	str	r3, [r2, #0]
 800a242:	2301      	movs	r3, #1
 800a244:	6123      	str	r3, [r4, #16]
 800a246:	f8ca 3000 	str.w	r3, [sl]
 800a24a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a24c:	2562      	movs	r5, #98	@ 0x62
 800a24e:	601c      	str	r4, [r3, #0]
 800a250:	e73a      	b.n	800a0c8 <__gethex+0xf8>
 800a252:	1e71      	subs	r1, r6, #1
 800a254:	4620      	mov	r0, r4
 800a256:	f000 fede 	bl	800b016 <__any_on>
 800a25a:	2800      	cmp	r0, #0
 800a25c:	d1ed      	bne.n	800a23a <__gethex+0x26a>
 800a25e:	9801      	ldr	r0, [sp, #4]
 800a260:	4621      	mov	r1, r4
 800a262:	f000 fa87 	bl	800a774 <_Bfree>
 800a266:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a268:	2300      	movs	r3, #0
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	2550      	movs	r5, #80	@ 0x50
 800a26e:	e72b      	b.n	800a0c8 <__gethex+0xf8>
 800a270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a272:	2b00      	cmp	r3, #0
 800a274:	d1f3      	bne.n	800a25e <__gethex+0x28e>
 800a276:	e7e0      	b.n	800a23a <__gethex+0x26a>
 800a278:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d1dd      	bne.n	800a23a <__gethex+0x26a>
 800a27e:	e7ee      	b.n	800a25e <__gethex+0x28e>
 800a280:	0800bdec 	.word	0x0800bdec
 800a284:	0800bf59 	.word	0x0800bf59
 800a288:	0800bf6a 	.word	0x0800bf6a
 800a28c:	1e6f      	subs	r7, r5, #1
 800a28e:	f1b9 0f00 	cmp.w	r9, #0
 800a292:	d130      	bne.n	800a2f6 <__gethex+0x326>
 800a294:	b127      	cbz	r7, 800a2a0 <__gethex+0x2d0>
 800a296:	4639      	mov	r1, r7
 800a298:	4620      	mov	r0, r4
 800a29a:	f000 febc 	bl	800b016 <__any_on>
 800a29e:	4681      	mov	r9, r0
 800a2a0:	117a      	asrs	r2, r7, #5
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a2a8:	f007 071f 	and.w	r7, r7, #31
 800a2ac:	40bb      	lsls	r3, r7
 800a2ae:	4213      	tst	r3, r2
 800a2b0:	4629      	mov	r1, r5
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	bf18      	it	ne
 800a2b6:	f049 0902 	orrne.w	r9, r9, #2
 800a2ba:	f7ff fe21 	bl	8009f00 <rshift>
 800a2be:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a2c2:	1b76      	subs	r6, r6, r5
 800a2c4:	2502      	movs	r5, #2
 800a2c6:	f1b9 0f00 	cmp.w	r9, #0
 800a2ca:	d047      	beq.n	800a35c <__gethex+0x38c>
 800a2cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d015      	beq.n	800a300 <__gethex+0x330>
 800a2d4:	2b03      	cmp	r3, #3
 800a2d6:	d017      	beq.n	800a308 <__gethex+0x338>
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d109      	bne.n	800a2f0 <__gethex+0x320>
 800a2dc:	f019 0f02 	tst.w	r9, #2
 800a2e0:	d006      	beq.n	800a2f0 <__gethex+0x320>
 800a2e2:	f8da 3000 	ldr.w	r3, [sl]
 800a2e6:	ea49 0903 	orr.w	r9, r9, r3
 800a2ea:	f019 0f01 	tst.w	r9, #1
 800a2ee:	d10e      	bne.n	800a30e <__gethex+0x33e>
 800a2f0:	f045 0510 	orr.w	r5, r5, #16
 800a2f4:	e032      	b.n	800a35c <__gethex+0x38c>
 800a2f6:	f04f 0901 	mov.w	r9, #1
 800a2fa:	e7d1      	b.n	800a2a0 <__gethex+0x2d0>
 800a2fc:	2501      	movs	r5, #1
 800a2fe:	e7e2      	b.n	800a2c6 <__gethex+0x2f6>
 800a300:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a302:	f1c3 0301 	rsb	r3, r3, #1
 800a306:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a308:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d0f0      	beq.n	800a2f0 <__gethex+0x320>
 800a30e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a312:	f104 0314 	add.w	r3, r4, #20
 800a316:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a31a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a31e:	f04f 0c00 	mov.w	ip, #0
 800a322:	4618      	mov	r0, r3
 800a324:	f853 2b04 	ldr.w	r2, [r3], #4
 800a328:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a32c:	d01b      	beq.n	800a366 <__gethex+0x396>
 800a32e:	3201      	adds	r2, #1
 800a330:	6002      	str	r2, [r0, #0]
 800a332:	2d02      	cmp	r5, #2
 800a334:	f104 0314 	add.w	r3, r4, #20
 800a338:	d13c      	bne.n	800a3b4 <__gethex+0x3e4>
 800a33a:	f8d8 2000 	ldr.w	r2, [r8]
 800a33e:	3a01      	subs	r2, #1
 800a340:	42b2      	cmp	r2, r6
 800a342:	d109      	bne.n	800a358 <__gethex+0x388>
 800a344:	1171      	asrs	r1, r6, #5
 800a346:	2201      	movs	r2, #1
 800a348:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a34c:	f006 061f 	and.w	r6, r6, #31
 800a350:	fa02 f606 	lsl.w	r6, r2, r6
 800a354:	421e      	tst	r6, r3
 800a356:	d13a      	bne.n	800a3ce <__gethex+0x3fe>
 800a358:	f045 0520 	orr.w	r5, r5, #32
 800a35c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a35e:	601c      	str	r4, [r3, #0]
 800a360:	9b02      	ldr	r3, [sp, #8]
 800a362:	601f      	str	r7, [r3, #0]
 800a364:	e6b0      	b.n	800a0c8 <__gethex+0xf8>
 800a366:	4299      	cmp	r1, r3
 800a368:	f843 cc04 	str.w	ip, [r3, #-4]
 800a36c:	d8d9      	bhi.n	800a322 <__gethex+0x352>
 800a36e:	68a3      	ldr	r3, [r4, #8]
 800a370:	459b      	cmp	fp, r3
 800a372:	db17      	blt.n	800a3a4 <__gethex+0x3d4>
 800a374:	6861      	ldr	r1, [r4, #4]
 800a376:	9801      	ldr	r0, [sp, #4]
 800a378:	3101      	adds	r1, #1
 800a37a:	f000 f9bb 	bl	800a6f4 <_Balloc>
 800a37e:	4681      	mov	r9, r0
 800a380:	b918      	cbnz	r0, 800a38a <__gethex+0x3ba>
 800a382:	4b1a      	ldr	r3, [pc, #104]	@ (800a3ec <__gethex+0x41c>)
 800a384:	4602      	mov	r2, r0
 800a386:	2184      	movs	r1, #132	@ 0x84
 800a388:	e6c5      	b.n	800a116 <__gethex+0x146>
 800a38a:	6922      	ldr	r2, [r4, #16]
 800a38c:	3202      	adds	r2, #2
 800a38e:	f104 010c 	add.w	r1, r4, #12
 800a392:	0092      	lsls	r2, r2, #2
 800a394:	300c      	adds	r0, #12
 800a396:	f7ff fd4a 	bl	8009e2e <memcpy>
 800a39a:	4621      	mov	r1, r4
 800a39c:	9801      	ldr	r0, [sp, #4]
 800a39e:	f000 f9e9 	bl	800a774 <_Bfree>
 800a3a2:	464c      	mov	r4, r9
 800a3a4:	6923      	ldr	r3, [r4, #16]
 800a3a6:	1c5a      	adds	r2, r3, #1
 800a3a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a3ac:	6122      	str	r2, [r4, #16]
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	615a      	str	r2, [r3, #20]
 800a3b2:	e7be      	b.n	800a332 <__gethex+0x362>
 800a3b4:	6922      	ldr	r2, [r4, #16]
 800a3b6:	455a      	cmp	r2, fp
 800a3b8:	dd0b      	ble.n	800a3d2 <__gethex+0x402>
 800a3ba:	2101      	movs	r1, #1
 800a3bc:	4620      	mov	r0, r4
 800a3be:	f7ff fd9f 	bl	8009f00 <rshift>
 800a3c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a3c6:	3701      	adds	r7, #1
 800a3c8:	42bb      	cmp	r3, r7
 800a3ca:	f6ff aee0 	blt.w	800a18e <__gethex+0x1be>
 800a3ce:	2501      	movs	r5, #1
 800a3d0:	e7c2      	b.n	800a358 <__gethex+0x388>
 800a3d2:	f016 061f 	ands.w	r6, r6, #31
 800a3d6:	d0fa      	beq.n	800a3ce <__gethex+0x3fe>
 800a3d8:	4453      	add	r3, sl
 800a3da:	f1c6 0620 	rsb	r6, r6, #32
 800a3de:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a3e2:	f000 fa79 	bl	800a8d8 <__hi0bits>
 800a3e6:	42b0      	cmp	r0, r6
 800a3e8:	dbe7      	blt.n	800a3ba <__gethex+0x3ea>
 800a3ea:	e7f0      	b.n	800a3ce <__gethex+0x3fe>
 800a3ec:	0800bf59 	.word	0x0800bf59

0800a3f0 <L_shift>:
 800a3f0:	f1c2 0208 	rsb	r2, r2, #8
 800a3f4:	0092      	lsls	r2, r2, #2
 800a3f6:	b570      	push	{r4, r5, r6, lr}
 800a3f8:	f1c2 0620 	rsb	r6, r2, #32
 800a3fc:	6843      	ldr	r3, [r0, #4]
 800a3fe:	6804      	ldr	r4, [r0, #0]
 800a400:	fa03 f506 	lsl.w	r5, r3, r6
 800a404:	432c      	orrs	r4, r5
 800a406:	40d3      	lsrs	r3, r2
 800a408:	6004      	str	r4, [r0, #0]
 800a40a:	f840 3f04 	str.w	r3, [r0, #4]!
 800a40e:	4288      	cmp	r0, r1
 800a410:	d3f4      	bcc.n	800a3fc <L_shift+0xc>
 800a412:	bd70      	pop	{r4, r5, r6, pc}

0800a414 <__match>:
 800a414:	b530      	push	{r4, r5, lr}
 800a416:	6803      	ldr	r3, [r0, #0]
 800a418:	3301      	adds	r3, #1
 800a41a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a41e:	b914      	cbnz	r4, 800a426 <__match+0x12>
 800a420:	6003      	str	r3, [r0, #0]
 800a422:	2001      	movs	r0, #1
 800a424:	bd30      	pop	{r4, r5, pc}
 800a426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a42a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a42e:	2d19      	cmp	r5, #25
 800a430:	bf98      	it	ls
 800a432:	3220      	addls	r2, #32
 800a434:	42a2      	cmp	r2, r4
 800a436:	d0f0      	beq.n	800a41a <__match+0x6>
 800a438:	2000      	movs	r0, #0
 800a43a:	e7f3      	b.n	800a424 <__match+0x10>

0800a43c <__hexnan>:
 800a43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a440:	680b      	ldr	r3, [r1, #0]
 800a442:	6801      	ldr	r1, [r0, #0]
 800a444:	115e      	asrs	r6, r3, #5
 800a446:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a44a:	f013 031f 	ands.w	r3, r3, #31
 800a44e:	b087      	sub	sp, #28
 800a450:	bf18      	it	ne
 800a452:	3604      	addne	r6, #4
 800a454:	2500      	movs	r5, #0
 800a456:	1f37      	subs	r7, r6, #4
 800a458:	4682      	mov	sl, r0
 800a45a:	4690      	mov	r8, r2
 800a45c:	9301      	str	r3, [sp, #4]
 800a45e:	f846 5c04 	str.w	r5, [r6, #-4]
 800a462:	46b9      	mov	r9, r7
 800a464:	463c      	mov	r4, r7
 800a466:	9502      	str	r5, [sp, #8]
 800a468:	46ab      	mov	fp, r5
 800a46a:	784a      	ldrb	r2, [r1, #1]
 800a46c:	1c4b      	adds	r3, r1, #1
 800a46e:	9303      	str	r3, [sp, #12]
 800a470:	b342      	cbz	r2, 800a4c4 <__hexnan+0x88>
 800a472:	4610      	mov	r0, r2
 800a474:	9105      	str	r1, [sp, #20]
 800a476:	9204      	str	r2, [sp, #16]
 800a478:	f7ff fd94 	bl	8009fa4 <__hexdig_fun>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	d151      	bne.n	800a524 <__hexnan+0xe8>
 800a480:	9a04      	ldr	r2, [sp, #16]
 800a482:	9905      	ldr	r1, [sp, #20]
 800a484:	2a20      	cmp	r2, #32
 800a486:	d818      	bhi.n	800a4ba <__hexnan+0x7e>
 800a488:	9b02      	ldr	r3, [sp, #8]
 800a48a:	459b      	cmp	fp, r3
 800a48c:	dd13      	ble.n	800a4b6 <__hexnan+0x7a>
 800a48e:	454c      	cmp	r4, r9
 800a490:	d206      	bcs.n	800a4a0 <__hexnan+0x64>
 800a492:	2d07      	cmp	r5, #7
 800a494:	dc04      	bgt.n	800a4a0 <__hexnan+0x64>
 800a496:	462a      	mov	r2, r5
 800a498:	4649      	mov	r1, r9
 800a49a:	4620      	mov	r0, r4
 800a49c:	f7ff ffa8 	bl	800a3f0 <L_shift>
 800a4a0:	4544      	cmp	r4, r8
 800a4a2:	d952      	bls.n	800a54a <__hexnan+0x10e>
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	f1a4 0904 	sub.w	r9, r4, #4
 800a4aa:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4ae:	f8cd b008 	str.w	fp, [sp, #8]
 800a4b2:	464c      	mov	r4, r9
 800a4b4:	461d      	mov	r5, r3
 800a4b6:	9903      	ldr	r1, [sp, #12]
 800a4b8:	e7d7      	b.n	800a46a <__hexnan+0x2e>
 800a4ba:	2a29      	cmp	r2, #41	@ 0x29
 800a4bc:	d157      	bne.n	800a56e <__hexnan+0x132>
 800a4be:	3102      	adds	r1, #2
 800a4c0:	f8ca 1000 	str.w	r1, [sl]
 800a4c4:	f1bb 0f00 	cmp.w	fp, #0
 800a4c8:	d051      	beq.n	800a56e <__hexnan+0x132>
 800a4ca:	454c      	cmp	r4, r9
 800a4cc:	d206      	bcs.n	800a4dc <__hexnan+0xa0>
 800a4ce:	2d07      	cmp	r5, #7
 800a4d0:	dc04      	bgt.n	800a4dc <__hexnan+0xa0>
 800a4d2:	462a      	mov	r2, r5
 800a4d4:	4649      	mov	r1, r9
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	f7ff ff8a 	bl	800a3f0 <L_shift>
 800a4dc:	4544      	cmp	r4, r8
 800a4de:	d936      	bls.n	800a54e <__hexnan+0x112>
 800a4e0:	f1a8 0204 	sub.w	r2, r8, #4
 800a4e4:	4623      	mov	r3, r4
 800a4e6:	f853 1b04 	ldr.w	r1, [r3], #4
 800a4ea:	f842 1f04 	str.w	r1, [r2, #4]!
 800a4ee:	429f      	cmp	r7, r3
 800a4f0:	d2f9      	bcs.n	800a4e6 <__hexnan+0xaa>
 800a4f2:	1b3b      	subs	r3, r7, r4
 800a4f4:	f023 0303 	bic.w	r3, r3, #3
 800a4f8:	3304      	adds	r3, #4
 800a4fa:	3401      	adds	r4, #1
 800a4fc:	3e03      	subs	r6, #3
 800a4fe:	42b4      	cmp	r4, r6
 800a500:	bf88      	it	hi
 800a502:	2304      	movhi	r3, #4
 800a504:	4443      	add	r3, r8
 800a506:	2200      	movs	r2, #0
 800a508:	f843 2b04 	str.w	r2, [r3], #4
 800a50c:	429f      	cmp	r7, r3
 800a50e:	d2fb      	bcs.n	800a508 <__hexnan+0xcc>
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	b91b      	cbnz	r3, 800a51c <__hexnan+0xe0>
 800a514:	4547      	cmp	r7, r8
 800a516:	d128      	bne.n	800a56a <__hexnan+0x12e>
 800a518:	2301      	movs	r3, #1
 800a51a:	603b      	str	r3, [r7, #0]
 800a51c:	2005      	movs	r0, #5
 800a51e:	b007      	add	sp, #28
 800a520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a524:	3501      	adds	r5, #1
 800a526:	2d08      	cmp	r5, #8
 800a528:	f10b 0b01 	add.w	fp, fp, #1
 800a52c:	dd06      	ble.n	800a53c <__hexnan+0x100>
 800a52e:	4544      	cmp	r4, r8
 800a530:	d9c1      	bls.n	800a4b6 <__hexnan+0x7a>
 800a532:	2300      	movs	r3, #0
 800a534:	f844 3c04 	str.w	r3, [r4, #-4]
 800a538:	2501      	movs	r5, #1
 800a53a:	3c04      	subs	r4, #4
 800a53c:	6822      	ldr	r2, [r4, #0]
 800a53e:	f000 000f 	and.w	r0, r0, #15
 800a542:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a546:	6020      	str	r0, [r4, #0]
 800a548:	e7b5      	b.n	800a4b6 <__hexnan+0x7a>
 800a54a:	2508      	movs	r5, #8
 800a54c:	e7b3      	b.n	800a4b6 <__hexnan+0x7a>
 800a54e:	9b01      	ldr	r3, [sp, #4]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d0dd      	beq.n	800a510 <__hexnan+0xd4>
 800a554:	f1c3 0320 	rsb	r3, r3, #32
 800a558:	f04f 32ff 	mov.w	r2, #4294967295
 800a55c:	40da      	lsrs	r2, r3
 800a55e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a562:	4013      	ands	r3, r2
 800a564:	f846 3c04 	str.w	r3, [r6, #-4]
 800a568:	e7d2      	b.n	800a510 <__hexnan+0xd4>
 800a56a:	3f04      	subs	r7, #4
 800a56c:	e7d0      	b.n	800a510 <__hexnan+0xd4>
 800a56e:	2004      	movs	r0, #4
 800a570:	e7d5      	b.n	800a51e <__hexnan+0xe2>
	...

0800a574 <sbrk_aligned>:
 800a574:	b570      	push	{r4, r5, r6, lr}
 800a576:	4e0f      	ldr	r6, [pc, #60]	@ (800a5b4 <sbrk_aligned+0x40>)
 800a578:	460c      	mov	r4, r1
 800a57a:	6831      	ldr	r1, [r6, #0]
 800a57c:	4605      	mov	r5, r0
 800a57e:	b911      	cbnz	r1, 800a586 <sbrk_aligned+0x12>
 800a580:	f001 f9a6 	bl	800b8d0 <_sbrk_r>
 800a584:	6030      	str	r0, [r6, #0]
 800a586:	4621      	mov	r1, r4
 800a588:	4628      	mov	r0, r5
 800a58a:	f001 f9a1 	bl	800b8d0 <_sbrk_r>
 800a58e:	1c43      	adds	r3, r0, #1
 800a590:	d103      	bne.n	800a59a <sbrk_aligned+0x26>
 800a592:	f04f 34ff 	mov.w	r4, #4294967295
 800a596:	4620      	mov	r0, r4
 800a598:	bd70      	pop	{r4, r5, r6, pc}
 800a59a:	1cc4      	adds	r4, r0, #3
 800a59c:	f024 0403 	bic.w	r4, r4, #3
 800a5a0:	42a0      	cmp	r0, r4
 800a5a2:	d0f8      	beq.n	800a596 <sbrk_aligned+0x22>
 800a5a4:	1a21      	subs	r1, r4, r0
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	f001 f992 	bl	800b8d0 <_sbrk_r>
 800a5ac:	3001      	adds	r0, #1
 800a5ae:	d1f2      	bne.n	800a596 <sbrk_aligned+0x22>
 800a5b0:	e7ef      	b.n	800a592 <sbrk_aligned+0x1e>
 800a5b2:	bf00      	nop
 800a5b4:	20004ec8 	.word	0x20004ec8

0800a5b8 <_malloc_r>:
 800a5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5bc:	1ccd      	adds	r5, r1, #3
 800a5be:	f025 0503 	bic.w	r5, r5, #3
 800a5c2:	3508      	adds	r5, #8
 800a5c4:	2d0c      	cmp	r5, #12
 800a5c6:	bf38      	it	cc
 800a5c8:	250c      	movcc	r5, #12
 800a5ca:	2d00      	cmp	r5, #0
 800a5cc:	4606      	mov	r6, r0
 800a5ce:	db01      	blt.n	800a5d4 <_malloc_r+0x1c>
 800a5d0:	42a9      	cmp	r1, r5
 800a5d2:	d904      	bls.n	800a5de <_malloc_r+0x26>
 800a5d4:	230c      	movs	r3, #12
 800a5d6:	6033      	str	r3, [r6, #0]
 800a5d8:	2000      	movs	r0, #0
 800a5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a6b4 <_malloc_r+0xfc>
 800a5e2:	f000 f87b 	bl	800a6dc <__malloc_lock>
 800a5e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ea:	461c      	mov	r4, r3
 800a5ec:	bb44      	cbnz	r4, 800a640 <_malloc_r+0x88>
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	f7ff ffbf 	bl	800a574 <sbrk_aligned>
 800a5f6:	1c43      	adds	r3, r0, #1
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	d158      	bne.n	800a6ae <_malloc_r+0xf6>
 800a5fc:	f8d8 4000 	ldr.w	r4, [r8]
 800a600:	4627      	mov	r7, r4
 800a602:	2f00      	cmp	r7, #0
 800a604:	d143      	bne.n	800a68e <_malloc_r+0xd6>
 800a606:	2c00      	cmp	r4, #0
 800a608:	d04b      	beq.n	800a6a2 <_malloc_r+0xea>
 800a60a:	6823      	ldr	r3, [r4, #0]
 800a60c:	4639      	mov	r1, r7
 800a60e:	4630      	mov	r0, r6
 800a610:	eb04 0903 	add.w	r9, r4, r3
 800a614:	f001 f95c 	bl	800b8d0 <_sbrk_r>
 800a618:	4581      	cmp	r9, r0
 800a61a:	d142      	bne.n	800a6a2 <_malloc_r+0xea>
 800a61c:	6821      	ldr	r1, [r4, #0]
 800a61e:	1a6d      	subs	r5, r5, r1
 800a620:	4629      	mov	r1, r5
 800a622:	4630      	mov	r0, r6
 800a624:	f7ff ffa6 	bl	800a574 <sbrk_aligned>
 800a628:	3001      	adds	r0, #1
 800a62a:	d03a      	beq.n	800a6a2 <_malloc_r+0xea>
 800a62c:	6823      	ldr	r3, [r4, #0]
 800a62e:	442b      	add	r3, r5
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	f8d8 3000 	ldr.w	r3, [r8]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	bb62      	cbnz	r2, 800a694 <_malloc_r+0xdc>
 800a63a:	f8c8 7000 	str.w	r7, [r8]
 800a63e:	e00f      	b.n	800a660 <_malloc_r+0xa8>
 800a640:	6822      	ldr	r2, [r4, #0]
 800a642:	1b52      	subs	r2, r2, r5
 800a644:	d420      	bmi.n	800a688 <_malloc_r+0xd0>
 800a646:	2a0b      	cmp	r2, #11
 800a648:	d917      	bls.n	800a67a <_malloc_r+0xc2>
 800a64a:	1961      	adds	r1, r4, r5
 800a64c:	42a3      	cmp	r3, r4
 800a64e:	6025      	str	r5, [r4, #0]
 800a650:	bf18      	it	ne
 800a652:	6059      	strne	r1, [r3, #4]
 800a654:	6863      	ldr	r3, [r4, #4]
 800a656:	bf08      	it	eq
 800a658:	f8c8 1000 	streq.w	r1, [r8]
 800a65c:	5162      	str	r2, [r4, r5]
 800a65e:	604b      	str	r3, [r1, #4]
 800a660:	4630      	mov	r0, r6
 800a662:	f000 f841 	bl	800a6e8 <__malloc_unlock>
 800a666:	f104 000b 	add.w	r0, r4, #11
 800a66a:	1d23      	adds	r3, r4, #4
 800a66c:	f020 0007 	bic.w	r0, r0, #7
 800a670:	1ac2      	subs	r2, r0, r3
 800a672:	bf1c      	itt	ne
 800a674:	1a1b      	subne	r3, r3, r0
 800a676:	50a3      	strne	r3, [r4, r2]
 800a678:	e7af      	b.n	800a5da <_malloc_r+0x22>
 800a67a:	6862      	ldr	r2, [r4, #4]
 800a67c:	42a3      	cmp	r3, r4
 800a67e:	bf0c      	ite	eq
 800a680:	f8c8 2000 	streq.w	r2, [r8]
 800a684:	605a      	strne	r2, [r3, #4]
 800a686:	e7eb      	b.n	800a660 <_malloc_r+0xa8>
 800a688:	4623      	mov	r3, r4
 800a68a:	6864      	ldr	r4, [r4, #4]
 800a68c:	e7ae      	b.n	800a5ec <_malloc_r+0x34>
 800a68e:	463c      	mov	r4, r7
 800a690:	687f      	ldr	r7, [r7, #4]
 800a692:	e7b6      	b.n	800a602 <_malloc_r+0x4a>
 800a694:	461a      	mov	r2, r3
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	42a3      	cmp	r3, r4
 800a69a:	d1fb      	bne.n	800a694 <_malloc_r+0xdc>
 800a69c:	2300      	movs	r3, #0
 800a69e:	6053      	str	r3, [r2, #4]
 800a6a0:	e7de      	b.n	800a660 <_malloc_r+0xa8>
 800a6a2:	230c      	movs	r3, #12
 800a6a4:	6033      	str	r3, [r6, #0]
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	f000 f81e 	bl	800a6e8 <__malloc_unlock>
 800a6ac:	e794      	b.n	800a5d8 <_malloc_r+0x20>
 800a6ae:	6005      	str	r5, [r0, #0]
 800a6b0:	e7d6      	b.n	800a660 <_malloc_r+0xa8>
 800a6b2:	bf00      	nop
 800a6b4:	20004ecc 	.word	0x20004ecc

0800a6b8 <__ascii_mbtowc>:
 800a6b8:	b082      	sub	sp, #8
 800a6ba:	b901      	cbnz	r1, 800a6be <__ascii_mbtowc+0x6>
 800a6bc:	a901      	add	r1, sp, #4
 800a6be:	b142      	cbz	r2, 800a6d2 <__ascii_mbtowc+0x1a>
 800a6c0:	b14b      	cbz	r3, 800a6d6 <__ascii_mbtowc+0x1e>
 800a6c2:	7813      	ldrb	r3, [r2, #0]
 800a6c4:	600b      	str	r3, [r1, #0]
 800a6c6:	7812      	ldrb	r2, [r2, #0]
 800a6c8:	1e10      	subs	r0, r2, #0
 800a6ca:	bf18      	it	ne
 800a6cc:	2001      	movne	r0, #1
 800a6ce:	b002      	add	sp, #8
 800a6d0:	4770      	bx	lr
 800a6d2:	4610      	mov	r0, r2
 800a6d4:	e7fb      	b.n	800a6ce <__ascii_mbtowc+0x16>
 800a6d6:	f06f 0001 	mvn.w	r0, #1
 800a6da:	e7f8      	b.n	800a6ce <__ascii_mbtowc+0x16>

0800a6dc <__malloc_lock>:
 800a6dc:	4801      	ldr	r0, [pc, #4]	@ (800a6e4 <__malloc_lock+0x8>)
 800a6de:	f7ff bba4 	b.w	8009e2a <__retarget_lock_acquire_recursive>
 800a6e2:	bf00      	nop
 800a6e4:	20004ec4 	.word	0x20004ec4

0800a6e8 <__malloc_unlock>:
 800a6e8:	4801      	ldr	r0, [pc, #4]	@ (800a6f0 <__malloc_unlock+0x8>)
 800a6ea:	f7ff bb9f 	b.w	8009e2c <__retarget_lock_release_recursive>
 800a6ee:	bf00      	nop
 800a6f0:	20004ec4 	.word	0x20004ec4

0800a6f4 <_Balloc>:
 800a6f4:	b570      	push	{r4, r5, r6, lr}
 800a6f6:	69c6      	ldr	r6, [r0, #28]
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	460d      	mov	r5, r1
 800a6fc:	b976      	cbnz	r6, 800a71c <_Balloc+0x28>
 800a6fe:	2010      	movs	r0, #16
 800a700:	f001 f928 	bl	800b954 <malloc>
 800a704:	4602      	mov	r2, r0
 800a706:	61e0      	str	r0, [r4, #28]
 800a708:	b920      	cbnz	r0, 800a714 <_Balloc+0x20>
 800a70a:	4b18      	ldr	r3, [pc, #96]	@ (800a76c <_Balloc+0x78>)
 800a70c:	4818      	ldr	r0, [pc, #96]	@ (800a770 <_Balloc+0x7c>)
 800a70e:	216b      	movs	r1, #107	@ 0x6b
 800a710:	f001 f8ee 	bl	800b8f0 <__assert_func>
 800a714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a718:	6006      	str	r6, [r0, #0]
 800a71a:	60c6      	str	r6, [r0, #12]
 800a71c:	69e6      	ldr	r6, [r4, #28]
 800a71e:	68f3      	ldr	r3, [r6, #12]
 800a720:	b183      	cbz	r3, 800a744 <_Balloc+0x50>
 800a722:	69e3      	ldr	r3, [r4, #28]
 800a724:	68db      	ldr	r3, [r3, #12]
 800a726:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a72a:	b9b8      	cbnz	r0, 800a75c <_Balloc+0x68>
 800a72c:	2101      	movs	r1, #1
 800a72e:	fa01 f605 	lsl.w	r6, r1, r5
 800a732:	1d72      	adds	r2, r6, #5
 800a734:	0092      	lsls	r2, r2, #2
 800a736:	4620      	mov	r0, r4
 800a738:	f001 f8f8 	bl	800b92c <_calloc_r>
 800a73c:	b160      	cbz	r0, 800a758 <_Balloc+0x64>
 800a73e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a742:	e00e      	b.n	800a762 <_Balloc+0x6e>
 800a744:	2221      	movs	r2, #33	@ 0x21
 800a746:	2104      	movs	r1, #4
 800a748:	4620      	mov	r0, r4
 800a74a:	f001 f8ef 	bl	800b92c <_calloc_r>
 800a74e:	69e3      	ldr	r3, [r4, #28]
 800a750:	60f0      	str	r0, [r6, #12]
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	2b00      	cmp	r3, #0
 800a756:	d1e4      	bne.n	800a722 <_Balloc+0x2e>
 800a758:	2000      	movs	r0, #0
 800a75a:	bd70      	pop	{r4, r5, r6, pc}
 800a75c:	6802      	ldr	r2, [r0, #0]
 800a75e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a762:	2300      	movs	r3, #0
 800a764:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a768:	e7f7      	b.n	800a75a <_Balloc+0x66>
 800a76a:	bf00      	nop
 800a76c:	0800bfca 	.word	0x0800bfca
 800a770:	0800bfe1 	.word	0x0800bfe1

0800a774 <_Bfree>:
 800a774:	b570      	push	{r4, r5, r6, lr}
 800a776:	69c6      	ldr	r6, [r0, #28]
 800a778:	4605      	mov	r5, r0
 800a77a:	460c      	mov	r4, r1
 800a77c:	b976      	cbnz	r6, 800a79c <_Bfree+0x28>
 800a77e:	2010      	movs	r0, #16
 800a780:	f001 f8e8 	bl	800b954 <malloc>
 800a784:	4602      	mov	r2, r0
 800a786:	61e8      	str	r0, [r5, #28]
 800a788:	b920      	cbnz	r0, 800a794 <_Bfree+0x20>
 800a78a:	4b09      	ldr	r3, [pc, #36]	@ (800a7b0 <_Bfree+0x3c>)
 800a78c:	4809      	ldr	r0, [pc, #36]	@ (800a7b4 <_Bfree+0x40>)
 800a78e:	218f      	movs	r1, #143	@ 0x8f
 800a790:	f001 f8ae 	bl	800b8f0 <__assert_func>
 800a794:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a798:	6006      	str	r6, [r0, #0]
 800a79a:	60c6      	str	r6, [r0, #12]
 800a79c:	b13c      	cbz	r4, 800a7ae <_Bfree+0x3a>
 800a79e:	69eb      	ldr	r3, [r5, #28]
 800a7a0:	6862      	ldr	r2, [r4, #4]
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a7a8:	6021      	str	r1, [r4, #0]
 800a7aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a7ae:	bd70      	pop	{r4, r5, r6, pc}
 800a7b0:	0800bfca 	.word	0x0800bfca
 800a7b4:	0800bfe1 	.word	0x0800bfe1

0800a7b8 <__multadd>:
 800a7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7bc:	690d      	ldr	r5, [r1, #16]
 800a7be:	4607      	mov	r7, r0
 800a7c0:	460c      	mov	r4, r1
 800a7c2:	461e      	mov	r6, r3
 800a7c4:	f101 0c14 	add.w	ip, r1, #20
 800a7c8:	2000      	movs	r0, #0
 800a7ca:	f8dc 3000 	ldr.w	r3, [ip]
 800a7ce:	b299      	uxth	r1, r3
 800a7d0:	fb02 6101 	mla	r1, r2, r1, r6
 800a7d4:	0c1e      	lsrs	r6, r3, #16
 800a7d6:	0c0b      	lsrs	r3, r1, #16
 800a7d8:	fb02 3306 	mla	r3, r2, r6, r3
 800a7dc:	b289      	uxth	r1, r1
 800a7de:	3001      	adds	r0, #1
 800a7e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a7e4:	4285      	cmp	r5, r0
 800a7e6:	f84c 1b04 	str.w	r1, [ip], #4
 800a7ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a7ee:	dcec      	bgt.n	800a7ca <__multadd+0x12>
 800a7f0:	b30e      	cbz	r6, 800a836 <__multadd+0x7e>
 800a7f2:	68a3      	ldr	r3, [r4, #8]
 800a7f4:	42ab      	cmp	r3, r5
 800a7f6:	dc19      	bgt.n	800a82c <__multadd+0x74>
 800a7f8:	6861      	ldr	r1, [r4, #4]
 800a7fa:	4638      	mov	r0, r7
 800a7fc:	3101      	adds	r1, #1
 800a7fe:	f7ff ff79 	bl	800a6f4 <_Balloc>
 800a802:	4680      	mov	r8, r0
 800a804:	b928      	cbnz	r0, 800a812 <__multadd+0x5a>
 800a806:	4602      	mov	r2, r0
 800a808:	4b0c      	ldr	r3, [pc, #48]	@ (800a83c <__multadd+0x84>)
 800a80a:	480d      	ldr	r0, [pc, #52]	@ (800a840 <__multadd+0x88>)
 800a80c:	21ba      	movs	r1, #186	@ 0xba
 800a80e:	f001 f86f 	bl	800b8f0 <__assert_func>
 800a812:	6922      	ldr	r2, [r4, #16]
 800a814:	3202      	adds	r2, #2
 800a816:	f104 010c 	add.w	r1, r4, #12
 800a81a:	0092      	lsls	r2, r2, #2
 800a81c:	300c      	adds	r0, #12
 800a81e:	f7ff fb06 	bl	8009e2e <memcpy>
 800a822:	4621      	mov	r1, r4
 800a824:	4638      	mov	r0, r7
 800a826:	f7ff ffa5 	bl	800a774 <_Bfree>
 800a82a:	4644      	mov	r4, r8
 800a82c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a830:	3501      	adds	r5, #1
 800a832:	615e      	str	r6, [r3, #20]
 800a834:	6125      	str	r5, [r4, #16]
 800a836:	4620      	mov	r0, r4
 800a838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a83c:	0800bf59 	.word	0x0800bf59
 800a840:	0800bfe1 	.word	0x0800bfe1

0800a844 <__s2b>:
 800a844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a848:	460c      	mov	r4, r1
 800a84a:	4615      	mov	r5, r2
 800a84c:	461f      	mov	r7, r3
 800a84e:	2209      	movs	r2, #9
 800a850:	3308      	adds	r3, #8
 800a852:	4606      	mov	r6, r0
 800a854:	fb93 f3f2 	sdiv	r3, r3, r2
 800a858:	2100      	movs	r1, #0
 800a85a:	2201      	movs	r2, #1
 800a85c:	429a      	cmp	r2, r3
 800a85e:	db09      	blt.n	800a874 <__s2b+0x30>
 800a860:	4630      	mov	r0, r6
 800a862:	f7ff ff47 	bl	800a6f4 <_Balloc>
 800a866:	b940      	cbnz	r0, 800a87a <__s2b+0x36>
 800a868:	4602      	mov	r2, r0
 800a86a:	4b19      	ldr	r3, [pc, #100]	@ (800a8d0 <__s2b+0x8c>)
 800a86c:	4819      	ldr	r0, [pc, #100]	@ (800a8d4 <__s2b+0x90>)
 800a86e:	21d3      	movs	r1, #211	@ 0xd3
 800a870:	f001 f83e 	bl	800b8f0 <__assert_func>
 800a874:	0052      	lsls	r2, r2, #1
 800a876:	3101      	adds	r1, #1
 800a878:	e7f0      	b.n	800a85c <__s2b+0x18>
 800a87a:	9b08      	ldr	r3, [sp, #32]
 800a87c:	6143      	str	r3, [r0, #20]
 800a87e:	2d09      	cmp	r5, #9
 800a880:	f04f 0301 	mov.w	r3, #1
 800a884:	6103      	str	r3, [r0, #16]
 800a886:	dd16      	ble.n	800a8b6 <__s2b+0x72>
 800a888:	f104 0909 	add.w	r9, r4, #9
 800a88c:	46c8      	mov	r8, r9
 800a88e:	442c      	add	r4, r5
 800a890:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a894:	4601      	mov	r1, r0
 800a896:	3b30      	subs	r3, #48	@ 0x30
 800a898:	220a      	movs	r2, #10
 800a89a:	4630      	mov	r0, r6
 800a89c:	f7ff ff8c 	bl	800a7b8 <__multadd>
 800a8a0:	45a0      	cmp	r8, r4
 800a8a2:	d1f5      	bne.n	800a890 <__s2b+0x4c>
 800a8a4:	f1a5 0408 	sub.w	r4, r5, #8
 800a8a8:	444c      	add	r4, r9
 800a8aa:	1b2d      	subs	r5, r5, r4
 800a8ac:	1963      	adds	r3, r4, r5
 800a8ae:	42bb      	cmp	r3, r7
 800a8b0:	db04      	blt.n	800a8bc <__s2b+0x78>
 800a8b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8b6:	340a      	adds	r4, #10
 800a8b8:	2509      	movs	r5, #9
 800a8ba:	e7f6      	b.n	800a8aa <__s2b+0x66>
 800a8bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a8c0:	4601      	mov	r1, r0
 800a8c2:	3b30      	subs	r3, #48	@ 0x30
 800a8c4:	220a      	movs	r2, #10
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f7ff ff76 	bl	800a7b8 <__multadd>
 800a8cc:	e7ee      	b.n	800a8ac <__s2b+0x68>
 800a8ce:	bf00      	nop
 800a8d0:	0800bf59 	.word	0x0800bf59
 800a8d4:	0800bfe1 	.word	0x0800bfe1

0800a8d8 <__hi0bits>:
 800a8d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a8dc:	4603      	mov	r3, r0
 800a8de:	bf36      	itet	cc
 800a8e0:	0403      	lslcc	r3, r0, #16
 800a8e2:	2000      	movcs	r0, #0
 800a8e4:	2010      	movcc	r0, #16
 800a8e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a8ea:	bf3c      	itt	cc
 800a8ec:	021b      	lslcc	r3, r3, #8
 800a8ee:	3008      	addcc	r0, #8
 800a8f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8f4:	bf3c      	itt	cc
 800a8f6:	011b      	lslcc	r3, r3, #4
 800a8f8:	3004      	addcc	r0, #4
 800a8fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8fe:	bf3c      	itt	cc
 800a900:	009b      	lslcc	r3, r3, #2
 800a902:	3002      	addcc	r0, #2
 800a904:	2b00      	cmp	r3, #0
 800a906:	db05      	blt.n	800a914 <__hi0bits+0x3c>
 800a908:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a90c:	f100 0001 	add.w	r0, r0, #1
 800a910:	bf08      	it	eq
 800a912:	2020      	moveq	r0, #32
 800a914:	4770      	bx	lr

0800a916 <__lo0bits>:
 800a916:	6803      	ldr	r3, [r0, #0]
 800a918:	4602      	mov	r2, r0
 800a91a:	f013 0007 	ands.w	r0, r3, #7
 800a91e:	d00b      	beq.n	800a938 <__lo0bits+0x22>
 800a920:	07d9      	lsls	r1, r3, #31
 800a922:	d421      	bmi.n	800a968 <__lo0bits+0x52>
 800a924:	0798      	lsls	r0, r3, #30
 800a926:	bf49      	itett	mi
 800a928:	085b      	lsrmi	r3, r3, #1
 800a92a:	089b      	lsrpl	r3, r3, #2
 800a92c:	2001      	movmi	r0, #1
 800a92e:	6013      	strmi	r3, [r2, #0]
 800a930:	bf5c      	itt	pl
 800a932:	6013      	strpl	r3, [r2, #0]
 800a934:	2002      	movpl	r0, #2
 800a936:	4770      	bx	lr
 800a938:	b299      	uxth	r1, r3
 800a93a:	b909      	cbnz	r1, 800a940 <__lo0bits+0x2a>
 800a93c:	0c1b      	lsrs	r3, r3, #16
 800a93e:	2010      	movs	r0, #16
 800a940:	b2d9      	uxtb	r1, r3
 800a942:	b909      	cbnz	r1, 800a948 <__lo0bits+0x32>
 800a944:	3008      	adds	r0, #8
 800a946:	0a1b      	lsrs	r3, r3, #8
 800a948:	0719      	lsls	r1, r3, #28
 800a94a:	bf04      	itt	eq
 800a94c:	091b      	lsreq	r3, r3, #4
 800a94e:	3004      	addeq	r0, #4
 800a950:	0799      	lsls	r1, r3, #30
 800a952:	bf04      	itt	eq
 800a954:	089b      	lsreq	r3, r3, #2
 800a956:	3002      	addeq	r0, #2
 800a958:	07d9      	lsls	r1, r3, #31
 800a95a:	d403      	bmi.n	800a964 <__lo0bits+0x4e>
 800a95c:	085b      	lsrs	r3, r3, #1
 800a95e:	f100 0001 	add.w	r0, r0, #1
 800a962:	d003      	beq.n	800a96c <__lo0bits+0x56>
 800a964:	6013      	str	r3, [r2, #0]
 800a966:	4770      	bx	lr
 800a968:	2000      	movs	r0, #0
 800a96a:	4770      	bx	lr
 800a96c:	2020      	movs	r0, #32
 800a96e:	4770      	bx	lr

0800a970 <__i2b>:
 800a970:	b510      	push	{r4, lr}
 800a972:	460c      	mov	r4, r1
 800a974:	2101      	movs	r1, #1
 800a976:	f7ff febd 	bl	800a6f4 <_Balloc>
 800a97a:	4602      	mov	r2, r0
 800a97c:	b928      	cbnz	r0, 800a98a <__i2b+0x1a>
 800a97e:	4b05      	ldr	r3, [pc, #20]	@ (800a994 <__i2b+0x24>)
 800a980:	4805      	ldr	r0, [pc, #20]	@ (800a998 <__i2b+0x28>)
 800a982:	f240 1145 	movw	r1, #325	@ 0x145
 800a986:	f000 ffb3 	bl	800b8f0 <__assert_func>
 800a98a:	2301      	movs	r3, #1
 800a98c:	6144      	str	r4, [r0, #20]
 800a98e:	6103      	str	r3, [r0, #16]
 800a990:	bd10      	pop	{r4, pc}
 800a992:	bf00      	nop
 800a994:	0800bf59 	.word	0x0800bf59
 800a998:	0800bfe1 	.word	0x0800bfe1

0800a99c <__multiply>:
 800a99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a0:	4614      	mov	r4, r2
 800a9a2:	690a      	ldr	r2, [r1, #16]
 800a9a4:	6923      	ldr	r3, [r4, #16]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	bfa8      	it	ge
 800a9aa:	4623      	movge	r3, r4
 800a9ac:	460f      	mov	r7, r1
 800a9ae:	bfa4      	itt	ge
 800a9b0:	460c      	movge	r4, r1
 800a9b2:	461f      	movge	r7, r3
 800a9b4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a9b8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a9bc:	68a3      	ldr	r3, [r4, #8]
 800a9be:	6861      	ldr	r1, [r4, #4]
 800a9c0:	eb0a 0609 	add.w	r6, sl, r9
 800a9c4:	42b3      	cmp	r3, r6
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	bfb8      	it	lt
 800a9ca:	3101      	addlt	r1, #1
 800a9cc:	f7ff fe92 	bl	800a6f4 <_Balloc>
 800a9d0:	b930      	cbnz	r0, 800a9e0 <__multiply+0x44>
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	4b44      	ldr	r3, [pc, #272]	@ (800aae8 <__multiply+0x14c>)
 800a9d6:	4845      	ldr	r0, [pc, #276]	@ (800aaec <__multiply+0x150>)
 800a9d8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a9dc:	f000 ff88 	bl	800b8f0 <__assert_func>
 800a9e0:	f100 0514 	add.w	r5, r0, #20
 800a9e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9e8:	462b      	mov	r3, r5
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	4543      	cmp	r3, r8
 800a9ee:	d321      	bcc.n	800aa34 <__multiply+0x98>
 800a9f0:	f107 0114 	add.w	r1, r7, #20
 800a9f4:	f104 0214 	add.w	r2, r4, #20
 800a9f8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a9fc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aa00:	9302      	str	r3, [sp, #8]
 800aa02:	1b13      	subs	r3, r2, r4
 800aa04:	3b15      	subs	r3, #21
 800aa06:	f023 0303 	bic.w	r3, r3, #3
 800aa0a:	3304      	adds	r3, #4
 800aa0c:	f104 0715 	add.w	r7, r4, #21
 800aa10:	42ba      	cmp	r2, r7
 800aa12:	bf38      	it	cc
 800aa14:	2304      	movcc	r3, #4
 800aa16:	9301      	str	r3, [sp, #4]
 800aa18:	9b02      	ldr	r3, [sp, #8]
 800aa1a:	9103      	str	r1, [sp, #12]
 800aa1c:	428b      	cmp	r3, r1
 800aa1e:	d80c      	bhi.n	800aa3a <__multiply+0x9e>
 800aa20:	2e00      	cmp	r6, #0
 800aa22:	dd03      	ble.n	800aa2c <__multiply+0x90>
 800aa24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d05b      	beq.n	800aae4 <__multiply+0x148>
 800aa2c:	6106      	str	r6, [r0, #16]
 800aa2e:	b005      	add	sp, #20
 800aa30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa34:	f843 2b04 	str.w	r2, [r3], #4
 800aa38:	e7d8      	b.n	800a9ec <__multiply+0x50>
 800aa3a:	f8b1 a000 	ldrh.w	sl, [r1]
 800aa3e:	f1ba 0f00 	cmp.w	sl, #0
 800aa42:	d024      	beq.n	800aa8e <__multiply+0xf2>
 800aa44:	f104 0e14 	add.w	lr, r4, #20
 800aa48:	46a9      	mov	r9, r5
 800aa4a:	f04f 0c00 	mov.w	ip, #0
 800aa4e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa52:	f8d9 3000 	ldr.w	r3, [r9]
 800aa56:	fa1f fb87 	uxth.w	fp, r7
 800aa5a:	b29b      	uxth	r3, r3
 800aa5c:	fb0a 330b 	mla	r3, sl, fp, r3
 800aa60:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800aa64:	f8d9 7000 	ldr.w	r7, [r9]
 800aa68:	4463      	add	r3, ip
 800aa6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa6e:	fb0a c70b 	mla	r7, sl, fp, ip
 800aa72:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aa7c:	4572      	cmp	r2, lr
 800aa7e:	f849 3b04 	str.w	r3, [r9], #4
 800aa82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800aa86:	d8e2      	bhi.n	800aa4e <__multiply+0xb2>
 800aa88:	9b01      	ldr	r3, [sp, #4]
 800aa8a:	f845 c003 	str.w	ip, [r5, r3]
 800aa8e:	9b03      	ldr	r3, [sp, #12]
 800aa90:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800aa94:	3104      	adds	r1, #4
 800aa96:	f1b9 0f00 	cmp.w	r9, #0
 800aa9a:	d021      	beq.n	800aae0 <__multiply+0x144>
 800aa9c:	682b      	ldr	r3, [r5, #0]
 800aa9e:	f104 0c14 	add.w	ip, r4, #20
 800aaa2:	46ae      	mov	lr, r5
 800aaa4:	f04f 0a00 	mov.w	sl, #0
 800aaa8:	f8bc b000 	ldrh.w	fp, [ip]
 800aaac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800aab0:	fb09 770b 	mla	r7, r9, fp, r7
 800aab4:	4457      	add	r7, sl
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aabc:	f84e 3b04 	str.w	r3, [lr], #4
 800aac0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aac4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aac8:	f8be 3000 	ldrh.w	r3, [lr]
 800aacc:	fb09 330a 	mla	r3, r9, sl, r3
 800aad0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800aad4:	4562      	cmp	r2, ip
 800aad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aada:	d8e5      	bhi.n	800aaa8 <__multiply+0x10c>
 800aadc:	9f01      	ldr	r7, [sp, #4]
 800aade:	51eb      	str	r3, [r5, r7]
 800aae0:	3504      	adds	r5, #4
 800aae2:	e799      	b.n	800aa18 <__multiply+0x7c>
 800aae4:	3e01      	subs	r6, #1
 800aae6:	e79b      	b.n	800aa20 <__multiply+0x84>
 800aae8:	0800bf59 	.word	0x0800bf59
 800aaec:	0800bfe1 	.word	0x0800bfe1

0800aaf0 <__pow5mult>:
 800aaf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaf4:	4615      	mov	r5, r2
 800aaf6:	f012 0203 	ands.w	r2, r2, #3
 800aafa:	4607      	mov	r7, r0
 800aafc:	460e      	mov	r6, r1
 800aafe:	d007      	beq.n	800ab10 <__pow5mult+0x20>
 800ab00:	4c25      	ldr	r4, [pc, #148]	@ (800ab98 <__pow5mult+0xa8>)
 800ab02:	3a01      	subs	r2, #1
 800ab04:	2300      	movs	r3, #0
 800ab06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ab0a:	f7ff fe55 	bl	800a7b8 <__multadd>
 800ab0e:	4606      	mov	r6, r0
 800ab10:	10ad      	asrs	r5, r5, #2
 800ab12:	d03d      	beq.n	800ab90 <__pow5mult+0xa0>
 800ab14:	69fc      	ldr	r4, [r7, #28]
 800ab16:	b97c      	cbnz	r4, 800ab38 <__pow5mult+0x48>
 800ab18:	2010      	movs	r0, #16
 800ab1a:	f000 ff1b 	bl	800b954 <malloc>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	61f8      	str	r0, [r7, #28]
 800ab22:	b928      	cbnz	r0, 800ab30 <__pow5mult+0x40>
 800ab24:	4b1d      	ldr	r3, [pc, #116]	@ (800ab9c <__pow5mult+0xac>)
 800ab26:	481e      	ldr	r0, [pc, #120]	@ (800aba0 <__pow5mult+0xb0>)
 800ab28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ab2c:	f000 fee0 	bl	800b8f0 <__assert_func>
 800ab30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ab34:	6004      	str	r4, [r0, #0]
 800ab36:	60c4      	str	r4, [r0, #12]
 800ab38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ab3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ab40:	b94c      	cbnz	r4, 800ab56 <__pow5mult+0x66>
 800ab42:	f240 2171 	movw	r1, #625	@ 0x271
 800ab46:	4638      	mov	r0, r7
 800ab48:	f7ff ff12 	bl	800a970 <__i2b>
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab52:	4604      	mov	r4, r0
 800ab54:	6003      	str	r3, [r0, #0]
 800ab56:	f04f 0900 	mov.w	r9, #0
 800ab5a:	07eb      	lsls	r3, r5, #31
 800ab5c:	d50a      	bpl.n	800ab74 <__pow5mult+0x84>
 800ab5e:	4631      	mov	r1, r6
 800ab60:	4622      	mov	r2, r4
 800ab62:	4638      	mov	r0, r7
 800ab64:	f7ff ff1a 	bl	800a99c <__multiply>
 800ab68:	4631      	mov	r1, r6
 800ab6a:	4680      	mov	r8, r0
 800ab6c:	4638      	mov	r0, r7
 800ab6e:	f7ff fe01 	bl	800a774 <_Bfree>
 800ab72:	4646      	mov	r6, r8
 800ab74:	106d      	asrs	r5, r5, #1
 800ab76:	d00b      	beq.n	800ab90 <__pow5mult+0xa0>
 800ab78:	6820      	ldr	r0, [r4, #0]
 800ab7a:	b938      	cbnz	r0, 800ab8c <__pow5mult+0x9c>
 800ab7c:	4622      	mov	r2, r4
 800ab7e:	4621      	mov	r1, r4
 800ab80:	4638      	mov	r0, r7
 800ab82:	f7ff ff0b 	bl	800a99c <__multiply>
 800ab86:	6020      	str	r0, [r4, #0]
 800ab88:	f8c0 9000 	str.w	r9, [r0]
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	e7e4      	b.n	800ab5a <__pow5mult+0x6a>
 800ab90:	4630      	mov	r0, r6
 800ab92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab96:	bf00      	nop
 800ab98:	0800c03c 	.word	0x0800c03c
 800ab9c:	0800bfca 	.word	0x0800bfca
 800aba0:	0800bfe1 	.word	0x0800bfe1

0800aba4 <__lshift>:
 800aba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aba8:	460c      	mov	r4, r1
 800abaa:	6849      	ldr	r1, [r1, #4]
 800abac:	6923      	ldr	r3, [r4, #16]
 800abae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800abb2:	68a3      	ldr	r3, [r4, #8]
 800abb4:	4607      	mov	r7, r0
 800abb6:	4691      	mov	r9, r2
 800abb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800abbc:	f108 0601 	add.w	r6, r8, #1
 800abc0:	42b3      	cmp	r3, r6
 800abc2:	db0b      	blt.n	800abdc <__lshift+0x38>
 800abc4:	4638      	mov	r0, r7
 800abc6:	f7ff fd95 	bl	800a6f4 <_Balloc>
 800abca:	4605      	mov	r5, r0
 800abcc:	b948      	cbnz	r0, 800abe2 <__lshift+0x3e>
 800abce:	4602      	mov	r2, r0
 800abd0:	4b28      	ldr	r3, [pc, #160]	@ (800ac74 <__lshift+0xd0>)
 800abd2:	4829      	ldr	r0, [pc, #164]	@ (800ac78 <__lshift+0xd4>)
 800abd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800abd8:	f000 fe8a 	bl	800b8f0 <__assert_func>
 800abdc:	3101      	adds	r1, #1
 800abde:	005b      	lsls	r3, r3, #1
 800abe0:	e7ee      	b.n	800abc0 <__lshift+0x1c>
 800abe2:	2300      	movs	r3, #0
 800abe4:	f100 0114 	add.w	r1, r0, #20
 800abe8:	f100 0210 	add.w	r2, r0, #16
 800abec:	4618      	mov	r0, r3
 800abee:	4553      	cmp	r3, sl
 800abf0:	db33      	blt.n	800ac5a <__lshift+0xb6>
 800abf2:	6920      	ldr	r0, [r4, #16]
 800abf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800abf8:	f104 0314 	add.w	r3, r4, #20
 800abfc:	f019 091f 	ands.w	r9, r9, #31
 800ac00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac08:	d02b      	beq.n	800ac62 <__lshift+0xbe>
 800ac0a:	f1c9 0e20 	rsb	lr, r9, #32
 800ac0e:	468a      	mov	sl, r1
 800ac10:	2200      	movs	r2, #0
 800ac12:	6818      	ldr	r0, [r3, #0]
 800ac14:	fa00 f009 	lsl.w	r0, r0, r9
 800ac18:	4310      	orrs	r0, r2
 800ac1a:	f84a 0b04 	str.w	r0, [sl], #4
 800ac1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac22:	459c      	cmp	ip, r3
 800ac24:	fa22 f20e 	lsr.w	r2, r2, lr
 800ac28:	d8f3      	bhi.n	800ac12 <__lshift+0x6e>
 800ac2a:	ebac 0304 	sub.w	r3, ip, r4
 800ac2e:	3b15      	subs	r3, #21
 800ac30:	f023 0303 	bic.w	r3, r3, #3
 800ac34:	3304      	adds	r3, #4
 800ac36:	f104 0015 	add.w	r0, r4, #21
 800ac3a:	4584      	cmp	ip, r0
 800ac3c:	bf38      	it	cc
 800ac3e:	2304      	movcc	r3, #4
 800ac40:	50ca      	str	r2, [r1, r3]
 800ac42:	b10a      	cbz	r2, 800ac48 <__lshift+0xa4>
 800ac44:	f108 0602 	add.w	r6, r8, #2
 800ac48:	3e01      	subs	r6, #1
 800ac4a:	4638      	mov	r0, r7
 800ac4c:	612e      	str	r6, [r5, #16]
 800ac4e:	4621      	mov	r1, r4
 800ac50:	f7ff fd90 	bl	800a774 <_Bfree>
 800ac54:	4628      	mov	r0, r5
 800ac56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac5e:	3301      	adds	r3, #1
 800ac60:	e7c5      	b.n	800abee <__lshift+0x4a>
 800ac62:	3904      	subs	r1, #4
 800ac64:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac68:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac6c:	459c      	cmp	ip, r3
 800ac6e:	d8f9      	bhi.n	800ac64 <__lshift+0xc0>
 800ac70:	e7ea      	b.n	800ac48 <__lshift+0xa4>
 800ac72:	bf00      	nop
 800ac74:	0800bf59 	.word	0x0800bf59
 800ac78:	0800bfe1 	.word	0x0800bfe1

0800ac7c <__mcmp>:
 800ac7c:	690a      	ldr	r2, [r1, #16]
 800ac7e:	4603      	mov	r3, r0
 800ac80:	6900      	ldr	r0, [r0, #16]
 800ac82:	1a80      	subs	r0, r0, r2
 800ac84:	b530      	push	{r4, r5, lr}
 800ac86:	d10e      	bne.n	800aca6 <__mcmp+0x2a>
 800ac88:	3314      	adds	r3, #20
 800ac8a:	3114      	adds	r1, #20
 800ac8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ac90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ac94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ac98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ac9c:	4295      	cmp	r5, r2
 800ac9e:	d003      	beq.n	800aca8 <__mcmp+0x2c>
 800aca0:	d205      	bcs.n	800acae <__mcmp+0x32>
 800aca2:	f04f 30ff 	mov.w	r0, #4294967295
 800aca6:	bd30      	pop	{r4, r5, pc}
 800aca8:	42a3      	cmp	r3, r4
 800acaa:	d3f3      	bcc.n	800ac94 <__mcmp+0x18>
 800acac:	e7fb      	b.n	800aca6 <__mcmp+0x2a>
 800acae:	2001      	movs	r0, #1
 800acb0:	e7f9      	b.n	800aca6 <__mcmp+0x2a>
	...

0800acb4 <__mdiff>:
 800acb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb8:	4689      	mov	r9, r1
 800acba:	4606      	mov	r6, r0
 800acbc:	4611      	mov	r1, r2
 800acbe:	4648      	mov	r0, r9
 800acc0:	4614      	mov	r4, r2
 800acc2:	f7ff ffdb 	bl	800ac7c <__mcmp>
 800acc6:	1e05      	subs	r5, r0, #0
 800acc8:	d112      	bne.n	800acf0 <__mdiff+0x3c>
 800acca:	4629      	mov	r1, r5
 800accc:	4630      	mov	r0, r6
 800acce:	f7ff fd11 	bl	800a6f4 <_Balloc>
 800acd2:	4602      	mov	r2, r0
 800acd4:	b928      	cbnz	r0, 800ace2 <__mdiff+0x2e>
 800acd6:	4b3f      	ldr	r3, [pc, #252]	@ (800add4 <__mdiff+0x120>)
 800acd8:	f240 2137 	movw	r1, #567	@ 0x237
 800acdc:	483e      	ldr	r0, [pc, #248]	@ (800add8 <__mdiff+0x124>)
 800acde:	f000 fe07 	bl	800b8f0 <__assert_func>
 800ace2:	2301      	movs	r3, #1
 800ace4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ace8:	4610      	mov	r0, r2
 800acea:	b003      	add	sp, #12
 800acec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf0:	bfbc      	itt	lt
 800acf2:	464b      	movlt	r3, r9
 800acf4:	46a1      	movlt	r9, r4
 800acf6:	4630      	mov	r0, r6
 800acf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800acfc:	bfba      	itte	lt
 800acfe:	461c      	movlt	r4, r3
 800ad00:	2501      	movlt	r5, #1
 800ad02:	2500      	movge	r5, #0
 800ad04:	f7ff fcf6 	bl	800a6f4 <_Balloc>
 800ad08:	4602      	mov	r2, r0
 800ad0a:	b918      	cbnz	r0, 800ad14 <__mdiff+0x60>
 800ad0c:	4b31      	ldr	r3, [pc, #196]	@ (800add4 <__mdiff+0x120>)
 800ad0e:	f240 2145 	movw	r1, #581	@ 0x245
 800ad12:	e7e3      	b.n	800acdc <__mdiff+0x28>
 800ad14:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ad18:	6926      	ldr	r6, [r4, #16]
 800ad1a:	60c5      	str	r5, [r0, #12]
 800ad1c:	f109 0310 	add.w	r3, r9, #16
 800ad20:	f109 0514 	add.w	r5, r9, #20
 800ad24:	f104 0e14 	add.w	lr, r4, #20
 800ad28:	f100 0b14 	add.w	fp, r0, #20
 800ad2c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ad30:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	46d9      	mov	r9, fp
 800ad38:	f04f 0c00 	mov.w	ip, #0
 800ad3c:	9b01      	ldr	r3, [sp, #4]
 800ad3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ad42:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ad46:	9301      	str	r3, [sp, #4]
 800ad48:	fa1f f38a 	uxth.w	r3, sl
 800ad4c:	4619      	mov	r1, r3
 800ad4e:	b283      	uxth	r3, r0
 800ad50:	1acb      	subs	r3, r1, r3
 800ad52:	0c00      	lsrs	r0, r0, #16
 800ad54:	4463      	add	r3, ip
 800ad56:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ad5a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ad64:	4576      	cmp	r6, lr
 800ad66:	f849 3b04 	str.w	r3, [r9], #4
 800ad6a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ad6e:	d8e5      	bhi.n	800ad3c <__mdiff+0x88>
 800ad70:	1b33      	subs	r3, r6, r4
 800ad72:	3b15      	subs	r3, #21
 800ad74:	f023 0303 	bic.w	r3, r3, #3
 800ad78:	3415      	adds	r4, #21
 800ad7a:	3304      	adds	r3, #4
 800ad7c:	42a6      	cmp	r6, r4
 800ad7e:	bf38      	it	cc
 800ad80:	2304      	movcc	r3, #4
 800ad82:	441d      	add	r5, r3
 800ad84:	445b      	add	r3, fp
 800ad86:	461e      	mov	r6, r3
 800ad88:	462c      	mov	r4, r5
 800ad8a:	4544      	cmp	r4, r8
 800ad8c:	d30e      	bcc.n	800adac <__mdiff+0xf8>
 800ad8e:	f108 0103 	add.w	r1, r8, #3
 800ad92:	1b49      	subs	r1, r1, r5
 800ad94:	f021 0103 	bic.w	r1, r1, #3
 800ad98:	3d03      	subs	r5, #3
 800ad9a:	45a8      	cmp	r8, r5
 800ad9c:	bf38      	it	cc
 800ad9e:	2100      	movcc	r1, #0
 800ada0:	440b      	add	r3, r1
 800ada2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ada6:	b191      	cbz	r1, 800adce <__mdiff+0x11a>
 800ada8:	6117      	str	r7, [r2, #16]
 800adaa:	e79d      	b.n	800ace8 <__mdiff+0x34>
 800adac:	f854 1b04 	ldr.w	r1, [r4], #4
 800adb0:	46e6      	mov	lr, ip
 800adb2:	0c08      	lsrs	r0, r1, #16
 800adb4:	fa1c fc81 	uxtah	ip, ip, r1
 800adb8:	4471      	add	r1, lr
 800adba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800adbe:	b289      	uxth	r1, r1
 800adc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800adc4:	f846 1b04 	str.w	r1, [r6], #4
 800adc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800adcc:	e7dd      	b.n	800ad8a <__mdiff+0xd6>
 800adce:	3f01      	subs	r7, #1
 800add0:	e7e7      	b.n	800ada2 <__mdiff+0xee>
 800add2:	bf00      	nop
 800add4:	0800bf59 	.word	0x0800bf59
 800add8:	0800bfe1 	.word	0x0800bfe1

0800addc <__ulp>:
 800addc:	b082      	sub	sp, #8
 800adde:	ed8d 0b00 	vstr	d0, [sp]
 800ade2:	9a01      	ldr	r2, [sp, #4]
 800ade4:	4b0f      	ldr	r3, [pc, #60]	@ (800ae24 <__ulp+0x48>)
 800ade6:	4013      	ands	r3, r2
 800ade8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800adec:	2b00      	cmp	r3, #0
 800adee:	dc08      	bgt.n	800ae02 <__ulp+0x26>
 800adf0:	425b      	negs	r3, r3
 800adf2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800adf6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800adfa:	da04      	bge.n	800ae06 <__ulp+0x2a>
 800adfc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ae00:	4113      	asrs	r3, r2
 800ae02:	2200      	movs	r2, #0
 800ae04:	e008      	b.n	800ae18 <__ulp+0x3c>
 800ae06:	f1a2 0314 	sub.w	r3, r2, #20
 800ae0a:	2b1e      	cmp	r3, #30
 800ae0c:	bfda      	itte	le
 800ae0e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ae12:	40da      	lsrle	r2, r3
 800ae14:	2201      	movgt	r2, #1
 800ae16:	2300      	movs	r3, #0
 800ae18:	4619      	mov	r1, r3
 800ae1a:	4610      	mov	r0, r2
 800ae1c:	ec41 0b10 	vmov	d0, r0, r1
 800ae20:	b002      	add	sp, #8
 800ae22:	4770      	bx	lr
 800ae24:	7ff00000 	.word	0x7ff00000

0800ae28 <__b2d>:
 800ae28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae2c:	6906      	ldr	r6, [r0, #16]
 800ae2e:	f100 0814 	add.w	r8, r0, #20
 800ae32:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ae36:	1f37      	subs	r7, r6, #4
 800ae38:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ae3c:	4610      	mov	r0, r2
 800ae3e:	f7ff fd4b 	bl	800a8d8 <__hi0bits>
 800ae42:	f1c0 0320 	rsb	r3, r0, #32
 800ae46:	280a      	cmp	r0, #10
 800ae48:	600b      	str	r3, [r1, #0]
 800ae4a:	491b      	ldr	r1, [pc, #108]	@ (800aeb8 <__b2d+0x90>)
 800ae4c:	dc15      	bgt.n	800ae7a <__b2d+0x52>
 800ae4e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ae52:	fa22 f30c 	lsr.w	r3, r2, ip
 800ae56:	45b8      	cmp	r8, r7
 800ae58:	ea43 0501 	orr.w	r5, r3, r1
 800ae5c:	bf34      	ite	cc
 800ae5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae62:	2300      	movcs	r3, #0
 800ae64:	3015      	adds	r0, #21
 800ae66:	fa02 f000 	lsl.w	r0, r2, r0
 800ae6a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ae6e:	4303      	orrs	r3, r0
 800ae70:	461c      	mov	r4, r3
 800ae72:	ec45 4b10 	vmov	d0, r4, r5
 800ae76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae7a:	45b8      	cmp	r8, r7
 800ae7c:	bf3a      	itte	cc
 800ae7e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae82:	f1a6 0708 	subcc.w	r7, r6, #8
 800ae86:	2300      	movcs	r3, #0
 800ae88:	380b      	subs	r0, #11
 800ae8a:	d012      	beq.n	800aeb2 <__b2d+0x8a>
 800ae8c:	f1c0 0120 	rsb	r1, r0, #32
 800ae90:	fa23 f401 	lsr.w	r4, r3, r1
 800ae94:	4082      	lsls	r2, r0
 800ae96:	4322      	orrs	r2, r4
 800ae98:	4547      	cmp	r7, r8
 800ae9a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ae9e:	bf8c      	ite	hi
 800aea0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800aea4:	2200      	movls	r2, #0
 800aea6:	4083      	lsls	r3, r0
 800aea8:	40ca      	lsrs	r2, r1
 800aeaa:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	e7de      	b.n	800ae70 <__b2d+0x48>
 800aeb2:	ea42 0501 	orr.w	r5, r2, r1
 800aeb6:	e7db      	b.n	800ae70 <__b2d+0x48>
 800aeb8:	3ff00000 	.word	0x3ff00000

0800aebc <__d2b>:
 800aebc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aec0:	460f      	mov	r7, r1
 800aec2:	2101      	movs	r1, #1
 800aec4:	ec59 8b10 	vmov	r8, r9, d0
 800aec8:	4616      	mov	r6, r2
 800aeca:	f7ff fc13 	bl	800a6f4 <_Balloc>
 800aece:	4604      	mov	r4, r0
 800aed0:	b930      	cbnz	r0, 800aee0 <__d2b+0x24>
 800aed2:	4602      	mov	r2, r0
 800aed4:	4b23      	ldr	r3, [pc, #140]	@ (800af64 <__d2b+0xa8>)
 800aed6:	4824      	ldr	r0, [pc, #144]	@ (800af68 <__d2b+0xac>)
 800aed8:	f240 310f 	movw	r1, #783	@ 0x30f
 800aedc:	f000 fd08 	bl	800b8f0 <__assert_func>
 800aee0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aee4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aee8:	b10d      	cbz	r5, 800aeee <__d2b+0x32>
 800aeea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aeee:	9301      	str	r3, [sp, #4]
 800aef0:	f1b8 0300 	subs.w	r3, r8, #0
 800aef4:	d023      	beq.n	800af3e <__d2b+0x82>
 800aef6:	4668      	mov	r0, sp
 800aef8:	9300      	str	r3, [sp, #0]
 800aefa:	f7ff fd0c 	bl	800a916 <__lo0bits>
 800aefe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800af02:	b1d0      	cbz	r0, 800af3a <__d2b+0x7e>
 800af04:	f1c0 0320 	rsb	r3, r0, #32
 800af08:	fa02 f303 	lsl.w	r3, r2, r3
 800af0c:	430b      	orrs	r3, r1
 800af0e:	40c2      	lsrs	r2, r0
 800af10:	6163      	str	r3, [r4, #20]
 800af12:	9201      	str	r2, [sp, #4]
 800af14:	9b01      	ldr	r3, [sp, #4]
 800af16:	61a3      	str	r3, [r4, #24]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	bf0c      	ite	eq
 800af1c:	2201      	moveq	r2, #1
 800af1e:	2202      	movne	r2, #2
 800af20:	6122      	str	r2, [r4, #16]
 800af22:	b1a5      	cbz	r5, 800af4e <__d2b+0x92>
 800af24:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800af28:	4405      	add	r5, r0
 800af2a:	603d      	str	r5, [r7, #0]
 800af2c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800af30:	6030      	str	r0, [r6, #0]
 800af32:	4620      	mov	r0, r4
 800af34:	b003      	add	sp, #12
 800af36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af3a:	6161      	str	r1, [r4, #20]
 800af3c:	e7ea      	b.n	800af14 <__d2b+0x58>
 800af3e:	a801      	add	r0, sp, #4
 800af40:	f7ff fce9 	bl	800a916 <__lo0bits>
 800af44:	9b01      	ldr	r3, [sp, #4]
 800af46:	6163      	str	r3, [r4, #20]
 800af48:	3020      	adds	r0, #32
 800af4a:	2201      	movs	r2, #1
 800af4c:	e7e8      	b.n	800af20 <__d2b+0x64>
 800af4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800af56:	6038      	str	r0, [r7, #0]
 800af58:	6918      	ldr	r0, [r3, #16]
 800af5a:	f7ff fcbd 	bl	800a8d8 <__hi0bits>
 800af5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af62:	e7e5      	b.n	800af30 <__d2b+0x74>
 800af64:	0800bf59 	.word	0x0800bf59
 800af68:	0800bfe1 	.word	0x0800bfe1

0800af6c <__ratio>:
 800af6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af70:	b085      	sub	sp, #20
 800af72:	e9cd 1000 	strd	r1, r0, [sp]
 800af76:	a902      	add	r1, sp, #8
 800af78:	f7ff ff56 	bl	800ae28 <__b2d>
 800af7c:	9800      	ldr	r0, [sp, #0]
 800af7e:	a903      	add	r1, sp, #12
 800af80:	ec55 4b10 	vmov	r4, r5, d0
 800af84:	f7ff ff50 	bl	800ae28 <__b2d>
 800af88:	9b01      	ldr	r3, [sp, #4]
 800af8a:	6919      	ldr	r1, [r3, #16]
 800af8c:	9b00      	ldr	r3, [sp, #0]
 800af8e:	691b      	ldr	r3, [r3, #16]
 800af90:	1ac9      	subs	r1, r1, r3
 800af92:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800af96:	1a9b      	subs	r3, r3, r2
 800af98:	ec5b ab10 	vmov	sl, fp, d0
 800af9c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	bfce      	itee	gt
 800afa4:	462a      	movgt	r2, r5
 800afa6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800afaa:	465a      	movle	r2, fp
 800afac:	462f      	mov	r7, r5
 800afae:	46d9      	mov	r9, fp
 800afb0:	bfcc      	ite	gt
 800afb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800afb6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800afba:	464b      	mov	r3, r9
 800afbc:	4652      	mov	r2, sl
 800afbe:	4620      	mov	r0, r4
 800afc0:	4639      	mov	r1, r7
 800afc2:	f7f5 fc43 	bl	800084c <__aeabi_ddiv>
 800afc6:	ec41 0b10 	vmov	d0, r0, r1
 800afca:	b005      	add	sp, #20
 800afcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800afd0 <__copybits>:
 800afd0:	3901      	subs	r1, #1
 800afd2:	b570      	push	{r4, r5, r6, lr}
 800afd4:	1149      	asrs	r1, r1, #5
 800afd6:	6914      	ldr	r4, [r2, #16]
 800afd8:	3101      	adds	r1, #1
 800afda:	f102 0314 	add.w	r3, r2, #20
 800afde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800afe2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800afe6:	1f05      	subs	r5, r0, #4
 800afe8:	42a3      	cmp	r3, r4
 800afea:	d30c      	bcc.n	800b006 <__copybits+0x36>
 800afec:	1aa3      	subs	r3, r4, r2
 800afee:	3b11      	subs	r3, #17
 800aff0:	f023 0303 	bic.w	r3, r3, #3
 800aff4:	3211      	adds	r2, #17
 800aff6:	42a2      	cmp	r2, r4
 800aff8:	bf88      	it	hi
 800affa:	2300      	movhi	r3, #0
 800affc:	4418      	add	r0, r3
 800affe:	2300      	movs	r3, #0
 800b000:	4288      	cmp	r0, r1
 800b002:	d305      	bcc.n	800b010 <__copybits+0x40>
 800b004:	bd70      	pop	{r4, r5, r6, pc}
 800b006:	f853 6b04 	ldr.w	r6, [r3], #4
 800b00a:	f845 6f04 	str.w	r6, [r5, #4]!
 800b00e:	e7eb      	b.n	800afe8 <__copybits+0x18>
 800b010:	f840 3b04 	str.w	r3, [r0], #4
 800b014:	e7f4      	b.n	800b000 <__copybits+0x30>

0800b016 <__any_on>:
 800b016:	f100 0214 	add.w	r2, r0, #20
 800b01a:	6900      	ldr	r0, [r0, #16]
 800b01c:	114b      	asrs	r3, r1, #5
 800b01e:	4298      	cmp	r0, r3
 800b020:	b510      	push	{r4, lr}
 800b022:	db11      	blt.n	800b048 <__any_on+0x32>
 800b024:	dd0a      	ble.n	800b03c <__any_on+0x26>
 800b026:	f011 011f 	ands.w	r1, r1, #31
 800b02a:	d007      	beq.n	800b03c <__any_on+0x26>
 800b02c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b030:	fa24 f001 	lsr.w	r0, r4, r1
 800b034:	fa00 f101 	lsl.w	r1, r0, r1
 800b038:	428c      	cmp	r4, r1
 800b03a:	d10b      	bne.n	800b054 <__any_on+0x3e>
 800b03c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b040:	4293      	cmp	r3, r2
 800b042:	d803      	bhi.n	800b04c <__any_on+0x36>
 800b044:	2000      	movs	r0, #0
 800b046:	bd10      	pop	{r4, pc}
 800b048:	4603      	mov	r3, r0
 800b04a:	e7f7      	b.n	800b03c <__any_on+0x26>
 800b04c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b050:	2900      	cmp	r1, #0
 800b052:	d0f5      	beq.n	800b040 <__any_on+0x2a>
 800b054:	2001      	movs	r0, #1
 800b056:	e7f6      	b.n	800b046 <__any_on+0x30>

0800b058 <__ascii_wctomb>:
 800b058:	4603      	mov	r3, r0
 800b05a:	4608      	mov	r0, r1
 800b05c:	b141      	cbz	r1, 800b070 <__ascii_wctomb+0x18>
 800b05e:	2aff      	cmp	r2, #255	@ 0xff
 800b060:	d904      	bls.n	800b06c <__ascii_wctomb+0x14>
 800b062:	228a      	movs	r2, #138	@ 0x8a
 800b064:	601a      	str	r2, [r3, #0]
 800b066:	f04f 30ff 	mov.w	r0, #4294967295
 800b06a:	4770      	bx	lr
 800b06c:	700a      	strb	r2, [r1, #0]
 800b06e:	2001      	movs	r0, #1
 800b070:	4770      	bx	lr

0800b072 <__ssputs_r>:
 800b072:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b076:	688e      	ldr	r6, [r1, #8]
 800b078:	461f      	mov	r7, r3
 800b07a:	42be      	cmp	r6, r7
 800b07c:	680b      	ldr	r3, [r1, #0]
 800b07e:	4682      	mov	sl, r0
 800b080:	460c      	mov	r4, r1
 800b082:	4690      	mov	r8, r2
 800b084:	d82d      	bhi.n	800b0e2 <__ssputs_r+0x70>
 800b086:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b08a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b08e:	d026      	beq.n	800b0de <__ssputs_r+0x6c>
 800b090:	6965      	ldr	r5, [r4, #20]
 800b092:	6909      	ldr	r1, [r1, #16]
 800b094:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b098:	eba3 0901 	sub.w	r9, r3, r1
 800b09c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b0a0:	1c7b      	adds	r3, r7, #1
 800b0a2:	444b      	add	r3, r9
 800b0a4:	106d      	asrs	r5, r5, #1
 800b0a6:	429d      	cmp	r5, r3
 800b0a8:	bf38      	it	cc
 800b0aa:	461d      	movcc	r5, r3
 800b0ac:	0553      	lsls	r3, r2, #21
 800b0ae:	d527      	bpl.n	800b100 <__ssputs_r+0x8e>
 800b0b0:	4629      	mov	r1, r5
 800b0b2:	f7ff fa81 	bl	800a5b8 <_malloc_r>
 800b0b6:	4606      	mov	r6, r0
 800b0b8:	b360      	cbz	r0, 800b114 <__ssputs_r+0xa2>
 800b0ba:	6921      	ldr	r1, [r4, #16]
 800b0bc:	464a      	mov	r2, r9
 800b0be:	f7fe feb6 	bl	8009e2e <memcpy>
 800b0c2:	89a3      	ldrh	r3, [r4, #12]
 800b0c4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b0c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0cc:	81a3      	strh	r3, [r4, #12]
 800b0ce:	6126      	str	r6, [r4, #16]
 800b0d0:	6165      	str	r5, [r4, #20]
 800b0d2:	444e      	add	r6, r9
 800b0d4:	eba5 0509 	sub.w	r5, r5, r9
 800b0d8:	6026      	str	r6, [r4, #0]
 800b0da:	60a5      	str	r5, [r4, #8]
 800b0dc:	463e      	mov	r6, r7
 800b0de:	42be      	cmp	r6, r7
 800b0e0:	d900      	bls.n	800b0e4 <__ssputs_r+0x72>
 800b0e2:	463e      	mov	r6, r7
 800b0e4:	6820      	ldr	r0, [r4, #0]
 800b0e6:	4632      	mov	r2, r6
 800b0e8:	4641      	mov	r1, r8
 800b0ea:	f000 fbb5 	bl	800b858 <memmove>
 800b0ee:	68a3      	ldr	r3, [r4, #8]
 800b0f0:	1b9b      	subs	r3, r3, r6
 800b0f2:	60a3      	str	r3, [r4, #8]
 800b0f4:	6823      	ldr	r3, [r4, #0]
 800b0f6:	4433      	add	r3, r6
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b100:	462a      	mov	r2, r5
 800b102:	f000 fc2f 	bl	800b964 <_realloc_r>
 800b106:	4606      	mov	r6, r0
 800b108:	2800      	cmp	r0, #0
 800b10a:	d1e0      	bne.n	800b0ce <__ssputs_r+0x5c>
 800b10c:	6921      	ldr	r1, [r4, #16]
 800b10e:	4650      	mov	r0, sl
 800b110:	f7fe feac 	bl	8009e6c <_free_r>
 800b114:	230c      	movs	r3, #12
 800b116:	f8ca 3000 	str.w	r3, [sl]
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	f04f 30ff 	mov.w	r0, #4294967295
 800b126:	e7e9      	b.n	800b0fc <__ssputs_r+0x8a>

0800b128 <_svfiprintf_r>:
 800b128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b12c:	4698      	mov	r8, r3
 800b12e:	898b      	ldrh	r3, [r1, #12]
 800b130:	061b      	lsls	r3, r3, #24
 800b132:	b09d      	sub	sp, #116	@ 0x74
 800b134:	4607      	mov	r7, r0
 800b136:	460d      	mov	r5, r1
 800b138:	4614      	mov	r4, r2
 800b13a:	d510      	bpl.n	800b15e <_svfiprintf_r+0x36>
 800b13c:	690b      	ldr	r3, [r1, #16]
 800b13e:	b973      	cbnz	r3, 800b15e <_svfiprintf_r+0x36>
 800b140:	2140      	movs	r1, #64	@ 0x40
 800b142:	f7ff fa39 	bl	800a5b8 <_malloc_r>
 800b146:	6028      	str	r0, [r5, #0]
 800b148:	6128      	str	r0, [r5, #16]
 800b14a:	b930      	cbnz	r0, 800b15a <_svfiprintf_r+0x32>
 800b14c:	230c      	movs	r3, #12
 800b14e:	603b      	str	r3, [r7, #0]
 800b150:	f04f 30ff 	mov.w	r0, #4294967295
 800b154:	b01d      	add	sp, #116	@ 0x74
 800b156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b15a:	2340      	movs	r3, #64	@ 0x40
 800b15c:	616b      	str	r3, [r5, #20]
 800b15e:	2300      	movs	r3, #0
 800b160:	9309      	str	r3, [sp, #36]	@ 0x24
 800b162:	2320      	movs	r3, #32
 800b164:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b168:	f8cd 800c 	str.w	r8, [sp, #12]
 800b16c:	2330      	movs	r3, #48	@ 0x30
 800b16e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b30c <_svfiprintf_r+0x1e4>
 800b172:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b176:	f04f 0901 	mov.w	r9, #1
 800b17a:	4623      	mov	r3, r4
 800b17c:	469a      	mov	sl, r3
 800b17e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b182:	b10a      	cbz	r2, 800b188 <_svfiprintf_r+0x60>
 800b184:	2a25      	cmp	r2, #37	@ 0x25
 800b186:	d1f9      	bne.n	800b17c <_svfiprintf_r+0x54>
 800b188:	ebba 0b04 	subs.w	fp, sl, r4
 800b18c:	d00b      	beq.n	800b1a6 <_svfiprintf_r+0x7e>
 800b18e:	465b      	mov	r3, fp
 800b190:	4622      	mov	r2, r4
 800b192:	4629      	mov	r1, r5
 800b194:	4638      	mov	r0, r7
 800b196:	f7ff ff6c 	bl	800b072 <__ssputs_r>
 800b19a:	3001      	adds	r0, #1
 800b19c:	f000 80a7 	beq.w	800b2ee <_svfiprintf_r+0x1c6>
 800b1a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1a2:	445a      	add	r2, fp
 800b1a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1a6:	f89a 3000 	ldrb.w	r3, [sl]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	f000 809f 	beq.w	800b2ee <_svfiprintf_r+0x1c6>
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1ba:	f10a 0a01 	add.w	sl, sl, #1
 800b1be:	9304      	str	r3, [sp, #16]
 800b1c0:	9307      	str	r3, [sp, #28]
 800b1c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b1c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b1c8:	4654      	mov	r4, sl
 800b1ca:	2205      	movs	r2, #5
 800b1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1d0:	484e      	ldr	r0, [pc, #312]	@ (800b30c <_svfiprintf_r+0x1e4>)
 800b1d2:	f7f5 f805 	bl	80001e0 <memchr>
 800b1d6:	9a04      	ldr	r2, [sp, #16]
 800b1d8:	b9d8      	cbnz	r0, 800b212 <_svfiprintf_r+0xea>
 800b1da:	06d0      	lsls	r0, r2, #27
 800b1dc:	bf44      	itt	mi
 800b1de:	2320      	movmi	r3, #32
 800b1e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1e4:	0711      	lsls	r1, r2, #28
 800b1e6:	bf44      	itt	mi
 800b1e8:	232b      	movmi	r3, #43	@ 0x2b
 800b1ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b1ee:	f89a 3000 	ldrb.w	r3, [sl]
 800b1f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1f4:	d015      	beq.n	800b222 <_svfiprintf_r+0xfa>
 800b1f6:	9a07      	ldr	r2, [sp, #28]
 800b1f8:	4654      	mov	r4, sl
 800b1fa:	2000      	movs	r0, #0
 800b1fc:	f04f 0c0a 	mov.w	ip, #10
 800b200:	4621      	mov	r1, r4
 800b202:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b206:	3b30      	subs	r3, #48	@ 0x30
 800b208:	2b09      	cmp	r3, #9
 800b20a:	d94b      	bls.n	800b2a4 <_svfiprintf_r+0x17c>
 800b20c:	b1b0      	cbz	r0, 800b23c <_svfiprintf_r+0x114>
 800b20e:	9207      	str	r2, [sp, #28]
 800b210:	e014      	b.n	800b23c <_svfiprintf_r+0x114>
 800b212:	eba0 0308 	sub.w	r3, r0, r8
 800b216:	fa09 f303 	lsl.w	r3, r9, r3
 800b21a:	4313      	orrs	r3, r2
 800b21c:	9304      	str	r3, [sp, #16]
 800b21e:	46a2      	mov	sl, r4
 800b220:	e7d2      	b.n	800b1c8 <_svfiprintf_r+0xa0>
 800b222:	9b03      	ldr	r3, [sp, #12]
 800b224:	1d19      	adds	r1, r3, #4
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	9103      	str	r1, [sp, #12]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	bfbb      	ittet	lt
 800b22e:	425b      	neglt	r3, r3
 800b230:	f042 0202 	orrlt.w	r2, r2, #2
 800b234:	9307      	strge	r3, [sp, #28]
 800b236:	9307      	strlt	r3, [sp, #28]
 800b238:	bfb8      	it	lt
 800b23a:	9204      	strlt	r2, [sp, #16]
 800b23c:	7823      	ldrb	r3, [r4, #0]
 800b23e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b240:	d10a      	bne.n	800b258 <_svfiprintf_r+0x130>
 800b242:	7863      	ldrb	r3, [r4, #1]
 800b244:	2b2a      	cmp	r3, #42	@ 0x2a
 800b246:	d132      	bne.n	800b2ae <_svfiprintf_r+0x186>
 800b248:	9b03      	ldr	r3, [sp, #12]
 800b24a:	1d1a      	adds	r2, r3, #4
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	9203      	str	r2, [sp, #12]
 800b250:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b254:	3402      	adds	r4, #2
 800b256:	9305      	str	r3, [sp, #20]
 800b258:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b31c <_svfiprintf_r+0x1f4>
 800b25c:	7821      	ldrb	r1, [r4, #0]
 800b25e:	2203      	movs	r2, #3
 800b260:	4650      	mov	r0, sl
 800b262:	f7f4 ffbd 	bl	80001e0 <memchr>
 800b266:	b138      	cbz	r0, 800b278 <_svfiprintf_r+0x150>
 800b268:	9b04      	ldr	r3, [sp, #16]
 800b26a:	eba0 000a 	sub.w	r0, r0, sl
 800b26e:	2240      	movs	r2, #64	@ 0x40
 800b270:	4082      	lsls	r2, r0
 800b272:	4313      	orrs	r3, r2
 800b274:	3401      	adds	r4, #1
 800b276:	9304      	str	r3, [sp, #16]
 800b278:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b27c:	4824      	ldr	r0, [pc, #144]	@ (800b310 <_svfiprintf_r+0x1e8>)
 800b27e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b282:	2206      	movs	r2, #6
 800b284:	f7f4 ffac 	bl	80001e0 <memchr>
 800b288:	2800      	cmp	r0, #0
 800b28a:	d036      	beq.n	800b2fa <_svfiprintf_r+0x1d2>
 800b28c:	4b21      	ldr	r3, [pc, #132]	@ (800b314 <_svfiprintf_r+0x1ec>)
 800b28e:	bb1b      	cbnz	r3, 800b2d8 <_svfiprintf_r+0x1b0>
 800b290:	9b03      	ldr	r3, [sp, #12]
 800b292:	3307      	adds	r3, #7
 800b294:	f023 0307 	bic.w	r3, r3, #7
 800b298:	3308      	adds	r3, #8
 800b29a:	9303      	str	r3, [sp, #12]
 800b29c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b29e:	4433      	add	r3, r6
 800b2a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a2:	e76a      	b.n	800b17a <_svfiprintf_r+0x52>
 800b2a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2a8:	460c      	mov	r4, r1
 800b2aa:	2001      	movs	r0, #1
 800b2ac:	e7a8      	b.n	800b200 <_svfiprintf_r+0xd8>
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	3401      	adds	r4, #1
 800b2b2:	9305      	str	r3, [sp, #20]
 800b2b4:	4619      	mov	r1, r3
 800b2b6:	f04f 0c0a 	mov.w	ip, #10
 800b2ba:	4620      	mov	r0, r4
 800b2bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2c0:	3a30      	subs	r2, #48	@ 0x30
 800b2c2:	2a09      	cmp	r2, #9
 800b2c4:	d903      	bls.n	800b2ce <_svfiprintf_r+0x1a6>
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d0c6      	beq.n	800b258 <_svfiprintf_r+0x130>
 800b2ca:	9105      	str	r1, [sp, #20]
 800b2cc:	e7c4      	b.n	800b258 <_svfiprintf_r+0x130>
 800b2ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800b2d2:	4604      	mov	r4, r0
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e7f0      	b.n	800b2ba <_svfiprintf_r+0x192>
 800b2d8:	ab03      	add	r3, sp, #12
 800b2da:	9300      	str	r3, [sp, #0]
 800b2dc:	462a      	mov	r2, r5
 800b2de:	4b0e      	ldr	r3, [pc, #56]	@ (800b318 <_svfiprintf_r+0x1f0>)
 800b2e0:	a904      	add	r1, sp, #16
 800b2e2:	4638      	mov	r0, r7
 800b2e4:	f3af 8000 	nop.w
 800b2e8:	1c42      	adds	r2, r0, #1
 800b2ea:	4606      	mov	r6, r0
 800b2ec:	d1d6      	bne.n	800b29c <_svfiprintf_r+0x174>
 800b2ee:	89ab      	ldrh	r3, [r5, #12]
 800b2f0:	065b      	lsls	r3, r3, #25
 800b2f2:	f53f af2d 	bmi.w	800b150 <_svfiprintf_r+0x28>
 800b2f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b2f8:	e72c      	b.n	800b154 <_svfiprintf_r+0x2c>
 800b2fa:	ab03      	add	r3, sp, #12
 800b2fc:	9300      	str	r3, [sp, #0]
 800b2fe:	462a      	mov	r2, r5
 800b300:	4b05      	ldr	r3, [pc, #20]	@ (800b318 <_svfiprintf_r+0x1f0>)
 800b302:	a904      	add	r1, sp, #16
 800b304:	4638      	mov	r0, r7
 800b306:	f000 f879 	bl	800b3fc <_printf_i>
 800b30a:	e7ed      	b.n	800b2e8 <_svfiprintf_r+0x1c0>
 800b30c:	0800c138 	.word	0x0800c138
 800b310:	0800c142 	.word	0x0800c142
 800b314:	00000000 	.word	0x00000000
 800b318:	0800b073 	.word	0x0800b073
 800b31c:	0800c13e 	.word	0x0800c13e

0800b320 <_printf_common>:
 800b320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	4616      	mov	r6, r2
 800b326:	4698      	mov	r8, r3
 800b328:	688a      	ldr	r2, [r1, #8]
 800b32a:	690b      	ldr	r3, [r1, #16]
 800b32c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b330:	4293      	cmp	r3, r2
 800b332:	bfb8      	it	lt
 800b334:	4613      	movlt	r3, r2
 800b336:	6033      	str	r3, [r6, #0]
 800b338:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b33c:	4607      	mov	r7, r0
 800b33e:	460c      	mov	r4, r1
 800b340:	b10a      	cbz	r2, 800b346 <_printf_common+0x26>
 800b342:	3301      	adds	r3, #1
 800b344:	6033      	str	r3, [r6, #0]
 800b346:	6823      	ldr	r3, [r4, #0]
 800b348:	0699      	lsls	r1, r3, #26
 800b34a:	bf42      	ittt	mi
 800b34c:	6833      	ldrmi	r3, [r6, #0]
 800b34e:	3302      	addmi	r3, #2
 800b350:	6033      	strmi	r3, [r6, #0]
 800b352:	6825      	ldr	r5, [r4, #0]
 800b354:	f015 0506 	ands.w	r5, r5, #6
 800b358:	d106      	bne.n	800b368 <_printf_common+0x48>
 800b35a:	f104 0a19 	add.w	sl, r4, #25
 800b35e:	68e3      	ldr	r3, [r4, #12]
 800b360:	6832      	ldr	r2, [r6, #0]
 800b362:	1a9b      	subs	r3, r3, r2
 800b364:	42ab      	cmp	r3, r5
 800b366:	dc26      	bgt.n	800b3b6 <_printf_common+0x96>
 800b368:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b36c:	6822      	ldr	r2, [r4, #0]
 800b36e:	3b00      	subs	r3, #0
 800b370:	bf18      	it	ne
 800b372:	2301      	movne	r3, #1
 800b374:	0692      	lsls	r2, r2, #26
 800b376:	d42b      	bmi.n	800b3d0 <_printf_common+0xb0>
 800b378:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b37c:	4641      	mov	r1, r8
 800b37e:	4638      	mov	r0, r7
 800b380:	47c8      	blx	r9
 800b382:	3001      	adds	r0, #1
 800b384:	d01e      	beq.n	800b3c4 <_printf_common+0xa4>
 800b386:	6823      	ldr	r3, [r4, #0]
 800b388:	6922      	ldr	r2, [r4, #16]
 800b38a:	f003 0306 	and.w	r3, r3, #6
 800b38e:	2b04      	cmp	r3, #4
 800b390:	bf02      	ittt	eq
 800b392:	68e5      	ldreq	r5, [r4, #12]
 800b394:	6833      	ldreq	r3, [r6, #0]
 800b396:	1aed      	subeq	r5, r5, r3
 800b398:	68a3      	ldr	r3, [r4, #8]
 800b39a:	bf0c      	ite	eq
 800b39c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3a0:	2500      	movne	r5, #0
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	bfc4      	itt	gt
 800b3a6:	1a9b      	subgt	r3, r3, r2
 800b3a8:	18ed      	addgt	r5, r5, r3
 800b3aa:	2600      	movs	r6, #0
 800b3ac:	341a      	adds	r4, #26
 800b3ae:	42b5      	cmp	r5, r6
 800b3b0:	d11a      	bne.n	800b3e8 <_printf_common+0xc8>
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	e008      	b.n	800b3c8 <_printf_common+0xa8>
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	4652      	mov	r2, sl
 800b3ba:	4641      	mov	r1, r8
 800b3bc:	4638      	mov	r0, r7
 800b3be:	47c8      	blx	r9
 800b3c0:	3001      	adds	r0, #1
 800b3c2:	d103      	bne.n	800b3cc <_printf_common+0xac>
 800b3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3cc:	3501      	adds	r5, #1
 800b3ce:	e7c6      	b.n	800b35e <_printf_common+0x3e>
 800b3d0:	18e1      	adds	r1, r4, r3
 800b3d2:	1c5a      	adds	r2, r3, #1
 800b3d4:	2030      	movs	r0, #48	@ 0x30
 800b3d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b3da:	4422      	add	r2, r4
 800b3dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b3e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b3e4:	3302      	adds	r3, #2
 800b3e6:	e7c7      	b.n	800b378 <_printf_common+0x58>
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	4622      	mov	r2, r4
 800b3ec:	4641      	mov	r1, r8
 800b3ee:	4638      	mov	r0, r7
 800b3f0:	47c8      	blx	r9
 800b3f2:	3001      	adds	r0, #1
 800b3f4:	d0e6      	beq.n	800b3c4 <_printf_common+0xa4>
 800b3f6:	3601      	adds	r6, #1
 800b3f8:	e7d9      	b.n	800b3ae <_printf_common+0x8e>
	...

0800b3fc <_printf_i>:
 800b3fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b400:	7e0f      	ldrb	r7, [r1, #24]
 800b402:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b404:	2f78      	cmp	r7, #120	@ 0x78
 800b406:	4691      	mov	r9, r2
 800b408:	4680      	mov	r8, r0
 800b40a:	460c      	mov	r4, r1
 800b40c:	469a      	mov	sl, r3
 800b40e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b412:	d807      	bhi.n	800b424 <_printf_i+0x28>
 800b414:	2f62      	cmp	r7, #98	@ 0x62
 800b416:	d80a      	bhi.n	800b42e <_printf_i+0x32>
 800b418:	2f00      	cmp	r7, #0
 800b41a:	f000 80d2 	beq.w	800b5c2 <_printf_i+0x1c6>
 800b41e:	2f58      	cmp	r7, #88	@ 0x58
 800b420:	f000 80b9 	beq.w	800b596 <_printf_i+0x19a>
 800b424:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b428:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b42c:	e03a      	b.n	800b4a4 <_printf_i+0xa8>
 800b42e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b432:	2b15      	cmp	r3, #21
 800b434:	d8f6      	bhi.n	800b424 <_printf_i+0x28>
 800b436:	a101      	add	r1, pc, #4	@ (adr r1, 800b43c <_printf_i+0x40>)
 800b438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b43c:	0800b495 	.word	0x0800b495
 800b440:	0800b4a9 	.word	0x0800b4a9
 800b444:	0800b425 	.word	0x0800b425
 800b448:	0800b425 	.word	0x0800b425
 800b44c:	0800b425 	.word	0x0800b425
 800b450:	0800b425 	.word	0x0800b425
 800b454:	0800b4a9 	.word	0x0800b4a9
 800b458:	0800b425 	.word	0x0800b425
 800b45c:	0800b425 	.word	0x0800b425
 800b460:	0800b425 	.word	0x0800b425
 800b464:	0800b425 	.word	0x0800b425
 800b468:	0800b5a9 	.word	0x0800b5a9
 800b46c:	0800b4d3 	.word	0x0800b4d3
 800b470:	0800b563 	.word	0x0800b563
 800b474:	0800b425 	.word	0x0800b425
 800b478:	0800b425 	.word	0x0800b425
 800b47c:	0800b5cb 	.word	0x0800b5cb
 800b480:	0800b425 	.word	0x0800b425
 800b484:	0800b4d3 	.word	0x0800b4d3
 800b488:	0800b425 	.word	0x0800b425
 800b48c:	0800b425 	.word	0x0800b425
 800b490:	0800b56b 	.word	0x0800b56b
 800b494:	6833      	ldr	r3, [r6, #0]
 800b496:	1d1a      	adds	r2, r3, #4
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	6032      	str	r2, [r6, #0]
 800b49c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	e09d      	b.n	800b5e4 <_printf_i+0x1e8>
 800b4a8:	6833      	ldr	r3, [r6, #0]
 800b4aa:	6820      	ldr	r0, [r4, #0]
 800b4ac:	1d19      	adds	r1, r3, #4
 800b4ae:	6031      	str	r1, [r6, #0]
 800b4b0:	0606      	lsls	r6, r0, #24
 800b4b2:	d501      	bpl.n	800b4b8 <_printf_i+0xbc>
 800b4b4:	681d      	ldr	r5, [r3, #0]
 800b4b6:	e003      	b.n	800b4c0 <_printf_i+0xc4>
 800b4b8:	0645      	lsls	r5, r0, #25
 800b4ba:	d5fb      	bpl.n	800b4b4 <_printf_i+0xb8>
 800b4bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b4c0:	2d00      	cmp	r5, #0
 800b4c2:	da03      	bge.n	800b4cc <_printf_i+0xd0>
 800b4c4:	232d      	movs	r3, #45	@ 0x2d
 800b4c6:	426d      	negs	r5, r5
 800b4c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4cc:	4859      	ldr	r0, [pc, #356]	@ (800b634 <_printf_i+0x238>)
 800b4ce:	230a      	movs	r3, #10
 800b4d0:	e011      	b.n	800b4f6 <_printf_i+0xfa>
 800b4d2:	6821      	ldr	r1, [r4, #0]
 800b4d4:	6833      	ldr	r3, [r6, #0]
 800b4d6:	0608      	lsls	r0, r1, #24
 800b4d8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b4dc:	d402      	bmi.n	800b4e4 <_printf_i+0xe8>
 800b4de:	0649      	lsls	r1, r1, #25
 800b4e0:	bf48      	it	mi
 800b4e2:	b2ad      	uxthmi	r5, r5
 800b4e4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b4e6:	4853      	ldr	r0, [pc, #332]	@ (800b634 <_printf_i+0x238>)
 800b4e8:	6033      	str	r3, [r6, #0]
 800b4ea:	bf14      	ite	ne
 800b4ec:	230a      	movne	r3, #10
 800b4ee:	2308      	moveq	r3, #8
 800b4f0:	2100      	movs	r1, #0
 800b4f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b4f6:	6866      	ldr	r6, [r4, #4]
 800b4f8:	60a6      	str	r6, [r4, #8]
 800b4fa:	2e00      	cmp	r6, #0
 800b4fc:	bfa2      	ittt	ge
 800b4fe:	6821      	ldrge	r1, [r4, #0]
 800b500:	f021 0104 	bicge.w	r1, r1, #4
 800b504:	6021      	strge	r1, [r4, #0]
 800b506:	b90d      	cbnz	r5, 800b50c <_printf_i+0x110>
 800b508:	2e00      	cmp	r6, #0
 800b50a:	d04b      	beq.n	800b5a4 <_printf_i+0x1a8>
 800b50c:	4616      	mov	r6, r2
 800b50e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b512:	fb03 5711 	mls	r7, r3, r1, r5
 800b516:	5dc7      	ldrb	r7, [r0, r7]
 800b518:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b51c:	462f      	mov	r7, r5
 800b51e:	42bb      	cmp	r3, r7
 800b520:	460d      	mov	r5, r1
 800b522:	d9f4      	bls.n	800b50e <_printf_i+0x112>
 800b524:	2b08      	cmp	r3, #8
 800b526:	d10b      	bne.n	800b540 <_printf_i+0x144>
 800b528:	6823      	ldr	r3, [r4, #0]
 800b52a:	07df      	lsls	r7, r3, #31
 800b52c:	d508      	bpl.n	800b540 <_printf_i+0x144>
 800b52e:	6923      	ldr	r3, [r4, #16]
 800b530:	6861      	ldr	r1, [r4, #4]
 800b532:	4299      	cmp	r1, r3
 800b534:	bfde      	ittt	le
 800b536:	2330      	movle	r3, #48	@ 0x30
 800b538:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b53c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b540:	1b92      	subs	r2, r2, r6
 800b542:	6122      	str	r2, [r4, #16]
 800b544:	f8cd a000 	str.w	sl, [sp]
 800b548:	464b      	mov	r3, r9
 800b54a:	aa03      	add	r2, sp, #12
 800b54c:	4621      	mov	r1, r4
 800b54e:	4640      	mov	r0, r8
 800b550:	f7ff fee6 	bl	800b320 <_printf_common>
 800b554:	3001      	adds	r0, #1
 800b556:	d14a      	bne.n	800b5ee <_printf_i+0x1f2>
 800b558:	f04f 30ff 	mov.w	r0, #4294967295
 800b55c:	b004      	add	sp, #16
 800b55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b562:	6823      	ldr	r3, [r4, #0]
 800b564:	f043 0320 	orr.w	r3, r3, #32
 800b568:	6023      	str	r3, [r4, #0]
 800b56a:	4833      	ldr	r0, [pc, #204]	@ (800b638 <_printf_i+0x23c>)
 800b56c:	2778      	movs	r7, #120	@ 0x78
 800b56e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b572:	6823      	ldr	r3, [r4, #0]
 800b574:	6831      	ldr	r1, [r6, #0]
 800b576:	061f      	lsls	r7, r3, #24
 800b578:	f851 5b04 	ldr.w	r5, [r1], #4
 800b57c:	d402      	bmi.n	800b584 <_printf_i+0x188>
 800b57e:	065f      	lsls	r7, r3, #25
 800b580:	bf48      	it	mi
 800b582:	b2ad      	uxthmi	r5, r5
 800b584:	6031      	str	r1, [r6, #0]
 800b586:	07d9      	lsls	r1, r3, #31
 800b588:	bf44      	itt	mi
 800b58a:	f043 0320 	orrmi.w	r3, r3, #32
 800b58e:	6023      	strmi	r3, [r4, #0]
 800b590:	b11d      	cbz	r5, 800b59a <_printf_i+0x19e>
 800b592:	2310      	movs	r3, #16
 800b594:	e7ac      	b.n	800b4f0 <_printf_i+0xf4>
 800b596:	4827      	ldr	r0, [pc, #156]	@ (800b634 <_printf_i+0x238>)
 800b598:	e7e9      	b.n	800b56e <_printf_i+0x172>
 800b59a:	6823      	ldr	r3, [r4, #0]
 800b59c:	f023 0320 	bic.w	r3, r3, #32
 800b5a0:	6023      	str	r3, [r4, #0]
 800b5a2:	e7f6      	b.n	800b592 <_printf_i+0x196>
 800b5a4:	4616      	mov	r6, r2
 800b5a6:	e7bd      	b.n	800b524 <_printf_i+0x128>
 800b5a8:	6833      	ldr	r3, [r6, #0]
 800b5aa:	6825      	ldr	r5, [r4, #0]
 800b5ac:	6961      	ldr	r1, [r4, #20]
 800b5ae:	1d18      	adds	r0, r3, #4
 800b5b0:	6030      	str	r0, [r6, #0]
 800b5b2:	062e      	lsls	r6, r5, #24
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	d501      	bpl.n	800b5bc <_printf_i+0x1c0>
 800b5b8:	6019      	str	r1, [r3, #0]
 800b5ba:	e002      	b.n	800b5c2 <_printf_i+0x1c6>
 800b5bc:	0668      	lsls	r0, r5, #25
 800b5be:	d5fb      	bpl.n	800b5b8 <_printf_i+0x1bc>
 800b5c0:	8019      	strh	r1, [r3, #0]
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	6123      	str	r3, [r4, #16]
 800b5c6:	4616      	mov	r6, r2
 800b5c8:	e7bc      	b.n	800b544 <_printf_i+0x148>
 800b5ca:	6833      	ldr	r3, [r6, #0]
 800b5cc:	1d1a      	adds	r2, r3, #4
 800b5ce:	6032      	str	r2, [r6, #0]
 800b5d0:	681e      	ldr	r6, [r3, #0]
 800b5d2:	6862      	ldr	r2, [r4, #4]
 800b5d4:	2100      	movs	r1, #0
 800b5d6:	4630      	mov	r0, r6
 800b5d8:	f7f4 fe02 	bl	80001e0 <memchr>
 800b5dc:	b108      	cbz	r0, 800b5e2 <_printf_i+0x1e6>
 800b5de:	1b80      	subs	r0, r0, r6
 800b5e0:	6060      	str	r0, [r4, #4]
 800b5e2:	6863      	ldr	r3, [r4, #4]
 800b5e4:	6123      	str	r3, [r4, #16]
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5ec:	e7aa      	b.n	800b544 <_printf_i+0x148>
 800b5ee:	6923      	ldr	r3, [r4, #16]
 800b5f0:	4632      	mov	r2, r6
 800b5f2:	4649      	mov	r1, r9
 800b5f4:	4640      	mov	r0, r8
 800b5f6:	47d0      	blx	sl
 800b5f8:	3001      	adds	r0, #1
 800b5fa:	d0ad      	beq.n	800b558 <_printf_i+0x15c>
 800b5fc:	6823      	ldr	r3, [r4, #0]
 800b5fe:	079b      	lsls	r3, r3, #30
 800b600:	d413      	bmi.n	800b62a <_printf_i+0x22e>
 800b602:	68e0      	ldr	r0, [r4, #12]
 800b604:	9b03      	ldr	r3, [sp, #12]
 800b606:	4298      	cmp	r0, r3
 800b608:	bfb8      	it	lt
 800b60a:	4618      	movlt	r0, r3
 800b60c:	e7a6      	b.n	800b55c <_printf_i+0x160>
 800b60e:	2301      	movs	r3, #1
 800b610:	4632      	mov	r2, r6
 800b612:	4649      	mov	r1, r9
 800b614:	4640      	mov	r0, r8
 800b616:	47d0      	blx	sl
 800b618:	3001      	adds	r0, #1
 800b61a:	d09d      	beq.n	800b558 <_printf_i+0x15c>
 800b61c:	3501      	adds	r5, #1
 800b61e:	68e3      	ldr	r3, [r4, #12]
 800b620:	9903      	ldr	r1, [sp, #12]
 800b622:	1a5b      	subs	r3, r3, r1
 800b624:	42ab      	cmp	r3, r5
 800b626:	dcf2      	bgt.n	800b60e <_printf_i+0x212>
 800b628:	e7eb      	b.n	800b602 <_printf_i+0x206>
 800b62a:	2500      	movs	r5, #0
 800b62c:	f104 0619 	add.w	r6, r4, #25
 800b630:	e7f5      	b.n	800b61e <_printf_i+0x222>
 800b632:	bf00      	nop
 800b634:	0800c149 	.word	0x0800c149
 800b638:	0800c15a 	.word	0x0800c15a

0800b63c <__sflush_r>:
 800b63c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b644:	0716      	lsls	r6, r2, #28
 800b646:	4605      	mov	r5, r0
 800b648:	460c      	mov	r4, r1
 800b64a:	d454      	bmi.n	800b6f6 <__sflush_r+0xba>
 800b64c:	684b      	ldr	r3, [r1, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	dc02      	bgt.n	800b658 <__sflush_r+0x1c>
 800b652:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b654:	2b00      	cmp	r3, #0
 800b656:	dd48      	ble.n	800b6ea <__sflush_r+0xae>
 800b658:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b65a:	2e00      	cmp	r6, #0
 800b65c:	d045      	beq.n	800b6ea <__sflush_r+0xae>
 800b65e:	2300      	movs	r3, #0
 800b660:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b664:	682f      	ldr	r7, [r5, #0]
 800b666:	6a21      	ldr	r1, [r4, #32]
 800b668:	602b      	str	r3, [r5, #0]
 800b66a:	d030      	beq.n	800b6ce <__sflush_r+0x92>
 800b66c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b66e:	89a3      	ldrh	r3, [r4, #12]
 800b670:	0759      	lsls	r1, r3, #29
 800b672:	d505      	bpl.n	800b680 <__sflush_r+0x44>
 800b674:	6863      	ldr	r3, [r4, #4]
 800b676:	1ad2      	subs	r2, r2, r3
 800b678:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b67a:	b10b      	cbz	r3, 800b680 <__sflush_r+0x44>
 800b67c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b67e:	1ad2      	subs	r2, r2, r3
 800b680:	2300      	movs	r3, #0
 800b682:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b684:	6a21      	ldr	r1, [r4, #32]
 800b686:	4628      	mov	r0, r5
 800b688:	47b0      	blx	r6
 800b68a:	1c43      	adds	r3, r0, #1
 800b68c:	89a3      	ldrh	r3, [r4, #12]
 800b68e:	d106      	bne.n	800b69e <__sflush_r+0x62>
 800b690:	6829      	ldr	r1, [r5, #0]
 800b692:	291d      	cmp	r1, #29
 800b694:	d82b      	bhi.n	800b6ee <__sflush_r+0xb2>
 800b696:	4a2a      	ldr	r2, [pc, #168]	@ (800b740 <__sflush_r+0x104>)
 800b698:	410a      	asrs	r2, r1
 800b69a:	07d6      	lsls	r6, r2, #31
 800b69c:	d427      	bmi.n	800b6ee <__sflush_r+0xb2>
 800b69e:	2200      	movs	r2, #0
 800b6a0:	6062      	str	r2, [r4, #4]
 800b6a2:	04d9      	lsls	r1, r3, #19
 800b6a4:	6922      	ldr	r2, [r4, #16]
 800b6a6:	6022      	str	r2, [r4, #0]
 800b6a8:	d504      	bpl.n	800b6b4 <__sflush_r+0x78>
 800b6aa:	1c42      	adds	r2, r0, #1
 800b6ac:	d101      	bne.n	800b6b2 <__sflush_r+0x76>
 800b6ae:	682b      	ldr	r3, [r5, #0]
 800b6b0:	b903      	cbnz	r3, 800b6b4 <__sflush_r+0x78>
 800b6b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b6b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b6b6:	602f      	str	r7, [r5, #0]
 800b6b8:	b1b9      	cbz	r1, 800b6ea <__sflush_r+0xae>
 800b6ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b6be:	4299      	cmp	r1, r3
 800b6c0:	d002      	beq.n	800b6c8 <__sflush_r+0x8c>
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	f7fe fbd2 	bl	8009e6c <_free_r>
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800b6cc:	e00d      	b.n	800b6ea <__sflush_r+0xae>
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	4628      	mov	r0, r5
 800b6d2:	47b0      	blx	r6
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	1c50      	adds	r0, r2, #1
 800b6d8:	d1c9      	bne.n	800b66e <__sflush_r+0x32>
 800b6da:	682b      	ldr	r3, [r5, #0]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d0c6      	beq.n	800b66e <__sflush_r+0x32>
 800b6e0:	2b1d      	cmp	r3, #29
 800b6e2:	d001      	beq.n	800b6e8 <__sflush_r+0xac>
 800b6e4:	2b16      	cmp	r3, #22
 800b6e6:	d11e      	bne.n	800b726 <__sflush_r+0xea>
 800b6e8:	602f      	str	r7, [r5, #0]
 800b6ea:	2000      	movs	r0, #0
 800b6ec:	e022      	b.n	800b734 <__sflush_r+0xf8>
 800b6ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6f2:	b21b      	sxth	r3, r3
 800b6f4:	e01b      	b.n	800b72e <__sflush_r+0xf2>
 800b6f6:	690f      	ldr	r7, [r1, #16]
 800b6f8:	2f00      	cmp	r7, #0
 800b6fa:	d0f6      	beq.n	800b6ea <__sflush_r+0xae>
 800b6fc:	0793      	lsls	r3, r2, #30
 800b6fe:	680e      	ldr	r6, [r1, #0]
 800b700:	bf08      	it	eq
 800b702:	694b      	ldreq	r3, [r1, #20]
 800b704:	600f      	str	r7, [r1, #0]
 800b706:	bf18      	it	ne
 800b708:	2300      	movne	r3, #0
 800b70a:	eba6 0807 	sub.w	r8, r6, r7
 800b70e:	608b      	str	r3, [r1, #8]
 800b710:	f1b8 0f00 	cmp.w	r8, #0
 800b714:	dde9      	ble.n	800b6ea <__sflush_r+0xae>
 800b716:	6a21      	ldr	r1, [r4, #32]
 800b718:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b71a:	4643      	mov	r3, r8
 800b71c:	463a      	mov	r2, r7
 800b71e:	4628      	mov	r0, r5
 800b720:	47b0      	blx	r6
 800b722:	2800      	cmp	r0, #0
 800b724:	dc08      	bgt.n	800b738 <__sflush_r+0xfc>
 800b726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b72a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b72e:	81a3      	strh	r3, [r4, #12]
 800b730:	f04f 30ff 	mov.w	r0, #4294967295
 800b734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b738:	4407      	add	r7, r0
 800b73a:	eba8 0800 	sub.w	r8, r8, r0
 800b73e:	e7e7      	b.n	800b710 <__sflush_r+0xd4>
 800b740:	dfbffffe 	.word	0xdfbffffe

0800b744 <_fflush_r>:
 800b744:	b538      	push	{r3, r4, r5, lr}
 800b746:	690b      	ldr	r3, [r1, #16]
 800b748:	4605      	mov	r5, r0
 800b74a:	460c      	mov	r4, r1
 800b74c:	b913      	cbnz	r3, 800b754 <_fflush_r+0x10>
 800b74e:	2500      	movs	r5, #0
 800b750:	4628      	mov	r0, r5
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	b118      	cbz	r0, 800b75e <_fflush_r+0x1a>
 800b756:	6a03      	ldr	r3, [r0, #32]
 800b758:	b90b      	cbnz	r3, 800b75e <_fflush_r+0x1a>
 800b75a:	f7fe f8e1 	bl	8009920 <__sinit>
 800b75e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d0f3      	beq.n	800b74e <_fflush_r+0xa>
 800b766:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b768:	07d0      	lsls	r0, r2, #31
 800b76a:	d404      	bmi.n	800b776 <_fflush_r+0x32>
 800b76c:	0599      	lsls	r1, r3, #22
 800b76e:	d402      	bmi.n	800b776 <_fflush_r+0x32>
 800b770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b772:	f7fe fb5a 	bl	8009e2a <__retarget_lock_acquire_recursive>
 800b776:	4628      	mov	r0, r5
 800b778:	4621      	mov	r1, r4
 800b77a:	f7ff ff5f 	bl	800b63c <__sflush_r>
 800b77e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b780:	07da      	lsls	r2, r3, #31
 800b782:	4605      	mov	r5, r0
 800b784:	d4e4      	bmi.n	800b750 <_fflush_r+0xc>
 800b786:	89a3      	ldrh	r3, [r4, #12]
 800b788:	059b      	lsls	r3, r3, #22
 800b78a:	d4e1      	bmi.n	800b750 <_fflush_r+0xc>
 800b78c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b78e:	f7fe fb4d 	bl	8009e2c <__retarget_lock_release_recursive>
 800b792:	e7dd      	b.n	800b750 <_fflush_r+0xc>

0800b794 <__swhatbuf_r>:
 800b794:	b570      	push	{r4, r5, r6, lr}
 800b796:	460c      	mov	r4, r1
 800b798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b79c:	2900      	cmp	r1, #0
 800b79e:	b096      	sub	sp, #88	@ 0x58
 800b7a0:	4615      	mov	r5, r2
 800b7a2:	461e      	mov	r6, r3
 800b7a4:	da0d      	bge.n	800b7c2 <__swhatbuf_r+0x2e>
 800b7a6:	89a3      	ldrh	r3, [r4, #12]
 800b7a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b7ac:	f04f 0100 	mov.w	r1, #0
 800b7b0:	bf14      	ite	ne
 800b7b2:	2340      	movne	r3, #64	@ 0x40
 800b7b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	6031      	str	r1, [r6, #0]
 800b7bc:	602b      	str	r3, [r5, #0]
 800b7be:	b016      	add	sp, #88	@ 0x58
 800b7c0:	bd70      	pop	{r4, r5, r6, pc}
 800b7c2:	466a      	mov	r2, sp
 800b7c4:	f000 f862 	bl	800b88c <_fstat_r>
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	dbec      	blt.n	800b7a6 <__swhatbuf_r+0x12>
 800b7cc:	9901      	ldr	r1, [sp, #4]
 800b7ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b7d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b7d6:	4259      	negs	r1, r3
 800b7d8:	4159      	adcs	r1, r3
 800b7da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b7de:	e7eb      	b.n	800b7b8 <__swhatbuf_r+0x24>

0800b7e0 <__smakebuf_r>:
 800b7e0:	898b      	ldrh	r3, [r1, #12]
 800b7e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7e4:	079d      	lsls	r5, r3, #30
 800b7e6:	4606      	mov	r6, r0
 800b7e8:	460c      	mov	r4, r1
 800b7ea:	d507      	bpl.n	800b7fc <__smakebuf_r+0x1c>
 800b7ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7f0:	6023      	str	r3, [r4, #0]
 800b7f2:	6123      	str	r3, [r4, #16]
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	6163      	str	r3, [r4, #20]
 800b7f8:	b003      	add	sp, #12
 800b7fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7fc:	ab01      	add	r3, sp, #4
 800b7fe:	466a      	mov	r2, sp
 800b800:	f7ff ffc8 	bl	800b794 <__swhatbuf_r>
 800b804:	9f00      	ldr	r7, [sp, #0]
 800b806:	4605      	mov	r5, r0
 800b808:	4639      	mov	r1, r7
 800b80a:	4630      	mov	r0, r6
 800b80c:	f7fe fed4 	bl	800a5b8 <_malloc_r>
 800b810:	b948      	cbnz	r0, 800b826 <__smakebuf_r+0x46>
 800b812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b816:	059a      	lsls	r2, r3, #22
 800b818:	d4ee      	bmi.n	800b7f8 <__smakebuf_r+0x18>
 800b81a:	f023 0303 	bic.w	r3, r3, #3
 800b81e:	f043 0302 	orr.w	r3, r3, #2
 800b822:	81a3      	strh	r3, [r4, #12]
 800b824:	e7e2      	b.n	800b7ec <__smakebuf_r+0xc>
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	6020      	str	r0, [r4, #0]
 800b82a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b82e:	81a3      	strh	r3, [r4, #12]
 800b830:	9b01      	ldr	r3, [sp, #4]
 800b832:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b836:	b15b      	cbz	r3, 800b850 <__smakebuf_r+0x70>
 800b838:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b83c:	4630      	mov	r0, r6
 800b83e:	f000 f837 	bl	800b8b0 <_isatty_r>
 800b842:	b128      	cbz	r0, 800b850 <__smakebuf_r+0x70>
 800b844:	89a3      	ldrh	r3, [r4, #12]
 800b846:	f023 0303 	bic.w	r3, r3, #3
 800b84a:	f043 0301 	orr.w	r3, r3, #1
 800b84e:	81a3      	strh	r3, [r4, #12]
 800b850:	89a3      	ldrh	r3, [r4, #12]
 800b852:	431d      	orrs	r5, r3
 800b854:	81a5      	strh	r5, [r4, #12]
 800b856:	e7cf      	b.n	800b7f8 <__smakebuf_r+0x18>

0800b858 <memmove>:
 800b858:	4288      	cmp	r0, r1
 800b85a:	b510      	push	{r4, lr}
 800b85c:	eb01 0402 	add.w	r4, r1, r2
 800b860:	d902      	bls.n	800b868 <memmove+0x10>
 800b862:	4284      	cmp	r4, r0
 800b864:	4623      	mov	r3, r4
 800b866:	d807      	bhi.n	800b878 <memmove+0x20>
 800b868:	1e43      	subs	r3, r0, #1
 800b86a:	42a1      	cmp	r1, r4
 800b86c:	d008      	beq.n	800b880 <memmove+0x28>
 800b86e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b872:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b876:	e7f8      	b.n	800b86a <memmove+0x12>
 800b878:	4402      	add	r2, r0
 800b87a:	4601      	mov	r1, r0
 800b87c:	428a      	cmp	r2, r1
 800b87e:	d100      	bne.n	800b882 <memmove+0x2a>
 800b880:	bd10      	pop	{r4, pc}
 800b882:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b886:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b88a:	e7f7      	b.n	800b87c <memmove+0x24>

0800b88c <_fstat_r>:
 800b88c:	b538      	push	{r3, r4, r5, lr}
 800b88e:	4d07      	ldr	r5, [pc, #28]	@ (800b8ac <_fstat_r+0x20>)
 800b890:	2300      	movs	r3, #0
 800b892:	4604      	mov	r4, r0
 800b894:	4608      	mov	r0, r1
 800b896:	4611      	mov	r1, r2
 800b898:	602b      	str	r3, [r5, #0]
 800b89a:	f7f6 fd15 	bl	80022c8 <_fstat>
 800b89e:	1c43      	adds	r3, r0, #1
 800b8a0:	d102      	bne.n	800b8a8 <_fstat_r+0x1c>
 800b8a2:	682b      	ldr	r3, [r5, #0]
 800b8a4:	b103      	cbz	r3, 800b8a8 <_fstat_r+0x1c>
 800b8a6:	6023      	str	r3, [r4, #0]
 800b8a8:	bd38      	pop	{r3, r4, r5, pc}
 800b8aa:	bf00      	nop
 800b8ac:	20004ec0 	.word	0x20004ec0

0800b8b0 <_isatty_r>:
 800b8b0:	b538      	push	{r3, r4, r5, lr}
 800b8b2:	4d06      	ldr	r5, [pc, #24]	@ (800b8cc <_isatty_r+0x1c>)
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	4604      	mov	r4, r0
 800b8b8:	4608      	mov	r0, r1
 800b8ba:	602b      	str	r3, [r5, #0]
 800b8bc:	f7f6 fd14 	bl	80022e8 <_isatty>
 800b8c0:	1c43      	adds	r3, r0, #1
 800b8c2:	d102      	bne.n	800b8ca <_isatty_r+0x1a>
 800b8c4:	682b      	ldr	r3, [r5, #0]
 800b8c6:	b103      	cbz	r3, 800b8ca <_isatty_r+0x1a>
 800b8c8:	6023      	str	r3, [r4, #0]
 800b8ca:	bd38      	pop	{r3, r4, r5, pc}
 800b8cc:	20004ec0 	.word	0x20004ec0

0800b8d0 <_sbrk_r>:
 800b8d0:	b538      	push	{r3, r4, r5, lr}
 800b8d2:	4d06      	ldr	r5, [pc, #24]	@ (800b8ec <_sbrk_r+0x1c>)
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	4604      	mov	r4, r0
 800b8d8:	4608      	mov	r0, r1
 800b8da:	602b      	str	r3, [r5, #0]
 800b8dc:	f7f6 fd1c 	bl	8002318 <_sbrk>
 800b8e0:	1c43      	adds	r3, r0, #1
 800b8e2:	d102      	bne.n	800b8ea <_sbrk_r+0x1a>
 800b8e4:	682b      	ldr	r3, [r5, #0]
 800b8e6:	b103      	cbz	r3, 800b8ea <_sbrk_r+0x1a>
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	bd38      	pop	{r3, r4, r5, pc}
 800b8ec:	20004ec0 	.word	0x20004ec0

0800b8f0 <__assert_func>:
 800b8f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8f2:	4614      	mov	r4, r2
 800b8f4:	461a      	mov	r2, r3
 800b8f6:	4b09      	ldr	r3, [pc, #36]	@ (800b91c <__assert_func+0x2c>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4605      	mov	r5, r0
 800b8fc:	68d8      	ldr	r0, [r3, #12]
 800b8fe:	b954      	cbnz	r4, 800b916 <__assert_func+0x26>
 800b900:	4b07      	ldr	r3, [pc, #28]	@ (800b920 <__assert_func+0x30>)
 800b902:	461c      	mov	r4, r3
 800b904:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b908:	9100      	str	r1, [sp, #0]
 800b90a:	462b      	mov	r3, r5
 800b90c:	4905      	ldr	r1, [pc, #20]	@ (800b924 <__assert_func+0x34>)
 800b90e:	f000 f857 	bl	800b9c0 <fiprintf>
 800b912:	f000 f867 	bl	800b9e4 <abort>
 800b916:	4b04      	ldr	r3, [pc, #16]	@ (800b928 <__assert_func+0x38>)
 800b918:	e7f4      	b.n	800b904 <__assert_func+0x14>
 800b91a:	bf00      	nop
 800b91c:	20000194 	.word	0x20000194
 800b920:	0800c1a6 	.word	0x0800c1a6
 800b924:	0800c178 	.word	0x0800c178
 800b928:	0800c16b 	.word	0x0800c16b

0800b92c <_calloc_r>:
 800b92c:	b570      	push	{r4, r5, r6, lr}
 800b92e:	fba1 5402 	umull	r5, r4, r1, r2
 800b932:	b93c      	cbnz	r4, 800b944 <_calloc_r+0x18>
 800b934:	4629      	mov	r1, r5
 800b936:	f7fe fe3f 	bl	800a5b8 <_malloc_r>
 800b93a:	4606      	mov	r6, r0
 800b93c:	b928      	cbnz	r0, 800b94a <_calloc_r+0x1e>
 800b93e:	2600      	movs	r6, #0
 800b940:	4630      	mov	r0, r6
 800b942:	bd70      	pop	{r4, r5, r6, pc}
 800b944:	220c      	movs	r2, #12
 800b946:	6002      	str	r2, [r0, #0]
 800b948:	e7f9      	b.n	800b93e <_calloc_r+0x12>
 800b94a:	462a      	mov	r2, r5
 800b94c:	4621      	mov	r1, r4
 800b94e:	f7fe f98b 	bl	8009c68 <memset>
 800b952:	e7f5      	b.n	800b940 <_calloc_r+0x14>

0800b954 <malloc>:
 800b954:	4b02      	ldr	r3, [pc, #8]	@ (800b960 <malloc+0xc>)
 800b956:	4601      	mov	r1, r0
 800b958:	6818      	ldr	r0, [r3, #0]
 800b95a:	f7fe be2d 	b.w	800a5b8 <_malloc_r>
 800b95e:	bf00      	nop
 800b960:	20000194 	.word	0x20000194

0800b964 <_realloc_r>:
 800b964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b968:	4680      	mov	r8, r0
 800b96a:	4615      	mov	r5, r2
 800b96c:	460c      	mov	r4, r1
 800b96e:	b921      	cbnz	r1, 800b97a <_realloc_r+0x16>
 800b970:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b974:	4611      	mov	r1, r2
 800b976:	f7fe be1f 	b.w	800a5b8 <_malloc_r>
 800b97a:	b92a      	cbnz	r2, 800b988 <_realloc_r+0x24>
 800b97c:	f7fe fa76 	bl	8009e6c <_free_r>
 800b980:	2400      	movs	r4, #0
 800b982:	4620      	mov	r0, r4
 800b984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b988:	f000 f833 	bl	800b9f2 <_malloc_usable_size_r>
 800b98c:	4285      	cmp	r5, r0
 800b98e:	4606      	mov	r6, r0
 800b990:	d802      	bhi.n	800b998 <_realloc_r+0x34>
 800b992:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b996:	d8f4      	bhi.n	800b982 <_realloc_r+0x1e>
 800b998:	4629      	mov	r1, r5
 800b99a:	4640      	mov	r0, r8
 800b99c:	f7fe fe0c 	bl	800a5b8 <_malloc_r>
 800b9a0:	4607      	mov	r7, r0
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	d0ec      	beq.n	800b980 <_realloc_r+0x1c>
 800b9a6:	42b5      	cmp	r5, r6
 800b9a8:	462a      	mov	r2, r5
 800b9aa:	4621      	mov	r1, r4
 800b9ac:	bf28      	it	cs
 800b9ae:	4632      	movcs	r2, r6
 800b9b0:	f7fe fa3d 	bl	8009e2e <memcpy>
 800b9b4:	4621      	mov	r1, r4
 800b9b6:	4640      	mov	r0, r8
 800b9b8:	f7fe fa58 	bl	8009e6c <_free_r>
 800b9bc:	463c      	mov	r4, r7
 800b9be:	e7e0      	b.n	800b982 <_realloc_r+0x1e>

0800b9c0 <fiprintf>:
 800b9c0:	b40e      	push	{r1, r2, r3}
 800b9c2:	b503      	push	{r0, r1, lr}
 800b9c4:	4601      	mov	r1, r0
 800b9c6:	ab03      	add	r3, sp, #12
 800b9c8:	4805      	ldr	r0, [pc, #20]	@ (800b9e0 <fiprintf+0x20>)
 800b9ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9ce:	6800      	ldr	r0, [r0, #0]
 800b9d0:	9301      	str	r3, [sp, #4]
 800b9d2:	f000 f83f 	bl	800ba54 <_vfiprintf_r>
 800b9d6:	b002      	add	sp, #8
 800b9d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9dc:	b003      	add	sp, #12
 800b9de:	4770      	bx	lr
 800b9e0:	20000194 	.word	0x20000194

0800b9e4 <abort>:
 800b9e4:	b508      	push	{r3, lr}
 800b9e6:	2006      	movs	r0, #6
 800b9e8:	f000 f974 	bl	800bcd4 <raise>
 800b9ec:	2001      	movs	r0, #1
 800b9ee:	f7f6 fc37 	bl	8002260 <_exit>

0800b9f2 <_malloc_usable_size_r>:
 800b9f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9f6:	1f18      	subs	r0, r3, #4
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	bfbc      	itt	lt
 800b9fc:	580b      	ldrlt	r3, [r1, r0]
 800b9fe:	18c0      	addlt	r0, r0, r3
 800ba00:	4770      	bx	lr

0800ba02 <__sfputc_r>:
 800ba02:	6893      	ldr	r3, [r2, #8]
 800ba04:	3b01      	subs	r3, #1
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	b410      	push	{r4}
 800ba0a:	6093      	str	r3, [r2, #8]
 800ba0c:	da08      	bge.n	800ba20 <__sfputc_r+0x1e>
 800ba0e:	6994      	ldr	r4, [r2, #24]
 800ba10:	42a3      	cmp	r3, r4
 800ba12:	db01      	blt.n	800ba18 <__sfputc_r+0x16>
 800ba14:	290a      	cmp	r1, #10
 800ba16:	d103      	bne.n	800ba20 <__sfputc_r+0x1e>
 800ba18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba1c:	f7fe b890 	b.w	8009b40 <__swbuf_r>
 800ba20:	6813      	ldr	r3, [r2, #0]
 800ba22:	1c58      	adds	r0, r3, #1
 800ba24:	6010      	str	r0, [r2, #0]
 800ba26:	7019      	strb	r1, [r3, #0]
 800ba28:	4608      	mov	r0, r1
 800ba2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba2e:	4770      	bx	lr

0800ba30 <__sfputs_r>:
 800ba30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba32:	4606      	mov	r6, r0
 800ba34:	460f      	mov	r7, r1
 800ba36:	4614      	mov	r4, r2
 800ba38:	18d5      	adds	r5, r2, r3
 800ba3a:	42ac      	cmp	r4, r5
 800ba3c:	d101      	bne.n	800ba42 <__sfputs_r+0x12>
 800ba3e:	2000      	movs	r0, #0
 800ba40:	e007      	b.n	800ba52 <__sfputs_r+0x22>
 800ba42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba46:	463a      	mov	r2, r7
 800ba48:	4630      	mov	r0, r6
 800ba4a:	f7ff ffda 	bl	800ba02 <__sfputc_r>
 800ba4e:	1c43      	adds	r3, r0, #1
 800ba50:	d1f3      	bne.n	800ba3a <__sfputs_r+0xa>
 800ba52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba54 <_vfiprintf_r>:
 800ba54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba58:	460d      	mov	r5, r1
 800ba5a:	b09d      	sub	sp, #116	@ 0x74
 800ba5c:	4614      	mov	r4, r2
 800ba5e:	4698      	mov	r8, r3
 800ba60:	4606      	mov	r6, r0
 800ba62:	b118      	cbz	r0, 800ba6c <_vfiprintf_r+0x18>
 800ba64:	6a03      	ldr	r3, [r0, #32]
 800ba66:	b90b      	cbnz	r3, 800ba6c <_vfiprintf_r+0x18>
 800ba68:	f7fd ff5a 	bl	8009920 <__sinit>
 800ba6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba6e:	07d9      	lsls	r1, r3, #31
 800ba70:	d405      	bmi.n	800ba7e <_vfiprintf_r+0x2a>
 800ba72:	89ab      	ldrh	r3, [r5, #12]
 800ba74:	059a      	lsls	r2, r3, #22
 800ba76:	d402      	bmi.n	800ba7e <_vfiprintf_r+0x2a>
 800ba78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba7a:	f7fe f9d6 	bl	8009e2a <__retarget_lock_acquire_recursive>
 800ba7e:	89ab      	ldrh	r3, [r5, #12]
 800ba80:	071b      	lsls	r3, r3, #28
 800ba82:	d501      	bpl.n	800ba88 <_vfiprintf_r+0x34>
 800ba84:	692b      	ldr	r3, [r5, #16]
 800ba86:	b99b      	cbnz	r3, 800bab0 <_vfiprintf_r+0x5c>
 800ba88:	4629      	mov	r1, r5
 800ba8a:	4630      	mov	r0, r6
 800ba8c:	f7fe f896 	bl	8009bbc <__swsetup_r>
 800ba90:	b170      	cbz	r0, 800bab0 <_vfiprintf_r+0x5c>
 800ba92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba94:	07dc      	lsls	r4, r3, #31
 800ba96:	d504      	bpl.n	800baa2 <_vfiprintf_r+0x4e>
 800ba98:	f04f 30ff 	mov.w	r0, #4294967295
 800ba9c:	b01d      	add	sp, #116	@ 0x74
 800ba9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baa2:	89ab      	ldrh	r3, [r5, #12]
 800baa4:	0598      	lsls	r0, r3, #22
 800baa6:	d4f7      	bmi.n	800ba98 <_vfiprintf_r+0x44>
 800baa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baaa:	f7fe f9bf 	bl	8009e2c <__retarget_lock_release_recursive>
 800baae:	e7f3      	b.n	800ba98 <_vfiprintf_r+0x44>
 800bab0:	2300      	movs	r3, #0
 800bab2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bab4:	2320      	movs	r3, #32
 800bab6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800baba:	f8cd 800c 	str.w	r8, [sp, #12]
 800babe:	2330      	movs	r3, #48	@ 0x30
 800bac0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bc70 <_vfiprintf_r+0x21c>
 800bac4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bac8:	f04f 0901 	mov.w	r9, #1
 800bacc:	4623      	mov	r3, r4
 800bace:	469a      	mov	sl, r3
 800bad0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bad4:	b10a      	cbz	r2, 800bada <_vfiprintf_r+0x86>
 800bad6:	2a25      	cmp	r2, #37	@ 0x25
 800bad8:	d1f9      	bne.n	800bace <_vfiprintf_r+0x7a>
 800bada:	ebba 0b04 	subs.w	fp, sl, r4
 800bade:	d00b      	beq.n	800baf8 <_vfiprintf_r+0xa4>
 800bae0:	465b      	mov	r3, fp
 800bae2:	4622      	mov	r2, r4
 800bae4:	4629      	mov	r1, r5
 800bae6:	4630      	mov	r0, r6
 800bae8:	f7ff ffa2 	bl	800ba30 <__sfputs_r>
 800baec:	3001      	adds	r0, #1
 800baee:	f000 80a7 	beq.w	800bc40 <_vfiprintf_r+0x1ec>
 800baf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800baf4:	445a      	add	r2, fp
 800baf6:	9209      	str	r2, [sp, #36]	@ 0x24
 800baf8:	f89a 3000 	ldrb.w	r3, [sl]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f000 809f 	beq.w	800bc40 <_vfiprintf_r+0x1ec>
 800bb02:	2300      	movs	r3, #0
 800bb04:	f04f 32ff 	mov.w	r2, #4294967295
 800bb08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb0c:	f10a 0a01 	add.w	sl, sl, #1
 800bb10:	9304      	str	r3, [sp, #16]
 800bb12:	9307      	str	r3, [sp, #28]
 800bb14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb18:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb1a:	4654      	mov	r4, sl
 800bb1c:	2205      	movs	r2, #5
 800bb1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb22:	4853      	ldr	r0, [pc, #332]	@ (800bc70 <_vfiprintf_r+0x21c>)
 800bb24:	f7f4 fb5c 	bl	80001e0 <memchr>
 800bb28:	9a04      	ldr	r2, [sp, #16]
 800bb2a:	b9d8      	cbnz	r0, 800bb64 <_vfiprintf_r+0x110>
 800bb2c:	06d1      	lsls	r1, r2, #27
 800bb2e:	bf44      	itt	mi
 800bb30:	2320      	movmi	r3, #32
 800bb32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb36:	0713      	lsls	r3, r2, #28
 800bb38:	bf44      	itt	mi
 800bb3a:	232b      	movmi	r3, #43	@ 0x2b
 800bb3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb40:	f89a 3000 	ldrb.w	r3, [sl]
 800bb44:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb46:	d015      	beq.n	800bb74 <_vfiprintf_r+0x120>
 800bb48:	9a07      	ldr	r2, [sp, #28]
 800bb4a:	4654      	mov	r4, sl
 800bb4c:	2000      	movs	r0, #0
 800bb4e:	f04f 0c0a 	mov.w	ip, #10
 800bb52:	4621      	mov	r1, r4
 800bb54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb58:	3b30      	subs	r3, #48	@ 0x30
 800bb5a:	2b09      	cmp	r3, #9
 800bb5c:	d94b      	bls.n	800bbf6 <_vfiprintf_r+0x1a2>
 800bb5e:	b1b0      	cbz	r0, 800bb8e <_vfiprintf_r+0x13a>
 800bb60:	9207      	str	r2, [sp, #28]
 800bb62:	e014      	b.n	800bb8e <_vfiprintf_r+0x13a>
 800bb64:	eba0 0308 	sub.w	r3, r0, r8
 800bb68:	fa09 f303 	lsl.w	r3, r9, r3
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	9304      	str	r3, [sp, #16]
 800bb70:	46a2      	mov	sl, r4
 800bb72:	e7d2      	b.n	800bb1a <_vfiprintf_r+0xc6>
 800bb74:	9b03      	ldr	r3, [sp, #12]
 800bb76:	1d19      	adds	r1, r3, #4
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	9103      	str	r1, [sp, #12]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	bfbb      	ittet	lt
 800bb80:	425b      	neglt	r3, r3
 800bb82:	f042 0202 	orrlt.w	r2, r2, #2
 800bb86:	9307      	strge	r3, [sp, #28]
 800bb88:	9307      	strlt	r3, [sp, #28]
 800bb8a:	bfb8      	it	lt
 800bb8c:	9204      	strlt	r2, [sp, #16]
 800bb8e:	7823      	ldrb	r3, [r4, #0]
 800bb90:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb92:	d10a      	bne.n	800bbaa <_vfiprintf_r+0x156>
 800bb94:	7863      	ldrb	r3, [r4, #1]
 800bb96:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb98:	d132      	bne.n	800bc00 <_vfiprintf_r+0x1ac>
 800bb9a:	9b03      	ldr	r3, [sp, #12]
 800bb9c:	1d1a      	adds	r2, r3, #4
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	9203      	str	r2, [sp, #12]
 800bba2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bba6:	3402      	adds	r4, #2
 800bba8:	9305      	str	r3, [sp, #20]
 800bbaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bc80 <_vfiprintf_r+0x22c>
 800bbae:	7821      	ldrb	r1, [r4, #0]
 800bbb0:	2203      	movs	r2, #3
 800bbb2:	4650      	mov	r0, sl
 800bbb4:	f7f4 fb14 	bl	80001e0 <memchr>
 800bbb8:	b138      	cbz	r0, 800bbca <_vfiprintf_r+0x176>
 800bbba:	9b04      	ldr	r3, [sp, #16]
 800bbbc:	eba0 000a 	sub.w	r0, r0, sl
 800bbc0:	2240      	movs	r2, #64	@ 0x40
 800bbc2:	4082      	lsls	r2, r0
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	3401      	adds	r4, #1
 800bbc8:	9304      	str	r3, [sp, #16]
 800bbca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbce:	4829      	ldr	r0, [pc, #164]	@ (800bc74 <_vfiprintf_r+0x220>)
 800bbd0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbd4:	2206      	movs	r2, #6
 800bbd6:	f7f4 fb03 	bl	80001e0 <memchr>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d03f      	beq.n	800bc5e <_vfiprintf_r+0x20a>
 800bbde:	4b26      	ldr	r3, [pc, #152]	@ (800bc78 <_vfiprintf_r+0x224>)
 800bbe0:	bb1b      	cbnz	r3, 800bc2a <_vfiprintf_r+0x1d6>
 800bbe2:	9b03      	ldr	r3, [sp, #12]
 800bbe4:	3307      	adds	r3, #7
 800bbe6:	f023 0307 	bic.w	r3, r3, #7
 800bbea:	3308      	adds	r3, #8
 800bbec:	9303      	str	r3, [sp, #12]
 800bbee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbf0:	443b      	add	r3, r7
 800bbf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbf4:	e76a      	b.n	800bacc <_vfiprintf_r+0x78>
 800bbf6:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbfa:	460c      	mov	r4, r1
 800bbfc:	2001      	movs	r0, #1
 800bbfe:	e7a8      	b.n	800bb52 <_vfiprintf_r+0xfe>
 800bc00:	2300      	movs	r3, #0
 800bc02:	3401      	adds	r4, #1
 800bc04:	9305      	str	r3, [sp, #20]
 800bc06:	4619      	mov	r1, r3
 800bc08:	f04f 0c0a 	mov.w	ip, #10
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc12:	3a30      	subs	r2, #48	@ 0x30
 800bc14:	2a09      	cmp	r2, #9
 800bc16:	d903      	bls.n	800bc20 <_vfiprintf_r+0x1cc>
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d0c6      	beq.n	800bbaa <_vfiprintf_r+0x156>
 800bc1c:	9105      	str	r1, [sp, #20]
 800bc1e:	e7c4      	b.n	800bbaa <_vfiprintf_r+0x156>
 800bc20:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc24:	4604      	mov	r4, r0
 800bc26:	2301      	movs	r3, #1
 800bc28:	e7f0      	b.n	800bc0c <_vfiprintf_r+0x1b8>
 800bc2a:	ab03      	add	r3, sp, #12
 800bc2c:	9300      	str	r3, [sp, #0]
 800bc2e:	462a      	mov	r2, r5
 800bc30:	4b12      	ldr	r3, [pc, #72]	@ (800bc7c <_vfiprintf_r+0x228>)
 800bc32:	a904      	add	r1, sp, #16
 800bc34:	4630      	mov	r0, r6
 800bc36:	f3af 8000 	nop.w
 800bc3a:	4607      	mov	r7, r0
 800bc3c:	1c78      	adds	r0, r7, #1
 800bc3e:	d1d6      	bne.n	800bbee <_vfiprintf_r+0x19a>
 800bc40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc42:	07d9      	lsls	r1, r3, #31
 800bc44:	d405      	bmi.n	800bc52 <_vfiprintf_r+0x1fe>
 800bc46:	89ab      	ldrh	r3, [r5, #12]
 800bc48:	059a      	lsls	r2, r3, #22
 800bc4a:	d402      	bmi.n	800bc52 <_vfiprintf_r+0x1fe>
 800bc4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc4e:	f7fe f8ed 	bl	8009e2c <__retarget_lock_release_recursive>
 800bc52:	89ab      	ldrh	r3, [r5, #12]
 800bc54:	065b      	lsls	r3, r3, #25
 800bc56:	f53f af1f 	bmi.w	800ba98 <_vfiprintf_r+0x44>
 800bc5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc5c:	e71e      	b.n	800ba9c <_vfiprintf_r+0x48>
 800bc5e:	ab03      	add	r3, sp, #12
 800bc60:	9300      	str	r3, [sp, #0]
 800bc62:	462a      	mov	r2, r5
 800bc64:	4b05      	ldr	r3, [pc, #20]	@ (800bc7c <_vfiprintf_r+0x228>)
 800bc66:	a904      	add	r1, sp, #16
 800bc68:	4630      	mov	r0, r6
 800bc6a:	f7ff fbc7 	bl	800b3fc <_printf_i>
 800bc6e:	e7e4      	b.n	800bc3a <_vfiprintf_r+0x1e6>
 800bc70:	0800c138 	.word	0x0800c138
 800bc74:	0800c142 	.word	0x0800c142
 800bc78:	00000000 	.word	0x00000000
 800bc7c:	0800ba31 	.word	0x0800ba31
 800bc80:	0800c13e 	.word	0x0800c13e

0800bc84 <_raise_r>:
 800bc84:	291f      	cmp	r1, #31
 800bc86:	b538      	push	{r3, r4, r5, lr}
 800bc88:	4605      	mov	r5, r0
 800bc8a:	460c      	mov	r4, r1
 800bc8c:	d904      	bls.n	800bc98 <_raise_r+0x14>
 800bc8e:	2316      	movs	r3, #22
 800bc90:	6003      	str	r3, [r0, #0]
 800bc92:	f04f 30ff 	mov.w	r0, #4294967295
 800bc96:	bd38      	pop	{r3, r4, r5, pc}
 800bc98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bc9a:	b112      	cbz	r2, 800bca2 <_raise_r+0x1e>
 800bc9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bca0:	b94b      	cbnz	r3, 800bcb6 <_raise_r+0x32>
 800bca2:	4628      	mov	r0, r5
 800bca4:	f000 f830 	bl	800bd08 <_getpid_r>
 800bca8:	4622      	mov	r2, r4
 800bcaa:	4601      	mov	r1, r0
 800bcac:	4628      	mov	r0, r5
 800bcae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcb2:	f000 b817 	b.w	800bce4 <_kill_r>
 800bcb6:	2b01      	cmp	r3, #1
 800bcb8:	d00a      	beq.n	800bcd0 <_raise_r+0x4c>
 800bcba:	1c59      	adds	r1, r3, #1
 800bcbc:	d103      	bne.n	800bcc6 <_raise_r+0x42>
 800bcbe:	2316      	movs	r3, #22
 800bcc0:	6003      	str	r3, [r0, #0]
 800bcc2:	2001      	movs	r0, #1
 800bcc4:	e7e7      	b.n	800bc96 <_raise_r+0x12>
 800bcc6:	2100      	movs	r1, #0
 800bcc8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bccc:	4620      	mov	r0, r4
 800bcce:	4798      	blx	r3
 800bcd0:	2000      	movs	r0, #0
 800bcd2:	e7e0      	b.n	800bc96 <_raise_r+0x12>

0800bcd4 <raise>:
 800bcd4:	4b02      	ldr	r3, [pc, #8]	@ (800bce0 <raise+0xc>)
 800bcd6:	4601      	mov	r1, r0
 800bcd8:	6818      	ldr	r0, [r3, #0]
 800bcda:	f7ff bfd3 	b.w	800bc84 <_raise_r>
 800bcde:	bf00      	nop
 800bce0:	20000194 	.word	0x20000194

0800bce4 <_kill_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4d07      	ldr	r5, [pc, #28]	@ (800bd04 <_kill_r+0x20>)
 800bce8:	2300      	movs	r3, #0
 800bcea:	4604      	mov	r4, r0
 800bcec:	4608      	mov	r0, r1
 800bcee:	4611      	mov	r1, r2
 800bcf0:	602b      	str	r3, [r5, #0]
 800bcf2:	f7f6 faa5 	bl	8002240 <_kill>
 800bcf6:	1c43      	adds	r3, r0, #1
 800bcf8:	d102      	bne.n	800bd00 <_kill_r+0x1c>
 800bcfa:	682b      	ldr	r3, [r5, #0]
 800bcfc:	b103      	cbz	r3, 800bd00 <_kill_r+0x1c>
 800bcfe:	6023      	str	r3, [r4, #0]
 800bd00:	bd38      	pop	{r3, r4, r5, pc}
 800bd02:	bf00      	nop
 800bd04:	20004ec0 	.word	0x20004ec0

0800bd08 <_getpid_r>:
 800bd08:	f7f6 ba92 	b.w	8002230 <_getpid>

0800bd0c <_init>:
 800bd0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd0e:	bf00      	nop
 800bd10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd12:	bc08      	pop	{r3}
 800bd14:	469e      	mov	lr, r3
 800bd16:	4770      	bx	lr

0800bd18 <_fini>:
 800bd18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1a:	bf00      	nop
 800bd1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd1e:	bc08      	pop	{r3}
 800bd20:	469e      	mov	lr, r3
 800bd22:	4770      	bx	lr
