<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1487" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1487{left:788px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_1487{left:834px;bottom:68px;letter-spacing:0.1px;}
#t3_1487{left:716px;bottom:1076px;letter-spacing:0.24px;word-spacing:0.57px;}
#t4_1487{left:427px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.57px;}
#t5_1487{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_1487{left:69px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t7_1487{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t8_1487{left:69px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1487{left:69px;bottom:921px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ta_1487{left:69px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_1487{left:69px;bottom:888px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tc_1487{left:69px;bottom:819px;letter-spacing:0.15px;}
#td_1487{left:150px;bottom:819px;letter-spacing:0.22px;word-spacing:-0.04px;}
#te_1487{left:69px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tf_1487{left:69px;bottom:768px;}
#tg_1487{left:95px;bottom:771px;letter-spacing:-0.13px;}
#th_1487{left:126px;bottom:771px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#ti_1487{left:95px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_1487{left:724px;bottom:761px;}
#tk_1487{left:69px;bottom:728px;}
#tl_1487{left:95px;bottom:732px;letter-spacing:-0.17px;word-spacing:-0.29px;}
#tm_1487{left:69px;bottom:705px;}
#tn_1487{left:95px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_1487{left:95px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_1487{left:69px;bottom:666px;}
#tq_1487{left:95px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tr_1487{left:95px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_1487{left:95px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_1487{left:723px;bottom:642px;}
#tu_1487{left:734px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#tv_1487{left:95px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_1487{left:69px;bottom:592px;}
#tx_1487{left:95px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_1487{left:95px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_1487{left:69px;bottom:553px;}
#t10_1487{left:95px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_1487{left:95px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_1487{left:95px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#t13_1487{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t14_1487{left:95px;bottom:489px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_1487{left:569px;bottom:496px;}
#t16_1487{left:95px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t17_1487{left:95px;bottom:449px;letter-spacing:-0.27px;word-spacing:-0.1px;}
#t18_1487{left:69px;bottom:209px;letter-spacing:-0.13px;}
#t19_1487{left:91px;bottom:209px;letter-spacing:-0.11px;}
#t1a_1487{left:91px;bottom:192px;letter-spacing:-0.11px;}
#t1b_1487{left:69px;bottom:171px;letter-spacing:-0.1px;}
#t1c_1487{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1d_1487{left:69px;bottom:149px;letter-spacing:-0.09px;}
#t1e_1487{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#t1f_1487{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1g_1487{left:91px;bottom:116px;letter-spacing:-0.08px;}
#t1h_1487{left:184px;bottom:417px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1i_1487{left:261px;bottom:417px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1j_1487{left:76px;bottom:396px;letter-spacing:-0.11px;}
#t1k_1487{left:233px;bottom:396px;letter-spacing:-0.09px;}
#t1l_1487{left:76px;bottom:371px;}
#t1m_1487{left:233px;bottom:371px;letter-spacing:-0.12px;}
#t1n_1487{left:76px;bottom:347px;letter-spacing:-0.12px;}
#t1o_1487{left:233px;bottom:347px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1487{left:76px;bottom:322px;}
#t1q_1487{left:233px;bottom:322px;letter-spacing:-0.12px;}
#t1r_1487{left:76px;bottom:298px;letter-spacing:-0.15px;}
#t1s_1487{left:233px;bottom:298px;letter-spacing:-0.13px;}

.s1_1487{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1487{font-size:24px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s3_1487{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1487{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1487{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1487{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1487{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_1487{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1487{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1487" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1487Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1487" style="-webkit-user-select: none;"><object width="935" height="1210" data="1487/1487.svg" type="image/svg+xml" id="pdf1487" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1487" class="t s1_1487">Vol. 3D </span><span id="t2_1487" class="t s1_1487">A-1 </span>
<span id="t3_1487" class="t s2_1487">APPENDIX A </span>
<span id="t4_1487" class="t s2_1487">VMX CAPABILITY REPORTING FACILITY </span>
<span id="t5_1487" class="t s3_1487">The ability of a processor to support VMX operation and related instructions is indicated by </span>
<span id="t6_1487" class="t s3_1487">CPUID.1:ECX.VMX[bit 5] = 1. A value 1 in this bit indicates support for VMX features. </span>
<span id="t7_1487" class="t s3_1487">Support for specific features detailed in Chapter 27 and other VMX chapters is determined by reading values from </span>
<span id="t8_1487" class="t s3_1487">a set of capability MSRs. These MSRs are indexed starting at MSR address 480H. VMX capability MSRs are read- </span>
<span id="t9_1487" class="t s3_1487">only; an attempt to write them (with WRMSR) produces a general-protection exception (#GP(0)). They do not exist </span>
<span id="ta_1487" class="t s3_1487">on processors that do not support VMX operation; an attempt to read them (with RDMSR) on such processors </span>
<span id="tb_1487" class="t s3_1487">produces a general-protection exception (#GP(0)). </span>
<span id="tc_1487" class="t s4_1487">A.1 </span><span id="td_1487" class="t s4_1487">BASIC VMX INFORMATION </span>
<span id="te_1487" class="t s3_1487">The IA32_VMX_BASIC MSR (index 480H) consists of the following fields: </span>
<span id="tf_1487" class="t s5_1487">• </span><span id="tg_1487" class="t s3_1487">Bits </span><span id="th_1487" class="t s3_1487">30:0 contain the 31-bit VMCS revision identifier used by the processor. Processors that use the same VMCS </span>
<span id="ti_1487" class="t s3_1487">revision identifier use the same size for VMCS regions (see subsequent item on bits 44:32). </span>
<span id="tj_1487" class="t s6_1487">1 </span>
<span id="tk_1487" class="t s5_1487">• </span><span id="tl_1487" class="t s3_1487">Bit 31 is always 0. </span>
<span id="tm_1487" class="t s5_1487">• </span><span id="tn_1487" class="t s3_1487">Bits 44:32 report the number of bytes that software should allocate for the VMXON region and any VMCS </span>
<span id="to_1487" class="t s3_1487">region. It is a value greater than 0 and at most 4096 (bit 44 is set if and only if bits 43:32 are clear). </span>
<span id="tp_1487" class="t s5_1487">• </span><span id="tq_1487" class="t s3_1487">Bit 48 indicates the width of the physical addresses that may be used for the VMXON region, each VMCS, and </span>
<span id="tr_1487" class="t s3_1487">data structures referenced by pointers in a VMCS (I/O bitmaps, virtual-APIC page, MSR areas for VMX transi- </span>
<span id="ts_1487" class="t s3_1487">tions). If the bit is 0, these addresses are limited to the processor’s physical-address width. </span>
<span id="tt_1487" class="t s6_1487">2 </span>
<span id="tu_1487" class="t s3_1487">If the bit is 1, </span>
<span id="tv_1487" class="t s3_1487">these addresses are limited to 32 bits. This bit is always 0 for processors that support Intel 64 architecture. </span>
<span id="tw_1487" class="t s5_1487">• </span><span id="tx_1487" class="t s3_1487">If bit 49 is read as 1, the logical processor supports the dual-monitor treatment of system-management </span>
<span id="ty_1487" class="t s3_1487">interrupts and system-management mode. See Section 32.15 for details of this treatment. </span>
<span id="tz_1487" class="t s5_1487">• </span><span id="t10_1487" class="t s3_1487">Bits 53:50 report the memory type that should be used for the VMCS, for data structures referenced by </span>
<span id="t11_1487" class="t s3_1487">pointers in the VMCS (I/O bitmaps, virtual-APIC page, MSR areas for VMX transitions), and for the MSEG </span>
<span id="t12_1487" class="t s3_1487">header. If software needs to access these data structures (e.g., to modify the contents of the MSR bitmaps), it </span>
<span id="t13_1487" class="t s3_1487">can configure the paging structures to map them into the linear-address space. If it does so, it should establish </span>
<span id="t14_1487" class="t s3_1487">mappings that use the memory type reported bits 53:50 in this MSR. </span>
<span id="t15_1487" class="t s6_1487">3 </span>
<span id="t16_1487" class="t s3_1487">As of this writing, all processors that support VMX operation indicate the write-back type. The values used are </span>
<span id="t17_1487" class="t s3_1487">given in Table A-1. </span>
<span id="t18_1487" class="t s7_1487">1. </span><span id="t19_1487" class="t s7_1487">Earlier versions of this manual specified that the VMCS revision identifier was a 32-bit field in bits 31:0 of this MSR. For all proces- </span>
<span id="t1a_1487" class="t s7_1487">sors produced prior to this change, bit 31 of this MSR was read as 0. </span>
<span id="t1b_1487" class="t s7_1487">2. </span><span id="t1c_1487" class="t s7_1487">On processors that support Intel 64 architecture, the pointer must not set bits beyond the processor's physical address width. </span>
<span id="t1d_1487" class="t s7_1487">3. </span><span id="t1e_1487" class="t s7_1487">Alternatively, software may map any of these regions or structures with the UC memory type. (This may be necessary for the MSEG </span>
<span id="t1f_1487" class="t s7_1487">header.) Doing so is discouraged unless necessary as it will cause the performance of software accesses to those structures to suf- </span>
<span id="t1g_1487" class="t s7_1487">fer. </span>
<span id="t1h_1487" class="t s8_1487">Table A-1. </span><span id="t1i_1487" class="t s8_1487">Memory Types Recommended for VMCS and Related Data Structures </span>
<span id="t1j_1487" class="t s9_1487">Value(s) </span><span id="t1k_1487" class="t s9_1487">Field </span>
<span id="t1l_1487" class="t s7_1487">0 </span><span id="t1m_1487" class="t s7_1487">Uncacheable (UC) </span>
<span id="t1n_1487" class="t s7_1487">1–5 </span><span id="t1o_1487" class="t s7_1487">Not used </span>
<span id="t1p_1487" class="t s7_1487">6 </span><span id="t1q_1487" class="t s7_1487">Write Back (WB) </span>
<span id="t1r_1487" class="t s7_1487">7–15 </span><span id="t1s_1487" class="t s7_1487">Not used </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
