Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/josh/.Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f1dc8c5b38224a75a3407e093a09c4a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'ewreg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'mwreg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'do' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'do' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:58]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ealuimm' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'clock' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mwmem' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'clock' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wm2reg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wwreg' [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.progCounter
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.ifidPipeReg
Compiling module xil_defaultlib.contUnit
Compiling module xil_defaultlib.fwdMuxA
Compiling module xil_defaultlib.fwdMuxB
Compiling module xil_defaultlib.regrtMulx
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.idexePipeReg
Compiling module xil_defaultlib.aluMux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exeMemPipeReg
Compiling module xil_defaultlib.datMem
Compiling module xil_defaultlib.memWbPipeReg
Compiling module xil_defaultlib.wbMux
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
