Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  3 15:10:49 2019
| Host         : DESKTOP-58C4PGC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 9          |
| TIMING-18 | Warning  | Missing input or output delay | 13         |
| TIMING-20 | Warning  | Non-clocked latch             | 29         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell encoder1/A_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder1/A_reg/PRE, encoder1/D_reg/PRE, encoder1/E_reg/PRE, encoder1/F_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell encoder1/B_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder1/B_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell encoder1/C_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder1/G_reg/CLR, encoder1/C_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell encoder2/A_reg_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder2/A_reg/PRE, encoder2/D_reg/PRE, encoder2/E_reg/PRE, encoder2/F_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell encoder2/B_reg_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder2/B_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell encoder2/C_reg_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder2/G_reg/CLR, encoder2/C_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell encoder3/A_reg_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder3/A_reg/PRE, encoder3/D_reg/PRE, encoder3/E_reg/PRE, encoder3/F_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell encoder3/B_reg_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder3/B_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell encoder3/C_reg_i_3__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) encoder3/G_reg/CLR, encoder3/C_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnL relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch accumulator_reg[0] cannot be properly analyzed as its control pin accumulator_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch accumulator_reg[1] cannot be properly analyzed as its control pin accumulator_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch accumulator_reg[2] cannot be properly analyzed as its control pin accumulator_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch accumulator_reg[3] cannot be properly analyzed as its control pin accumulator_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch accumulator_reg[4] cannot be properly analyzed as its control pin accumulator_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch accumulator_reg[5] cannot be properly analyzed as its control pin accumulator_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch accumulator_reg[6] cannot be properly analyzed as its control pin accumulator_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch accumulator_reg[7] cannot be properly analyzed as its control pin accumulator_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch encoder1/A_reg cannot be properly analyzed as its control pin encoder1/A_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch encoder1/B_reg cannot be properly analyzed as its control pin encoder1/B_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch encoder1/C_reg cannot be properly analyzed as its control pin encoder1/C_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch encoder1/D_reg cannot be properly analyzed as its control pin encoder1/D_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch encoder1/E_reg cannot be properly analyzed as its control pin encoder1/E_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch encoder1/F_reg cannot be properly analyzed as its control pin encoder1/F_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch encoder1/G_reg cannot be properly analyzed as its control pin encoder1/G_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch encoder2/A_reg cannot be properly analyzed as its control pin encoder2/A_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch encoder2/B_reg cannot be properly analyzed as its control pin encoder2/B_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch encoder2/C_reg cannot be properly analyzed as its control pin encoder2/C_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch encoder2/D_reg cannot be properly analyzed as its control pin encoder2/D_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch encoder2/E_reg cannot be properly analyzed as its control pin encoder2/E_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch encoder2/F_reg cannot be properly analyzed as its control pin encoder2/F_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch encoder2/G_reg cannot be properly analyzed as its control pin encoder2/G_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch encoder3/A_reg cannot be properly analyzed as its control pin encoder3/A_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch encoder3/B_reg cannot be properly analyzed as its control pin encoder3/B_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch encoder3/C_reg cannot be properly analyzed as its control pin encoder3/C_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch encoder3/D_reg cannot be properly analyzed as its control pin encoder3/D_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch encoder3/E_reg cannot be properly analyzed as its control pin encoder3/E_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch encoder3/F_reg cannot be properly analyzed as its control pin encoder3/F_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch encoder3/G_reg cannot be properly analyzed as its control pin encoder3/G_reg/G is not reached by a timing clock
Related violations: <none>


