
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001181                       # Number of seconds simulated
sim_ticks                                  1181294500                       # Number of ticks simulated
final_tick                               2262431887000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33505689                       # Simulator instruction rate (inst/s)
host_op_rate                                 33505613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              335748320                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741908                       # Number of bytes of host memory used
host_seconds                                     3.52                       # Real time elapsed on the host
sim_insts                                   117885692                       # Number of instructions simulated
sim_ops                                     117885692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       181056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       244928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        74240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       130624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       236288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       694528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1567744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       181056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       236288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        495296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       661440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          661440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10335                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10335                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    153269147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    207338644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     62846310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    110576998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3142315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2004581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    200024634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    587938063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1327140692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    153269147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     62846310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3142315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    200024634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        419282406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       559928113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            559928113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       559928113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    153269147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    207338644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     62846310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    110576998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3142315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2004581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    200024634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    587938063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1887068805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10335                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10335                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1563648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  659648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1567744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               661440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           60                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              960                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1181207000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10335                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.742733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.149784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.935456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4471     48.49%     48.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2182     23.67%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          755      8.19%     80.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          376      4.08%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          264      2.86%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          153      1.66%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          151      1.64%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          103      1.12%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          765      8.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9220                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.302983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.537545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.582627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             45      7.06%      7.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           194     30.46%     37.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            82     12.87%     50.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            79     12.40%     62.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            68     10.68%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            47      7.38%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            33      5.18%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            19      2.98%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            19      2.98%     91.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      2.04%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      1.57%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      1.73%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.47%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.47%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.63%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.16%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.168586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              587     92.15%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.63%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      4.87%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.73%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           637                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    500283750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               958383750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122160000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20476.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39226.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1323.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1327.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    559.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18193                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33912.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27336960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14916000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83171400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22174560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             76792560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            777680640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             23414250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1025486370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            872.024269                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     34033500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1102854500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42033600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22935000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               106657200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44303760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             76792560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            785574855                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16503750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1094800725                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            930.947060                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22617250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1114143250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               491363000     88.30%     88.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 889500      0.16%     88.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1496000      0.27%     88.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62738500     11.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           556487000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241871500     73.79%     73.79% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            85933000     26.21%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4846                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.918896                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55678                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4846                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.489476                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    25.013272                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.905624                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.937316                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986170                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           290482                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          290482                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        33195                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          33195                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13617                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13617                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          535                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46812                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46812                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8800                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14471                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14471                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          158                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23271                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23271                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23271                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23271                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    539585168                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    539585168                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1075605203                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1075605203                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     10457747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10457747                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       212004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       212004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1615190371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1615190371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1615190371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1615190371                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41995                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        70083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        70083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        70083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        70083                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.209549                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209549                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.515202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.515202                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.227994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.040258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040258                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.332049                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.332049                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.332049                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.332049                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61316.496364                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61316.496364                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74328.325824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74328.325824                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 66188.272152                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 66188.272152                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8480.160000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8480.160000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69407.862619                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69407.862619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69407.862619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69407.862619                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        92990                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2016                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.125992                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    37.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2801                       # number of writebacks
system.cpu0.dcache.writebacks::total             2801                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6017                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6017                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12390                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12390                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18407                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18407                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18407                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18407                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2783                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2783                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2081                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4864                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4864                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4864                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4864                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    196783782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    196783782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    171366525                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    171366525                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      6936503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6936503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       177496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       177496                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    368150307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    368150307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    368150307                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    368150307                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       670500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       670500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       670500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       670500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066270                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066270                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.145743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.145743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.040258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040258                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069403                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069403                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069403                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069403                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70709.228171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70709.228171                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 82348.161941                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82348.161941                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 68678.247525                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68678.247525                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7099.840000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7099.840000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75688.796669                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75688.796669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75688.796669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75688.796669                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       223500                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3525                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.860728                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261028                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3525                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.050496                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.158785                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.701944                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039373                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960355                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999728                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86555                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86555                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37183                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37183                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37183                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37183                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37183                       # number of overall hits
system.cpu0.icache.overall_hits::total          37183                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4329                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4329                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4329                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4329                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4329                       # number of overall misses
system.cpu0.icache.overall_misses::total         4329                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    313486562                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    313486562                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    313486562                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    313486562                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    313486562                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    313486562                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41512                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41512                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41512                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41512                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.104283                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.104283                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.104283                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.104283                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.104283                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.104283                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 72415.468237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72415.468237                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 72415.468237                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72415.468237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 72415.468237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72415.468237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1339                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.950000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          798                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          798                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          798                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          798                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          798                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          798                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3531                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3531                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3531                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3531                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3531                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    258653637                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    258653637                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    258653637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    258653637                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    258653637                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    258653637                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085060                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085060                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085060                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085060                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085060                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73252.233645                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73252.233645                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73252.233645                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73252.233645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73252.233645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73252.233645                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.41%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.31%     47.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     52.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               723583500     94.78%     94.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 879000      0.12%     94.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2390000      0.31%     95.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               36603000      4.79%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           763455500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.851240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.921397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.64%     21.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  156     51.32%     72.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         159794000     11.32%     11.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            51621000      3.66%     14.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1199675000     85.02%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2579                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          459.375810                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36576                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.182241                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.999646                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   360.376164                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.193359                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.703860                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           203275                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          203275                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26375                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9417                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          540                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          540                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35792                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35792                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35792                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35792                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6741                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6741                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6456                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6456                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          116                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           27                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13197                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13197                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13197                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13197                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    368599719                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    368599719                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    474442534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    474442534                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      8390749                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8390749                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       198003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       198003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    843042253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    843042253                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    843042253                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    843042253                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          493                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          493                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        48989                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        48989                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        48989                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        48989                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.203557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.203557                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.406728                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.406728                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.176829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176829                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.054767                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.054767                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.269387                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269387                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.269387                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269387                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 54680.272808                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54680.272808                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 73488.620508                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73488.620508                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 72334.043103                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 72334.043103                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7333.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7333.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 63881.355838                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63881.355838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 63881.355838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63881.355838                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        56928                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1219                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1377                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.342048                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.818182                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1078                       # number of writebacks
system.cpu1.dcache.writebacks::total             1078                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4917                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4917                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5556                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5556                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           78                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10473                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10473                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10473                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1824                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1824                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          900                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          900                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2724                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2724                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2724                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122181526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122181526                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     76316773                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     76316773                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1944501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1944501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       157497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       157497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    198498299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    198498299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    198498299                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    198498299                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       899000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       899000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       899000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       899000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.056700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056700                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.057927                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.057927                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.054767                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.054767                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.055604                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055604                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.055604                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055604                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66985.485746                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66985.485746                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 84796.414444                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84796.414444                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 51171.078947                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51171.078947                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5833.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5833.222222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72870.153818                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72870.153818                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72870.153818                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72870.153818                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224750                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224750                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224750                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224750                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2250                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.477260                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38962                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2250                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.316444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   157.742282                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.734978                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.308090                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.690889                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998979                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            70535                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           70535                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31521                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31521                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31521                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31521                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31521                       # number of overall hits
system.cpu1.icache.overall_hits::total          31521                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2621                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2621                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2621                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2621                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2621                       # number of overall misses
system.cpu1.icache.overall_misses::total         2621                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    147216094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    147216094                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    147216094                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    147216094                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    147216094                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    147216094                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        34142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        34142                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        34142                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        34142                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        34142                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        34142                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.076768                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.076768                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.076768                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.076768                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.076768                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.076768                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56167.910721                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56167.910721                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56167.910721                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56167.910721                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56167.910721                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56167.910721                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          613                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.312500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          370                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          370                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2251                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2251                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2251                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2251                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2251                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2251                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    123486872                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    123486872                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    123486872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    123486872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    123486872                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    123486872                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.065931                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.065931                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.065931                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.065931                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.065931                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.065931                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54858.672590                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54858.672590                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54858.672590                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54858.672590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54858.672590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54858.672590                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               754790500     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 579000      0.08%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 993500      0.13%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6174500      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           762537500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          341.163395                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.670892                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    36.492504                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.595060                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.071274                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.666335                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5196                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5196                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            921                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           10                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1153                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1153                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1153                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1153                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data           92                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          100                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           100                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          100                       # number of overall misses
system.cpu2.dcache.overall_misses::total          100                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      7449230                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      7449230                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       468253                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       468253                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       432247                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       432247                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        95501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        95501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7917483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7917483                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7917483                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7917483                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1253                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1253                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1253                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1253                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.090819                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.090819                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.079808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.079808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.079808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.079808                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80969.891304                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80969.891304                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58531.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58531.625000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 61749.571429                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 61749.571429                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data        13643                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        13643                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79174.830000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79174.830000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79174.830000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79174.830000                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           29                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           30                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           30                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           70                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           70                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5201017                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5201017                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       355497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       355497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       416253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       416253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        86499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        86499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5556514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5556514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5556514                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5556514                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.062192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.352941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.055866                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055866                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.055866                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055866                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82555.825397                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82555.825397                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 50785.285714                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50785.285714                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 69375.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69375.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        12357                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        12357                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 79378.771429                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79378.771429                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 79378.771429                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79378.771429                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              166                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11786                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              166                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                   71                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   421.545855                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    90.454145                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.823332                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.176668                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2350                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2350                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          881                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            881                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          881                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             881                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          881                       # number of overall hits
system.cpu2.icache.overall_hits::total            881                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          211                       # number of overall misses
system.cpu2.icache.overall_misses::total          211                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     14173358                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     14173358                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     14173358                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     14173358                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     14173358                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     14173358                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1092                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1092                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1092                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1092                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1092                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1092                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.193223                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.193223                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.193223                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.193223                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.193223                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.193223                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 67172.312796                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67172.312796                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 67172.312796                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67172.312796                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 67172.312796                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67172.312796                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           45                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           45                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          166                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          166                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     11091603                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11091603                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     11091603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11091603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     11091603                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11091603                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.152015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.152015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.152015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.152015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.152015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.152015                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 66816.885542                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66816.885542                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 66816.885542                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66816.885542                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 66816.885542                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66816.885542                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1339879500     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 757000      0.05%     96.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 453000      0.03%     96.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               44509500      3.21%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1385599000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1205274500     85.45%     85.45% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205296000     14.55%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12243                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.535363                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129737                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12243                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.596831                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   184.336187                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   305.199176                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.360032                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.596092                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956124                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           774813                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          774813                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84383                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84383                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35555                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35555                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1247                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1247                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119938                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119938                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119938                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119938                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16423                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16423                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51513                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51513                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67936                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1003688216                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1003688216                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3980495423                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3980495423                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     13455998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13455998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       196003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       196003                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4984183639                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4984183639                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4984183639                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4984183639                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100806                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100806                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187874                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187874                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187874                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187874                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.162917                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162917                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591641                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591641                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.141776                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141776                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.361604                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.361604                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.361604                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.361604                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61114.791207                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61114.791207                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77271.667793                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77271.667793                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 65320.378641                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 65320.378641                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7840.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7840.120000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73365.868450                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73365.868450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73365.868450                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73365.868450                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       294951                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          192                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4993                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.072902                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7600                       # number of writebacks
system.cpu3.dcache.writebacks::total             7600                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10916                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10916                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44739                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44739                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           99                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55655                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55655                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55655                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55655                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5507                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5507                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6774                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6774                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12281                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12281                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12281                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12281                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    389278764                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    389278764                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    614260876                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    614260876                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6824502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6824502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       159997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       159997                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003539640                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003539640                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003539640                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003539640                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077801                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077801                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073641                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073641                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065368                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065368                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065368                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065368                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70687.990557                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70687.990557                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90679.196339                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90679.196339                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 63780.392523                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63780.392523                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6399.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6399.880000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81714.814754                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81714.814754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81714.814754                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81714.814754                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5804                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.243710                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107992                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5804                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.606478                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   212.814252                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   298.429458                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.415653                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.582870                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998523                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           204434                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          204434                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        92278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          92278                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        92278                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           92278                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        92278                       # number of overall hits
system.cpu3.icache.overall_hits::total          92278                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7035                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7035                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7035                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7035                       # number of overall misses
system.cpu3.icache.overall_misses::total         7035                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    421918099                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    421918099                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    421918099                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    421918099                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    421918099                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    421918099                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        99313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        99313                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        99313                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        99313                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        99313                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        99313                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.070837                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.070837                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.070837                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.070837                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.070837                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.070837                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59974.143426                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59974.143426                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59974.143426                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59974.143426                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59974.143426                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59974.143426                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2062                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.647059                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1227                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1227                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1227                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1227                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1227                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1227                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5808                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5808                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5808                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5808                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5808                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5808                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    344039625                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    344039625                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    344039625                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    344039625                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    344039625                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    344039625                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.058482                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.058482                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.058482                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.058482                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.058482                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.058482                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59235.472624                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59235.472624                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 59235.472624                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59235.472624                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 59235.472624                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59235.472624                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25613                       # number of replacements
system.l2.tags.tagsinuse                  2481.773243                       # Cycle average of tags in use
system.l2.tags.total_refs                        7748                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25613                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.302503                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      947.086546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        52.925316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       155.395782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.458671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        26.144250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        19.057015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.779487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        10.767617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   232.981203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   144.956053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   101.502587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   105.399412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     5.498671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     2.957592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   318.418998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   350.444043                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151475                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.129639                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    719285                       # Number of tag accesses
system.l2.tags.data_accesses                   719285                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          617                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1026                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          504                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           49                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           16                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2040                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1133                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5931                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11484                       # number of Writeback hits
system.l2.Writeback_hits::total                 11484                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   447                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1026                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          539                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           49                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           16                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1366                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6378                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          617                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          725                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1026                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          539                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           49                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           16                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2040                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1366                       # number of overall hits
system.l2.overall_hits::total                    6378                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2910                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2034                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1230                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          117                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3761                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4376                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15700                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9127                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2910                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3844                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          117                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           50                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3761                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10866                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24827                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2910                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3844                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1224                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2055                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          117                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           50                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3761                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10866                       # number of overall misses
system.l2.overall_misses::total                 24827                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    248559500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    194083000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    110388250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    116379000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     10382000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      5345250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    316713250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    377365000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1379215250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       156496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        92498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       125496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       374490                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        34000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       190995                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    166334500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     74485750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    604190497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     845204747                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    248559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    360417500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    110388250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    190864750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     10382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5539250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    316713250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    981555497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2224419997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    248559500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    360417500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    110388250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    190864750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     10382000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5539250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    316713250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    981555497                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2224419997                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2580                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21631                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11485                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11485                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6723                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9574                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3527                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2594                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31205                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3527                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2594                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31205                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.825064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.788372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.544000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.709343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.704819                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.648336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.794337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.725810                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000087                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000087                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830189                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.910005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.959302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.965343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953311                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.825064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.841322                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.544000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.792213                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.704819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.757576                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.648336                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.888326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795610                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.825064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.841322                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.544000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.792213                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.704819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.757576                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.648336                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.888326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795610                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85415.635739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 95419.370698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 90186.478758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94617.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88735.042735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 111359.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84209.851103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86235.146252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87848.105096                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  7452.190476                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  9249.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data        15687                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8511.136364                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data        17000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 20999.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15916.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 91897.513812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 90285.757576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        97000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93095.608166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92604.880793                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85415.635739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93761.056191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 90186.478758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92878.223844                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88735.042735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data       110785                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84209.851103                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90332.734861                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89596.809804                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85415.635739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93761.056191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 90186.478758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92878.223844                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88735.042735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data       110785                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84209.851103                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90332.734861                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89596.809804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10334                       # number of writebacks
system.l2.writebacks::total                     10334                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           81                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                326                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 326                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                326                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2018                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           58                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3692                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4366                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15374                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9127                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24501                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    206138500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    167367250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     91202000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     99729000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4355000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3674500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    264509750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    321712750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1158688750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       382517                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       179008                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        90003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       796035                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        72004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        40001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       218511                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    143896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     64247250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    524009003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    732320753                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    206138500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    311263750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     91202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    163976250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    264509750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    845721753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1891009503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    206138500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    311263750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     91202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    163976250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    264509750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    845721753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1891009503                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       846500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2957500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       631500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       846500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2957500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.802098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.782171                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.515556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.701269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.349398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.546875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.636442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.792521                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.710739                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000087                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000087                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.830189                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.910005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.959302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.965343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953311                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.802098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.837820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.515556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.786816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.349398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.560606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.636442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.887508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.785163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.802098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.837820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.515556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.786816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.349398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.560606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.636442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.887508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.785163                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72866.207140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82937.190287                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78622.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82013.980263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75086.206897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104985.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71644.027627                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73685.925332                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75366.771823                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18215.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17900.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18000.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18091.704545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 20000.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18209.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79500.828729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77875.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80740.986595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80236.742960                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72866.207140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81312.369383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78622.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80341.131798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75086.206897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 103851.351351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71644.027627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77903.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77180.911106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72866.207140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81312.369383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78622.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80341.131798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75086.206897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 103851.351351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71644.027627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77903.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77180.911106                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211625                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       211250                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211625                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       211250                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15374                       # Transaction distribution
system.membus.trans_dist::ReadResp              15373                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10335                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              156                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             78                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              60                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9127                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9123                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2229184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2229296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2229296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              178                       # Total snoops (count)
system.membus.snoop_fanout::samples             35084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35084                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82824500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130184951                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          64096                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51603                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3958                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50892                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17689                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.757919                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4134                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          203                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54455                       # DTB read hits
system.switch_cpus0.dtb.read_misses               458                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11512                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31488                       # DTB write hits
system.switch_cpus0.dtb.write_misses               53                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  29                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5503                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85943                       # DTB hits
system.switch_cpus0.dtb.data_misses               511                       # DTB misses
system.switch_cpus0.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17015                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13161                       # ITB hits
system.switch_cpus0.itb.fetch_misses              193                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13354                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  702711                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       126400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                313213                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              64096                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21823                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               285166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10064                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4580                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41512                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       421401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.743266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.096235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          363769     86.32%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4831      1.15%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6324      1.50%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3927      0.93%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9885      2.35%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2865      0.68%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3371      0.80%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1570      0.37%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24859      5.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       421401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091212                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.445721                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94712                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       275506                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40749                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6040                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4393                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3773                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          654                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264697                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2097                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4393                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98634                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          78107                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       126970                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        70722                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        250684                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1358                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1367                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          9516                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         53737                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       170341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       314386                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       314154                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          210                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113147                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57194                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5799                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          964                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40481                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34453                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8048                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4637                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           217511                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          408                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       421401                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.516162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.248498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       333921     79.24%     79.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33978      8.06%     87.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17616      4.18%     91.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13292      3.15%     94.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11967      2.84%     97.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5701      1.35%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3068      0.73%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1220      0.29%     99.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          638      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       421401                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            406      5.23%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4978     64.09%     69.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2383     30.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124412     57.20%     57.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          186      0.09%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           45      0.02%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57245     26.32%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32302     14.85%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        217511                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.309531                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7767                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       863906                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       302180                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          692                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          436                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          306                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224906                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            372                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2313                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16160                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          357                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5722                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10936                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4393                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20966                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        47113                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       238380                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50960                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34453                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5555                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        46904                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          357                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4251                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       213430                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        55066                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4081                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4424                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86677                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           29223                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31611                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.303724                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                201511                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               200100                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95201                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122788                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.284754                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775328                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69145                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3916                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       409026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.411986                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       350376     85.66%     85.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26895      6.58%     92.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10044      2.46%     94.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4566      1.12%     95.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4239      1.04%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2128      0.52%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2204      0.54%     97.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1580      0.39%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         6994      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       409026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168513                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168513                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63531                       # Number of memory references committed
system.switch_cpus0.commit.loads                34800                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23131                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162505                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2870      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97338     57.76%     59.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35776     21.23%     80.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29013     17.22%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168513                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         6994                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              636984                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             487786                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              409579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165643                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.242322                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.242322                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235720                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235720                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          276292                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         140127                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              164                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12464                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2912                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          55006                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        46050                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2499                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        38165                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          17669                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    46.296345                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3101                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          169                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               46502                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1076                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3614                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17978                       # DTB write hits
system.switch_cpus1.dtb.write_misses              187                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1255                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               64480                       # DTB hits
system.switch_cpus1.dtb.data_misses              1263                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4869                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8015                       # ITB hits
system.switch_cpus1.itb.fetch_misses              363                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8378                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  452044                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        88999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                268641                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              55006                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        20770                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               225621                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8028                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7362                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            34143                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       326252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.823416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.170081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          276149     84.64%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2545      0.78%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            8361      2.56%     87.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2792      0.86%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8216      2.52%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1833      0.56%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5302      1.63%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1275      0.39%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19779      6.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       326252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.121683                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.594281                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67218                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       215158                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            35363                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4824                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3688                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2427                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          336                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        217629                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1127                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3688                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           70639                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51317                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       127519                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36722                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        36366                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        202923                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           779                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1962                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         23978                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       138946                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       241612                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       241368                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       101834                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           37112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10098                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38233                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        19821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         6176                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2431                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            181706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           182594                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          551                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        46238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22990                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       326252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.559672                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.253096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       253596     77.73%     77.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24475      7.50%     85.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        15021      4.60%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14295      4.38%     94.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13241      4.06%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2917      0.89%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1720      0.53%     99.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          573      0.18%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          414      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       326252                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            141      1.84%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5455     71.23%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2062     26.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       106869     58.53%     58.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          115      0.06%     58.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        50434     27.62%     86.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        18638     10.21%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6503      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        182594                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.403930                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               7658                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041940                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       698938                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       234582                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       163007                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          711                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          368                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          315                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        189866                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            380                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          696                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11928                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3378                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13556                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3688                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11348                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        35163                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       192832                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39600                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        19821                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5460                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        34987                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2539                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3312                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       179484                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        48160                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4358                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               66536                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           25259                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             18376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.397050                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                165450                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               163322                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            73901                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            91656                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.361297                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.806287                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        46221                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2990                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       317603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.456734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.438546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       264812     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25228      7.94%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11731      3.69%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2810      0.88%     95.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2015      0.63%     96.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1570      0.49%     97.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1297      0.41%     97.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          872      0.27%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7268      2.29%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       317603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       145060                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        145060                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 44115                       # Number of memory references committed
system.switch_cpus1.commit.loads                27672                       # Number of loads committed
system.switch_cpus1.commit.membars               1079                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             21079                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           139240                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1414                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2831      1.95%      1.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        90389     62.31%     64.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          102      0.07%     64.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        28751     19.82%     84.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        16456     11.34%     95.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6503      4.48%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       145060                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7268                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              494944                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             391332                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              662127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             142235                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               142235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.178149                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.178149                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.314649                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.314649                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          222850                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         117926                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15429                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4442                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1767                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1258                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          203                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1407                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            131                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     9.310590                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            185                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1063                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 9                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               9                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                365                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1428                       # DTB hits
system.switch_cpus2.dtb.data_misses                 9                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               9                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                145                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            147                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5029                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8290                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1767                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          316                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            466                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1092                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.936406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.393016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7502     84.74%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              61      0.69%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             102      1.15%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              77      0.87%     87.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             163      1.84%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              79      0.89%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              84      0.95%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              37      0.42%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             748      8.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.092267                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432876                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3252                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4342                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              953                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          107                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           198                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved           98                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           35                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6355                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           90                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           198                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3337                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            669                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3504                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              984                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          160                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5850                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents            22                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4366                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6733                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6731                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1464                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2902                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          167                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              650                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1442                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          284                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           49                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          271                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4010                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           33                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8853                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.452954                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.139484                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7102     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          779      8.80%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          340      3.84%     92.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          265      2.99%     95.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          196      2.21%     98.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           91      1.03%     99.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           50      0.56%     99.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.26%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            7      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8853                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              2      1.53%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            95     72.52%     74.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           34     25.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2341     58.38%     58.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.17%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1175     29.30%     87.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          393      9.80%     97.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4010                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.209389                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                131                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032668                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17037                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8566                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4141                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           29                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          989                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          236                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           198                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            665                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            4                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5341                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1442                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          491                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          219                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          207                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3805                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1072                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          205                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   50                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1440                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             486                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               368                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.198684                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3658                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3597                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1666                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2172                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.187823                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.767035                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3303                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          189                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.247361                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.937285                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7337     89.01%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          475      5.76%     94.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          173      2.10%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           96      1.16%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           47      0.57%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           38      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.27%     99.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           20      0.24%     99.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           35      0.42%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2039                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2039                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   708                       # Number of memory references committed
system.switch_cpus2.commit.loads                  453                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               284                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             1938                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.64%      0.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1194     58.56%     59.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.25%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          478     23.44%     82.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          255     12.51%     95.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.61%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2039                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           35                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13522                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11294                       # The number of ROB writes
system.switch_cpus2.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1093262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2026                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.452616                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.452616                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.105791                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.105791                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4556                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2803                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9973                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            77                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         134623                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       109089                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7379                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        91473                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          53151                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.105671                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8446                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          230                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123293                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1858                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47255                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94168                       # DTB write hits
system.switch_cpus3.dtb.write_misses              980                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          19006                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217461                       # DTB hits
system.switch_cpus3.dtb.data_misses              2838                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           66261                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38416                       # ITB hits
system.switch_cpus3.itb.fetch_misses              534                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   7                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38950                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1461755                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       246340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                776282                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             134623                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61597                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               817738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19272                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        23082                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            99314                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4554                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1097133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.707555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.014630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          949498     86.54%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10707      0.98%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17055      1.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           12029      1.10%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30242      2.76%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6759      0.62%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10088      0.92%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5953      0.54%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54802      5.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1097133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.092097                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.531062                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          177188                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       797541                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88493                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25084                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8826                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7841                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          834                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        674159                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2548                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8826                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          189474                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         362014                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       256475                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100450                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       179893                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        642642                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          529                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21090                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          8659                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        131714                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       426650                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       848393                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       845471                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2593                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293890                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          132752                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15490                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2004                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157664                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       121010                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23198                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13737                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            591167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555535                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1213                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       160363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1097133                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.506352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.237236                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       873358     79.60%     79.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        87404      7.97%     87.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        43672      3.98%     91.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        37028      3.37%     94.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27059      2.47%     97.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16003      1.46%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8347      0.76%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2726      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1536      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1097133                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            850      4.33%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10401     53.01%     57.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8371     42.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       317048     57.07%     57.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          545      0.10%     57.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1192      0.21%     57.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130694     23.53%     81.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96311     17.34%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555535                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.380047                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19622                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035321                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2221086                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       760799                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       516902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7951                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4042                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3791                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        570561                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4142                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5056                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        37241                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          553                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12982                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19610                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8826                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         132950                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       204458                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       615635                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2519                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       121010                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101446                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9868                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       202965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          553                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8628                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547347                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125670                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8187                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11681                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220995                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73104                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95325                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.374445                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525768                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520693                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256602                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           352147                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.356211                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728679                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       155880                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4487                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7792                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1070971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.422841                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.341367                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       907361     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73987      6.91%     91.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28940      2.70%     94.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13796      1.29%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16288      1.52%     97.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4946      0.46%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5574      0.52%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4363      0.41%     98.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15716      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1070971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452850                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452850                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172233                       # Number of memory references committed
system.switch_cpus3.commit.loads                83769                       # Number of loads committed
system.switch_cpus3.commit.membars               2341                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58760                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435283                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257509     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86110     19.02%     78.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88531     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452850                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15716                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1655702                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1243888                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 364622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              900834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443586                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.295314                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.295314                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.303461                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.303461                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739808                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         351794                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2519                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17790                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7527                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22180                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22179                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11485                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             161                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            241                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9607                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       225728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       144000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       235040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       371264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1269288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2732208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             760                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            43531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  43531    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33257999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5863863                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7976734                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3602628                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4457734                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            278897                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            123234                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9447373                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20142497                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089132                       # Number of seconds simulated
sim_ticks                                 89131662000                       # Number of ticks simulated
final_tick                               2352738630000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 674533                       # Simulator instruction rate (inst/s)
host_op_rate                                   674533                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              306383459                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747028                       # Number of bytes of host memory used
host_seconds                                   290.92                       # Real time elapsed on the host
sim_insts                                   196231966                       # Number of instructions simulated
sim_ops                                     196231966                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        71296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       210624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       261312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      8809024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    144003776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        92544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        43648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153517568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        71296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       210624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      8809024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        92544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9183488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    120004032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120004032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         4083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       137641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2250059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2398712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1875063                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1875063                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       799895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       267829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2363066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2931753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     98831591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   1615629876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1038284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       489703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           16515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1722368511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       799895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2363066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     98831591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1038284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103032837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1346368163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1346368163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1346368163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       799895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       267829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2363066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2931753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     98831591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   1615629876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1038284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       489703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          16515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3068736674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2398712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2052471                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2398712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2052471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              153076224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  441344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               123000832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153517568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            131358144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6896                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                130581                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          794                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            146193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            134546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            146558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            145652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            155251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            154724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            145194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           152698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           161511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           158938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           145260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           143253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            119617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            119649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            118794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            119591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            119358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            120172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            118643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           119186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           123730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           120074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           120184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           119243                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1152                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   89131608500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2398712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2052471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  804448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  695662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  486484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  403704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 108984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 108841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 109851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 113329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 171643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 116495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 119286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 116064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 114708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 112101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5359                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       492017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    561.117002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.081080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   440.804380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       144929     29.46%     29.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        59317     12.06%     41.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24046      4.89%     46.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10719      2.18%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12089      2.46%     51.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7918      1.61%     52.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10732      2.18%     54.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11400      2.32%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       210867     42.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       492017                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       118211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.233379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.120821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         105983     89.66%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          8997      7.61%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1218      1.03%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          623      0.53%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         1026      0.87%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          169      0.14%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           66      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           40      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           30      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           16      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        118211                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       118211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.196734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        118115     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            51      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        118211                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  59277955947                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            104124505947                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11959080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24783.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43533.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1717.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1379.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1722.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1473.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2125888                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1695800                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.24                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20024.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1800414000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                982368750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9244232400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6263879040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           5975071440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          56035143900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5734911750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            86036021280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            940.480589                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8976252935                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2976220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   77177088065                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2059427160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1123695375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9789015600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6321330720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           5975071440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          56248232130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5547992250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            87064764675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            951.726032                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8659686235                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2976220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   77493262265                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      95                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2153                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     536     27.25%     27.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.15%     27.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     92      4.68%     32.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.05%     32.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1335     67.87%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1967                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      536     45.93%     45.93% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.26%     46.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      92      7.88%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     535     45.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1167                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             89488061000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2490000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               43996000      0.05%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1314000      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              224354500      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         89760215500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.400749                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.593289                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1776     86.34%     86.34% # number of callpals executed
system.cpu0.kern.callpal::rdps                    186      9.04%     95.38% # number of callpals executed
system.cpu0.kern.callpal::rti                      95      4.62%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  2057                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               96                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              548                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          487.065886                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              11716                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              548                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.379562                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   487.065886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.951301                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.951301                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           346181                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          346181                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        56008                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          56008                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        26638                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         26638                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          739                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          739                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          556                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          556                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        82646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           82646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        82646                       # number of overall hits
system.cpu0.dcache.overall_hits::total          82646                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1396                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          802                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          802                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           78                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          124                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2198                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2198                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     71744993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     71744993                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     29809951                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29809951                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      4965247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4965247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3595089                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3595089                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    101554944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    101554944                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    101554944                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    101554944                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        57404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        57404                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27440                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27440                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        84844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        84844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        84844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        84844                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024319                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024319                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029227                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.095471                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.095471                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.182353                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.182353                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.025906                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025906                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.025906                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025906                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51393.261461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51393.261461                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37169.514963                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37169.514963                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 63657.012821                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 63657.012821                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 28992.653226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28992.653226                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46203.341219                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46203.341219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46203.341219                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46203.341219                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          759                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1099                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    28.111111                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.909091                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu0.dcache.writebacks::total              217                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          691                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          691                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          400                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          400                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           28                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1091                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1091                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          705                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          705                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          402                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          402                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           50                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          123                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1107                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          237                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          237                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          179                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          179                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          416                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          416                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     33833515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     33833515                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     14845049                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     14845049                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      3191001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3191001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      3410411                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3410411                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     48678564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     48678564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     48678564                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     48678564                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     53139000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     53139000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     40086000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     40086000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     93225000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     93225000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.012281                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012281                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014650                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014650                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.061200                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061200                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.180882                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.180882                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.013047                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013047                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.013047                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013047                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47990.801418                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47990.801418                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 36927.982587                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36927.982587                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 63820.020000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63820.020000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 27726.918699                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27726.918699                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 43973.409214                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43973.409214                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43973.409214                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43973.409214                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224215.189873                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224215.189873                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223944.134078                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223944.134078                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224098.557692                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224098.557692                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2235                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              12831                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2235                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.740940                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           115035                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          115035                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        53893                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          53893                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        53893                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           53893                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        53893                       # number of overall hits
system.cpu0.icache.overall_hits::total          53893                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2507                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2507                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2507                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2507                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2507                       # number of overall misses
system.cpu0.icache.overall_misses::total         2507                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    164531791                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    164531791                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    164531791                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    164531791                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    164531791                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    164531791                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        56400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        56400                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        56400                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        56400                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        56400                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        56400                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.044450                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.044450                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.044450                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.044450                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.044450                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.044450                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 65628.955325                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65628.955325                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 65628.955325                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65628.955325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 65628.955325                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65628.955325                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          272                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          272                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          272                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         2235                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2235                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         2235                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2235                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         2235                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2235                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    147390657                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    147390657                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    147390657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    147390657                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    147390657                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    147390657                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.039628                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.039628                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.039628                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.039628                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.039628                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.039628                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65946.602685                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65946.602685                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65946.602685                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65946.602685                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65946.602685                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65946.602685                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      93                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2338                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     567     30.68%     30.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     92      4.98%     35.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.05%     35.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1188     64.29%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1848                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      567     46.25%     46.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      92      7.50%     53.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.08%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     566     46.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1226                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             88715685500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               43642000      0.05%     99.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1130500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              174724500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         88935182500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.476431                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.663420                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.05%      0.05% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.71%      0.76% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.10%      0.86% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1642     83.48%     84.34% # number of callpals executed
system.cpu1.kern.callpal::rdps                    184      9.35%     93.70% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.05%     93.75% # number of callpals executed
system.cpu1.kern.callpal::rti                     113      5.74%     99.49% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.46%     99.95% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1967                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 93                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.010753                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.283784                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         250427000     65.95%     65.95% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           129282000     34.05%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5127                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          488.808263                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              93421                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.221377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   488.808263                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.954704                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.954704                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           650113                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          650113                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        89199                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          89199                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        46535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         46535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          829                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          829                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          858                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          858                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       135734                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          135734                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       135734                       # number of overall hits
system.cpu1.dcache.overall_hits::total         135734                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9628                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13859                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13859                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           62                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23487                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23487                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23487                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23487                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    588829183                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    588829183                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    985759346                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    985759346                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     12001999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12001999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1166020                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1166020                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1574588529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1574588529                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1574588529                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1574588529                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        60394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        60394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       159221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       159221                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       159221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       159221                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.097423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.097423                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.229476                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.229476                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.180830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.067391                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.067391                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.147512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.147512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.147512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.147512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 61157.995742                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61157.995742                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71127.739808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71127.739808                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 65584.693989                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 65584.693989                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 18806.774194                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18806.774194                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67040.853621                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67040.853621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67040.853621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67040.853621                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        86694                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1886                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.967126                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    49.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2895                       # number of writebacks
system.cpu1.dcache.writebacks::total             2895                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6233                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6233                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11730                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11730                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        17963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        17963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        17963                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        17963                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3395                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3395                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2129                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           61                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5524                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5524                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5524                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5524                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           94                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           94                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           94                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           94                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    224809308                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    224809308                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    163585022                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    163585022                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      7844751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7844751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1074480                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1074480                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    388394330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    388394330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    388394330                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    388394330                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     21241000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     21241000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     21241000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     21241000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.034353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.035252                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035252                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.119565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.119565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.066304                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066304                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.034694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.034694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.034694                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66217.763770                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66217.763770                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 76836.553311                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76836.553311                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 64832.652893                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64832.652893                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 17614.426230                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17614.426230                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 70310.342143                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70310.342143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 70310.342143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70310.342143                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225968.085106                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225968.085106                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225968.085106                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225968.085106                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4944                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999520                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              94476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4944                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            19.109223                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999520                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           180637                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          180637                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        82007                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          82007                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        82007                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           82007                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        82007                       # number of overall hits
system.cpu1.icache.overall_hits::total          82007                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5837                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5837                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5837                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5837                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5837                       # number of overall misses
system.cpu1.icache.overall_misses::total         5837                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    431299067                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    431299067                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    431299067                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    431299067                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    431299067                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    431299067                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        87844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        87844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        87844                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        87844                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        87844                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        87844                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.066447                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.066447                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.066447                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.066447                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.066447                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.066447                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 73890.537434                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73890.537434                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 73890.537434                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73890.537434                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 73890.537434                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73890.537434                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1709                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   106.812500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          889                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          889                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          889                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          889                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          889                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          889                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4948                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4948                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4948                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4948                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4948                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4948                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    368018589                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    368018589                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    368018589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    368018589                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    368018589                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    368018589                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.056327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.056327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.056327                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.056327                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.056327                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.056327                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74377.241108                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74377.241108                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 74377.241108                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74377.241108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 74377.241108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74377.241108                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     367                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     78748                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25350     47.60%     47.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.22%     47.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     92      0.17%     47.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     47.99% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  27698     52.01%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               53260                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    24057     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.25%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      92      0.19%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   24056     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                48325                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             80566873000     89.76%     89.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              155776500      0.17%     89.93% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               74868000      0.08%     90.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 495500      0.00%     90.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             8964234500      9.99%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         89762247500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.948994                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.868510                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.907341                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      4.84%      4.84% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      4.84%      9.68% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      1.61%     11.29% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      6.45%     17.74% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.61%     19.35% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.61%     20.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.61%     22.58% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.61%     24.19% # number of syscalls executed
system.cpu2.kern.syscall::71                       43     69.35%     93.55% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      1.61%     95.16% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.61%     96.77% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.61%     98.39% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.61%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    62                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  118      0.22%      0.23% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.23% # number of callpals executed
system.cpu2.kern.callpal::swpipl                45092     83.25%     83.49% # number of callpals executed
system.cpu2.kern.callpal::rdps                    818      1.51%     85.00% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     85.00% # number of callpals executed
system.cpu2.kern.callpal::rti                    7956     14.69%     99.69% # number of callpals executed
system.cpu2.kern.callpal::callsys                  77      0.14%     99.83% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.84% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 88      0.16%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 54162                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8073                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6484                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6483                      
system.cpu2.kern.mode_good::user                 6484                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.803047                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.890774                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       59371369500     64.70%     64.70% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         32391069500     35.30%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     118                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          2399326                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.503631                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14538936                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2399326                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             6.059592                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.037704                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.465928                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003980                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995051                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        130118019                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       130118019                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4797442                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4797442                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      9708937                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9708937                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        86497                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        86497                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        98057                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        98057                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14506379                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14506379                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14506379                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14506379                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3668638                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3668638                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     13555522                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     13555522                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        14390                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        14390                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           91                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           91                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     17224160                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17224160                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     17224160                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17224160                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 271495898818                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 271495898818                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1067613076721                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1067613076721                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    802363774                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    802363774                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      1140018                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1140018                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1339108975539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1339108975539                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1339108975539                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1339108975539                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8466080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8466080                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     23264459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23264459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       100887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       100887                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        98148                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        98148                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     31730539                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31730539                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     31730539                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31730539                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.433334                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.433334                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.582671                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.582671                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.142635                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.142635                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000927                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000927                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.542826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.542826                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.542826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.542826                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 74004.548505                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74004.548505                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 78758.536685                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78758.536685                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 55758.427658                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 55758.427658                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12527.670330                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12527.670330                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 77745.967033                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77745.967033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 77745.967033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77745.967033                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     83882719                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1362075                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.584508                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1817665                       # number of writebacks
system.cpu2.dcache.writebacks::total          1817665                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      3044028                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3044028                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     11787694                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     11787694                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         6849                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         6849                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     14831722                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     14831722                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     14831722                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     14831722                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       624610                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       624610                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1767828                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1767828                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         7541                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7541                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           91                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2392438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2392438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2392438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2392438                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1217                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1217                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2141                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2141                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3358                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3358                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  52793527781                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52793527781                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 163679557776                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 163679557776                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    362147211                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    362147211                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      1003482                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1003482                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 216473085557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 216473085557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 216473085557                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 216473085557                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    198988000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    198988000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    355551500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    355551500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    554539500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    554539500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.073778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.075988                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.075988                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.074747                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.074747                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000927                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000927                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.075399                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.075399                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.075399                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.075399                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84522.386419                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84522.386419                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 92587.942818                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92587.942818                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 48023.764885                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48023.764885                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11027.274725                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11027.274725                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90482.213356                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90482.213356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90482.213356                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90482.213356                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163506.984388                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163506.984388                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166067.958898                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 166067.958898                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165139.815366                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 165139.815366                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           275340                       # number of replacements
system.cpu2.icache.tags.tagsinuse          508.778876                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10869549                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           275340                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            39.476825                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.254811                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.524065                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.002451                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.991258                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993709                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23233034                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23233034                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11183425                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11183425                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11183425                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11183425                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11183425                       # number of overall hits
system.cpu2.icache.overall_hits::total       11183425                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       295341                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       295341                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       295341                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        295341                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       295341                       # number of overall misses
system.cpu2.icache.overall_misses::total       295341                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  15192960745                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  15192960745                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  15192960745                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  15192960745                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  15192960745                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  15192960745                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11478766                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11478766                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11478766                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11478766                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11478766                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11478766                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.025729                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.025729                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.025729                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.025729                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.025729                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.025729                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51442.098269                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51442.098269                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51442.098269                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51442.098269                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51442.098269                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51442.098269                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        18772                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              138                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   136.028986                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        19838                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        19838                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        19838                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        19838                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        19838                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        19838                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       275503                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       275503                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       275503                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       275503                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       275503                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       275503                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  13808232113                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  13808232113                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  13808232113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  13808232113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  13808232113                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  13808232113                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.024001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.024001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.024001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.024001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.024001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.024001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50120.078957                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50120.078957                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50120.078957                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50120.078957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50120.078957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50120.078957                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      97                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1786                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     442     27.73%     27.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     92      5.77%     33.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.19%     33.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1057     66.31%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1594                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      442     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      92      9.41%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.31%     54.91% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     441     45.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  978                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             89364220000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               43061500      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2247000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              153652500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         89563181000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.417219                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.613551                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.18%      0.18% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1406     83.20%     83.37% # number of callpals executed
system.cpu3.kern.callpal::rdps                    187     11.07%     94.44% # number of callpals executed
system.cpu3.kern.callpal::rti                      94      5.56%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1690                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               97                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              804                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          444.217950                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5656                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              804                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.034826                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   444.217950                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.867613                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.867613                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           251474                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          251474                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        39219                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          39219                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        19372                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         19372                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          342                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          342                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          293                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          293                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        58591                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           58591                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        58591                       # number of overall hits
system.cpu3.dcache.overall_hits::total          58591                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1598                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1598                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1617                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1617                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           45                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           56                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3215                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3215                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3215                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3215                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     83777307                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     83777307                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    103495759                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    103495759                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1381000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1381000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1033515                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1033515                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    187273066                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    187273066                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    187273066                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    187273066                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        40817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        40817                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        20989                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        20989                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          349                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        61806                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        61806                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        61806                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        61806                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.039150                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039150                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.077040                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077040                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.116279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.116279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.160458                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.160458                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.052018                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.052018                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.052018                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.052018                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52426.349812                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52426.349812                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64004.798392                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64004.798392                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 30688.888889                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30688.888889                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 18455.625000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18455.625000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58249.787247                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58249.787247                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58249.787247                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58249.787247                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5556                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.862069                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          398                       # number of writebacks
system.cpu3.dcache.writebacks::total              398                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          577                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1252                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1252                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            6                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1829                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1829                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1829                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1021                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1021                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          365                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          365                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           39                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           55                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1386                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1386                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1386                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1386                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          107                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          107                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          111                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          111                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     56566836                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     56566836                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     20959460                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     20959460                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1273500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1273500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       950985                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       950985                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     77526296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     77526296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     77526296                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     77526296                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     23413000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     23413000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     24031500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     24031500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.025014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.025014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.017390                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017390                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.100775                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.100775                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.157593                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.157593                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.022425                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.022425                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.022425                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.022425                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55403.365328                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55403.365328                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 57423.178082                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57423.178082                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 32653.846154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32653.846154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 17290.636364                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17290.636364                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55935.278499                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55935.278499                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55935.278499                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55935.278499                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 218813.084112                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 218813.084112                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       216500                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       216500                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2535                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              14757                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2535                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.821302                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            69985                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           69985                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30765                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30765                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30765                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30765                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30765                       # number of overall hits
system.cpu3.icache.overall_hits::total          30765                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2960                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2960                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2960                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2960                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2960                       # number of overall misses
system.cpu3.icache.overall_misses::total         2960                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    221645431                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    221645431                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    221645431                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    221645431                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    221645431                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    221645431                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        33725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        33725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        33725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        33725                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        33725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        33725                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.087769                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.087769                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.087769                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.087769                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.087769                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.087769                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 74880.213176                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74880.213176                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 74880.213176                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74880.213176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 74880.213176                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74880.213176                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    20.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          425                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          425                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          425                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          425                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          425                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          425                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2535                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2535                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2535                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2535                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2535                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2535                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    189033251                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    189033251                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    189033251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    189033251                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    189033251                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    189033251                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.075167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.075167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.075167                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.075167                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.075167                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.075167                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 74569.329783                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 74569.329783                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 74569.329783                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 74569.329783                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 74569.329783                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 74569.329783                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1832                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1831                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179929                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2521                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          623                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7957                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363521                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11367060                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1354000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              393000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          1032643519                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5435000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178166086                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               177782                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177782                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600038                       # Number of tag accesses
system.iocache.tags.data_accesses             1600038                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          374                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              374                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       177408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       177408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          374                       # number of demand (read+write) misses
system.iocache.demand_misses::total               374                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          374                       # number of overall misses
system.iocache.overall_misses::total              374                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     49908264                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     49908264                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  39813749169                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  39813749169                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     49908264                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     49908264                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     49908264                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     49908264                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            374                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          374                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             374                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          374                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            374                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 133444.556150                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 133444.556150                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 224419.130868                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 224419.130868                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 133444.556150                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 133444.556150                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 133444.556150                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 133444.556150                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        407657                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                63624                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.407283                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          374                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          374                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          374                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     30201500                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     30201500                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  30585600105                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  30585600105                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     30201500                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     30201500                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     30201500                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     30201500                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 80752.673797                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 80752.673797                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 172402.597994                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 172402.597994                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 80752.673797                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 80752.673797                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 80752.673797                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 80752.673797                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2424807                       # number of replacements
system.l2.tags.tagsinuse                  1387.104522                       # Cycle average of tags in use
system.l2.tags.total_refs                      311691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2424807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.128543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      757.493207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     2.396103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.828830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    14.848485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    15.651379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   155.749957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   429.097502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     6.805301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     3.233756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.046234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.009506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.026190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.084662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.111450                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76379451                       # Number of tag accesses
system.l2.tags.data_accesses                 76379451                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          734                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          199                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       137648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        45652                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          148                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  186450                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1821175                       # number of Writeback hits
system.l2.Writeback_hits::total               1821175                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       102304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                102493                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          915                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          783                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       137648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       147956                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          159                       # number of demand (read+write) hits
system.l2.demand_hits::total                   288943                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          734                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          202                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          915                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          783                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       137648                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       147956                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          546                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          159                       # number of overall hits
system.l2.overall_hits::total                  288943                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1501                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          343                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         4028                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2360                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       137677                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       584856                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1989                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          559                       # number of ReadReq misses
system.l2.ReadReq_misses::total                733313                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          324                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          111                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                597                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              178                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1776                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1665244                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1667266                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          386                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         4028                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       137677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2250100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1989                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          762                       # number of demand (read+write) misses
system.l2.demand_misses::total                2400579                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1501                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          386                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         4028                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4136                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       137677                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2250100                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1989                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          762                       # number of overall misses
system.l2.overall_misses::total               2400579                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    137138500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     33548000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    353156000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    220714000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  12085652981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  51980749028                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    180610750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     54308250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     65045877509                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       628498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       379490                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1162966                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        93997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2264951                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       566983                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       786976                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      4079500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    156076749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 160620536466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     17085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160797777715                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    137138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     37627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    353156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    376790749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  12085652981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 212601285494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    180610750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     71393250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     225843655224                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    137138500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     37627500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    353156000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    376790749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  12085652981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 212601285494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    180610750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     71393250                       # number of overall miss cycles
system.l2.overall_miss_latency::total    225843655224                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         2235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       275325                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       630508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2535                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              919763                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1821175                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1821175                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          326                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              651                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1767548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1769759                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          588                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4943                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4919                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       275325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2398056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2535                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2689522                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          588                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4943                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4919                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       275325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2398056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2535                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2689522                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.671588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.632841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.814890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.795148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.500053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.927595                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.784615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.790665                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.797285                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.993865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.988372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.698113                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.962500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.917051                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.962264                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.896552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.855769                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.934783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.910302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.942121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.948598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.942086                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.671588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.656463                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.814890                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.840821                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.500053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.938302                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.784615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.827362                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892567                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.671588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.656463                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.814890                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.840821                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.500053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.938302                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.784615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.827362                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892567                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 91364.756829                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 97807.580175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 87675.273088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93522.881356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 87782.657822                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88877.858871                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 90804.801408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 97152.504472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88701.383323                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1939.808642                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  4464.588235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 10477.171171                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1220.740260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3793.887772                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5558.656863                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3149.900000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  4724.850000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1192.269231                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4421.213483                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 94872.093023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87881.052365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 96454.655574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 84162.561576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96443.985372                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 91364.756829                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 97480.569948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 87675.273088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 91100.277805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 87782.657822                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 94485.260875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 90804.801408                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93691.929134                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94078.826493                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 91364.756829                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 97480.569948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 87675.273088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 91100.277805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 87782.657822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 94485.260875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 90804.801408                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93691.929134                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94078.826493                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1697656                       # number of writebacks
system.l2.writebacks::total                   1697656                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          387                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          738                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           36                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          543                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           79                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1855                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1855                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1855                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          331                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       137641                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       584847                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1446                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          480                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           731458                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          324                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           597                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          178                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      1665244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1667266                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       137641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2250091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2398724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       137641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2250091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2398724                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          237                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1217                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1458                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          179                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           94                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2141                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          107                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2521                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          416                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           94                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3358                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          111                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3979                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     89871000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     28353000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    244194250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    187202250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  10351823769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  44703152472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    112684250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41778750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  55759059741                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      6054203                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1601545                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2005103                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1470039                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11130890                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1858589                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       547520                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       359018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       488015                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3253142                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      3538000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    134036751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 140133613034                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14569000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140285756785                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     89871000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     31891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    244194250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    321239001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  10351823769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 184836765506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    112684250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     56347750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196044816526                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     89871000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     31891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    244194250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    321239001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  10351823769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 184836765506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    112684250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     56347750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196044816526                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49834000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    181950000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    232346500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     37755500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     19931000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    327718000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     21848500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    407253000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     87589500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     19931000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    509668000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     22411000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    639599500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.498434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.610701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.665588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.777965                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.499922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.927581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.570414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.678925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.795268                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.993865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.988372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.698113                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.962500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.917051                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.962264                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.896552                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.855769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.934783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.910302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.942121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.948598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.942086                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.498434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.636054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.665588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.830453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.499922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.938298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.570414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.741585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.498434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.636054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.665588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.830453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.499922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.938298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.570414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.741585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891877                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80674.147217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85658.610272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74223.176292                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81075.032482                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75208.867772                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76435.636110                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 77928.250346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87039.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 76230.022422                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18685.811728                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18841.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18063.990991                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19091.415584                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18644.706868                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18221.460784                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18250.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17950.900000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18769.807692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18276.078652                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 82279.069767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75471.143581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 84151.999968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 71768.472906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84141.196897                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80674.147217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 85270.053476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 74223.176292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78638.678335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75208.867772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 82146.351195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77928.250346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 82500.366032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81728.792694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80674.147217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 85270.053476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 74223.176292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78638.678335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75208.867772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 82146.351195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77928.250346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 82500.366032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81728.792694                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210270.042194                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149506.984388                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 159359.739369                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210924.581006                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 212031.914894                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153067.725362                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 204191.588785                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 161544.228481                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210551.682692                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 212031.914894                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 151777.248362                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 201900.900901                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 160743.779844                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              733291                       # Transaction distribution
system.membus.trans_dist::ReadResp             733289                       # Transaction distribution
system.membus.trans_dist::WriteReq               2521                       # Transaction distribution
system.membus.trans_dist::WriteResp              2521                       # Transaction distribution
system.membus.trans_dist::Writeback           1875063                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       177408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              835                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            300                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             794                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1667255                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1667247                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6496986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6504945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7037566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22709696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22709696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9956                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    262166016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    262175972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284885668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              716                       # Total snoops (count)
system.membus.snoop_fanout::samples           4457825                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4457825    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4457825                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7554494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13233707555                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              14.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          180873914                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy        12554385941                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         140128                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       120374                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1515                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        76317                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          24708                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    32.375486                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           7798                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          201                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               61357                       # DTB read hits
system.switch_cpus0.dtb.read_misses               377                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             377                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31590                       # DTB write hits
system.switch_cpus0.dtb.write_misses              168                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses            168                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               92947                       # DTB hits
system.switch_cpus0.dtb.data_misses               545                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             545                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12642                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12642                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  717649                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       145257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                442892                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             140128                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        32506                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               393018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           8486                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles         1248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles         2196                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            56400                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         1292                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       545962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.811214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.192402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          465935     85.34%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            5733      1.05%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            9396      1.72%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6906      1.26%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           10508      1.92%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            4277      0.78%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            4550      0.83%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            2324      0.43%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           36333      6.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       545962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.195260                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.617143                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           86096                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       394620                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            54885                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6277                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4084                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         4736                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          160                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        335506                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          760                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4084                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           90487                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          82948                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       293492                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            56892                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        18059                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        312185                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3322                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          2431                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            10                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       213897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       371289                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       371194                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps       178089                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           35785                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        14326                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          830                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            60101                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        66667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        36134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        18986                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        11420                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            282941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        21020                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           271935                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1610                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        61875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        29126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        15967                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       545962                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.498084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.216000                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       428778     78.54%     78.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        52067      9.54%     88.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        25133      4.60%     92.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        14150      2.59%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        13458      2.47%     97.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5647      1.03%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3416      0.63%     99.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1915      0.35%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1398      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       545962                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            724      8.58%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      8.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4612     54.67%     63.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         3100     36.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       164863     60.63%     60.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          942      0.35%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        64118     23.58%     84.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        33281     12.24%     96.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         8731      3.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        271935                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.378925                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               8436                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.031022                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      1099878                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       366477                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       264665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        280371                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2530                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        12678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         7738                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          238                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          162                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4084                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          80625                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          645                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       307245                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          695                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        66667                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        36134                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18486                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3010                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         3703                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       267459                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        61746                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4476                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 3284                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               93597                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           39686                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31851                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.372688                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                266210                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               264665                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           133222                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           180575                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.368794                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.737765                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        63765                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5051                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3509                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       535013                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.454542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.360295                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       442262     82.66%     82.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        43798      8.19%     90.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        16953      3.17%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        10335      1.93%     95.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         5399      1.01%     96.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         3879      0.73%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1962      0.37%     98.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1686      0.32%     98.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         8739      1.63%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       535013                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       243186                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        243186                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 82379                       # Number of memory references committed
system.switch_cpus0.commit.loads                53983                       # Number of loads committed
system.switch_cpus0.commit.membars               1843                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             36299                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           233477                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         6731                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         1129      0.46%      0.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       148161     60.92%     61.39% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          759      0.31%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        55826     22.96%     84.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        28580     11.75%     96.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         8731      3.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       243186                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         8739                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              831881                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             624785                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 171687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           178803052                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             242057                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               242057                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.964793                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.964793                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337292                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337292                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          333811                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         195284                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1961269                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          6213                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         110049                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        83479                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5335                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        69112                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          46613                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    67.445596                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           9669                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          358                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              118315                       # DTB read hits
system.switch_cpus1.dtb.read_misses               913                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           40597                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              65958                       # DTB write hits
system.switch_cpus1.dtb.write_misses              238                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  30                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          22237                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              184273                       # DTB hits
system.switch_cpus1.dtb.data_misses              1151                       # DTB misses
system.switch_cpus1.dtb.data_acv                   32                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           62834                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              36179                       # ITB hits
system.switch_cpus1.itb.fetch_misses             2377                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          38556                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1180685                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       231156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                639295                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             110049                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        56282                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               362567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          17026                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles         1358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       144883                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         2122                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            87844                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       750612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.851698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.181104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          627796     83.64%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10828      1.44%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           14111      1.88%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           10945      1.46%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19953      2.66%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            8316      1.11%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8618      1.15%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            6050      0.81%     94.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           43995      5.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       750612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.093208                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.541461                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          181362                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       452343                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           100522                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8558                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7827                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         7363                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          697                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        591813                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2617                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7827                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          188219                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          75837                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       293284                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           101836                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        83609                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        571123                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          438                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          4746                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          8377                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         55983                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       392900                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       712243                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       711816                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          308                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       310338                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           82564                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15719                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1351                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            74021                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       116570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        71657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        16763                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        11760                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            522424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        20838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           505863                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          723                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       109712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        53721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        15742                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       750612                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.673934                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.407469                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       551975     73.54%     73.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        72492      9.66%     83.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        42593      5.67%     88.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        32233      4.29%     93.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        25299      3.37%     96.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        12769      1.70%     98.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8133      1.08%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3297      0.44%     99.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1821      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       750612                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1071      8.06%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8018     60.33%     68.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         4202     31.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       303990     60.09%     60.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          841      0.17%     60.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           58      0.01%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       122629     24.24%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        67643     13.37%     97.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        10693      2.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        505863                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.428449                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              13291                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026274                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1775386                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       653132                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       483443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          967                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          539                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          435                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        518630                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            518                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         7907                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23264                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          716                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10136                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        11960                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7827                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25520                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        39311                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       553187                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       116570                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        71657                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18453                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        39029                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          716                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         5430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         7537                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       499990                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       119412                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5874                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 9925                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              185788                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           69802                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             66376                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.423475                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                486179                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               483878                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           243371                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           320494                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.409828                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.759362                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       112069                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6987                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       731683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.601122                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.619053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       578693     79.09%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        71490      9.77%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        22970      3.14%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        14384      1.97%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        10462      1.43%     95.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         6307      0.86%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         4801      0.66%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3548      0.48%     97.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19028      2.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       731683                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       439831                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        439831                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                154827                       # Number of memory references committed
system.switch_cpus1.commit.loads                93306                       # Number of loads committed
system.switch_cpus1.commit.membars               1609                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             61539                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               385                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           423992                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         6883                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         6283      1.43%      1.43% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       265360     60.33%     61.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          729      0.17%     61.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.93% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        94915     21.58%     83.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        61802     14.05%     97.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        10693      2.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       439831                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        19028                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1259639                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1122731                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 430073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           176686274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             433554                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               433554                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.723271                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.723271                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.367205                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.367205                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          648743                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         349786                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              256                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             158                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        1961185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          7485                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       10743425                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      9605373                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        75552                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      7124100                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6422273                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    90.148552                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         463647                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         4939                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            11542247                       # DTB read hits
system.switch_cpus2.dtb.read_misses             93810                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   25                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         5589140                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           23508698                       # DTB write hits
system.switch_cpus2.dtb.write_misses           361322                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13737609                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35050945                       # DTB hits
system.switch_cpus2.dtb.data_misses            455132                       # DTB misses
system.switch_cpus2.dtb.data_acv                   43                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        19326749                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            4238770                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2642                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  31                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        4241412                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               167765915                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     19957540                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              94906581                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           10743425                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6885920                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            130538874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         419804                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles        39783                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        32864                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        53494                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          765                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11478768                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150833222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.629215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.907913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       133228428     88.33%     88.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          457543      0.30%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1500191      0.99%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1742962      1.16%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5730832      3.80%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          452372      0.30%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          236493      0.16%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          259584      0.17%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         7224817      4.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150833222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.064038                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.565708                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        11887828                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    125042930                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          9892409                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3805308                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        204747                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       355364                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5201                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      90377528                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        17788                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        204747                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        13524494                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       68897112                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     14586755                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         12017424                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     41602690                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      89355980                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       280860                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1737810                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        177842                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      38551471                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     47629350                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    117714300                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    117705558                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          750                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     44511312                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3118034                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       809623                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       114796                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23445199                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      9044069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     24194291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       687014                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       390482                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          80550385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       805133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         82475259                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       101464                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      4611316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2851167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       496162                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150833222                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.546798                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.458341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    124660087     82.65%     82.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8095692      5.37%     88.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      3645577      2.42%     90.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4616727      3.06%     93.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2489328      1.65%     95.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2960624      1.96%     97.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2546669      1.69%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1350358      0.90%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       468160      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150833222                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         514874     17.12%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     17.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        779451     25.91%     43.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1713549     56.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           41      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     46165320     55.97%     55.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        62998      0.08%     56.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     56.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         3488      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           52      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           19      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11797983     14.30%     70.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     23922245     29.01%     99.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       523112      0.63%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      82475259                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.491609                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3007877                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.036470                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    318883472                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     85987906                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     78888782                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         9609                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         8122                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4694                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      85478200                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           4895                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       191899                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       627485                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          334                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        29330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       821586                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2305                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      3540554                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        204747                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       13869566                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     49374403                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     88805379                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        21188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      9044069                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     24194291                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       653961                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        182559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     49189049                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        29330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        33057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       137656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       170713                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     82264397                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11638750                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       210862                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              7449861                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            35509298                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         7916306                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          23870548                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.490352                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              79398008                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             78893476                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         30543166                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         40673201                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.470259                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.750941                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      4286831                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       308971                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       149145                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    150137958                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.557981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.719810                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    129060876     85.96%     85.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      6122101      4.08%     90.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      2696343      1.80%     91.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1811496      1.21%     93.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2811837      1.87%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       879838      0.59%     95.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       625045      0.42%     95.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1615353      1.08%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4515069      3.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    150137958                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     83774106                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      83774106                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              31789288                       # Number of memory references committed
system.switch_cpus2.commit.loads              8416583                       # Number of loads committed
system.switch_cpus2.commit.membars             129316                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           7628012                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4394                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         76342741                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       379218                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      7029952      8.39%      8.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     44228336     52.79%     61.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        60105      0.07%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         3218      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           50      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           19      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      8545899     10.20%     71.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     23383415     27.91%     99.38% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       523111      0.62%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     83774106                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      4515069                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           233360549                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          176824555                       # The number of ROB writes
system.switch_cpus2.timesIdled                 184553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16932693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            11758758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           76744195                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             76744195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.186040                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.186040                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.457448                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.457448                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       117828287                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       46258055                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              731                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             714                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         895689                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        469547                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          45780                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        33281                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2208                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        25935                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          17742                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    68.409485                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           4588                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          285                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               43048                       # DTB read hits
system.switch_cpus3.dtb.read_misses               427                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             452                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              23279                       # DTB write hits
system.switch_cpus3.dtb.write_misses              182                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            182                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               66327                       # DTB hits
system.switch_cpus3.dtb.data_misses               609                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             634                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               3227                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1855                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           5082                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  583953                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       115320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                250151                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              45780                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        22330                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               106001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           8666                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles         1238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       123824                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         2247                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            33725                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       352963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.708717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.022083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          305785     86.63%     86.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            3942      1.12%     87.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            4888      1.38%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            3771      1.07%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8067      2.29%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            3257      0.92%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            3109      0.88%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            3239      0.92%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           16905      4.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       352963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078397                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.428375                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           89576                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       215886                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            41161                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2336                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          4004                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         3175                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        237098                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1524                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          4004                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           92828                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16673                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       182485                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            40227                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        16746                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        227907                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           695                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           881                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          5339                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       156186                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       272941                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       272779                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       126007                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           30179                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10188                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          503                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            35532                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        46548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        26165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8569                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         5017                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            204607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        14720                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           195980                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          460                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        47167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        20716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        11671                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       352963                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.555242                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260862                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       268741     76.14%     76.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        36856     10.44%     86.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        17583      4.98%     91.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        11261      3.19%     94.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         9408      2.67%     97.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         4641      1.31%     98.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         2637      0.75%     99.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         1172      0.33%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          664      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       352963                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            269      5.49%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          2834     57.81%     63.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1799     36.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       118995     60.72%     60.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          709      0.36%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           14      0.01%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.09% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        44859     22.89%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        24131     12.31%     96.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         7272      3.71%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        195980                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.335609                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               4902                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025013                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       749975                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       266760                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       190949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          310                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          149                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        200716                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            166                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1800                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         9413                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4626                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          100                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          4004                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          14486                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1865                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       222430                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        46548                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        26165                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        13707                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            66                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         3044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3885                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       193374                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        43495                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2606                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 3103                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               67064                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           26797                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             23569                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.331147                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                192093                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               191093                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            92086                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           123056                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.327240                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.748326                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        48927                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3665                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       344756                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.502457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.392468                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       276586     80.23%     80.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        33601      9.75%     89.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        11034      3.20%     93.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         8022      2.33%     95.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         4126      1.20%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         3175      0.92%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1694      0.49%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         1197      0.35%     98.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         5321      1.54%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       344756                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       173225                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        173225                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 58674                       # Number of memory references committed
system.switch_cpus3.commit.loads                37135                       # Number of loads committed
system.switch_cpus3.commit.membars                717                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             23795                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           166198                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         3547                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         1065      0.61%      0.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       104871     60.54%     61.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          610      0.35%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        37852     21.85%     83.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        21544     12.44%     95.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         7272      4.20%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       173225                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         5321                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              560245                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             452457                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 230990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           178542409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             172160                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               172160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.391920                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.391920                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.294818                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.294818                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          245272                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         140765                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        1958832                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4683                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             924519                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            924143                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2521                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2521                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1821175                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       178094                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             870                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           330                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1769882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1769882                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       550827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6622716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7213282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       143040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        52628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       316416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       500784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     17620736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    269813468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       162240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        85188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              288694500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181856                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4697391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.037993                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191179                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                4518923     96.20%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 178468      3.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4697391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4081897499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3683843                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1844773                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8300411                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           9045254                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         439778136                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3866782722                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4242249                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2235719                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.561108                       # Number of seconds simulated
sim_ticks                                561107666000                       # Number of ticks simulated
final_tick                               2913846296000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 419610                       # Simulator instruction rate (inst/s)
host_op_rate                                   419610                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73479584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768532                       # Number of bytes of host memory used
host_seconds                                  7636.24                       # Real time elapsed on the host
sim_insts                                  3204243721                       # Number of instructions simulated
sim_ops                                    3204243721                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     29001664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    179326016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     28438144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    177226496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     29370496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    164620928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     27953216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    175747072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          811684032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     29001664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     28438144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     29370496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     27953216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     114763520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    538167872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       538167872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       453151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2801969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       444346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      2769164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       458914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2572202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       436769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      2746048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12682563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8408873                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8408873                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     51686451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    319592882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     50682152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    315851140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     52343780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    293385633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     49817919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    313214527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1446574483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     51686451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     50682152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     52343780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     49817919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        204530301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       959116948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            959116948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       959116948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     51686451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    319592882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     50682152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    315851140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     52343780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    293385633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     49817919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    313214527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2405691431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    12682564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8408873                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12682564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8408873                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              805588160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6095936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               538147456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               811684096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            538167872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  95249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   310                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        48311                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            879719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            618671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            814709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            743143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            771409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            728601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            745102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            738445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            676148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            708646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           887711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           795918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           800194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1080226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           670995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           927678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            674011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            462512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            532322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            539675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            597077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            454518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            500997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            473981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            389889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            481231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           704565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           500399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           449756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           597092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           418207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           632322                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  561107710000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12682564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8408873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4164080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3245568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2196701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1394401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  754563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  406061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  213390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  108244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   55899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   27589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  40720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 145366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 271681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 379651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 460770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 514453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 547709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 569010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 586904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 609539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 647057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 622660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 616742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 599897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 572069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 560143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 549153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9285284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.716771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.992489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.215136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5388449     58.03%     58.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2530343     27.25%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       684848      7.38%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       244833      2.64%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       142031      1.53%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75757      0.82%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58957      0.63%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32504      0.35%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127562      1.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9285284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       517998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.299785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.292634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4177      0.81%      0.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          75523     14.58%     15.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        202787     39.15%     54.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31        144044     27.81%     82.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         55318     10.68%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         20315      3.92%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          8115      1.57%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          3881      0.75%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          1816      0.35%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           891      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           457      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           272      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          139      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          100      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           71      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           31      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           19      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        517998                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       517998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.215143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        475735     91.84%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         36200      6.99%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          5322      1.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           512      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           101      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            34      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        517998                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 456157673265                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            692169829515                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                62936575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36239.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54989.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1435.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       959.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1446.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    959.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6462766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5247822                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26603.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    55.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              36007478640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              19646937750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56354181000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            33707262240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          42623939280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         413522159895                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          28814802000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           630676760805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            966.422262                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  36303069250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18736640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  506068106250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              38049359040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              20761059000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             60860092800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            33365487600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          42623939280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         417281153715                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          25517439000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           638458530435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            978.346715                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  31113159750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18736640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  511259448750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1148                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    136495                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   18187     38.03%     38.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    574      1.20%     39.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   2033      4.25%     43.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  27025     56.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               47819                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    18187     47.68%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     574      1.50%     49.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    2033      5.33%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   17347     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                38141                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            542639978500     96.76%     96.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              493399000      0.09%     96.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             2162964000      0.39%     97.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15520480000      2.77%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        560816821500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.641887                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.797612                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        22      4.92%      4.92% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      1.12%      6.04% # number of syscalls executed
system.cpu0.kern.syscall::71                       17      3.80%      9.84% # number of syscalls executed
system.cpu0.kern.syscall::73                       13      2.91%     12.75% # number of syscalls executed
system.cpu0.kern.syscall::74                      148     33.11%     45.86% # number of syscalls executed
system.cpu0.kern.syscall::75                      242     54.14%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   447                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 1719      2.61%      2.61% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3869      5.87%      8.47% # number of callpals executed
system.cpu0.kern.callpal::tbi                      13      0.02%      8.49% # number of callpals executed
system.cpu0.kern.callpal::swpipl                39728     60.24%     68.74% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1718      2.61%     71.34% # number of callpals executed
system.cpu0.kern.callpal::rti                    5715      8.67%     80.01% # number of callpals executed
system.cpu0.kern.callpal::callsys                1220      1.85%     81.86% # number of callpals executed
system.cpu0.kern.callpal::imb                      13      0.02%     81.88% # number of callpals executed
system.cpu0.kern.callpal::rdunique              11951     18.12%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 65946                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             9583                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4408                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4408                      
system.cpu0.kern.mode_good::user                 4408                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.459981                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.630119                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      315959808000     49.33%     49.33% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        324537651500     50.67%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3869                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          4238053                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.722080                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          208421645                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4238053                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.178631                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.722080                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.985785                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985785                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        899294299                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       899294299                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    151669409                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      151669409                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     56513638                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      56513638                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        77511                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        77511                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        75225                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        75225                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    208183047                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       208183047                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    208183047                       # number of overall hits
system.cpu0.dcache.overall_hits::total      208183047                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      7167354                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7167354                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      8209550                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8209550                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        22832                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22832                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        15580                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        15580                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     15376904                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15376904                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     15376904                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15376904                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 514316170694                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 514316170694                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 671865245139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 671865245139                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   1150163211                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1150163211                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    154246513                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    154246513                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1579502                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1579502                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1186181415833                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1186181415833                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1186181415833                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1186181415833                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    158836763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    158836763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     64723188                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     64723188                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       100343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       100343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        90805                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        90805                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    223559951                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    223559951                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    223559951                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    223559951                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.045124                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045124                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.126841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.126841                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.227540                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227540                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.171576                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.171576                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.068782                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.068782                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.068782                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.068782                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 71758.164965                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71758.164965                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81839.472948                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81839.472948                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 50375.053040                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50375.053040                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9900.289666                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9900.289666                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 77140.457912                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77140.457912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 77140.457912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77140.457912                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     33602488                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      8076268                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           470557                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          48418                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.410027                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   166.803007                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      3358116                       # number of writebacks
system.cpu0.dcache.writebacks::total          3358116                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      3982172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3982172                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      7097308                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7097308                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3911                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3911                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     11079480                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11079480                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     11079480                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11079480                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      3185182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3185182                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1112242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1112242                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        18921                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18921                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        15514                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        15514                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4297424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4297424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      4297424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4297424                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           48                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           48                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4113                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4113                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         4161                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         4161                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 216177976756                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 216177976756                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 100793883664                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100793883664                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    782177207                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    782177207                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    131165487                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    131165487                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data      1378498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1378498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 316971860420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 316971860420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 316971860420                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 316971860420                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     11026000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     11026000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    922074501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    922074501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    933100501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    933100501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.020053                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020053                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.017185                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017185                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.188563                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.188563                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.170850                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.170850                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.019223                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019223                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.019223                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019223                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67869.897782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67869.897782                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 90622.259961                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90622.259961                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41339.105068                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41339.105068                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8454.653023                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8454.653023                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73758.572675                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73758.572675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73758.572675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73758.572675                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 229708.333333                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 229708.333333                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224185.388038                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224185.388038                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224249.099015                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224249.099015                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           706628                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.362670                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95493458                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           706628                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           135.139646                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.362670                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.996802                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.996802                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        193464172                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       193464172                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     95580977                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95580977                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     95580977                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95580977                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     95580977                       # number of overall hits
system.cpu0.icache.overall_hits::total       95580977                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       797528                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       797528                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       797528                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        797528                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       797528                       # number of overall misses
system.cpu0.icache.overall_misses::total       797528                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  56637969353                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  56637969353                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  56637969353                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  56637969353                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  56637969353                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  56637969353                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     96378505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     96378505                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     96378505                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     96378505                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     96378505                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     96378505                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.008275                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008275                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.008275                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008275                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.008275                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008275                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 71016.903924                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71016.903924                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 71016.903924                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71016.903924                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 71016.903924                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71016.903924                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        49317                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              910                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.194505                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        90366                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        90366                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        90366                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        90366                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        90366                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        90366                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       707162                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       707162                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       707162                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       707162                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       707162                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       707162                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  49576839434                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  49576839434                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  49576839434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  49576839434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  49576839434                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  49576839434                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.007337                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007337                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.007337                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007337                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.007337                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007337                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 70106.763986                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70106.763986                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 70106.763986                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70106.763986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 70106.763986                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70106.763986                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1166                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    135208                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17463     38.33%     38.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    574      1.26%     39.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   2121      4.66%     44.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  25402     55.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               45560                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17463     47.42%     47.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     574      1.56%     48.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    2121      5.76%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   16668     45.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                36826                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            544122040000     96.98%     96.98% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              480446000      0.09%     97.07% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2034572000      0.36%     97.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            14430944000      2.57%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        561068002000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.656169                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.808297                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                        21      4.85%      4.85% # number of syscalls executed
system.cpu1.kern.syscall::17                        4      0.92%      5.77% # number of syscalls executed
system.cpu1.kern.syscall::71                       19      4.39%     10.16% # number of syscalls executed
system.cpu1.kern.syscall::73                       13      3.00%     13.16% # number of syscalls executed
system.cpu1.kern.syscall::74                      159     36.72%     49.88% # number of syscalls executed
system.cpu1.kern.syscall::75                      217     50.12%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   433                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1676      2.65%      2.65% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 4037      6.38%      9.03% # number of callpals executed
system.cpu1.kern.callpal::tbi                      13      0.02%      9.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                37581     59.38%     68.42% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1762      2.78%     71.21% # number of callpals executed
system.cpu1.kern.callpal::rti                    5552      8.77%     79.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                1196      1.89%     81.87% # number of callpals executed
system.cpu1.kern.callpal::imb                      13      0.02%     81.89% # number of callpals executed
system.cpu1.kern.callpal::rdunique              11464     18.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 63294                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             7438                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4249                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2151                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4701                      
system.cpu1.kern.mode_good::user                 4249                      
system.cpu1.kern.mode_good::idle                  452                      
system.cpu1.kern.mode_switch_good::kernel     0.632025                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.210135                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.679433                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       35326480000      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        326460171000     50.25%     55.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        287836225500     44.31%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    4037                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          4246790                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          505.001054                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          211381585                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4246790                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.774438                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   505.001054                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.986330                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986330                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        911926801                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       911926801                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    154271020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      154271020                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     56856340                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      56856340                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        74306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        74306                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        71225                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        71225                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    211127360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       211127360                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    211127360                       # number of overall hits
system.cpu1.dcache.overall_hits::total      211127360                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      7015910                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7015910                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      8579591                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8579591                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        22194                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        22194                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        15415                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        15415                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     15595501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      15595501                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     15595501                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15595501                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 497228064127                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 497228064127                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 700890956017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 700890956017                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   1116296325                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1116296325                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data    150249254                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    150249254                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1097502                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1097502                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 1198119020144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1198119020144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 1198119020144                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1198119020144                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    161286930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    161286930                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     65435931                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65435931                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        96500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        96500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        86640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        86640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    226722861                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    226722861                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    226722861                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    226722861                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.043500                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043500                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.131114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.131114                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.229990                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.229990                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.177920                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.177920                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.068787                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.068787                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.068787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.068787                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 70871.499795                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70871.499795                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81692.816827                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81692.816827                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 50297.212084                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50297.212084                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  9746.951281                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9746.951281                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 76824.657325                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76824.657325                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 76824.657325                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76824.657325                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     34799986                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      7424663                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           484768                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          43730                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.786888                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   169.784198                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      3445029                       # number of writebacks
system.cpu1.dcache.writebacks::total          3445029                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      3867033                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3867033                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      7419001                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7419001                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3701                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3701                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     11286034                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11286034                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     11286034                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11286034                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      3148877                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3148877                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1160590                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1160590                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data        18493                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        18493                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data        15339                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        15339                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      4309467                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4309467                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      4309467                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4309467                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         4103                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         4103                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         4103                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         4103                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 208872984607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 208872984607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 104971899611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 104971899611                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    769085292                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    769085292                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data    127379746                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    127379746                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       948998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       948998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 313844884218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 313844884218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 313844884218                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 313844884218                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    919871502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    919871502                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    919871502                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    919871502                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.019523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.017736                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017736                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.191637                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.191637                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.177043                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.177043                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.019008                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019008                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.019008                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019008                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66332.532076                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66332.532076                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 90447.013684                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90447.013684                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 41587.913913                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41587.913913                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  8304.305757                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8304.305757                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72826.844762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72826.844762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72826.844762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72826.844762                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224194.857909                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224194.857909                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224194.857909                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224194.857909                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           692281                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.460855                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           98019872                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           692281                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           141.589719                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.460855                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        198483098                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       198483098                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     98113775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       98113775                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     98113775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        98113775                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     98113775                       # number of overall hits
system.cpu1.icache.overall_hits::total       98113775                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       781288                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       781288                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       781288                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        781288                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       781288                       # number of overall misses
system.cpu1.icache.overall_misses::total       781288                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  55573645848                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  55573645848                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  55573645848                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  55573645848                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  55573645848                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  55573645848                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     98895063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     98895063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     98895063                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     98895063                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     98895063                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     98895063                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.007900                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007900                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.007900                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007900                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.007900                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007900                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 71130.806883                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71130.806883                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 71130.806883                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71130.806883                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 71130.806883                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71130.806883                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        46033                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              763                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.331586                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        88316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        88316                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        88316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        88316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        88316                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        88316                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       692972                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       692972                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       692972                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       692972                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       692972                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       692972                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  48647739699                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  48647739699                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  48647739699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  48647739699                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  48647739699                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  48647739699                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.007007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.007007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.007007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007007                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70201.595012                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70201.595012                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 70201.595012                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70201.595012                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 70201.595012                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70201.595012                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1084                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    150429                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   21178     38.55%     38.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    574      1.04%     39.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2043      3.72%     43.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  31141     56.69%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               54936                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    21178     47.71%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     574      1.29%     49.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2043      4.60%     53.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   20595     46.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                44390                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            542173087000     96.63%     96.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              470623000      0.08%     96.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1873303500      0.33%     97.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            16589662500      2.96%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        561106676000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.661347                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.808031                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        20      2.76%      2.76% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.41%      3.17% # number of syscalls executed
system.cpu2.kern.syscall::71                       72      9.93%     13.10% # number of syscalls executed
system.cpu2.kern.syscall::73                       82     11.31%     24.41% # number of syscalls executed
system.cpu2.kern.syscall::74                      297     40.97%     65.38% # number of syscalls executed
system.cpu2.kern.syscall::75                      251     34.62%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   725                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 2635      3.45%      3.45% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 4260      5.58%      9.03% # number of callpals executed
system.cpu2.kern.callpal::tbi                      13      0.02%      9.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                46529     60.96%     70.01% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1946      2.55%     72.56% # number of callpals executed
system.cpu2.kern.callpal::rti                    6197      8.12%     80.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                1636      2.14%     82.83% # number of callpals executed
system.cpu2.kern.callpal::imb                      13      0.02%     82.84% # number of callpals executed
system.cpu2.kern.callpal::rdunique              13095     17.16%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 76324                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            10457                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               4930                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               4930                      
system.cpu2.kern.mode_good::user                 4930                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.471455                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.640801                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      266103880000     47.42%     47.42% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        295002796000     52.58%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    4260                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          3742844                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.891133                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          187828752                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3742844                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            50.183431                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   503.891133                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.984162                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984162                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        811931173                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       811931173                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    140056641                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      140056641                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     47397597                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      47397597                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        85316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        85316                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        82979                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        82979                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    187454238                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       187454238                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    187454238                       # number of overall hits
system.cpu2.dcache.overall_hits::total      187454238                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      6498574                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6498574                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      7865928                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7865928                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        26486                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        26486                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        17441                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        17441                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     14364502                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14364502                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     14364502                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14364502                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 482318468542                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 482318468542                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 658478393903                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 658478393903                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1299622445                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1299622445                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    171493384                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    171493384                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      1451000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1451000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1140796862445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1140796862445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1140796862445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1140796862445                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    146555215                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    146555215                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     55263525                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     55263525                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       111802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       111802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       100420                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       100420                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    201818740                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    201818740                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    201818740                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    201818740                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.044342                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.044342                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.142335                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.142335                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.236901                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.236901                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.173681                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.173681                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.071175                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.071175                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.071175                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.071175                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 74219.123848                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74219.123848                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83712.741065                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83712.741065                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 49068.279280                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 49068.279280                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9832.772433                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9832.772433                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79417.780195                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79417.780195                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79417.780195                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79417.780195                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     34073197                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      7600614                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           467011                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          45247                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    72.960159                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   167.980507                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2908113                       # number of writebacks
system.cpu2.dcache.writebacks::total          2908113                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      3759244                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3759244                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      6790822                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      6790822                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4490                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4490                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     10550066                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10550066                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     10550066                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10550066                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2739330                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2739330                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1075106                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1075106                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        21996                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        21996                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        17358                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        17358                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      3814436                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3814436                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      3814436                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3814436                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         4845                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4845                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4845                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4845                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 191474345545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 191474345545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  99629337971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  99629337971                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    890344701                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    890344701                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    145606116                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    145606116                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data      1293500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1293500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 291103683516                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 291103683516                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 291103683516                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 291103683516                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1086340500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1086340500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data   1086340500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1086340500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.018691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.018691                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.019454                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019454                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.196741                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.196741                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.172854                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.172854                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.018900                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018900                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.018900                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018900                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 69898.239915                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 69898.239915                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 92669.316301                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92669.316301                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 40477.573241                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40477.573241                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  8388.415486                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8388.415486                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76316.310856                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76316.310856                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76316.310856                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76316.310856                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 224218.885449                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224218.885449                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 224218.885449                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 224218.885449                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           742561                       # number of replacements
system.cpu2.icache.tags.tagsinuse          510.809757                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           94371010                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           742561                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           127.088562                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.809757                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997675                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997675                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        190702090                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       190702090                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     94146899                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       94146899                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     94146899                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        94146899                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     94146899                       # number of overall hits
system.cpu2.icache.overall_hits::total       94146899                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       832602                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       832602                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       832602                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        832602                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       832602                       # number of overall misses
system.cpu2.icache.overall_misses::total       832602                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  57598463379                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  57598463379                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  57598463379                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  57598463379                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  57598463379                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  57598463379                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     94979501                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     94979501                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     94979501                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     94979501                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     94979501                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     94979501                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.008766                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008766                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.008766                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008766                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.008766                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008766                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 69178.867429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69178.867429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 69178.867429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69178.867429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 69178.867429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69178.867429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        50384                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              908                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.488987                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        89514                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        89514                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        89514                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        89514                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        89514                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        89514                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       743088                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       743088                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       743088                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       743088                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       743088                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       743088                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  50603846777                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  50603846777                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  50603846777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  50603846777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  50603846777                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  50603846777                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.007824                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007824                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.007824                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007824                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.007824                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007824                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68099.399771                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68099.399771                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 68099.399771                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68099.399771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 68099.399771                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68099.399771                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1217                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    154632                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   19633     39.02%     39.02% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    574      1.14%     40.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2863      5.69%     45.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  27249     54.15%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               50319                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    19633     46.33%     46.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     574      1.35%     47.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2863      6.76%     54.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   19310     45.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                42380                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            543749277500     96.92%     96.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              476979000      0.09%     97.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2297285000      0.41%     97.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            14491586000      2.58%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        561015127500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.708650                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.842227                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                        33      9.19%      9.19% # number of syscalls executed
system.cpu3.kern.syscall::17                       13      3.62%     12.81% # number of syscalls executed
system.cpu3.kern.syscall::71                        1      0.28%     13.09% # number of syscalls executed
system.cpu3.kern.syscall::73                        4      1.11%     14.21% # number of syscalls executed
system.cpu3.kern.syscall::74                      126     35.10%     49.30% # number of syscalls executed
system.cpu3.kern.syscall::75                      182     50.70%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   359                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1337      1.80%      1.80% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 4636      6.26%      8.06% # number of callpals executed
system.cpu3.kern.callpal::tbi                      13      0.02%      8.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                41485     56.00%     64.08% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1622      2.19%     66.27% # number of callpals executed
system.cpu3.kern.callpal::rti                    6196      8.36%     74.63% # number of callpals executed
system.cpu3.kern.callpal::callsys                1679      2.27%     76.90% # number of callpals executed
system.cpu3.kern.callpal::imb                      13      0.02%     76.92% # number of callpals executed
system.cpu3.kern.callpal::rdunique              17101     23.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 74082                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            10832                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4832                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               4832                      
system.cpu3.kern.mode_good::user                 4832                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.446086                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.616956                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      324463904000     49.92%     49.92% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        325463787000     50.08%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    4636                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          4011313                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.943892                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          202285145                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4011313                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            50.428661                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   506.943892                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.990125                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990125                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        873980780                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       873980780                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    147074154                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      147074154                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     54931533                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      54931533                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        88584                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        88584                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        84778                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        84778                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    202005687                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       202005687                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    202005687                       # number of overall hits
system.cpu3.dcache.overall_hits::total      202005687                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      7345852                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7345852                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      7912247                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7912247                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        24199                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        24199                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        17034                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        17034                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     15258099                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      15258099                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     15258099                       # number of overall misses
system.cpu3.dcache.overall_misses::total     15258099                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 544675623437                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 544675623437                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 667403968320                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 667403968320                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   1178598684                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1178598684                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    166845577                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    166845577                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1596002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1596002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 1212079591757                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1212079591757                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 1212079591757                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1212079591757                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    154420006                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    154420006                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     62843780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     62843780                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       112783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       112783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       101812                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       101812                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    217263786                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    217263786                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    217263786                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    217263786                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.047571                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047571                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.125903                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.125903                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.214562                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.214562                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.167308                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.167308                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.070228                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.070228                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.070228                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.070228                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 74147.372345                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74147.372345                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84350.749960                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84350.749960                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 48704.437539                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 48704.437539                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  9794.855994                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9794.855994                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 79438.440644                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79438.440644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 79438.440644                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79438.440644                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     34141718                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     11371881                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           463488                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          70956                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.662572                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   160.266658                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      3126862                       # number of writebacks
system.cpu3.dcache.writebacks::total          3126862                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      4353717                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4353717                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      6827976                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      6827976                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         4130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     11181693                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     11181693                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     11181693                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     11181693                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      2992135                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2992135                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1084271                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1084271                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        20069                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        20069                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        16957                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        16957                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4076406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4076406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      4076406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4076406                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         3975                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         3975                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         3975                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3975                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 208956111611                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 208956111611                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data 100967502971                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 100967502971                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    791506713                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    791506713                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    141599923                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    141599923                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data      1397998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1397998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 309923614582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 309923614582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 309923614582                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 309923614582                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    891421000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    891421000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    891421000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    891421000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.019377                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019377                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.017253                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017253                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.177943                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.177943                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.166552                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.166552                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.018762                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.018762                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.018762                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018762                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 69835.121614                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69835.121614                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 93120.172882                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 93120.172882                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 39439.270168                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39439.270168                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  8350.529162                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8350.529162                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 76028.642530                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76028.642530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 76028.642530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76028.642530                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224256.855346                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224256.855346                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224256.855346                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224256.855346                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           717598                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.969802                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           98836692                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           717598                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           137.732675                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.969802                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.996035                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996035                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        200476499                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       200476499                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     99073520                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       99073520                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     99073520                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        99073520                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     99073520                       # number of overall hits
system.cpu3.icache.overall_hits::total       99073520                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       805577                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       805577                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       805577                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        805577                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       805577                       # number of overall misses
system.cpu3.icache.overall_misses::total       805577                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  55062969512                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  55062969512                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  55062969512                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  55062969512                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  55062969512                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  55062969512                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     99879097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     99879097                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     99879097                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     99879097                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     99879097                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     99879097                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.008066                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008066                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.008066                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.008066                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008066                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 68352.211535                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68352.211535                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 68352.211535                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68352.211535                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 68352.211535                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68352.211535                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        36849                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          243                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              652                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.516871                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          243                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        87272                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        87272                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        87272                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        87272                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        87272                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        87272                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       718305                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       718305                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       718305                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       718305                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       718305                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       718305                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  48246587777                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  48246587777                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  48246587777                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  48246587777                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  48246587777                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  48246587777                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.007192                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007192                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.007192                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007192                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.007192                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007192                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67167.272645                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67167.272645                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 67167.272645                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67167.272645                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 67167.272645                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67167.272645                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   48                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  49                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17036                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17036                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        34036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          131                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34169                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34169                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       136144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       136211                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   136211                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             34036000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               82000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            17134000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  17014713                       # number of replacements
system.l2.tags.tagsinuse                  2444.932081                       # Cycle average of tags in use
system.l2.tags.total_refs                    10513474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17014713                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.617905                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1129.981895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    76.471362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   268.041191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    72.072279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   260.029104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    70.980833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   239.240788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    69.844520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   258.270110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.068969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.016360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.015871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.014602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.015764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.149227                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          188                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.169861                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533143166                       # Number of tag accesses
system.l2.tags.data_accesses                533143166                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       236974                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      1213782                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       230188                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      1247005                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       269282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       988296                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       263243                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1081633                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5530403                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         12838110                       # number of Writeback hits
system.l2.Writeback_hits::total              12838110                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         1583                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         1279                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1430                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5534                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          794                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          455                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          509                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          467                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2225                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       213768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       222652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       178245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       173953                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                788618                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       236974                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1427550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       230188                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1469657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       269282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1166541                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       263243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1255586                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6319021                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       236974                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1427550                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       230188                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1469657                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       269282                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1166541                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       263243                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1255586                       # number of overall hits
system.l2.overall_hits::total                 6319021                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       469546                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      1941698                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst       461931                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      1868429                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       473199                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      1715650                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       454228                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      1877750                       # number of ReadReq misses
system.l2.ReadReq_misses::total               9262431                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              9                       # number of Writeback misses
system.l2.Writeback_misses::total                   9                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data         9672                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         7710                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         8524                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         9750                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              35656                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         2837                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         2821                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         3245                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         3156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12059                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       867293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       908144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       862054                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       875550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3513041                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       469546                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2808991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       461931                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      2776573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       473199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2577704                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       454228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      2753300                       # number of demand (read+write) misses
system.l2.demand_misses::total               12775472                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       469546                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2808991                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       461931                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      2776573                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       473199                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2577704                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       454228                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      2753300                       # number of overall misses
system.l2.overall_misses::total              12775472                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  46354305497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 200634362496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst  45510571249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 192976257999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  47006164746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 178783314498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  44736488998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 195014115496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    951015580979                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     58604149                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     45631293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     56768506                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     50365123                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    211369071                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data     15876052                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data     14852331                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     18400983                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data     14919850                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     64049216                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  96917639371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 101017587638                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  96218051943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  97541194555                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  391694473507                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  46354305497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 297552001867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  45510571249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 293993845637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  47006164746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 275001366441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  44736488998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 292555310051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1342710054486                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  46354305497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 297552001867                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  45510571249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 293993845637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  47006164746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 275001366441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  44736488998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 292555310051                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1342710054486                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       706520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      3155480                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       692119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      3115434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       742481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2703946                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       717471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      2959383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14792834                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     12838119                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          12838119                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        11255                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         8952                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         9803                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        11180                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41190                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         3631                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         3276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         3754                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         3623                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          14284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1081061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1130796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1040299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1049503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4301659                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       706520                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4236541                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       692119                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      4246230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       742481                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3744245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       717471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4008886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19094493                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       706520                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4236541                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       692119                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      4246230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       742481                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3744245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       717471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4008886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19094493                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.664590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.615342                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.667416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.599733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.637321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.634499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.633096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.634507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.626143                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000001                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000001                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.859351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.861260                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.869530                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.872093                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.865647                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.781327                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.861111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.864411                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.871101                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.844231                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.802261                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.803102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.828660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.834252                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.816671                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.664590                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.663039                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.667416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.653891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.637321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.688444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.633096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.686799                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.669066                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.664590                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.663039                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.667416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.653891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.637321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.688444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.633096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.686799                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.669066                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 98721.542718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 103329.334683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 98522.444367                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 103282.628347                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 99336.990877                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 104207.335120                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 98489.060555                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 103855.207294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 102674.511797                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6059.155190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5918.455642                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6659.843501                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5165.653641                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5928.008498                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5596.070497                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  5264.917051                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  5670.564869                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4727.455640                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5311.320673                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 111747.286524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 111235.208995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 111614.877888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 111405.624527                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111497.267896                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 98721.542718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 105928.428346                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 98522.444367                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 105883.708311                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 99336.990877                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 106684.617955                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 98489.060555                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 106256.241620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105100.622074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 98721.542718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 105928.428346                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 98522.444367                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 105883.708311                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 99336.990877                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 106684.617955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 98489.060555                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 106256.241620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105100.622074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 19                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8408863                       # number of writebacks
system.l2.writebacks::total                   8408863                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        16395                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         6918                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        17585                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         7337                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        14284                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         5211                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        17459                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         7106                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              92295                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                7                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        16395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         6921                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        17585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         7338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        14284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         5212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        17459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         7108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               92302                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        16395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         6921                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        17585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         7338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        14284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         5212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        17459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         7108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              92302                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst       453151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      1934780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst       444346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      1861092                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       458915                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      1710439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst       436769                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      1870644                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          9170136                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            9                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              9                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         9671                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         7710                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         8523                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         9749                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         35653                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         2837                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data         2819                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         3245                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data         3154                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12055                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       867290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       908143                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       862053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       875548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3513034                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       453151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      2802070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       444346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      2769235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       458915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2572492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       436769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      2746192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12683170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       453151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      2802070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       444346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      2769235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       458915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2572492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       436769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      2746192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12683170                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           48                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           48                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4113                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         4103                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         4845                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         3975                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        17036                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         4161                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         4103                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4845                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         3975                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17084                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst  39278234501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data 175596243746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst  38451925251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data 168830158251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  40054067999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 156755243250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst  37778623251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data 170752143748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 827496639997                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data    177562267                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data    141134445                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data    155575305                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    177672412                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    651944429                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     51703993                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data     51432489                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     59197362                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data     57566310                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    219900154                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  86263409293                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  89861408252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  85628835731                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  86785379323                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 348539032599                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  39278234501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 261859653039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  38451925251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 258691566503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  40054067999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 242384078981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  37778623251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 257537523071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1176035672596                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  39278234501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 261859653039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  38451925251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 258691566503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  40054067999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 242384078981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  37778623251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 257537523071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1176035672596                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     10340000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     10340000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    868440000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    866361500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1023132000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    839494000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3597427500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    878780000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    866361500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data   1023132000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    839494000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3607767500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.641385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.613149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.642008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.597378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.618083                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.632571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.608762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.632106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.619904                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000001                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.859263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.861260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.869428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.872004                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.865574                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.781327                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.860501                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.864411                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.870549                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.843951                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.802258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.803101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.828659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.834250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.816670                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.641385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.661405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.642008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.652163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.618083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.687052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.608762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.685026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.641385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.661405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.642008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.652163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.618083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.687052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.608762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.685026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664232                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86678.026753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90757.731497                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86535.999539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90715.643424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87279.927653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91646.205009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 86495.660752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91279.871396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 90238.208026                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18360.279909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18305.375486                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18253.585005                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18224.680685                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18285.822483                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18224.882975                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18244.941114                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18242.638521                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18251.842105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18241.406387                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 99463.166061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 98950.724998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 99331.289063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 99121.212456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99213.111117                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86678.026753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93452.216768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86535.999539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93416.256296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87279.927653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94221.509331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 86495.660752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93779.867930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92724.111764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86678.026753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93452.216768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86535.999539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93416.256296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87279.927653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94221.509331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 86495.660752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93779.867930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92724.111764                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 215416.666667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 215416.666667                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211145.149526                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211153.180600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211172.755418                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211193.459119                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211166.206856                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211194.424417                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211153.180600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211172.755418                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211193.459119                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211178.149145                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             9170176                       # Transaction distribution
system.membus.trans_dist::ReadResp            9170169                       # Transaction distribution
system.membus.trans_dist::WriteReq              17036                       # Transaction distribution
system.membus.trans_dist::WriteResp             17036                       # Transaction distribution
system.membus.trans_dist::Writeback           8408873                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           106544                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          62471                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           48311                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3513111                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3512443                       # Transaction distribution
system.membus.trans_dist::BadAddressError            7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33991994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     34026177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34026177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       136211                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1349851904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1349988115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1349988115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           121372                       # Total snoops (count)
system.membus.snoop_fanout::samples          21278212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                21278212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            21278212                       # Request fanout histogram
system.membus.reqLayer0.occupancy            38687842                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         58823901933                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        68036493314                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             12.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       91228664                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     84251640                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3782912                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     39251003                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       35837971                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    91.304599                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         640631                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        15953                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           185244863                       # DTB read hits
system.switch_cpus0.dtb.read_misses            139779                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  679                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       181339839                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           69332222                       # DTB write hits
system.switch_cpus0.dtb.write_misses           123756                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 370                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       65619327                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           254577085                       # DTB hits
system.switch_cpus0.dtb.data_misses            263535                       # DTB misses
system.switch_cpus0.dtb.data_acv                 1049                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       246959166                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           93554823                       # ITB hits
system.switch_cpus0.itb.fetch_misses            33477                       # ITB misses
system.switch_cpus0.itb.fetch_acv                3714                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       93588300                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               729657116                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    119747021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1031305484                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           91228664                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     36478602                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            542297715                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8187358                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              2935                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       223239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1430543                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        25617                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         2375                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         96378516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1601804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes             10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    667823124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.544279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.976103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       508994374     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4882324      0.73%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        11380994      1.70%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         5100457      0.76%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        19571518      2.93%     82.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         6532629      0.98%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         4967404      0.74%     84.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         3541232      0.53%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       102852192     15.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    667823124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.125029                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.413411                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        77407351                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    446274217                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        117407437                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     22669696                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4064423                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5769932                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        29609                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     992898695                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        73224                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4064423                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        87683597                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      100010266                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     33573370                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        129419417                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    313072051                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     976490219                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       352877                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      15442214                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     254088047                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      38320888                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    755980469                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1345871326                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1345717698                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       140058                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    626328242                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       129652250                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      1454151                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       126108                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        108915638                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    192611931                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     72330312                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     34867658                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6844625                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         890327624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1421998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        848296992                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       255705                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    139695206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     74587499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1039910                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    667823124                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.270242                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.030712                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    424939429     63.63%     63.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     42990173      6.44%     70.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     46284340      6.93%     77.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     40233890      6.02%     83.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     38993403      5.84%     88.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     31457364      4.71%     93.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     26538330      3.97%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11543503      1.73%     99.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4842692      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    667823124                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        5757585     45.01%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult           132      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     45.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       6231584     48.72%     93.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       802462      6.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        11307      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    588775965     69.41%     69.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       394409      0.05%     69.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     69.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       345120      0.04%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt        18215      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv         5640      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    187885479     22.15%     91.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     69939187      8.24%     99.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess       921670      0.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     848296992                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.162597                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           12791763                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015079                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2376330466                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1030907212                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    836932354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1134110                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       652773                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       529836                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     860497960                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         579488                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     25646185                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     27463874                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        20881                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       120041                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      7506218                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         9614                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1044910                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4064423                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       55644664                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     33591270                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    952357679                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       681352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    192611931                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     72330312                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1173538                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        295893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     33128601                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       120041                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1855513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2420056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      4275569                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    842565247                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    185439090                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5731745                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             60608057                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           254912715                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        70475333                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          69473625                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.154741                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             839180686                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            837462190                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        602471959                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        789174344                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.147748                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.763421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    147292532                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       382090                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3890151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    646975119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.243266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.523098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    462296696     71.46%     71.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     45972695      7.11%     78.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     32737987      5.06%     83.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     14038463      2.17%     85.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     12099742      1.87%     87.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      7846183      1.21%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4610106      0.71%     89.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3478469      0.54%     90.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     63894778      9.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    646975119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    804362084                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     804362084                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             229972157                       # Number of memory references committed
system.switch_cpus0.commit.loads            165148063                       # Number of loads committed
system.switch_cpus0.commit.membars             204748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          59207882                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            458997                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        748156386                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       468157                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     52318919      6.50%      6.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    520271316     64.68%     71.19% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       386953      0.05%     71.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     71.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       254735      0.03%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt        18211      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv         5640      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    165352811     20.56%     91.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     64831833      8.06%     99.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess       921666      0.11%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    804362084                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     63894778                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1533809643                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1924316524                       # The number of ROB writes
system.switch_cpus0.timesIdled                 571049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               61833992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           391976257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          752054445                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            752054445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.970218                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.970218                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.030696                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.030696                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1238500728                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      697125306                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           136670                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          136064                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        5174745                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        644899                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       92948068                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     85671638                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      4042380                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     39163892                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       37024759                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    94.537997                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         646218                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        16680                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           187948052                       # DTB read hits
system.switch_cpus1.dtb.read_misses            143425                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  547                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       184258518                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           70083770                       # DTB write hits
system.switch_cpus1.dtb.write_misses           131367                       # DTB write misses
system.switch_cpus1.dtb.write_acv                 296                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       66602869                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           258031822                       # DTB hits
system.switch_cpus1.dtb.data_misses            274792                       # DTB misses
system.switch_cpus1.dtb.data_acv                  843                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       250861387                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           96129653                       # ITB hits
system.switch_cpus1.itb.fetch_misses            83130                       # ITB misses
system.switch_cpus1.itb.fetch_acv                3461                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       96212783                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               729543594                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    121813793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1045221411                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           92948068                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     37670977                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            534420142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        8721876                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              1963                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       214385                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      7253627                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        25411                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1924                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         98895079                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1703602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             18                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    668092183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.564487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.984039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       506236933     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         5098552      0.76%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        11620363      1.74%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5334340      0.80%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        20805096      3.11%     82.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         6693097      1.00%     83.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         5285220      0.79%     83.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3666732      0.55%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       103351850     15.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    668092183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.127406                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.432706                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        79034785                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    442029912                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        119047568                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     23648364                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4331554                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      6052447                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        29781                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1008071649                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        72194                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4331554                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        89759076                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       92834500                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     33823759                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        131570441                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    315772853                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     990898480                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       349115                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      15983863                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     253662868                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      40637990                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    764092662                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1363944338                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1363778952                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       151610                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    626403347                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       137689315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1423066                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       122466                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        112618712                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    196089754                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     73352787                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     35377221                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      7290353                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         900840019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1366113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        854829258                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288176                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    147499626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     81351453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       991852                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    668092183                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.279508                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.024543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    421138852     63.04%     63.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     44382284      6.64%     69.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     47679121      7.14%     76.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     41333975      6.19%     83.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     39432840      5.90%     88.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     32093680      4.80%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     26101099      3.91%     97.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11162203      1.67%     99.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4768129      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    668092183                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5292594     42.88%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult           143      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     42.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       6232027     50.49%     93.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       817376      6.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        11731      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    591601439     69.21%     69.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       404557      0.05%     69.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     69.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       358564      0.04%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt        18792      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv         5838      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    190772126     22.32%     91.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     70733073      8.27%     99.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess       923138      0.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     854829258                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.171732                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           12342140                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.014438                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2389181890                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1049130914                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    842722622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1199125                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       693134                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       558382                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     866546800                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         612867                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     25933383                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28660129                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        23615                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       123217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      7820299                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9591                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1029570                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4331554                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       49861744                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     32752182                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    964783925                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       716246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    196089754                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     73352787                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1118145                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        283602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     32309002                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       123217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1985217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2572418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      4557635                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    848687905                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    188146686                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6141353                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             62577793                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           258379927                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        72662562                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          70233241                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.163313                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             845131567                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            843281004                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        604498477                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        792045581                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.155902                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.763212                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    155514430                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       374261                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      4148204                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    646098343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.251477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.524386                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    458333601     70.94%     70.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     48129905      7.45%     78.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     33529283      5.19%     83.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     14401969      2.23%     85.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     12156153      1.88%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      7500193      1.16%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4554339      0.70%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3211732      0.50%     90.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     64281168      9.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    646098343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    808577457                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     808577457                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             232962113                       # Number of memory references committed
system.switch_cpus1.commit.loads            167429625                       # Number of loads committed
system.switch_cpus1.commit.membars             205273                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          60970565                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            482028                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        750675194                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       466178                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     53882627      6.66%      6.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    519911754     64.30%     70.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       396771      0.05%     71.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     71.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       264636      0.03%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt        18787      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv         5838      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    167634898     20.73%     91.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     65539009      8.11%     99.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess       923137      0.11%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    808577457                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     64281168                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1544961699                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1950348469                       # The number of ROB writes
system.switch_cpus1.timesIdled                 567466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               61451411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           392593503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          754706506                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            754706506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.966659                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.966659                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.034491                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.034491                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1247010998                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      699997351                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           146229                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          144989                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        5122115                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        636237                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       88876174                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     82250066                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3605533                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     40567784                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       35725214                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    88.063016                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         678123                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        17361                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           168539535                       # DTB read hits
system.switch_cpus2.dtb.read_misses            149212                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  436                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       163728416                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           59317825                       # DTB write hits
system.switch_cpus2.dtb.write_misses           125935                       # DTB write misses
system.switch_cpus2.dtb.write_acv                 221                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       54988862                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           227857360                       # DTB hits
system.switch_cpus2.dtb.data_misses            275147                       # DTB misses
system.switch_cpus2.dtb.data_acv                  657                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       218717278                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           91578779                       # ITB hits
system.switch_cpus2.itb.fetch_misses            36157                       # ITB misses
system.switch_cpus2.itb.fetch_acv                3915                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       91614936                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               682119138                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    119132194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             976728438                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           88876174                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     36403337                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            494506865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7850536                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles              6251                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       172016                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1565161                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        23747                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         2319                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         94979517                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1546034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    619333821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.577063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.979325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       466324943     75.29%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4454521      0.72%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        10501021      1.70%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         7577972      1.22%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        21606232      3.49%     82.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5546104      0.90%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         4571929      0.74%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3057855      0.49%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        95693244     15.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    619333821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.130294                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.431903                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        75657344                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    406695836                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        107604708                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     25482949                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3892984                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5337372                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        32734                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     940873615                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        74747                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3892984                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        86187888                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       99218359                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     37125239                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        122176733                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    270732618                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     925231692                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       369853                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      20402910                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     208814424                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      36451871                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    722951510                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1281685177                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1281520309                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       150617                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    599367434                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       123584075                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1576977                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       139630                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        113323802                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    175943748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     62311579                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     28713825                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6340903                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         845312255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1608093                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        803497747                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272026                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    132170670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     74069632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1134745                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    619333821                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.297358                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.048469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    389700724     62.92%     62.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     40081806      6.47%     69.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     44789973      7.23%     76.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     37184614      6.00%     82.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     38105535      6.15%     88.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     28419804      4.59%     93.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24832101      4.01%     97.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10985725      1.77%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5233539      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    619333821                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5513210     47.86%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            98      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     47.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       5221222     45.32%     93.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       785790      6.82%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        10934      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    570729139     71.03%     71.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       344241      0.04%     71.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     71.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       297369      0.04%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        17627      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv         5452      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    171183859     21.30%     92.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     59918856      7.46%     99.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       990270      0.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     803497747                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.177943                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           11520320                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014338                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2237032430                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    978583550                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    792595482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      1089231                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       614389                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       509165                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     814447888                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         559245                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     21242486                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     25449457                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        22949                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       111085                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      6936335                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8023                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1010058                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3892984                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       55896795                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     30612272                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    901818899                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       647952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    175943748                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     62311579                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1278416                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        354708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     30079359                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       111085                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1801705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2306436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4108141                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    798020715                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    168749114                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5477032                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             54898551                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           228212197                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        68555890                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          59463083                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.169914                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             794779469                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            793104647                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        564220450                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        731392329                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.162707                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.771433                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    139290787                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       473348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3723678                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    599594539                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.270673                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.532014                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    419719347     70.00%     70.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     50895262      8.49%     78.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     28523696      4.76%     83.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     12360398      2.06%     85.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13880097      2.31%     87.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      6902754      1.15%     88.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4174520      0.70%     89.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      3323969      0.55%     90.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     59814496      9.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    599594539                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    761888877                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     761888877                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             205869536                       # Number of memory references committed
system.switch_cpus2.commit.loads            150494292                       # Number of loads committed
system.switch_cpus2.commit.membars             273378                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          58382463                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            447651                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        711079732                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       484554                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     47150098      6.19%      6.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    507016430     66.55%     72.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       336565      0.04%     72.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     72.78% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       220042      0.03%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        17620      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv         5450      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    150767670     19.79%     92.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     55384734      7.27%     99.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       990268      0.13%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    761888877                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     59814496                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1439989744                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1822247054                       # The number of ROB writes
system.switch_cpus2.timesIdled                 591671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               62785317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           440096194                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          714749679                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            714749679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.954347                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.954347                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.047837                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.047837                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1175992945                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      664715996                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           147888                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          147216                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        5313461                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        703508                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       87533811                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     80309611                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3972687                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     38066942                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35293703                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    92.714836                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         661920                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        17977                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           180249400                       # DTB read hits
system.switch_cpus3.dtb.read_misses            170038                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  621                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       176539346                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           67369131                       # DTB write hits
system.switch_cpus3.dtb.write_misses           132032                       # DTB write misses
system.switch_cpus3.dtb.write_acv                 342                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       63869519                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           247618531                       # DTB hits
system.switch_cpus3.dtb.data_misses            302070                       # DTB misses
system.switch_cpus3.dtb.data_acv                  963                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       240408865                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           97115751                       # ITB hits
system.switch_cpus3.itb.fetch_misses            95106                       # ITB misses
system.switch_cpus3.itb.fetch_acv                4698                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       97210857                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               726367701                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    123279294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1074510523                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           87533811                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35955623                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            529437067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        8632424                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              5644                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       214449                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      8354532                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        26513                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1625                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         99879103                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1668207                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             30                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    665635336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.614263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.033446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       501919551     75.40%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         4821270      0.72%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        10434770      1.57%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         5003034      0.75%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        20823330      3.13%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         5810236      0.87%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         4835184      0.73%     83.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3448681      0.52%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       108539280     16.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    665635336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.120509                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.479293                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        83425702                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    431972142                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        125004735                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     20945164                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4287593                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5965222                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        29004                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1036508613                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        72980                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4287593                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        92960270                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      102575877                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     37720674                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        136023271                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    292067651                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1019306429                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       406937                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      14314346                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     234537365                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      38216865                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    804079830                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1418330372                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1418137214                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       177084                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    665194509                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       138885321                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1612909                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       141990                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         99006311                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    188547898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     70888083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     32656962                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6894120                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         932822062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      1511761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        885693460                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       317618                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    147832698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     83469970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1113560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    665635336                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.330599                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.086406                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    418224215     62.83%     62.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     42047524      6.32%     69.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     44527147      6.69%     75.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     40680708      6.11%     81.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     39516756      5.94%     87.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     32744043      4.92%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     29802651      4.48%     97.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12791963      1.92%     99.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      5300329      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    665635336                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        8447077     54.78%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult           138      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     54.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       6163736     39.97%     94.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       808449      5.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        13916      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    632776399     71.44%     71.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       336985      0.04%     71.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     71.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       310318      0.04%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt        21554      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv         6947      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    183156657     20.68%     92.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     68030075      7.68%     99.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1040609      0.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     885693460                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.219346                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           15419400                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017409                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2451564621                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1081613447                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    873426762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1194653                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       670227                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       558051                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     900485205                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         613739                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     24945614                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     29029168                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        26144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       121926                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      7932040                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        10175                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      1160845                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4287593                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       58540974                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     32742153                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    993163074                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       709741                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    188547898                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     70888083                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1268612                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        327005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     32236391                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       121926                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2008352                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2493740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      4502092                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    879636845                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    180485982                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6056615                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             58829251                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           248006674                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        67603253                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          67520692                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.211008                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             875892842                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            873984813                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        631382421                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        824749321                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.203226                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.765545                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    155814915                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       398201                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      4098700                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    643628457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.299736                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.560132                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    453460973     70.45%     70.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     45941096      7.14%     77.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     31781432      4.94%     82.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     14370979      2.23%     84.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     13945513      2.17%     86.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9673392      1.50%     88.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      5602431      0.87%     89.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      4654289      0.72%     90.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     64198352      9.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    643628457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    836547334                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     836547334                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             222474773                       # Number of memory references committed
system.switch_cpus3.commit.loads            159518730                       # Number of loads committed
system.switch_cpus3.commit.membars             202302                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          56590061                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            493763                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        782450089                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       471101                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     50060103      5.98%      5.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    562173875     67.20%     73.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       329762      0.04%     73.23% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       231299      0.03%     73.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     73.25% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt        21550      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv         6947      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.26% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    159721032     19.09%     92.35% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     62962159      7.53%     99.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1040607      0.12%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    836547334                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     64198352                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1570733112                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2006891040                       # The number of ROB writes
system.switch_cpus3.timesIdled                 575295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               60732365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           395662554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          786501125                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            786501125                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.923543                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.923543                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.082786                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.082786                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1300002579                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      738525035                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           172604                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          172754                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        5359010                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        728080                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           15006114                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15006106                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17036                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17036                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         12838119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          111480                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         64698                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         176178                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4322279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4322279                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1413682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     11950253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1385091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12055219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1485569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     10529507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1435776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     11272151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              51527248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     45217280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    486090747                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     44295616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    492273272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     47518784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    425789416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     45918144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    456719672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2043822931                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          355026                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         32360566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               32360566    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32360566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29028080175                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1143859047                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6860965892                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1121393288                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        6871333883                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1197393963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6098610656                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1158022713                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        6518774874                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054870                       # Number of seconds simulated
sim_ticks                                 54869698000                       # Number of ticks simulated
final_tick                               2968715994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17826280                       # Simulator instruction rate (inst/s)
host_op_rate                                 17826279                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              299957640                       # Simulator tick rate (ticks/s)
host_mem_usage                                 770580                       # Number of bytes of host memory used
host_seconds                                   182.92                       # Real time elapsed on the host
sim_insts                                  3260868760                       # Number of instructions simulated
sim_ops                                    3260868760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       287488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       698432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        23360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     11782144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     30742976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        93632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       117888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43758336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       287488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     11782144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        93632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12186624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13689152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13689152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       184096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       480359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              683724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        213893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             213893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5239468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     12728920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       425736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       226282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    214729522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    560290600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1706443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2148508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             797495477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5239468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       425736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    214729522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1706443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        222101168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       249484734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249484734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       249484734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5239468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     12728920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       425736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       226282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    214729522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    560290600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1706443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2148508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1046980211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      683723                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     215813                       # Number of write requests accepted
system.mem_ctrls.readBursts                    683723                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   215813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               43535232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  223040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13718976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43758272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13812032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1454                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          562                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12755                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54869622500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                683723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               215813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  383828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  175071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   77298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       311938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.536369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.615320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.554318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       179091     57.41%     57.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76655     24.57%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17489      5.61%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8517      2.73%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5442      1.74%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3567      1.14%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2920      0.94%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2437      0.78%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15820      5.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       311938                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.967077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.198026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.044375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            269      2.05%      2.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          2394     18.29%     20.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3835     29.29%     49.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          3215     24.56%     74.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1727     13.19%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           863      6.59%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          393      3.00%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          206      1.57%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           87      0.66%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           39      0.30%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           21      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           12      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            7      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            5      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13091                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10861     82.97%     82.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              198      1.51%     84.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1596     12.19%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              332      2.54%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.48%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.18%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13091                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12250016750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25004479250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3401190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18008.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36758.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       793.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       250.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    797.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    251.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   442629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  140026                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      60997.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              37028955600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              20204291250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             58770262200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            34388958240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          46207761600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         448719770475                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          30861527250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           676181526615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            955.789083                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3159853000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1832220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   49877630750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              39385883880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              21490313625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             63750055200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            34072630560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          46207761600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         453315697290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          26830012500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           685052354655                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            968.328083                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1939742000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1832220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   51096938500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      59                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2519                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     571     33.69%     33.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.18%     33.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     56      3.30%     37.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     37.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1064     62.77%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1695                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      569     47.54%     47.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.25%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      56      4.68%     52.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     52.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     568     47.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1197                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             54912097000     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2887500      0.01%     99.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               30282500      0.05%     99.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 805500      0.00%     99.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              212642000      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         55158714500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996497                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.533835                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.706195                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.16%      0.16% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      2.90%      3.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1476     80.88%     83.95% # number of callpals executed
system.cpu0.kern.callpal::rdps                    116      6.36%     90.30% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.05%     90.36% # number of callpals executed
system.cpu0.kern.callpal::rti                     159      8.71%     99.07% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.82%     99.89% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.11%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1825                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              211                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.454976                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.626623                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       65156573000     99.69%     99.69% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           204343000      0.31%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12344                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          437.533842                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             247557                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12856                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.256145                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   437.533842                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.854558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.854558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           986855                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          986855                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       117704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         117704                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        53452                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         53452                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1776                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1776                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171156                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171156                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16759                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16759                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51890                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          264                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          264                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          103                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        68649                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         68649                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        68649                       # number of overall misses
system.cpu0.dcache.overall_misses::total        68649                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1048677739                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1048677739                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   4013819325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4013819325                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     17217999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17217999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      2563061                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2563061                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5062497064                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5062497064                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5062497064                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5062497064                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       134463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       134463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       105342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       105342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       239805                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       239805                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       239805                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       239805                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.124637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.124637                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.492586                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.492586                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.129412                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.129412                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.059814                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059814                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.286270                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.286270                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.286270                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.286270                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 62574.004356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62574.004356                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77352.463384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77352.463384                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 65219.693182                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 65219.693182                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 24884.087379                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24884.087379                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 73744.658538                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73744.658538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 73744.658538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73744.658538                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       300845                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2242                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5179                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.089399                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   172.461538                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7673                       # number of writebacks
system.cpu0.dcache.writebacks::total             7673                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11079                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11079                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44875                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          122                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55954                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55954                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55954                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55954                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5680                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5680                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         7015                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7015                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          142                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          142                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          103                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12695                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12695                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          164                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          164                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          449                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          449                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    396800751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    396800751                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    624902697                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    624902697                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      9054001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      9054001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      2409939                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2409939                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1021703448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1021703448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1021703448                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1021703448                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64118000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64118000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     36693500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     36693500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    100811500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    100811500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.042242                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042242                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.066593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.069608                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.069608                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.059814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.052939                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.052939                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.052939                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.052939                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69859.287148                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69859.287148                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 89080.926158                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89080.926158                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 63760.570423                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63760.570423                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 23397.466019                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23397.466019                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80480.775738                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80480.775738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80480.775738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80480.775738                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224975.438596                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224975.438596                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223740.853659                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223740.853659                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224524.498886                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224524.498886                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             7164                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996283                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             263104                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7675                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.280651                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.996283                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           281381                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          281381                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       128662                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         128662                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       128662                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          128662                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       128662                       # number of overall hits
system.cpu0.icache.overall_hits::total         128662                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         8445                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8445                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         8445                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8445                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         8445                       # number of overall misses
system.cpu0.icache.overall_misses::total         8445                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    511324770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    511324770                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    511324770                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    511324770                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    511324770                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    511324770                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       137107                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       137107                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       137107                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       137107                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       137107                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       137107                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.061594                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061594                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.061594                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061594                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.061594                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061594                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60547.634103                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60547.634103                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60547.634103                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60547.634103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60547.634103                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60547.634103                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1061                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.225806                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1278                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1278                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1278                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1278                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1278                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1278                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         7167                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7167                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         7167                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7167                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         7167                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7167                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    430783221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    430783221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    430783221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    430783221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    430783221                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    430783221                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.052273                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.052273                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.052273                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.052273                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.052273                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.052273                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60106.491000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60106.491000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 60106.491000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60106.491000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 60106.491000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60106.491000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      57                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1034                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     250     27.11%     27.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     56      6.07%     33.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.11%     33.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    615     66.70%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 922                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      250     44.96%     44.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      56     10.07%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.18%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     249     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  556                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             54377042000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               29923500      0.05%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1624000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               65404500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         54473994000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.404878                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.603037                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  808     82.70%     82.70% # number of callpals executed
system.cpu1.kern.callpal::rdps                    112     11.46%     94.17% # number of callpals executed
system.cpu1.kern.callpal::rti                      57      5.83%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   977                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 57                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              185                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          463.074110                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              33958                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              602                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.408638                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   463.074110                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.904442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904442                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           124471                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          124471                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        19960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          19960                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        10085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         10085                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          189                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          189                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        30045                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           30045                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        30045                       # number of overall hits
system.cpu1.dcache.overall_hits::total          30045                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          481                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           21                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          581                       # number of overall misses
system.cpu1.dcache.overall_misses::total          581                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     27274749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     27274749                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6383014                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6383014                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1240750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1240750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       524007                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       524007                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data     33657763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     33657763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data     33657763                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     33657763                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        20441                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        20441                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        10185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        10185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          195                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          195                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        30626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        30626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        30626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        30626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.023531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023531                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.009818                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009818                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.128205                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.128205                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018971                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018971                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018971                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018971                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56704.259875                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56704.259875                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 63830.140000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63830.140000                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 59083.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 59083.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 20960.280000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20960.280000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 57930.745267                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57930.745267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 57930.745267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57930.745267                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          453                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          101                       # number of writebacks
system.cpu1.dcache.writebacks::total              101                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          180                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           41                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          221                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          360                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           57                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           57                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           57                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           57                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     16980003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     16980003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3449984                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3449984                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1205750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1205750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       486493                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       486493                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     20429987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     20429987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     20429987                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     20429987                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     12871000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     12871000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     12871000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     12871000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.014725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.005793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005793                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.128205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.128205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.011755                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011755                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.011755                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011755                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56411.970100                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56411.970100                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 58474.305085                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58474.305085                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 57416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57416.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 19459.720000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19459.720000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 56749.963889                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56749.963889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 56749.963889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56749.963889                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225807.017544                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225807.017544                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225807.017544                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225807.017544                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              962                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             139241                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1474                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            94.464722                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            34848                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           34848                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        15866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          15866                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        15866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           15866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        15866                       # number of overall hits
system.cpu1.icache.overall_hits::total          15866                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1077                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1077                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1077                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1077                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1077                       # number of overall misses
system.cpu1.icache.overall_misses::total         1077                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     73324858                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     73324858                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     73324858                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     73324858                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     73324858                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     73324858                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        16943                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        16943                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        16943                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        16943                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        16943                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        16943                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.063566                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.063566                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.063566                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.063566                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.063566                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.063566                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68082.505107                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68082.505107                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68082.505107                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68082.505107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68082.505107                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68082.505107                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          115                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          115                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst          962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          962                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst          962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst          962                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          962                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     65765131                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     65765131                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     65765131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     65765131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     65765131                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     65765131                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.056779                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.056779                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.056779                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.056779                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.056779                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.056779                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68362.922037                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68362.922037                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68362.922037                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68362.922037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68362.922037                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68362.922037                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    134297                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   29605     49.46%     49.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     56      0.09%     49.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  30194     50.44%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               59862                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    29605     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      56      0.09%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   29604     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                59272                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             49591625500     91.43%     91.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                7034500      0.01%     91.45% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               52596000      0.10%     91.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1291500      0.00%     91.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4584895500      8.45%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         54237443000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.980460                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.990144                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu2.kern.syscall::4                     11372     99.92%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.02%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.01%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 11381                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   42      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl                48323     45.50%     45.55% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6248      5.88%     51.43% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     51.43% # number of callpals executed
system.cpu2.kern.callpal::rti                   11476     10.81%     62.24% # number of callpals executed
system.cpu2.kern.callpal::callsys               11390     10.73%     72.96% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.01%     72.97% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28705     27.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                106195                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11519                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11425                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11426                      
system.cpu2.kern.mode_good::user                11425                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.991926                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.995947                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       41092016000     76.06%     76.06% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         12934224500     23.94%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      42                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           644572                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.801132                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15134637                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           644970                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.465645                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.801132                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997658                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997658                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72817097                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72817097                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9040928                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9040928                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      5541879                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5541879                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       269641                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       269641                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       260037                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       260037                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14582807                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14582807                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14582807                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14582807                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1574645                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1574645                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1344430                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1344430                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        11433                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        11433                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           79                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2919075                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2919075                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2919075                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2919075                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  96890179138                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  96890179138                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  85690676813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  85690676813                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    578550249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    578550249                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       818013                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       818013                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 182580855951                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182580855951                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 182580855951                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182580855951                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10615573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10615573                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6886309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6886309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       281074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       281074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       260116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       260116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17501882                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17501882                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17501882                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17501882                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.148333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.148333                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.195232                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.195232                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.040676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.040676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000304                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000304                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.166786                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.166786                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.166786                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.166786                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 61531.443048                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 61531.443048                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 63737.551835                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 63737.551835                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 50603.537917                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50603.537917                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 10354.594937                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10354.594937                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 62547.504244                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 62547.504244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 62547.504244                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 62547.504244                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8991690                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       133196                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           128398                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1040                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.029829                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   128.073077                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       268577                       # number of writebacks
system.cpu2.dcache.writebacks::total           268577                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1131152                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1131152                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      1150586                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1150586                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         3735                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3735                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2281738                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2281738                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2281738                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2281738                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       443493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       443493                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       193844                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       193844                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         7698                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7698                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           78                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       637337                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       637337                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       637337                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       637337                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           64                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           64                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          167                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          167                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          231                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          231                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  29176527030                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  29176527030                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  14643706327                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14643706327                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    283577752                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    283577752                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       700987                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       700987                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  43820233357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  43820233357                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  43820233357                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  43820233357                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     10606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     10606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     31088000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     31088000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     41694000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     41694000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.041778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041778                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.028149                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.028149                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.027388                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027388                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000300                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.036415                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036415                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.036415                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036415                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 65788.021525                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65788.021525                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 75543.768840                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75543.768840                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 36837.847753                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36837.847753                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  8987.012821                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8987.012821                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 68755.200713                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 68755.200713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 68755.200713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 68755.200713                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165718.750000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165718.750000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 186155.688623                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 186155.688623                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 180493.506494                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 180493.506494                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1006642                       # number of replacements
system.cpu2.icache.tags.tagsinuse          507.616483                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7407227                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1007154                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.354612                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.616483                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.991438                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.991438                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17749359                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17749359                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      7286380                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7286380                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      7286380                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7286380                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      7286380                       # number of overall hits
system.cpu2.icache.overall_hits::total        7286380                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1084929                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1084929                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1084929                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1084929                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1084929                       # number of overall misses
system.cpu2.icache.overall_misses::total      1084929                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  28855151549                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  28855151549                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  28855151549                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  28855151549                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  28855151549                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  28855151549                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      8371309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8371309                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      8371309                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8371309                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      8371309                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8371309                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.129601                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.129601                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.129601                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.129601                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.129601                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.129601                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 26596.350129                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26596.350129                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 26596.350129                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26596.350129                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 26596.350129                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26596.350129                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3250                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.918919                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        78189                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        78189                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        78189                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        78189                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        78189                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        78189                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1006740                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1006740                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1006740                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1006740                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1006740                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1006740                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  25651894935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  25651894935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  25651894935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  25651894935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  25651894935                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  25651894935                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.120261                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.120261                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.120261                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.120261                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.120261                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.120261                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 25480.158666                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25480.158666                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 25480.158666                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25480.158666                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 25480.158666                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25480.158666                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      58                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1829                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     351     31.06%     31.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     56      4.96%     36.02% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.27%     36.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    720     63.72%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1130                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      351     46.18%     46.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      56      7.37%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.39%     53.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     350     46.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  760                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             54405042500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               29536500      0.05%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2398000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               90942500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         54527919500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.486111                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.672566                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      4.60%      4.68% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.40%      5.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  947     75.16%     80.24% # number of callpals executed
system.cpu3.kern.callpal::rdps                    113      8.97%     89.21% # number of callpals executed
system.cpu3.kern.callpal::rti                     125      9.92%     99.13% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.71%     99.84% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.16%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1260                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              183                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.366120                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.536000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       55219924500     99.91%     99.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            50367000      0.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2517                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          465.165512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              69326                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2980                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            23.263758                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   465.165512                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.908526                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.908526                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           309245                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          309245                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        42894                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          42894                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        19014                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         19014                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          694                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          627                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          627                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        61908                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           61908                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        61908                       # number of overall hits
system.cpu3.dcache.overall_hits::total          61908                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6829                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6829                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6414                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6414                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          102                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           47                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13243                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13243                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    368905486                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    368905486                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    394248334                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    394248334                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      7536250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7536250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       734010                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       734010                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        37000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        37000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    763153820                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    763153820                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    763153820                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    763153820                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        49723                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        49723                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        25428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        25428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          674                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        75151                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        75151                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        75151                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        75151                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.137341                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.137341                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.252242                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.252242                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.128141                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.128141                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.069733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.069733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.176219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.176219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.176219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.176219                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54020.425538                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54020.425538                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61466.843467                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61466.843467                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 73884.803922                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 73884.803922                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 15617.234043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15617.234043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57626.959148                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57626.959148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57626.959148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57626.959148                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        47626                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          429                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1301                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    36.607225                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    53.625000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1190                       # number of writebacks
system.cpu3.dcache.writebacks::total             1190                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4905                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4905                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5454                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5454                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10359                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10359                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10359                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10359                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1924                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1924                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          960                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          960                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           54                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           54                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           47                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         2884                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2884                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         2884                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2884                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           59                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           59                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           59                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           59                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    123090509                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    123090509                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     64821984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     64821984                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2949500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       664990                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       664990                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    187912493                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    187912493                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    187912493                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    187912493                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     13428500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     13428500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     13428500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     13428500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.038694                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038694                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.037754                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037754                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.067839                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.067839                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.069733                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.069733                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.038376                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038376                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.038376                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038376                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 63976.356029                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 63976.356029                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67522.900000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67522.900000                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 54620.370370                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54620.370370                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 14148.723404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14148.723404                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 65156.897712                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 65156.897712                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 65156.897712                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 65156.897712                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227601.694915                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227601.694915                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227601.694915                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227601.694915                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2677                       # number of replacements
system.cpu3.icache.tags.tagsinuse          507.172962                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             305632                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3189                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            95.839448                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   507.172962                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.990572                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990572                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            96614                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           96614                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        43931                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          43931                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        43931                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           43931                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        43931                       # number of overall hits
system.cpu3.icache.overall_hits::total          43931                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         3035                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3035                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         3035                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3035                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         3035                       # number of overall misses
system.cpu3.icache.overall_misses::total         3035                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    189609850                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    189609850                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    189609850                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    189609850                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    189609850                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    189609850                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        46966                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        46966                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        46966                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        46966                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        46966                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        46966                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.064621                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.064621                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.064621                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.064621                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.064621                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.064621                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 62474.415157                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62474.415157                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 62474.415157                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62474.415157                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 62474.415157                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62474.415157                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    26.133333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          353                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2682                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2682                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2682                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2682                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2682                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2682                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    165811386                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    165811386                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    165811386                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    165811386                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    165811386                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    165811386                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.057105                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.057105                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.057105                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.057105                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.057105                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.057105                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 61823.782998                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61823.782998                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 61823.782998                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61823.782998                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 61823.782998                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61823.782998                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  357                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 357                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2367                       # Transaction distribution
system.iobus.trans_dist::WriteResp                447                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   125620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               501000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              234000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11078035                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1145000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1936010                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1928                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1944                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17352                       # Number of tag accesses
system.iocache.tags.data_accesses               17352                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            8                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 8                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            8                       # number of overall misses
system.iocache.overall_misses::total                8                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       999988                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       999988                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    415954037                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    415954037                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       999988                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       999988                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       999988                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       999988                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            8                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               8                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            8                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              8                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124998.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124998.500000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216642.727604                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216642.727604                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124998.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124998.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124998.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124998.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3732                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  598                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.240803                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            8                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            8                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            8                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       572000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       572000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    316106045                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    316106045                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       572000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       572000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       572000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       572000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        71500                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        71500                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164638.565104                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164638.565104                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        71500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        71500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        71500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        71500                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    710606                       # number of replacements
system.l2.tags.tagsinuse                  2641.310008                       # Cycle average of tags in use
system.l2.tags.total_refs                     1046272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    712769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.467898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      927.328123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    10.163785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     7.806703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     6.834979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    16.853906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   362.130333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1302.666102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     4.066331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     3.459745                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.056600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.022103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.079508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.161213                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.132019                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32127051                       # Number of tag accesses
system.l2.tags.data_accesses                 32127051                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2536                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1201                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           36                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       822543                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       135867                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          981                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          587                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  964015                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           277541                       # number of Writeback hits
system.l2.Writeback_hits::total                277541                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        23791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24225                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1492                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           38                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       822543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       159658                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          728                       # number of demand (read+write) hits
system.l2.demand_hits::total                   988240                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2536                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1492                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          264                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           38                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       822543                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       159658                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          981                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          728                       # number of overall hits
system.l2.overall_hits::total                  988240                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         4630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4449                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          698                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          174                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       184111                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       310576                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1695                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1214                       # number of ReadReq misses
system.l2.ReadReq_misses::total                507547                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                441                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              117                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       169839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176966                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         4630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10915                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          698                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       184111                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       480415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1853                       # number of demand (read+write) misses
system.l2.demand_misses::total                 684513                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4630                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10915                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          698                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          196                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       184111                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       480415                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1695                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1853                       # number of overall misses
system.l2.overall_misses::total                684513                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    396852500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    386170500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     61923500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17177000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  16002401250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  27548792500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    152689000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    117115000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     44683121250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       155996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1312959                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       158496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1627451                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       187494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       344489                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    607556249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      2304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  14181161499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     58982498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14850004246                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    396852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    993726749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     61923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     19481000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  16002401250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  41729953999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    152689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    176097498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59533125496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    396852500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    993726749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     61923500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     19481000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  16002401250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  41729953999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    152689000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    176097498                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59533125496                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         7166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5650                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst          962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      1006654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       446443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1471562                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       277541                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            277541                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          214                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              553                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       193630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          780                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            201191                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         7166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12407                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          962                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          234                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1006654                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       640073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1672753                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         7166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12407                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          962                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          234                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1006654                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       640073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1672753                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.646107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.787434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.725572                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.828571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.182894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.695668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.633408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.674070                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.344904                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.981308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.970588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.814570                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.487013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.797468                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.986301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.879699                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.956934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.916667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.877132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.819231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879592                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.646107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.879745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.725572                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.837607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.182894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.750563                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.633408                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.717939                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.409213                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.646107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.879745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.725572                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.837607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.182894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.750563                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.633408                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.717939                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.409213                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85713.282937                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86799.393122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88715.616046                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 98718.390805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86917.138302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88702.258062                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 90082.005900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 96470.345964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88037.405895                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   742.838095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 10674.463415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2113.280000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3690.365079                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1305.513889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  4499.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 14422.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2944.350427                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93961.684040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 104727.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 83497.674262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 92304.378717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83914.448233                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85713.282937                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 91042.304077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88715.616046                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 99392.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86917.138302                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 86862.304464                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 90082.005900                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 95033.728009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86971.504553                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85713.282937                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 91042.304077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88715.616046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 99392.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86917.138302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 86862.304464                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 90082.005900                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 95033.728009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86971.504553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               211973                       # number of writebacks
system.l2.writebacks::total                    211973                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          138                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          333                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          232                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                752                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 752                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                752                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         4492                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       184095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       310555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1463                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           506795                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           441                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          117                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       169839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176966                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         4492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       184095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       480394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            683761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         4492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       184095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       480394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           683761                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           64                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          349                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          164                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           57                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          167                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           59                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          447                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          449                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           57                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          231                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           59                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          796                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    329433750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    330297250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     29015250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14869000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  13673822250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  23659802000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    113862000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    101458500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  38252560000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3877136                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       627014                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2197617                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1391051                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8092818                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1296561                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       257507                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       232513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       334010                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2120591                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    527591251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2027500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  12075678001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     51051002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12656347754                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    329433750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    857888501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     29015250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     16896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  13673822250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  35735480001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    113862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    152509502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  50908907754                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    329433750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    857888501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     29015250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     16896500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  13673822250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  35735480001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    113862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    152509502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  50908907754                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60127000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      9710000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     69837000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     34560500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     12075000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     28917000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     12552500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     88105000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     94687500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     12075000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     38627000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     12552500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    157942000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.626849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.787257                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.379418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.819048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.182878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.695621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.546712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.669073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.344393                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.981308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.970588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.814570                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.487013                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.797468                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.986301                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.879699                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.956934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.877132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.819231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879592                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.626849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.879665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.379418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.829060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.182878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.750530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.546712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.714452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.408764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.626849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.879665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.379418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.829060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.182878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.750530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.546712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.714452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.408764                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73337.878451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 74257.475270                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79493.835616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86447.674419                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74275.902387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76185.545234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 77827.751196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 84197.925311                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75479.355558                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18462.552381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19000.424242                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17866.804878                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18547.346667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18351.061224                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18007.791667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18393.357143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17885.615385                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18556.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18124.709402                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81594.687751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92159.090909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 71100.736586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 79892.021909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71518.527593                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 73337.878451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78604.407275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79493.835616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 87095.360825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74275.902387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 74387.856636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77827.751196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 82705.803688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74454.243155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 73337.878451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78604.407275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79493.835616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 87095.360825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74275.902387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 74387.856636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77827.751196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 82705.803688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74454.243155                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210971.929825                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 151718.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 200106.017192                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210734.756098                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211842.105263                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 173155.688623                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212754.237288                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 197102.908277                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210885.300668                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211842.105263                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 167216.450216                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212754.237288                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 198419.597990                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              507152                       # Transaction distribution
system.membus.trans_dist::ReadResp             507123                       # Transaction distribution
system.membus.trans_dist::WriteReq                447                       # Transaction distribution
system.membus.trans_dist::WriteResp               447                       # Transaction distribution
system.membus.trans_dist::Writeback            213893                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              551                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            235                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             562                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176967                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176962                       # Transaction distribution
system.membus.trans_dist::BadAddressError           30                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1580777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1582429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1588197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     57324608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57327284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57573044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              241                       # Total snoops (count)
system.membus.snoop_fanout::samples            901168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  901168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              901168                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1400497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1962953676                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               33500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1969990                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3663267337                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         218553                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       181130                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7545                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       129120                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          71723                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    55.547553                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          13805                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          309                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              163195                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1808                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           46653                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             113851                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1536                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          19256                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              277046                       # DTB hits
system.switch_cpus0.dtb.data_misses              3344                       # DTB misses
system.switch_cpus0.dtb.data_acv                    9                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           65909                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              46392                       # ITB hits
system.switch_cpus0.itb.fetch_misses              561                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          46953                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1990339                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       341677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1039687                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             218553                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        85528                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1134206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          23046                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          945                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        20687                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1357                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           137107                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1510451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.688329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.992358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1312453     86.89%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           14283      0.95%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           24553      1.63%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           16724      1.11%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           37233      2.47%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            9817      0.65%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           13645      0.90%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            7705      0.51%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           74038      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1510451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.109807                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.522367                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          234273                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1113686                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           122349                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29326                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         10817                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        10162                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        876219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         10817                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          248940                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         456923                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       457722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           136143                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       199906                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        832650                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          614                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24506                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         10083                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        139022                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       557449                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      1074672                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      1071678                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2607                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       414590                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          142851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        24100                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2430                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           196238                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       159981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       123437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        38324                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        23916                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            766137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        25566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           730182                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1930                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       184391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       109596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        17612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1510451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483420                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.208705                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1210111     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       122685      8.12%     88.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        59730      3.95%     92.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        45140      2.99%     95.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        37003      2.45%     97.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        18924      1.25%     98.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        10482      0.69%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3915      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         2461      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1510451                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1518      6.23%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13177     54.07%     60.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9677     39.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.06%      0.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       423517     58.00%     58.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         1089      0.15%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1184      0.16%     58.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.03%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       172140     23.57%     81.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       117258     16.06%     98.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        14312      1.96%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        730182                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.366863                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              24372                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.033378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2989187                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       973060                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       685615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7929                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4020                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3798                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        749973                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4126                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6628                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        40902                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1011                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        16050                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          286                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        23401                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         10817                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         226616                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       203934                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       805136                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         2973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       159981                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       123437                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20779                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       201957                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1011                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3419                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        10187                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       720132                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       165506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10049                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                13433                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              281142                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           98564                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            115636                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.361814                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                695326                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               689413                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           344401                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           471378                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.346380                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.730626                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       180942                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         7954                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         9358                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1479729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.417246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.328262                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1254260     84.76%     84.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       102900      6.95%     91.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        39589      2.68%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        21264      1.44%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19636      1.33%     97.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         8145      0.55%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7057      0.48%     98.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         5094      0.34%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21784      1.47%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1479729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       617411                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        617411                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                226466                       # Number of memory references committed
system.switch_cpus0.commit.loads               119079                       # Number of loads committed
system.switch_cpus0.commit.membars               3850                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             83943                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           593309                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         9623                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10557      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       359699     58.26%     59.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          949      0.15%     60.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.19%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       122929     19.91%     80.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       107566     17.42%     97.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        14312      2.32%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       617411                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        21784                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             2247216                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1627626                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 479888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           108331016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             607308                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               607308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.277314                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.277314                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.305128                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.305128                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          954253                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         476653                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2534                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads         219386                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         11396                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          24274                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        18372                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect          891                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        13886                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits           8729                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    62.861875                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           2247                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          127                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               21591                       # DTB read hits
system.switch_cpus1.dtb.read_misses               206                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses             206                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              11307                       # DTB write hits
system.switch_cpus1.dtb.write_misses               90                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             90                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               32898                       # DTB hits
system.switch_cpus1.dtb.data_misses               296                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             296                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               2113                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1073                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           3186                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  246942                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        55599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                125606                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              24274                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        10976                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                46371                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           4228                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          742                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        62526                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1311                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines            16943                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes          450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       168663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.744716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.074363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          145243     86.11%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            1790      1.06%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            2567      1.52%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            1836      1.09%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            3819      2.26%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1455      0.86%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            1626      0.96%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1749      1.04%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8            8578      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       168663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.098298                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.508646                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           37469                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       107749                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            20216                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1181                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          2048                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         1293                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred           66                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        117083                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts          351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          2048                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           39176                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           2785                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        98039                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            19698                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6917                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        111563                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           117                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           982                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.RenamedOperands        75858                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       131120                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       131063                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps        63274                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           12584                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         5937                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          268                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            19914                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        22855                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        12726                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4086                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2217                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded             98559                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         8456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued            96121                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          363                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        21131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined         8115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6714                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       168663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569900                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260870                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       126305     74.89%     74.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        19358     11.48%     86.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2         8646      5.13%     91.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3         5507      3.27%     94.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4         4656      2.76%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2048      1.21%     98.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1217      0.72%     99.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          624      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          302      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       168663                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            133      5.33%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1375     55.07%     60.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          989     39.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu        57306     59.62%     59.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          374      0.39%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        22471     23.38%     83.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        11769     12.24%     95.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         4201      4.37%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total         96121                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.389245                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2497                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025978                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       363765                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       128377                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses        93940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses         98618                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          850                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads         3850                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2232                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          2048                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           2552                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          180                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       108672                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        22855                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        12726                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7921                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents            16                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          502                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         1435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         1937                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts        94912                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        21798                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 1657                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               33252                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           12595                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             11454                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.384349                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                 94340                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                93940                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            45333                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            60362                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.380413                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.751019                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        22098                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1742                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         1859                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       164896                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.402772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       130022     78.85%     78.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        17733     10.75%     89.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2         5501      3.34%     92.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         4082      2.48%     95.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         1977      1.20%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1635      0.99%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          829      0.50%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          571      0.35%     98.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         2546      1.54%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       164896                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        86403                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         86403                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 29499                       # Number of memory references committed
system.switch_cpus1.commit.loads                19005                       # Number of loads committed
system.switch_cpus1.commit.membars                399                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             11449                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            82564                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1797                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass          519      0.60%      0.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        51467     59.57%     60.17% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          318      0.37%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        19404     22.46%     82.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        10494     12.15%     95.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         4201      4.86%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        86403                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         2546                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              270053                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             220727                       # The number of ROB writes
system.switch_cpus1.timesIdled                    700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  78279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           108699953                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              85884                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                85884                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.875297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.875297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347790                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347790                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          118919                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes          69581                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads         209817                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2695                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       14737283                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11700782                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       299779                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8783912                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        4982503                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    56.723052                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1231555                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        30146                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            12117835                       # DTB read hits
system.switch_cpus2.dtb.read_misses             92373                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   33                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3224498                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7478970                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2470                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  38                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         626515                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            19596805                       # DTB hits
system.switch_cpus2.dtb.data_misses             94843                       # DTB misses
system.switch_cpus2.dtb.data_acv                   71                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3851013                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            2222460                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3396                       # ITB misses
system.switch_cpus2.itb.fetch_acv                3482                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        2225856                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               108043100                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     32180324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              76715545                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           14737283                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6214058                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             50851971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1059548                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         6269                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       146708                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         2708                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          8371311                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       260270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83717825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.916359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.265488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        69463385     82.97%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          866709      1.04%     84.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1235628      1.48%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1955766      2.34%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2427024      2.90%     90.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          734568      0.88%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          686616      0.82%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          775382      0.93%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         5572747      6.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83717825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.136402                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.710046                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        24742851                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     46989223                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         10223471                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1286427                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        475853                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       954914                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        54037                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      68746795                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       154207                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        475853                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        25574340                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       14646094                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     25915793                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         10664316                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      6441429                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      66583225                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        93019                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        928470                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        669347                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3343675                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     47465487                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     85730391                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     85652945                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        60022                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     40773375                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         6692117                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1320444                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       310354                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9119365                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12513471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7704210                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      3060617                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2176094                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          62295764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      2000539                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         61245267                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        33251                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      8586041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3719875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1083362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83717825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.731568                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.577947                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     62033112     74.10%     74.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7664012      9.15%     83.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4138203      4.94%     88.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2778923      3.32%     91.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2954625      3.53%     95.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1576048      1.88%     96.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1197843      1.43%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       918190      1.10%     99.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       456869      0.55%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83717825                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         745711     30.85%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     30.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1040369     43.03%     73.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       631491     26.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        11884      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     40043121     65.38%     65.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        65353      0.11%     65.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     65.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        32245      0.05%     65.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            3      0.00%     65.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        17781      0.03%     65.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     65.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv         5941      0.01%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12878600     21.03%     86.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7516626     12.27%     98.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       673712      1.10%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      61245267                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566860                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            2417573                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.039474                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    208473879                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     72868665                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     59960963                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       185304                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        92833                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        92506                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      63558221                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          92735                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       905817                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1967309                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         9484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        80160                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       546142                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1600                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       436167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        475853                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       12625375                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       672291                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     65286606                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       196026                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12513471                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7704210                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1443442                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        121077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       536306                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        80160                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       119966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       292231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       412197                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     60857835                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12254993                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       387432                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               990303                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19736684                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         8746215                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7481691                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563274                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              60258304                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             60053469                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         30639119                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         43380240                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.555829                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.706292                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      8684811                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       917177                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       380155                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     82265184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.684937                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.838697                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     65451046     79.56%     79.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      7019804      8.53%     88.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      2363223      2.87%     90.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1517550      1.84%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1065913      1.30%     94.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       559158      0.68%     94.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       442839      0.54%     95.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       434115      0.53%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3411536      4.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     82265184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     56346469                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      56346469                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17704230                       # Number of memory references committed
system.switch_cpus2.commit.loads             10546162                       # Number of loads committed
system.switch_cpus2.commit.membars             519237                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           8013943                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             92381                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         54606355                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       903989                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       648085      1.15%      1.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     36674413     65.09%     66.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        62219      0.11%     66.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     66.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        32214      0.06%     66.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     66.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        17780      0.03%     66.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     66.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv         5941      0.01%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     11065399     19.64%     86.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      7166705     12.72%     98.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       673711      1.20%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     56346469                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      3411536                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           143519418                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          131532469                       # The number of ROB writes
system.switch_cpus2.timesIdled                 622377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24325275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              429635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           55710268                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             55710268                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.939375                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.939375                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.515630                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.515630                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        80926344                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       44187970                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            59927                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           59806                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        1267573                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        926098                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          71960                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        59358                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2454                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        42053                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          26292                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    62.521104                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           4571                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          245                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               62595                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1167                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3663                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              27674                       # DTB write hits
system.switch_cpus3.dtb.write_misses              281                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1346                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               90269                       # DTB hits
system.switch_cpus3.dtb.data_misses              1448                       # DTB misses
system.switch_cpus3.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            5009                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               9840                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1569                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          11409                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  640542                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       132042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                359079                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              71960                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        30863                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               240311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          10296                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                18                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          887                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        78300                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         1327                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            46966                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       458050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.783930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.109286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          389912     85.12%     85.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            4020      0.88%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           10849      2.37%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            4097      0.89%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           11826      2.58%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2877      0.63%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6756      1.47%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2859      0.62%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           24854      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       458050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.112342                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.560586                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           95069                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       300749                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            51465                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5859                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          4908                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         3139                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        307866                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          961                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          4908                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           99710                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          39385                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       222185                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            52759                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        39103                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        289233                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           619                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           689                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         22541                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       196155                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       341127                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       340842                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          154                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       160126                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           36029                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16016                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1044                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            55534                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        56645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        30507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9907                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         5692                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            259050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        14966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           260098                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          576                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        52437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        24239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        11264                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       458050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567838                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.247441                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       349008     76.19%     76.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        42205      9.21%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        22788      4.98%     90.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        18950      4.14%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        16674      3.64%     98.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         4164      0.91%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         2514      0.55%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         1109      0.24%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          638      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       458050                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            246      2.65%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      2.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          6163     66.47%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2863     30.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       153672     59.08%     59.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          449      0.17%     59.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     59.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           27      0.01%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        66603     25.61%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        28726     11.04%     95.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        10612      4.08%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        260098                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.406059                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               9272                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035648                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       987381                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       326535                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       241740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          713                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          369                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          316                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        268983                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            381                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1394                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        11278                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4220                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        12159                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          4908                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10342                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        24636                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       279790                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        56645                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        30507                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        13211                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        24471                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         3124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         4375                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       256756                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        64334                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         3342                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 5774                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               92544                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           35265                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             28210                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.400842                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                244227                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               242056                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           112273                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           143017                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.377892                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.785033                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        53156                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3702                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         4043                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       448142                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.501845                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.456394                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       362619     80.92%     80.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        42329      9.45%     90.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        16840      3.76%     94.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         6352      1.42%     95.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3889      0.87%     96.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         3078      0.69%     97.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         2016      0.45%     97.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         1361      0.30%     97.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         9658      2.16%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       448142                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       224898                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        224898                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 71654                       # Number of memory references committed
system.switch_cpus3.commit.loads                45367                       # Number of loads committed
system.switch_cpus3.commit.membars               1447                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             31588                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           215418                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         3103                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         3325      1.48%      1.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       137435     61.11%     62.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          386      0.17%     62.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     62.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.01%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        46814     20.82%     83.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        26299     11.69%     95.28% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        10612      4.72%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       224898                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         9658                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              709083                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             566065                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 182492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           108415290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             221579                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               221579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.890806                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.890806                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.345924                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.345924                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          319460                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         176194                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         215222                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7048                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            1477195                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1477158                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               447                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              447                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           277541                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1922                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             659                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            910                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           201245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          201245                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           30                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        14333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        34205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2013395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1554402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3631568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       458624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1286031                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        61568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        21896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     64425920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     58152517                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       171264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       241816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              124819636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7486                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1959262                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1957332     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1930      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1959262                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1256430999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11668277                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21076446                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1617369                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            609768                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1546891065                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1044939347                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4362363                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4571803                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
