WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2524993 heartbeat IPC: 3.96 cumulative IPC: 3.96 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5107908 heartbeat IPC: 3.872 cumulative IPC: 3.915 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6381192 cumulative IPC: 3.918 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6381192 cumulative IPC: 3.918 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13483088 heartbeat IPC: 1.194 cumulative IPC: 0.704 (Simulation time: 00 hr 01 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 27290510 heartbeat IPC: 0.7242 cumulative IPC: 0.7174 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 45980299 heartbeat IPC: 0.5351 cumulative IPC: 0.6313 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 61558215 heartbeat IPC: 0.6419 cumulative IPC: 0.6343 (Simulation time: 00 hr 05 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 74931695 heartbeat IPC: 0.7477 cumulative IPC: 0.6565 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93419215 heartbeat IPC: 0.5409 cumulative IPC: 0.6319 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 109620615 heartbeat IPC: 0.6172 cumulative IPC: 0.6296 (Simulation time: 00 hr 08 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 122607059 heartbeat IPC: 0.77 cumulative IPC: 0.6453 (Simulation time: 00 hr 09 min 48 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 141560400 heartbeat IPC: 0.5276 cumulative IPC: 0.6288 (Simulation time: 00 hr 11 min 07 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 157629938 heartbeat IPC: 0.6223 cumulative IPC: 0.6281 (Simulation time: 00 hr 12 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 157098281 cumulative IPC: 0.6365 (Simulation time: 00 hr 12 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 157098281 cumulative IPC: 0.6365 (Simulation time: 00 hr 12 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_27.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6365 instructions: 100000000 cycles: 157098281
CPU 0 Branch Prediction Accuracy: 98.38% MPKI: 4.102 Average ROB Occupancy at Mispredict: 116.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 1.27
BRANCH_CONDITIONAL: 2.81
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0235
BRANCH_RETURN: 0.0001

LLC TOTAL        ACCESS:    3463263 HIT:     753418 MISS:    2709845
LLC LOAD         ACCESS:    2605438 HIT:      39093 MISS:    2566345
LLC RFO          ACCESS:      41980 HIT:        282 MISS:      41698
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     711565 HIT:     711507 MISS:         58
LLC TRANSLATION  ACCESS:     104280 HIT:       2536 MISS:     101744
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 273.1 cycles
cpu0_DTLB TOTAL        ACCESS:   18581940 HIT:   17680924 MISS:     901016
cpu0_DTLB LOAD         ACCESS:   18581940 HIT:   17680924 MISS:     901016
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 63.47 cycles
cpu0_ITLB TOTAL        ACCESS:       2090 HIT:       1800 MISS:        290
cpu0_ITLB LOAD         ACCESS:       2090 HIT:       1800 MISS:        290
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 130.1 cycles
cpu0_L1D TOTAL        ACCESS:   22204185 HIT:   17940403 MISS:    4263782
cpu0_L1D LOAD         ACCESS:   13734653 HIT:    9683833 MISS:    4050820
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    8192773 HIT:    8116983 MISS:      75790
cpu0_L1D TRANSLATION  ACCESS:     276759 HIT:     139587 MISS:     137172
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 184.6 cycles
cpu0_L1I TOTAL        ACCESS:       2402 HIT:       2090 MISS:        312
cpu0_L1I LOAD         ACCESS:       2402 HIT:       2090 MISS:        312
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 263 cycles
cpu0_L2C TOTAL        ACCESS:    3536135 HIT:     784392 MISS:    2751743
cpu0_L2C LOAD         ACCESS:    2624979 HIT:      19542 MISS:    2605437
cpu0_L2C RFO          ACCESS:      44903 HIT:       2923 MISS:      41980
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     732493 HIT:     732447 MISS:         46
cpu0_L2C TRANSLATION  ACCESS:     133760 HIT:      29480 MISS:     104280
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 289.9 cycles
cpu0_STLB TOTAL        ACCESS:     285567 HIT:      12508 MISS:     273059
cpu0_STLB LOAD         ACCESS:     285567 HIT:      12508 MISS:     273059
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 224.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1527533
  ROW_BUFFER_MISS:    1182138
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5263
  FULL:     667940
