
---------- Begin Simulation Statistics ----------
final_tick                               346852605366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7099709                       # Simulator instruction rate (inst/s)
host_mem_usage                                1453304                       # Number of bytes of host memory used
host_op_rate                                 13153905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.06                       # Real time elapsed on the host
host_tick_rate                            17758958525                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7540964                       # Number of instructions simulated
sim_ops                                      13972608                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018865                       # Number of seconds simulated
sim_ticks                                 18864563000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   1721465450500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         2176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               544000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             1374000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1890000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              272000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                  802                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 802                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 286                       # Transaction distribution
system.iobus.trans_dist::WriteResp                286                       # Transaction distribution
system.iobus.trans_dist::MessageReq               272                       # Transaction distribution
system.iobus.trans_dist::MessageResp              272                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      55253.61                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29317.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    249550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     49450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10567.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      1007.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.79                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    105828054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105828054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        28413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker        37319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    105828054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     19228752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125122538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        28413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker        37319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    105828054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     32085768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137979555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data     12857017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12857017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        36499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    524.575906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   330.242771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.093946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8222     22.53%     22.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4982     13.65%     36.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3253      8.91%     45.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2255      6.18%     51.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2512      6.88%     58.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1303      3.57%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1912      5.24%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1266      3.47%     70.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10794     29.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36499                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               19007488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2360382                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  607936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  137600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               242542                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1996400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1996400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker          536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1996400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       362742                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2360382                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data       242542                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          242542                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker           67                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       249550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        56786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     46694.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     35863.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28385.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28478.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker          496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1996400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       309052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 26292.684330933083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 33926.044297978173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 105828054.432005658746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 16382674.753716796637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker      3128500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker      3156000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   7083690500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1617201500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data        34927                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  14397453.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data        13528                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 717111.761348513537                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 502859841000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                 32777                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              633559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2022                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       249550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        56786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data        34927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34927                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              6229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            32902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006534997250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2215.283582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1080.434990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4770.969931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           74     55.22%     55.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           38     28.36%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            7      5.22%     88.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      2.99%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.75%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      2.24%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      1.49%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.75%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.75%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.75%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            2      1.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  296972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    306491                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                  5965                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                  1123                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 10754                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                288649                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      306491                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 87.90                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   261043                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   9499                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1484960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   18864577000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              8707176500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3138576500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.044776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.365128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              132     98.51%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    34927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                 1978                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                 1086                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 4127                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                27736                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      34927                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                74.65                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    1605                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           2204641440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                139287120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6047505060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            600.703653                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     24114000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     628940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     19669250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    643923000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4288508250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13259439000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             39786720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 74021475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       248791200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              1054221000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1486814160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     27033660.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11332011915                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          13922485750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                8451180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2252845770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                121422840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5225912190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            592.055208                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     45474000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     621400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    233895500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2081344750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4424473250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11458075250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             58378560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 64533975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       799283520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              1066787400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1468989600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        107648220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11168862765                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          13773285250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2771820                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port       499100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total       499100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave         2176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port       183426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       185806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total          176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 685760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port      1996400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1996400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side          552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port       605284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       607056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2605784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1374000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               66000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              544000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy           376345500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             272000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          568239500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy          166865500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             215000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             165500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            342880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  342880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              342880                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq              307292                       # Transaction distribution
system.membus.trans_dist::ReadResp             307292                       # Transaction distribution
system.membus.trans_dist::WriteReq              35300                       # Transaction distribution
system.membus.trans_dist::WriteResp             35300                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                16                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               16                       # Transaction distribution
system.membus.trans_dist::MessageReq              272                       # Transaction distribution
system.membus.trans_dist::MessageResp             272                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                     41973                       # Number of branches fetched
system.switch_cpus.committedInsts              196713                       # Number of instructions committed
system.switch_cpus.committedOps                404151                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses               56814                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    12                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses               35019                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 346852605366000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses              249572                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    22                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 37729734                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           37729734                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads       169318                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes       115301                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        23878                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           2224                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  2224                       # number of float instructions
system.switch_cpus.num_fp_register_reads         3201                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         1516                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               13206                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        399380                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               399380                       # number of integer instructions
system.switch_cpus.num_int_register_reads       811581                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes       323849                       # number of times the integer registers were written
system.switch_cpus.num_load_insts               57587                       # Number of load instructions
system.switch_cpus.num_mem_refs                 92883                       # number of memory refs
system.switch_cpus.num_store_insts              35296                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1368      0.34%      0.34% # Class of executed instruction
system.switch_cpus.op_class::IntAlu            307939     76.19%     76.53% # Class of executed instruction
system.switch_cpus.op_class::IntMult              287      0.07%     76.60% # Class of executed instruction
system.switch_cpus.op_class::IntDiv               399      0.10%     76.70% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              50      0.01%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     76.71% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              404      0.10%     76.81% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     76.81% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              234      0.06%     76.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             551      0.14%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt           42      0.01%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus.op_class::MemRead            57254     14.17%     91.18% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           34832      8.62%     99.80% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          333      0.08%     99.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          464      0.11%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             404157                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::ON 662239462000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               348026353126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 888381                       # Simulator instruction rate (inst/s)
host_mem_usage                                1461496                       # Number of bytes of host memory used
host_op_rate                                  1665203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.37                       # Real time elapsed on the host
host_tick_rate                           114987922565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9213874                       # Number of instructions simulated
sim_ops                                      17270844                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.192612                       # Number of seconds simulated
sim_ticks                                1192612323000                       # Number of ticks simulated
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::OFF   2895213210500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         2918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iobridge.slave           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio           26                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio         1459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iobridge.slave         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total         1032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         1472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         1472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3989                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy               736000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             1842000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy               18997                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy                38000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2566000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               82000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              368000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                 1101                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1101                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 398                       # Transaction distribution
system.iobus.trans_dist::WriteResp                398                       # Transaction distribution
system.iobus.trans_dist::MessageReq               368                       # Transaction distribution
system.iobus.trans_dist::MessageResp              368                       # Transaction distribution
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     355929.86                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29750.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.pc.south_bridge.ide::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.dtb.walker::samples      3343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.itb.walker::samples      1956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2454047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    510243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11000.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       157.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         2.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.70                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     16461651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16461651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pc.south_bridge.ide          865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.dtb.walker        23303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.itb.walker        13564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     16461651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      3068711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19568094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.pc.south_bridge.ide          865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.dtb.walker        23303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.itb.walker        13564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     16461651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      5163073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21662457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus.data      2094363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2094363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       396649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    479.153952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   282.454200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.799697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       111838     28.20%     28.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60022     15.13%     43.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32714      8.25%     51.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22665      5.71%     57.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19766      4.98%     62.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14470      3.65%     65.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12765      3.22%     69.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11004      2.77%     71.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111405     28.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       396649                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              187432576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                23337158                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 4578688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2622336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2497763                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     19632368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19632368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.pc.south_bridge.ide         1032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.dtb.walker        27792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.itb.walker        16176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     19632368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3659782                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23337150                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus.data      2497763                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2497763                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.pc.south_bridge.ide           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.dtb.walker         3474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.itb.walker         2022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2454047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       540616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.pc.south_bridge.ide     79895.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.dtb.walker     43996.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.itb.walker     41867.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28549.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31129.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.pc.south_bridge.ide         1032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.dtb.walker        26744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.itb.walker        15648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     19632376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3209912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.pc.south_bridge.ide 865.327298819132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.dtb.walker 22424.722170173314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.itb.walker 13120.776716978464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 16461657.842520883307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2691496.589541779831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.pc.south_bridge.ide      1358220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.dtb.walker    152842500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.itb.walker     84656250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  70060830247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16829045500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.switch_cpus.data       350519                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.switch_cpus.data  90680555.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.switch_cpus.data       278047                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.switch_cpus.data 233141.142882522428                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.switch_cpus.data 31785257712500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                309547                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2558                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6251356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38687                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2558                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.pc.south_bridge.ide           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.dtb.walker         3474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.itb.walker         2022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2454046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       540616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3000175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus.data       350519                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             350519                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    86.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            212483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            415031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            193154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            415090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            188673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            180306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            132883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            97067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            98466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           199077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            85684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              646                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.352145698500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1144.745113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    856.584103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1685.192887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1636     63.96%     63.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          757     29.59%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           94      3.67%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           22      0.86%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            4      0.16%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           12      0.47%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.04%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            9      0.35%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            4      0.16%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            3      0.12%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.08%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.08%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            4      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            3      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2928571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3000176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                 37903                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                  6009                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 90914                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3               2865334                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    16                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3000176                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 86.74                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2540441                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  71542                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                14643170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  1192612392000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             87128732717                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  32216845217                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.224761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2541     99.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.23%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.39%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   350519                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                20266                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                 5006                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                33621                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3               291626                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     350519                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                79.38                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   32523                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          27236267250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1809911460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     53619798540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            299.438328                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    346500500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6202040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1006735104000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7192822500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   54555744250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 117580142250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            515674080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                961986960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2763957600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             13501275900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14661622560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     241916752680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           357113840340                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         1131505502000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              114411960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          16689769860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1022269500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     54427512480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            290.632660                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    515739250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5885100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1016004422250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  19341384000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   31509556502                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 119356220748                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            498578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                543337740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7427132160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              7409649240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13912376400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     244575979500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           346612091490                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         1154701996748                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99472320                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port      4908093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total      4908093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave         2964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mmiofu.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.cpu.interrupts.pio          704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port      1782270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total      1786076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_ctrls.port         4044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         4044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_ctrls.port         6948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total         6948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6705931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total         1032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port     19632368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     19632368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave         1485                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mmiofu.cpu_side          552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.cpu.interrupts.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port      6157545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total      6160990                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_ctrls.port        16176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total        16176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_ctrls.port        27792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        27792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25839830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1880000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              704000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              736000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy          3701220003                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             368000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy              83500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5588348503                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer4.occupancy         1608114500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy            5084750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy            8716500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3352966                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3352966    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3352966                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq             2998834                       # Transaction distribution
system.membus.trans_dist::ReadResp            2998833                       # Transaction distribution
system.membus.trans_dist::WriteReq             351323                       # Transaction distribution
system.membus.trans_dist::WriteResp            351323                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              2441                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             2441                       # Transaction distribution
system.membus.trans_dist::MessageReq              368                       # Transaction distribution
system.membus.trans_dist::MessageResp             368                       # Transaction distribution
system.mmiofu.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.mmiofu_bridge.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_bytes         1024                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            1                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.Branches                    388510                       # Number of branches fetched
system.switch_cpus.committedInsts             1869623                       # Number of instructions committed
system.switch_cpus.committedOps               3702387                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.rdAccesses              541374                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   732                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses              351130                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   146                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.844889                       # Percentage of idle cycles
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 348026353126000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses             2454554                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   507                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.not_idle_fraction         0.155111                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2385225254                       # number of cpu cycles simulated
system.switch_cpus.numPwrStateTransitions          534                       # Number of power state transitions
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       369973798.308954                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads      1871338                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      1196133                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       249796                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses           2224                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                  2224                       # number of float instructions
system.switch_cpus.num_fp_register_reads         3201                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes         1516                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              105781                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       2015251455.691046                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses       3677495                       # Number of integer alu accesses
system.switch_cpus.num_int_insts              3677495                       # number of integer instructions
system.switch_cpus.num_int_register_reads      7427944                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes      2962097                       # number of times the integer registers were written
system.switch_cpus.num_load_insts              541747                       # Number of load instructions
system.switch_cpus.num_mem_refs                892975                       # number of memory refs
system.switch_cpus.num_store_insts             351228                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         18607      0.50%      0.50% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           2781265     75.12%     75.62% # Class of executed instruction
system.switch_cpus.op_class::IntMult             6530      0.18%     75.80% # Class of executed instruction
system.switch_cpus.op_class::IntDiv              2417      0.07%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd              50      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     75.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              404      0.01%     75.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     75.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              234      0.01%     75.88% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc             551      0.01%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt           42      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     75.90% # Class of executed instruction
system.switch_cpus.op_class::MemRead           540880     14.61%     90.50% # Class of executed instruction
system.switch_cpus.op_class::MemWrite          350764      9.47%     99.98% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead          333      0.01%     99.99% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          464      0.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total            3702541                       # Class of executed instruction
system.switch_cpus.pwrStateClkGateDist::samples          267                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean 3773878168.539326                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 97264050.084422                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10          267    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value   2593986000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value   3788332000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total          267                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON 828361751000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED 1007625471000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
