/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire [34:0] _12_;
  wire [3:0] _13_;
  wire [17:0] _14_;
  reg [8:0] _15_;
  wire [4:0] _16_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = _00_ ? celloutsig_0_2z : celloutsig_0_29z;
  assign celloutsig_0_36z = celloutsig_0_1z ? celloutsig_0_29z : celloutsig_0_19z;
  assign celloutsig_0_37z = celloutsig_0_15z ? celloutsig_0_26z : celloutsig_0_30z;
  assign celloutsig_0_38z = celloutsig_0_15z ? celloutsig_0_37z : celloutsig_0_25z;
  assign celloutsig_0_39z = celloutsig_0_26z ? celloutsig_0_18z : celloutsig_0_30z;
  assign celloutsig_0_41z = celloutsig_0_34z ? celloutsig_0_18z : celloutsig_0_2z;
  assign celloutsig_0_42z = celloutsig_0_16z ? celloutsig_0_20z : celloutsig_0_9z;
  assign celloutsig_0_46z = _02_ ? celloutsig_0_8z : _01_;
  assign celloutsig_0_51z = celloutsig_0_8z ? celloutsig_0_46z : celloutsig_0_47z;
  assign celloutsig_0_54z = celloutsig_0_18z ? _03_ : celloutsig_0_14z;
  assign celloutsig_0_57z = celloutsig_0_3z ? _04_ : celloutsig_0_36z;
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_1z : in_data[61];
  assign celloutsig_0_70z = celloutsig_0_19z ? celloutsig_0_24z : celloutsig_0_38z;
  assign celloutsig_0_74z = celloutsig_0_19z ? _05_ : celloutsig_0_52z;
  assign celloutsig_0_7z = celloutsig_0_6z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[97] ? in_data[174] : in_data[144];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[188] : in_data[126];
  assign celloutsig_0_8z = celloutsig_0_5z ? in_data[34] : celloutsig_0_1z;
  assign celloutsig_1_5z = in_data[101] ? celloutsig_1_0z : celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_0z ? _06_ : celloutsig_1_5z;
  assign celloutsig_1_7z = in_data[155] ? celloutsig_1_2z : _07_;
  assign celloutsig_1_10z = in_data[140] ? celloutsig_1_7z : celloutsig_1_8z;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_0z : celloutsig_1_4z;
  assign celloutsig_1_14z = celloutsig_1_8z ? celloutsig_1_13z : celloutsig_1_4z;
  assign celloutsig_0_11z = _09_ ? celloutsig_0_3z : celloutsig_0_7z;
  assign celloutsig_0_12z = celloutsig_0_2z ? _10_ : celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_6z;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : in_data[27];
  assign celloutsig_0_16z = celloutsig_0_5z ? celloutsig_0_6z : celloutsig_0_9z;
  assign celloutsig_0_18z = in_data[56] ? celloutsig_0_12z : celloutsig_0_10z;
  assign celloutsig_0_21z = celloutsig_0_1z ? celloutsig_0_17z : celloutsig_0_3z;
  assign celloutsig_0_25z = celloutsig_0_6z ? celloutsig_0_8z : celloutsig_0_2z;
  assign celloutsig_0_26z = celloutsig_0_0z ? celloutsig_0_1z : _11_;
  assign celloutsig_0_27z = celloutsig_0_26z ? celloutsig_0_6z : celloutsig_0_24z;
  assign celloutsig_0_3z = celloutsig_0_1z ? celloutsig_0_2z : in_data[55];
  assign celloutsig_0_29z = celloutsig_0_0z ? celloutsig_0_12z : celloutsig_0_15z;
  reg [34:0] _53_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _53_ <= 35'h000000000;
    else _53_ <= { in_data[25:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign { _12_[34], _10_, _12_[32:30], _09_, _12_[28:27], _00_, _12_[25:23], _01_, _12_[21:20], _02_, _12_[18:4], _11_, _12_[2:0] } = _53_;
  reg [3:0] _54_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _54_ <= 4'h0;
    else _54_ <= { celloutsig_0_51z, celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_67z };
  assign { _13_[3:1], _05_ } = _54_;
  reg [17:0] _55_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _55_ <= 18'h00000;
    else _55_ <= in_data[188:171];
  assign { _14_[17:13], _06_, _14_[11], _07_, _14_[9:6], _08_, _14_[4:0] } = _55_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 9'h000;
    else _15_ <= in_data[130:122];
  reg [4:0] _57_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _57_ <= 5'h00;
    else _57_ <= { celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_5z };
  assign { _16_[4], _04_, _03_, _16_[1:0] } = _57_;
  assign celloutsig_0_0z = ^ in_data[89:72];
  assign celloutsig_0_32z = ^ { _10_, _12_[32:30], _09_, _12_[28:27], _00_, _12_[25:23], _01_, _12_[21:20], celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_17z };
  assign celloutsig_0_35z = ^ { _12_[24:23], _01_, _12_[21], celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_0_43z = ^ { in_data[30:16], celloutsig_0_42z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_8z };
  assign celloutsig_0_44z = ^ { celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_12z, _16_[4], _04_, _03_, _16_[1:0] };
  assign celloutsig_0_47z = ^ { celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_52z = ^ { _12_[17:16], celloutsig_0_36z };
  assign celloutsig_0_53z = ^ { _12_[14], celloutsig_0_32z, celloutsig_0_38z, celloutsig_0_43z, celloutsig_0_7z };
  assign celloutsig_0_55z = ^ { _12_[17:15], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_38z, celloutsig_0_26z, _16_[4], _04_, _03_, _16_[1:0], celloutsig_0_17z };
  assign celloutsig_0_5z = ^ { in_data[58:57], celloutsig_0_1z };
  assign celloutsig_0_58z = ^ { celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_55z, celloutsig_0_37z, celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_41z, celloutsig_0_54z, celloutsig_0_54z, celloutsig_0_34z, celloutsig_0_11z };
  assign celloutsig_0_67z = ^ { celloutsig_0_2z, celloutsig_0_53z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_57z, celloutsig_0_3z, celloutsig_0_46z, celloutsig_0_42z };
  assign celloutsig_0_83z = ^ { in_data[95:85], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_47z, celloutsig_0_58z, celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_0_84z = ^ { celloutsig_0_34z, celloutsig_0_35z, celloutsig_0_53z, celloutsig_0_70z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_35z, celloutsig_0_74z };
  assign celloutsig_1_2z = ^ in_data[132:130];
  assign celloutsig_1_4z = ^ { in_data[118:114], celloutsig_1_0z };
  assign celloutsig_1_8z = ^ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_1z = ^ in_data[87:70];
  assign celloutsig_1_12z = ^ { in_data[183:173], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_13z = ^ { _14_[17:13], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_9z = ^ { _12_[17:9], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_16z = ^ { celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_1_17z = ^ { _15_[5:3], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_1_18z = ^ { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_1_19z = ^ { _14_[16:15], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_10z = ^ { in_data[81], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = ^ { in_data[29:16], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_15z = ^ { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_17z = ^ { in_data[25:17], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_19z = ^ { in_data[64:57], celloutsig_0_13z };
  assign celloutsig_0_20z = ^ { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_22z = ^ { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_23z = ^ { in_data[27:19], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_24z = ^ { in_data[66:58], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_30z = ^ { celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_31z = ^ { celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_19z };
  assign { _12_[33], _12_[29], _12_[26], _12_[22], _12_[19], _12_[3] } = { _10_, _09_, _00_, _01_, _02_, _11_ };
  assign _13_[0] = _05_;
  assign { _14_[12], _14_[10], _14_[5] } = { _06_, _07_, _08_ };
  assign _16_[3:2] = { _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
