Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 18 16:16:43 2025
| Host         : DESKTOP-7OC3ATR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mac_timing_summary_routed.rpt -pb mac_timing_summary_routed.pb -rpx mac_timing_summary_routed.rpx -warn_on_violation
| Design       : mac
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.793        0.000                      0                  218        0.181        0.000                      0                  218        3.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.793        0.000                      0                  218        0.181        0.000                      0                  218        3.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[18]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 3.200ns (54.161%)  route 2.708ns (45.839%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.018 r  u_reg/tmp_reg[21]_i_1/O[0]
                         net (fo=2, routed)           0.797    10.815    u_reg/tmp[18]
    SLICE_X42Y41         FDRE                                         r  u_reg/tmp_reg[18]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  u_reg/tmp_reg[18]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.203    12.608    u_reg/tmp_reg[18]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[23]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 3.427ns (58.825%)  route 2.399ns (41.175%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  u_reg/tmp_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.897    u_reg/tmp_reg[21]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.245 r  u_reg/tmp_reg[25]_i_1/O[1]
                         net (fo=2, routed)           0.487    10.732    u_reg/tmp[23]
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[23]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[23]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.237    12.574    u_reg/tmp_reg[23]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[30]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 3.542ns (61.270%)  route 2.239ns (38.730%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  u_reg/tmp_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.897    u_reg/tmp_reg[21]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.011 r  u_reg/tmp_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.011    u_reg/tmp_reg[25]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.125 r  u_reg/tmp_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.125    u_reg/tmp_reg[29]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.360 r  u_reg/tmp_reg[30]_i_1/O[0]
                         net (fo=2, routed)           0.328    10.687    u_reg/tmp[30]
    SLICE_X42Y45         FDRE                                         r  u_reg/tmp_reg[30]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.579    12.393    u_reg/clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  u_reg/tmp_reg[30]_lopt_replica/C
                         clock pessimism              0.454    12.847    
                         clock uncertainty           -0.035    12.812    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)       -0.206    12.606    u_reg/tmp_reg[30]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[24]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 3.335ns (57.766%)  route 2.438ns (42.234%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  u_reg/tmp_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.897    u_reg/tmp_reg[21]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.153 r  u_reg/tmp_reg[25]_i_1/O[2]
                         net (fo=2, routed)           0.527    10.680    u_reg/tmp[24]
    SLICE_X42Y44         FDRE                                         r  u_reg/tmp_reg[24]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.579    12.393    u_reg/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  u_reg/tmp_reg[24]_lopt_replica/C
                         clock pessimism              0.454    12.847    
                         clock uncertainty           -0.035    12.812    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)       -0.209    12.603    u_reg/tmp_reg[24]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[22]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.314ns (58.058%)  route 2.394ns (41.942%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  u_reg/tmp_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.897    u_reg/tmp_reg[21]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.132 r  u_reg/tmp_reg[25]_i_1/O[0]
                         net (fo=2, routed)           0.483    10.614    u_reg/tmp[22]
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[22]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[22]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.236    12.575    u_reg/tmp_reg[22]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[19]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 3.313ns (58.145%)  route 2.385ns (41.855%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.131 r  u_reg/tmp_reg[21]_i_1/O[1]
                         net (fo=2, routed)           0.473    10.604    u_reg/tmp[19]
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[19]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[19]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.246    12.565    u_reg/tmp_reg[19]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[21]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 3.294ns (57.561%)  route 2.429ns (42.439%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.112 r  u_reg/tmp_reg[21]_i_1/O[3]
                         net (fo=2, routed)           0.517    10.629    u_reg/tmp[21]
    SLICE_X42Y42         FDRE                                         r  u_reg/tmp_reg[21]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X42Y42         FDRE                                         r  u_reg/tmp_reg[21]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X42Y42         FDRE (Setup_fdre_C_D)       -0.213    12.598    u_reg/tmp_reg[21]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[20]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 3.221ns (57.029%)  route 2.427ns (42.971%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.783 r  u_reg/tmp_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.783    u_reg/tmp_reg[17]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.039 r  u_reg/tmp_reg[21]_i_1/O[2]
                         net (fo=2, routed)           0.516    10.554    u_reg/tmp[20]
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[20]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  u_reg/tmp_reg[20]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.259    12.552    u_reg/tmp_reg[20]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[17]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 3.039ns (57.575%)  route 2.239ns (42.425%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.896     8.945    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.306     9.251 r  u_reg/tmp[17]_i_6/O
                         net (fo=1, routed)           0.000     9.251    u_reg/tmp[17]_i_6_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.857 r  u_reg/tmp_reg[17]_i_1/O[3]
                         net (fo=2, routed)           0.328    10.185    u_reg/tmp[17]
    SLICE_X42Y41         FDRE                                         r  u_reg/tmp_reg[17]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  u_reg/tmp_reg[17]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.210    12.601    u_reg/tmp_reg[17]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 u_mult/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_reg/tmp_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.922ns (55.682%)  route 2.326ns (44.318%))
  Logic Levels:           10  (CARRY4=9 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.052    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.153 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.753     4.906    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  u_mult/sum_reg[31]/Q
                         net (fo=37, routed)          1.015     6.378    u_mult/sum_reg[31]_0[14]
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.502 r  u_mult/tmp[17]_i_25/O
                         net (fo=1, routed)           0.000     6.502    u_mult/tmp[17]_i_25_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.052 r  u_mult/tmp_reg[17]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.052    u_mult/tmp_reg[17]_i_17_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  u_mult/tmp_reg[17]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.166    u_mult/tmp_reg[17]_i_12_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  u_mult/tmp_reg[17]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.280    u_mult/tmp_reg[17]_i_7_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  u_mult/tmp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.394    u_mult/tmp_reg[17]_i_2_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  u_mult/tmp_reg[21]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    u_mult/tmp_reg[21]_i_6_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  u_mult/tmp_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    u_mult/tmp_reg[25]_i_6_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  u_mult/tmp_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.736    u_mult/tmp_reg[29]_i_7_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  u_mult/tmp_reg[29]_i_2/O[3]
                         net (fo=33, routed)          0.837     8.886    u_reg/tmp_reg[27]_0[3]
    SLICE_X40Y41         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.795     9.681 r  u_reg/tmp_reg[17]_i_1/O[1]
                         net (fo=2, routed)           0.473    10.154    u_reg/tmp[15]
    SLICE_X42Y41         FDRE                                         r  u_reg/tmp_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.843     8.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.578    12.392    u_reg/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  u_reg/tmp_reg[15]_lopt_replica/C
                         clock pessimism              0.454    12.846    
                         clock uncertainty           -0.035    12.811    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)       -0.210    12.601    u_reg/tmp_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  2.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.448    u_mult/clk_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  u_mult/mt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_mult/mt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    u_mult/mt_reg_n_0_[15]
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.765 r  u_mult/mt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.765    u_mult/p_1_in[14]
    SLICE_X42Y35         FDRE                                         r  u_mult/mt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.964    u_mult/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  u_mult/mt_reg[14]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121     1.584    u_mult/mt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_mult/sum_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.450    u_mult/clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  u_mult/sum_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_mult/sum_reg[24]/Q
                         net (fo=11, routed)          0.109     1.700    u_mult/sum_reg[31]_0[7]
    SLICE_X36Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.745 r  u_mult/sum[23]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u_mult/sum[23]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  u_mult/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.967    u_mult/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  u_mult/sum_reg[23]/C
                         clock pessimism             -0.504     1.463    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.091     1.554    u_mult/sum_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_mult/sum_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.034%)  route 0.119ns (38.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.450    u_mult/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  u_mult/sum_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_mult/sum_reg[30]/Q
                         net (fo=7, routed)           0.119     1.709    u_mult/sum_reg[31]_0[13]
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.754 r  u_mult/sum[29]_i_1/O
                         net (fo=1, routed)           0.000     1.754    u_mult/sum[29]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  u_mult/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.967    u_mult/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  u_mult/sum_reg[29]/C
                         clock pessimism             -0.501     1.466    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     1.557    u_mult/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_mult/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ctrl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.824%)  route 0.140ns (40.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.447    u_mult/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  u_mult/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u_mult/ready_reg/Q
                         net (fo=3, routed)           0.140     1.751    u_ctrl/ready
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.796 r  u_ctrl/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_ctrl/FSM_sequential_state[0]_i_1_n_0
    SLICE_X40Y37         FDRE                                         r  u_ctrl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.965    u_ctrl/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  u_ctrl/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.481     1.484    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.091     1.575    u_ctrl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_mult/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ctrl/write_acc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.654%)  route 0.141ns (40.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.447    u_mult/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  u_mult/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u_mult/ready_reg/Q
                         net (fo=3, routed)           0.141     1.752    u_ctrl/ready
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.797 r  u_ctrl/write_acc/O
                         net (fo=1, routed)           0.000     1.797    u_ctrl/write_acc_n_0
    SLICE_X40Y37         FDRE                                         r  u_ctrl/write_acc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.965    u_ctrl/clk_IBUF_BUFG
    SLICE_X40Y37         FDRE                                         r  u_ctrl/write_acc_reg/C
                         clock pessimism             -0.481     1.484    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.092     1.576    u_ctrl/write_acc_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_mult/sum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.827%)  route 0.136ns (42.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.449    u_mult/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  u_mult/sum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  u_mult/sum_reg[20]/Q
                         net (fo=11, routed)          0.136     1.725    u_mult/sum_reg[31]_0[3]
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.770 r  u_mult/sum[19]_i_1/O
                         net (fo=1, routed)           0.000     1.770    u_mult/sum[19]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  u_mult/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     1.966    u_mult/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  u_mult/sum_reg[19]/C
                         clock pessimism             -0.517     1.449    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.091     1.540    u_mult/sum_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.448    u_mult/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  u_mult/mt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_mult/mt_reg[7]/Q
                         net (fo=1, routed)           0.135     1.747    u_mult/mt_reg_n_0_[7]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  u_mult/mt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    u_mult/p_1_in[6]
    SLICE_X43Y34         FDRE                                         r  u_mult/mt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.963    u_mult/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  u_mult/mt_reg[6]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092     1.553    u_mult/mt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_mult/mn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.323%)  route 0.184ns (49.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.592     1.450    u_mult/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  u_mult/mn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  u_mult/mn_reg[15]/Q
                         net (fo=3, routed)           0.184     1.774    u_mult/mn[15]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  u_mult/sum[31]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u_mult/sum[31]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     1.966    u_mult/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  u_mult/sum_reg[31]/C
                         clock pessimism             -0.481     1.485    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.091     1.576    u_mult/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_mult/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.448    u_mult/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  u_mult/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_mult/count_reg[1]/Q
                         net (fo=6, routed)           0.169     1.758    u_mult/count_reg__0[1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I2_O)        0.043     1.801 r  u_mult/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.801    u_mult/p_0_in[4]
    SLICE_X37Y39         FDRE                                         r  u_mult/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.965    u_mult/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  u_mult/count_reg[4]/C
                         clock pessimism             -0.517     1.448    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.107     1.555    u_mult/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_mult/mt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_mult/mt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.832    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.448    u_mult/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  u_mult/mt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_mult/mt_reg[14]/Q
                         net (fo=1, routed)           0.162     1.774    u_mult/mt_reg_n_0_[14]
    SLICE_X42Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.819 r  u_mult/mt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u_mult/p_1_in[13]
    SLICE_X42Y35         FDRE                                         r  u_mult/mt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.964    u_mult/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  u_mult/mt_reg[13]/C
                         clock pessimism             -0.516     1.448    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.121     1.569    u_mult/mt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y39    u_mult/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y39    u_mult/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    u_mult/mn_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y37    u_mult/mn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    u_mult/mn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    u_mult/mn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y37    u_mult/mn_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y37    u_mult/mn_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y37    u_mult/mn_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    u_mult/sum_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y40    u_mult/sum_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y41    u_reg/tmp_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    u_reg/tmp_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    u_reg/tmp_reg[18]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    u_reg/tmp_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    u_reg/tmp_reg[19]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    u_reg/tmp_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    u_reg/tmp_reg[20]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y42    u_reg/tmp_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    u_mult/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    u_mult/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    u_mult/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y39    u_mult/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    u_mult/mn_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    u_mult/mn_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    u_mult/mn_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y37    u_mult/mn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    u_mult/mn_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    u_mult/mn_reg[2]/C



