Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Mar 02 16:36:32 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   DIP1_IBUF
   DIP2_IBUF
   DIP3_IBUF
   INPUT1_MUX5_IBUF


