
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012fd4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002100  080131b8  080131b8  000231b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080152b8  080152b8  000301f4  2**0
                  CONTENTS
  4 .ARM          00000000  080152b8  080152b8  000301f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080152b8  080152b8  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080152b8  080152b8  000252b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080152bc  080152bc  000252bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080152c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043a0  200001f4  080154b4  000301f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004594  080154b4  00034594  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000233fc  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ed5  00000000  00000000  00053620  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001610  00000000  00000000  000584f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013e8  00000000  00000000  00059b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000293bb  00000000  00000000  0005aef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000154ad  00000000  00000000  000842ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2eaf  00000000  00000000  00099758  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016c607  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e58  00000000  00000000  0016c684  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801319c 	.word	0x0801319c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	0801319c 	.word	0x0801319c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000ce8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000cec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000cf0:	683a      	ldr	r2, [r7, #0]
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	691b      	ldr	r3, [r3, #16]
 8000cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d02:	683a      	ldr	r2, [r7, #0]
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	d002      	beq.n	8000d0e <LL_ADC_SetGainCompensation+0x36>
 8000d08:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d0c:	e000      	b.n	8000d10 <LL_ADC_SetGainCompensation+0x38>
 8000d0e:	2200      	movs	r2, #0
 8000d10:	431a      	orrs	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	611a      	str	r2, [r3, #16]
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d22:	b480      	push	{r7}
 8000d24:	b087      	sub	sp, #28
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	60f8      	str	r0, [r7, #12]
 8000d2a:	60b9      	str	r1, [r7, #8]
 8000d2c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	3330      	adds	r3, #48	; 0x30
 8000d32:	461a      	mov	r2, r3
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	0a1b      	lsrs	r3, r3, #8
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	f003 030c 	and.w	r3, r3, #12
 8000d3e:	4413      	add	r3, r2
 8000d40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	211f      	movs	r1, #31
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	43db      	mvns	r3, r3
 8000d54:	401a      	ands	r2, r3
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	0e9b      	lsrs	r3, r3, #26
 8000d5a:	f003 011f 	and.w	r1, r3, #31
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	f003 031f 	and.w	r3, r3, #31
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	431a      	orrs	r2, r3
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000d6e:	bf00      	nop
 8000d70:	371c      	adds	r7, #28
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b087      	sub	sp, #28
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	60b9      	str	r1, [r7, #8]
 8000d84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	3314      	adds	r3, #20
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	0e5b      	lsrs	r3, r3, #25
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	4413      	add	r3, r2
 8000d98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	0d1b      	lsrs	r3, r3, #20
 8000da2:	f003 031f 	and.w	r3, r3, #31
 8000da6:	2107      	movs	r1, #7
 8000da8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dac:	43db      	mvns	r3, r3
 8000dae:	401a      	ands	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	0d1b      	lsrs	r3, r3, #20
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	6879      	ldr	r1, [r7, #4]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000dc4:	bf00      	nop
 8000dc6:	371c      	adds	r7, #28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000de8:	43db      	mvns	r3, r3
 8000dea:	401a      	ands	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f003 0318 	and.w	r3, r3, #24
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000df4:	40d9      	lsrs	r1, r3
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	400b      	ands	r3, r1
 8000dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	0007ffff 	.word	0x0007ffff

08000e18 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	691b      	ldr	r3, [r3, #16]
 8000e26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e2a:	f023 0303 	bic.w	r3, r3, #3
 8000e2e:	683a      	ldr	r2, [r7, #0]
 8000e30:	431a      	orrs	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	611a      	str	r2, [r3, #16]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000e42:	b480      	push	{r7}
 8000e44:	b083      	sub	sp, #12
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000e52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	6093      	str	r3, [r2, #8]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e7a:	d101      	bne.n	8000e80 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e000      	b.n	8000e82 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000e80:	2300      	movs	r3, #0
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000e9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ea2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000eaa:	bf00      	nop
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000eca:	d101      	bne.n	8000ed0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e000      	b.n	8000ed2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b083      	sub	sp, #12
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000eee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ef2:	f043 0201 	orr.w	r2, r3, #1
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000efa:	bf00      	nop
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f16:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f1a:	f043 0202 	orr.w	r2, r3, #2
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <LL_ADC_IsEnabled+0x18>
 8000f42:	2301      	movs	r3, #1
 8000f44:	e000      	b.n	8000f48 <LL_ADC_IsEnabled+0x1a>
 8000f46:	2300      	movs	r3, #0
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000f66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000f70:	4313      	orrs	r3, r2
 8000f72:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000f96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f9a:	d101      	bne.n	8000fa0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e000      	b.n	8000fa2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000fbe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fc2:	f043 0204 	orr.w	r2, r3, #4
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe2:	b29b      	uxth	r3, r3
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b04      	cmp	r3, #4
 8001002:	d101      	bne.n	8001008 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001016:	b480      	push	{r7}
 8001018:	b083      	sub	sp, #12
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2204      	movs	r2, #4
 8001022:	601a      	str	r2, [r3, #0]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2208      	movs	r2, #8
 800103c:	601a      	str	r2, [r3, #0]
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001056:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001058:	4907      	ldr	r1, [pc, #28]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4313      	orrs	r3, r2
 800105e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001062:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800106a:	68fb      	ldr	r3, [r7, #12]
}
 800106c:	bf00      	nop
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	40021000 	.word	0x40021000

0800107c <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001082:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800108e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]
 8001098:	609a      	str	r2, [r3, #8]
 800109a:	60da      	str	r2, [r3, #12]
 800109c:	611a      	str	r2, [r3, #16]
 800109e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ae:	463b      	mov	r3, r7
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 80010be:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80010c2:	f7ff ffc3 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80010c6:	2001      	movs	r0, #1
 80010c8:	f7ff ffc0 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80010cc:	2301      	movs	r3, #1
 80010ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80010d0:	2303      	movs	r3, #3
 80010d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010d4:	2300      	movs	r3, #0
 80010d6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e0:	f00b f9c5 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80010e4:	2302      	movs	r3, #2
 80010e6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80010e8:	2303      	movs	r3, #3
 80010ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f0:	463b      	mov	r3, r7
 80010f2:	4619      	mov	r1, r3
 80010f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f8:	f00b f9b9 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80010fc:	2304      	movs	r3, #4
 80010fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001100:	2303      	movs	r3, #3
 8001102:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001108:	463b      	mov	r3, r7
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001110:	f00b f9ad 	bl	800c46e <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001114:	2300      	movs	r3, #0
 8001116:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001118:	2300      	movs	r3, #0
 800111a:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800111c:	2300      	movs	r3, #0
 800111e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001120:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800112a:	f00a ffe5 	bl	800c0f8 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 8001132:	2305      	movs	r3, #5
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001136:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800113c:	2300      	movs	r3, #0
 800113e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001140:	2300      	movs	r3, #0
 8001142:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001144:	2300      	movs	r3, #0
 8001146:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001148:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800114c:	4619      	mov	r1, r3
 800114e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001152:	f00a fff7 	bl	800c144 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 8001156:	2100      	movs	r1, #0
 8001158:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800115c:	f7ff fdbc 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001160:	2100      	movs	r1, #0
 8001162:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001166:	f7ff fe57 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 800116a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800116e:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001174:	f107 0318 	add.w	r3, r7, #24
 8001178:	4619      	mov	r1, r3
 800117a:	484a      	ldr	r0, [pc, #296]	; (80012a4 <MX_ADC1_Init+0x228>)
 800117c:	f00a ff58 	bl	800c030 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8001180:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001184:	f7ff fe5d 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001188:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800118c:	f7ff fe7f 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001190:	4b45      	ldr	r3, [pc, #276]	; (80012a8 <MX_ADC1_Init+0x22c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	099b      	lsrs	r3, r3, #6
 8001196:	4a45      	ldr	r2, [pc, #276]	; (80012ac <MX_ADC1_Init+0x230>)
 8001198:	fba2 2303 	umull	r2, r3, r2, r3
 800119c:	099a      	lsrs	r2, r3, #6
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	005b      	lsls	r3, r3, #1
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <MX_ADC1_Init+0x234>)
 80011aa:	fba3 2302 	umull	r2, r3, r3, r2
 80011ae:	08db      	lsrs	r3, r3, #3
 80011b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80011b2:	e002      	b.n	80011ba <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 80011b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011b6:	3b01      	subs	r3, #1
 80011b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80011ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d1f9      	bne.n	80011b4 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 80011c0:	4a3c      	ldr	r2, [pc, #240]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011c2:	2106      	movs	r1, #6
 80011c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011c8:	f7ff fdab 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80011cc:	2203      	movs	r2, #3
 80011ce:	4939      	ldr	r1, [pc, #228]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011d4:	f7ff fdd1 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80011d8:	227f      	movs	r2, #127	; 0x7f
 80011da:	4936      	ldr	r1, [pc, #216]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011dc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011e0:	f7ff fdf6 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 80011e4:	4a33      	ldr	r2, [pc, #204]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011e6:	210c      	movs	r1, #12
 80011e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011ec:	f7ff fd99 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80011f0:	2203      	movs	r2, #3
 80011f2:	4930      	ldr	r1, [pc, #192]	; (80012b4 <MX_ADC1_Init+0x238>)
 80011f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f8:	f7ff fdbf 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 80011fc:	227f      	movs	r2, #127	; 0x7f
 80011fe:	492d      	ldr	r1, [pc, #180]	; (80012b4 <MX_ADC1_Init+0x238>)
 8001200:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001204:	f7ff fde4 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001208:	4a2b      	ldr	r2, [pc, #172]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800120a:	2112      	movs	r1, #18
 800120c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001210:	f7ff fd87 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001214:	2203      	movs	r2, #3
 8001216:	4928      	ldr	r1, [pc, #160]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001218:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800121c:	f7ff fdad 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001220:	227f      	movs	r2, #127	; 0x7f
 8001222:	4925      	ldr	r1, [pc, #148]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001224:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001228:	f7ff fdd2 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 800122c:	4a22      	ldr	r2, [pc, #136]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800122e:	2118      	movs	r1, #24
 8001230:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001234:	f7ff fd75 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001238:	2203      	movs	r2, #3
 800123a:	491f      	ldr	r1, [pc, #124]	; (80012b8 <MX_ADC1_Init+0x23c>)
 800123c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001240:	f7ff fd9b 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	491c      	ldr	r1, [pc, #112]	; (80012b8 <MX_ADC1_Init+0x23c>)
 8001248:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800124c:	f7ff fdc0 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 8001250:	4a1a      	ldr	r2, [pc, #104]	; (80012bc <MX_ADC1_Init+0x240>)
 8001252:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001256:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800125a:	f7ff fd62 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 800125e:	2203      	movs	r2, #3
 8001260:	4916      	ldr	r1, [pc, #88]	; (80012bc <MX_ADC1_Init+0x240>)
 8001262:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001266:	f7ff fd88 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 800126a:	227f      	movs	r2, #127	; 0x7f
 800126c:	4913      	ldr	r1, [pc, #76]	; (80012bc <MX_ADC1_Init+0x240>)
 800126e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001272:	f7ff fdad 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <MX_ADC1_Init+0x240>)
 8001278:	f44f 7183 	mov.w	r1, #262	; 0x106
 800127c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001280:	f7ff fd4f 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001284:	2203      	movs	r2, #3
 8001286:	490d      	ldr	r1, [pc, #52]	; (80012bc <MX_ADC1_Init+0x240>)
 8001288:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800128c:	f7ff fd75 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001290:	227f      	movs	r2, #127	; 0x7f
 8001292:	490a      	ldr	r1, [pc, #40]	; (80012bc <MX_ADC1_Init+0x240>)
 8001294:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001298:	f7ff fd9a 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 800129c:	bf00      	nop
 800129e:	3750      	adds	r7, #80	; 0x50
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	50000300 	.word	0x50000300
 80012a8:	20000004 	.word	0x20000004
 80012ac:	053e2d63 	.word	0x053e2d63
 80012b0:	cccccccd 	.word	0xcccccccd
 80012b4:	08600004 	.word	0x08600004
 80012b8:	0c900008 	.word	0x0c900008
 80012bc:	04300002 	.word	0x04300002

080012c0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b094      	sub	sp, #80	; 0x50
 80012c4:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80012c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80012d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	60da      	str	r2, [r3, #12]
 80012e0:	611a      	str	r2, [r3, #16]
 80012e2:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80012e4:	f107 0318 	add.w	r3, r7, #24
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f2:	463b      	mov	r3, r7
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 8001302:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001306:	f7ff fea1 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800130a:	2002      	movs	r0, #2
 800130c:	f7ff fe9e 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001310:	2302      	movs	r3, #2
 8001312:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001314:	2303      	movs	r3, #3
 8001316:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	483a      	ldr	r0, [pc, #232]	; (800140c <MX_ADC3_Init+0x14c>)
 8001322:	f00b f8a4 	bl	800c46e <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001326:	2300      	movs	r3, #0
 8001328:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800132a:	2300      	movs	r3, #0
 800132c:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 8001332:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001336:	4619      	mov	r1, r3
 8001338:	4835      	ldr	r0, [pc, #212]	; (8001410 <MX_ADC3_Init+0x150>)
 800133a:	f00a fedd 	bl	800c0f8 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800133e:	2300      	movs	r3, #0
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8001342:	2301      	movs	r3, #1
 8001344:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001346:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800134a:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800134c:	2300      	movs	r3, #0
 800134e:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001350:	2300      	movs	r3, #0
 8001352:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001354:	2300      	movs	r3, #0
 8001356:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 8001358:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800135c:	4619      	mov	r1, r3
 800135e:	482c      	ldr	r0, [pc, #176]	; (8001410 <MX_ADC3_Init+0x150>)
 8001360:	f00a fef0 	bl	800c144 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 8001364:	2100      	movs	r1, #0
 8001366:	482a      	ldr	r0, [pc, #168]	; (8001410 <MX_ADC3_Init+0x150>)
 8001368:	f7ff fcb6 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 800136c:	2100      	movs	r1, #0
 800136e:	4828      	ldr	r0, [pc, #160]	; (8001410 <MX_ADC3_Init+0x150>)
 8001370:	f7ff fd52 	bl	8000e18 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV4;
 8001374:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001378:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 800137e:	f107 0318 	add.w	r3, r7, #24
 8001382:	4619      	mov	r1, r3
 8001384:	4823      	ldr	r0, [pc, #140]	; (8001414 <MX_ADC3_Init+0x154>)
 8001386:	f00a fe53 	bl	800c030 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 800138a:	4821      	ldr	r0, [pc, #132]	; (8001410 <MX_ADC3_Init+0x150>)
 800138c:	f7ff fd59 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 8001390:	481f      	ldr	r0, [pc, #124]	; (8001410 <MX_ADC3_Init+0x150>)
 8001392:	f7ff fd7c 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001396:	4b20      	ldr	r3, [pc, #128]	; (8001418 <MX_ADC3_Init+0x158>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	099b      	lsrs	r3, r3, #6
 800139c:	4a1f      	ldr	r2, [pc, #124]	; (800141c <MX_ADC3_Init+0x15c>)
 800139e:	fba2 2303 	umull	r2, r3, r2, r3
 80013a2:	099a      	lsrs	r2, r3, #6
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	461a      	mov	r2, r3
 80013ae:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <MX_ADC3_Init+0x160>)
 80013b0:	fba3 2302 	umull	r2, r3, r3, r2
 80013b4:	08db      	lsrs	r3, r3, #3
 80013b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013b8:	e002      	b.n	80013c0 <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 80013ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013bc:	3b01      	subs	r3, #1
 80013be:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 80013c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f9      	bne.n	80013ba <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80013c6:	4a17      	ldr	r2, [pc, #92]	; (8001424 <MX_ADC3_Init+0x164>)
 80013c8:	2106      	movs	r1, #6
 80013ca:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_ADC3_Init+0x150>)
 80013cc:	f7ff fca9 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80013d0:	2203      	movs	r2, #3
 80013d2:	4914      	ldr	r1, [pc, #80]	; (8001424 <MX_ADC3_Init+0x164>)
 80013d4:	480e      	ldr	r0, [pc, #56]	; (8001410 <MX_ADC3_Init+0x150>)
 80013d6:	f7ff fcd0 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80013da:	227f      	movs	r2, #127	; 0x7f
 80013dc:	4911      	ldr	r1, [pc, #68]	; (8001424 <MX_ADC3_Init+0x164>)
 80013de:	480c      	ldr	r0, [pc, #48]	; (8001410 <MX_ADC3_Init+0x150>)
 80013e0:	f7ff fcf6 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80013e4:	4a0f      	ldr	r2, [pc, #60]	; (8001424 <MX_ADC3_Init+0x164>)
 80013e6:	210c      	movs	r1, #12
 80013e8:	4809      	ldr	r0, [pc, #36]	; (8001410 <MX_ADC3_Init+0x150>)
 80013ea:	f7ff fc9a 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 80013ee:	2203      	movs	r2, #3
 80013f0:	490c      	ldr	r1, [pc, #48]	; (8001424 <MX_ADC3_Init+0x164>)
 80013f2:	4807      	ldr	r0, [pc, #28]	; (8001410 <MX_ADC3_Init+0x150>)
 80013f4:	f7ff fcc1 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80013f8:	227f      	movs	r2, #127	; 0x7f
 80013fa:	490a      	ldr	r1, [pc, #40]	; (8001424 <MX_ADC3_Init+0x164>)
 80013fc:	4804      	ldr	r0, [pc, #16]	; (8001410 <MX_ADC3_Init+0x150>)
 80013fe:	f7ff fce7 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001402:	bf00      	nop
 8001404:	3750      	adds	r7, #80	; 0x50
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	48000400 	.word	0x48000400
 8001410:	50000400 	.word	0x50000400
 8001414:	50000700 	.word	0x50000700
 8001418:	20000004 	.word	0x20000004
 800141c:	053e2d63 	.word	0x053e2d63
 8001420:	cccccccd 	.word	0xcccccccd
 8001424:	04300002 	.word	0x04300002

08001428 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b090      	sub	sp, #64	; 0x40
 800142c:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800142e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
 800144a:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
 800145a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800145c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001460:	f7ff fdf4 	bl	800104c <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001464:	2002      	movs	r0, #2
 8001466:	f7ff fdf1 	bl	800104c <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 800146a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800146e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001470:	2303      	movs	r3, #3
 8001472:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	463b      	mov	r3, r7
 800147a:	4619      	mov	r1, r3
 800147c:	482c      	ldr	r0, [pc, #176]	; (8001530 <MX_ADC4_Init+0x108>)
 800147e:	f00a fff6 	bl	800c46e <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001482:	2300      	movs	r3, #0
 8001484:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001486:	2300      	movs	r3, #0
 8001488:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800148a:	2300      	movs	r3, #0
 800148c:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 800148e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001492:	4619      	mov	r1, r3
 8001494:	4827      	ldr	r0, [pc, #156]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001496:	f00a fe2f 	bl	800c0f8 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800149a:	2300      	movs	r3, #0
 800149c:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4619      	mov	r1, r3
 80014b8:	481e      	ldr	r0, [pc, #120]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014ba:	f00a fe43 	bl	800c144 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 80014be:	2100      	movs	r1, #0
 80014c0:	481c      	ldr	r0, [pc, #112]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014c2:	f7ff fc09 	bl	8000cd8 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 80014c6:	2100      	movs	r1, #0
 80014c8:	481a      	ldr	r0, [pc, #104]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014ca:	f7ff fca5 	bl	8000e18 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 80014ce:	4819      	ldr	r0, [pc, #100]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014d0:	f7ff fcb7 	bl	8000e42 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 80014d4:	4817      	ldr	r0, [pc, #92]	; (8001534 <MX_ADC4_Init+0x10c>)
 80014d6:	f7ff fcda 	bl	8000e8e <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_ADC4_Init+0x110>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	099b      	lsrs	r3, r3, #6
 80014e0:	4a16      	ldr	r2, [pc, #88]	; (800153c <MX_ADC4_Init+0x114>)
 80014e2:	fba2 2303 	umull	r2, r3, r2, r3
 80014e6:	099a      	lsrs	r2, r3, #6
 80014e8:	4613      	mov	r3, r2
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b13      	ldr	r3, [pc, #76]	; (8001540 <MX_ADC4_Init+0x118>)
 80014f4:	fba3 2302 	umull	r2, r3, r3, r2
 80014f8:	08db      	lsrs	r3, r3, #3
 80014fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 80014fc:	e002      	b.n	8001504 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 80014fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001500:	3b01      	subs	r3, #1
 8001502:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f9      	bne.n	80014fe <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 800150a:	4a0e      	ldr	r2, [pc, #56]	; (8001544 <MX_ADC4_Init+0x11c>)
 800150c:	2106      	movs	r1, #6
 800150e:	4809      	ldr	r0, [pc, #36]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001510:	f7ff fc07 	bl	8000d22 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001514:	2203      	movs	r2, #3
 8001516:	490b      	ldr	r1, [pc, #44]	; (8001544 <MX_ADC4_Init+0x11c>)
 8001518:	4806      	ldr	r0, [pc, #24]	; (8001534 <MX_ADC4_Init+0x10c>)
 800151a:	f7ff fc2e 	bl	8000d7a <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800151e:	227f      	movs	r2, #127	; 0x7f
 8001520:	4908      	ldr	r1, [pc, #32]	; (8001544 <MX_ADC4_Init+0x11c>)
 8001522:	4804      	ldr	r0, [pc, #16]	; (8001534 <MX_ADC4_Init+0x10c>)
 8001524:	f7ff fc54 	bl	8000dd0 <LL_ADC_SetChannelSingleDiff>

}
 8001528:	bf00      	nop
 800152a:	3740      	adds	r7, #64	; 0x40
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	48000400 	.word	0x48000400
 8001534:	50000500 	.word	0x50000500
 8001538:	20000004 	.word	0x20000004
 800153c:	053e2d63 	.word	0x053e2d63
 8001540:	cccccccd 	.word	0xcccccccd
 8001544:	0c900008 	.word	0x0c900008

08001548 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 800154c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001550:	f7ff fc89 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d11f      	bne.n	800159a <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800155a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800155e:	f7ff fcaa 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 8001562:	4603      	mov	r3, r0
 8001564:	2b01      	cmp	r3, #1
 8001566:	d11a      	bne.n	800159e <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 8001568:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800156c:	f7ff fcdf 	bl	8000f2e <LL_ADC_IsEnabled>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 8001576:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800157a:	f7ff fcc4 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 800157e:	217f      	movs	r1, #127	; 0x7f
 8001580:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001584:	f7ff fce6 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 8001588:	bf00      	nop
 800158a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800158e:	f7ff fcfa 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d0f8      	beq.n	800158a <ADC1_Calibration+0x42>
 8001598:	e002      	b.n	80015a0 <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 800159a:	bf00      	nop
 800159c:	e000      	b.n	80015a0 <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800159e:	bf00      	nop
}
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80015a8:	4812      	ldr	r0, [pc, #72]	; (80015f4 <ADC3_Calibration+0x50>)
 80015aa:	f7ff fc5c 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d11a      	bne.n	80015ea <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80015b4:	480f      	ldr	r0, [pc, #60]	; (80015f4 <ADC3_Calibration+0x50>)
 80015b6:	f7ff fc7e 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d116      	bne.n	80015ee <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <ADC3_Calibration+0x50>)
 80015c2:	f7ff fcb4 	bl	8000f2e <LL_ADC_IsEnabled>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 80015cc:	4809      	ldr	r0, [pc, #36]	; (80015f4 <ADC3_Calibration+0x50>)
 80015ce:	f7ff fc9a 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 80015d2:	217f      	movs	r1, #127	; 0x7f
 80015d4:	4807      	ldr	r0, [pc, #28]	; (80015f4 <ADC3_Calibration+0x50>)
 80015d6:	f7ff fcbd 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 80015da:	bf00      	nop
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <ADC3_Calibration+0x50>)
 80015de:	f7ff fcd2 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d0f9      	beq.n	80015dc <ADC3_Calibration+0x38>
 80015e8:	e002      	b.n	80015f0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80015ea:	bf00      	nop
 80015ec:	e000      	b.n	80015f0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80015ee:	bf00      	nop
}
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	50000400 	.word	0x50000400

080015f8 <ADC4_Calibration>:

void ADC4_Calibration(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80015fc:	4812      	ldr	r0, [pc, #72]	; (8001648 <ADC4_Calibration+0x50>)
 80015fe:	f7ff fc32 	bl	8000e66 <LL_ADC_IsDeepPowerDownEnabled>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d11a      	bne.n	800163e <ADC4_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001608:	480f      	ldr	r0, [pc, #60]	; (8001648 <ADC4_Calibration+0x50>)
 800160a:	f7ff fc54 	bl	8000eb6 <LL_ADC_IsInternalRegulatorEnabled>
 800160e:	4603      	mov	r3, r0
 8001610:	2b01      	cmp	r3, #1
 8001612:	d116      	bne.n	8001642 <ADC4_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC4) != 0){
 8001614:	480c      	ldr	r0, [pc, #48]	; (8001648 <ADC4_Calibration+0x50>)
 8001616:	f7ff fc8a 	bl	8000f2e <LL_ADC_IsEnabled>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d002      	beq.n	8001626 <ADC4_Calibration+0x2e>
		LL_ADC_Disable(ADC4);
 8001620:	4809      	ldr	r0, [pc, #36]	; (8001648 <ADC4_Calibration+0x50>)
 8001622:	f7ff fc70 	bl	8000f06 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC4,LL_ADC_SINGLE_ENDED);
 8001626:	217f      	movs	r1, #127	; 0x7f
 8001628:	4807      	ldr	r0, [pc, #28]	; (8001648 <ADC4_Calibration+0x50>)
 800162a:	f7ff fc93 	bl	8000f54 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC4)==1);
 800162e:	bf00      	nop
 8001630:	4805      	ldr	r0, [pc, #20]	; (8001648 <ADC4_Calibration+0x50>)
 8001632:	f7ff fca8 	bl	8000f86 <LL_ADC_IsCalibrationOnGoing>
 8001636:	4603      	mov	r3, r0
 8001638:	2b01      	cmp	r3, #1
 800163a:	d0f9      	beq.n	8001630 <ADC4_Calibration+0x38>
 800163c:	e002      	b.n	8001644 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 800163e:	bf00      	nop
 8001640:	e000      	b.n	8001644 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001642:	bf00      	nop
}
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	50000500 	.word	0x50000500

0800164c <ADC4_Start>:

void ADC4_Start(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  ADC4_Calibration();
 8001650:	f7ff ffd2 	bl	80015f8 <ADC4_Calibration>
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <ADC4_Start+0x14>)
 8001656:	f7ff fc42 	bl	8000ede <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	50000500 	.word	0x50000500

08001664 <ADC3_Start>:

void ADC3_Start(void){
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 8001668:	f7ff ff9c 	bl	80015a4 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 800166c:	4802      	ldr	r0, [pc, #8]	; (8001678 <ADC3_Start+0x14>)
 800166e:	f7ff fc36 	bl	8000ede <LL_ADC_Enable>
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	50000400 	.word	0x50000400

0800167c <ADC1_Start>:

void ADC1_Start(void){
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 8001680:	f7ff ff62 	bl	8001548 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 8001684:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001688:	f7ff fc29 	bl	8000ede <LL_ADC_Enable>
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 8001694:	4809      	ldr	r0, [pc, #36]	; (80016bc <GetSensor_FL+0x2c>)
 8001696:	f7ff fc8a 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 800169a:	bf00      	nop
 800169c:	4807      	ldr	r0, [pc, #28]	; (80016bc <GetSensor_FL+0x2c>)
 800169e:	f7ff fca7 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0f9      	beq.n	800169c <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 80016a8:	4804      	ldr	r0, [pc, #16]	; (80016bc <GetSensor_FL+0x2c>)
 80016aa:	f7ff fcb4 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 80016ae:	4803      	ldr	r0, [pc, #12]	; (80016bc <GetSensor_FL+0x2c>)
 80016b0:	f7ff fc91 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 80016b4:	4603      	mov	r3, r0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	50000400 	.word	0x50000400

080016c0 <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 80016c4:	4802      	ldr	r0, [pc, #8]	; (80016d0 <ADC3_clearEOS+0x10>)
 80016c6:	f7ff fcb3 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	50000400 	.word	0x50000400

080016d4 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 80016d8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016dc:	f7ff fca8 	bl	8001030 <LL_ADC_ClearFlag_EOS>
}
 80016e0:	bf00      	nop
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80016e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016ec:	f7ff fc5f 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80016f0:	bf00      	nop
 80016f2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016f6:	f7ff fc7b 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f8      	beq.n	80016f2 <GetSensor_SL+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001700:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001704:	f7ff fc87 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001708:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800170c:	f7ff fc63 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001710:	4603      	mov	r3, r0
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}

08001716 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001716:	b580      	push	{r7, lr}
 8001718:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 800171a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800171e:	f7ff fc46 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001722:	bf00      	nop
 8001724:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001728:	f7ff fc62 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0f8      	beq.n	8001724 <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001732:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001736:	f7ff fc6e 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 800173a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800173e:	f7ff fc4a 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001742:	4603      	mov	r3, r0
}
 8001744:	4618      	mov	r0, r3
 8001746:	bd80      	pop	{r7, pc}

08001748 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 800174c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001750:	f7ff fc2d 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001754:	bf00      	nop
 8001756:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800175a:	f7ff fc49 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d0f8      	beq.n	8001756 <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001764:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001768:	f7ff fc55 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 800176c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001770:	f7ff fc31 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 8001774:	4603      	mov	r3, r0
}
 8001776:	4618      	mov	r0, r3
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <GetBatVal>:

uint16_t GetBatVal(void){
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 8001780:	4809      	ldr	r0, [pc, #36]	; (80017a8 <GetBatVal+0x2c>)
 8001782:	f7ff fc14 	bl	8000fae <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 8001786:	bf00      	nop
 8001788:	4807      	ldr	r0, [pc, #28]	; (80017a8 <GetBatVal+0x2c>)
 800178a:	f7ff fc31 	bl	8000ff0 <LL_ADC_IsActiveFlag_EOC>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0f9      	beq.n	8001788 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOC(ADC4);
 8001794:	4804      	ldr	r0, [pc, #16]	; (80017a8 <GetBatVal+0x2c>)
 8001796:	f7ff fc3e 	bl	8001016 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 800179a:	4803      	ldr	r0, [pc, #12]	; (80017a8 <GetBatVal+0x2c>)
 800179c:	f7ff fc1b 	bl	8000fd6 <LL_ADC_REG_ReadConversionData12>
 80017a0:	4603      	mov	r3, r0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	50000500 	.word	0x50000500

080017ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b04      	ldr	r3, [pc, #16]	; (80017c4 <__NVIC_GetPriorityGrouping+0x18>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	0a1b      	lsrs	r3, r3, #8
 80017b6:	f003 0307 	and.w	r3, r3, #7
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	db0b      	blt.n	80017f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	f003 021f 	and.w	r2, r3, #31
 80017e0:	4907      	ldr	r1, [pc, #28]	; (8001800 <__NVIC_EnableIRQ+0x38>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	095b      	lsrs	r3, r3, #5
 80017e8:	2001      	movs	r0, #1
 80017ea:	fa00 f202 	lsl.w	r2, r0, r2
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000e100 	.word	0xe000e100

08001804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	db0a      	blt.n	800182e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	b2da      	uxtb	r2, r3
 800181c:	490c      	ldr	r1, [pc, #48]	; (8001850 <__NVIC_SetPriority+0x4c>)
 800181e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	440b      	add	r3, r1
 8001828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182c:	e00a      	b.n	8001844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4908      	ldr	r1, [pc, #32]	; (8001854 <__NVIC_SetPriority+0x50>)
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	f003 030f 	and.w	r3, r3, #15
 800183a:	3b04      	subs	r3, #4
 800183c:	0112      	lsls	r2, r2, #4
 800183e:	b2d2      	uxtb	r2, r2
 8001840:	440b      	add	r3, r1
 8001842:	761a      	strb	r2, [r3, #24]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000e100 	.word	0xe000e100
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	; 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	401a      	ands	r2, r3
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a0:	f04f 31ff 	mov.w	r1, #4294967295
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	fa01 f303 	lsl.w	r3, r1, r3
 80018aa:	43d9      	mvns	r1, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	4313      	orrs	r3, r2
         );
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3724      	adds	r7, #36	; 0x24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
	...

080018c0 <LL_AHB1_GRP1_EnableClock>:
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80018c8:	4b08      	ldr	r3, [pc, #32]	; (80018ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80018ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018cc:	4907      	ldr	r1, [pc, #28]	; (80018ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80018d4:	4b05      	ldr	r3, [pc, #20]	; (80018ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80018d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4013      	ands	r3, r2
 80018dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018de:	68fb      	ldr	r3, [r7, #12]
}
 80018e0:	bf00      	nop
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	40021000 	.word	0x40021000

080018f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80018f4:	2004      	movs	r0, #4
 80018f6:	f7ff ffe3 	bl	80018c0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80018fa:	2001      	movs	r0, #1
 80018fc:	f7ff ffe0 	bl	80018c0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001900:	f7ff ff54 	bl	80017ac <__NVIC_GetPriorityGrouping>
 8001904:	4603      	mov	r3, r0
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f7ff ffa4 	bl	8001858 <NVIC_EncodePriority>
 8001910:	4603      	mov	r3, r0
 8001912:	4619      	mov	r1, r3
 8001914:	200b      	movs	r0, #11
 8001916:	f7ff ff75 	bl	8001804 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800191a:	200b      	movs	r0, #11
 800191c:	f7ff ff54 	bl	80017c8 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001920:	f7ff ff44 	bl	80017ac <__NVIC_GetPriorityGrouping>
 8001924:	4603      	mov	r3, r0
 8001926:	2200      	movs	r2, #0
 8001928:	2100      	movs	r1, #0
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff ff94 	bl	8001858 <NVIC_EncodePriority>
 8001930:	4603      	mov	r3, r0
 8001932:	4619      	mov	r1, r3
 8001934:	200c      	movs	r0, #12
 8001936:	f7ff ff65 	bl	8001804 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800193a:	200c      	movs	r0, #12
 800193c:	f7ff ff44 	bl	80017c8 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001940:	f7ff ff34 	bl	80017ac <__NVIC_GetPriorityGrouping>
 8001944:	4603      	mov	r3, r0
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ff84 	bl	8001858 <NVIC_EncodePriority>
 8001950:	4603      	mov	r3, r0
 8001952:	4619      	mov	r1, r3
 8001954:	200d      	movs	r0, #13
 8001956:	f7ff ff55 	bl	8001804 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800195a:	200d      	movs	r0, #13
 800195c:	f7ff ff34 	bl	80017c8 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001960:	f7ff ff24 	bl	80017ac <__NVIC_GetPriorityGrouping>
 8001964:	4603      	mov	r3, r0
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff ff74 	bl	8001858 <NVIC_EncodePriority>
 8001970:	4603      	mov	r3, r0
 8001972:	4619      	mov	r1, r3
 8001974:	200e      	movs	r0, #14
 8001976:	f7ff ff45 	bl	8001804 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800197a:	200e      	movs	r0, #14
 800197c:	f7ff ff24 	bl	80017c8 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001980:	f7ff ff14 	bl	80017ac <__NVIC_GetPriorityGrouping>
 8001984:	4603      	mov	r3, r0
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff ff64 	bl	8001858 <NVIC_EncodePriority>
 8001990:	4603      	mov	r3, r0
 8001992:	4619      	mov	r1, r3
 8001994:	200f      	movs	r0, #15
 8001996:	f7ff ff35 	bl	8001804 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800199a:	200f      	movs	r0, #15
 800199c:	f7ff ff14 	bl	80017c8 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019a0:	f7ff ff04 	bl	80017ac <__NVIC_GetPriorityGrouping>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff54 	bl	8001858 <NVIC_EncodePriority>
 80019b0:	4603      	mov	r3, r0
 80019b2:	4619      	mov	r1, r3
 80019b4:	2010      	movs	r0, #16
 80019b6:	f7ff ff25 	bl	8001804 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80019ba:	2010      	movs	r0, #16
 80019bc:	f7ff ff04 	bl	80017c8 <__NVIC_EnableIRQ>

}
 80019c0:	bf00      	nop
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <FLASH_Lock+0x1c>)
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	4a04      	ldr	r2, [pc, #16]	; (80019e0 <FLASH_Lock+0x1c>)
 80019ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80019d2:	6153      	str	r3, [r2, #20]
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	40022000 	.word	0x40022000

080019e4 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 80019e8:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <FLASH_Unlock+0x1c>)
 80019ea:	4a06      	ldr	r2, [pc, #24]	; (8001a04 <FLASH_Unlock+0x20>)
 80019ec:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 80019ee:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <FLASH_Unlock+0x1c>)
 80019f0:	4a05      	ldr	r2, [pc, #20]	; (8001a08 <FLASH_Unlock+0x24>)
 80019f2:	609a      	str	r2, [r3, #8]
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40022000 	.word	0x40022000
 8001a04:	45670123 	.word	0x45670123
 8001a08:	cdef89ab 	.word	0xcdef89ab

08001a0c <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001a10:	bf00      	nop
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <FLASH_WaitBusy+0x20>)
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a1e:	d0f8      	beq.n	8001a12 <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40022000 	.word	0x40022000

08001a30 <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001a3a:	f7ff ffe7 	bl	8001a0c <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <FLASH_Erase+0x64>)
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	4b14      	ldr	r3, [pc, #80]	; (8001a94 <FLASH_Erase+0x64>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001a48:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <FLASH_Erase+0x64>)
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	4b11      	ldr	r3, [pc, #68]	; (8001a94 <FLASH_Erase+0x64>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001a52:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <FLASH_Erase+0x64>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4a0f      	ldr	r2, [pc, #60]	; (8001a94 <FLASH_Erase+0x64>)
 8001a58:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a5c:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	; (8001a94 <FLASH_Erase+0x64>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	4a0c      	ldr	r2, [pc, #48]	; (8001a94 <FLASH_Erase+0x64>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001a6a:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <FLASH_Erase+0x64>)
 8001a6c:	695a      	ldr	r2, [r3, #20]
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	00db      	lsls	r3, r3, #3
 8001a72:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8001a76:	4907      	ldr	r1, [pc, #28]	; (8001a94 <FLASH_Erase+0x64>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001a7c:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <FLASH_Erase+0x64>)
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	4a04      	ldr	r2, [pc, #16]	; (8001a94 <FLASH_Erase+0x64>)
 8001a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a86:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001a88:	f7ff ffc0 	bl	8001a0c <FLASH_WaitBusy>
}
 8001a8c:	bf00      	nop
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40022000 	.word	0x40022000

08001a98 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001aa4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001aa8:	f04f 0300 	mov.w	r3, #0
 8001aac:	f04f 0400 	mov.w	r4, #0
 8001ab0:	0013      	movs	r3, r2
 8001ab2:	2400      	movs	r4, #0
 8001ab4:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001ab6:	f7ff ffa9 	bl	8001a0c <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001aba:	4b12      	ldr	r3, [pc, #72]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001abc:	691b      	ldr	r3, [r3, #16]
 8001abe:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001ace:	4b0d      	ldr	r3, [pc, #52]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	4a0c      	ldr	r2, [pc, #48]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	3304      	adds	r3, #4
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001aea:	f7ff ff8f 	bl	8001a0c <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001aee:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	4a04      	ldr	r2, [pc, #16]	; (8001b04 <FLASH_WriteByte+0x6c>)
 8001af4:	f023 0301 	bic.w	r3, r3, #1
 8001af8:	6153      	str	r3, [r2, #20]
}
 8001afa:	bf00      	nop
 8001afc:	371c      	adds	r7, #28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd90      	pop	{r4, r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40022000 	.word	0x40022000

08001b08 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001b08:	b590      	push	{r4, r7, lr}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
 8001b12:	603b      	str	r3, [r7, #0]
 8001b14:	4603      	mov	r3, r0
 8001b16:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001b18:	f7ff ff64 	bl	80019e4 <FLASH_Unlock>

	FLASH_Erase(page);
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff86 	bl	8001a30 <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	4623      	mov	r3, r4
 8001b2e:	68b8      	ldr	r0, [r7, #8]
 8001b30:	f7ff ffb2 	bl	8001a98 <FLASH_WriteByte>
		address+=8;
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	3308      	adds	r3, #8
 8001b38:	60bb      	str	r3, [r7, #8]
		data++;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	3308      	adds	r3, #8
 8001b3e:	607b      	str	r3, [r7, #4]
		size -=8;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	3b08      	subs	r3, #8
 8001b44:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1eb      	bne.n	8001b24 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001b4c:	f7ff ff3a 	bl	80019c4 <FLASH_Lock>
}
 8001b50:	bf00      	nop
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd90      	pop	{r4, r7, pc}

08001b58 <LL_AHB2_GRP1_EnableClock>:
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b60:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001b62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b64:	4907      	ldr	r1, [pc, #28]	; (8001b84 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b6c:	4b05      	ldr	r3, [pc, #20]	; (8001b84 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001b6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4013      	ands	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b76:	68fb      	ldr	r3, [r7, #12]
}
 8001b78:	bf00      	nop
 8001b7a:	3714      	adds	r7, #20
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	40021000 	.word	0x40021000

08001b88 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	691a      	ldr	r2, [r3, #16]
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d101      	bne.n	8001ba4 <LL_GPIO_IsInputPinSet+0x1c>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e000      	b.n	8001ba6 <LL_GPIO_IsInputPinSet+0x1e>
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b083      	sub	sp, #12
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
 8001bba:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	619a      	str	r2, [r3, #24]
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
 8001c00:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001c02:	2004      	movs	r0, #4
 8001c04:	f7ff ffa8 	bl	8001b58 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001c08:	2020      	movs	r0, #32
 8001c0a:	f7ff ffa5 	bl	8001b58 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f7ff ffa2 	bl	8001b58 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001c14:	2002      	movs	r0, #2
 8001c16:	f7ff ff9f 	bl	8001b58 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001c1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c1e:	48a5      	ldr	r0, [pc, #660]	; (8001eb4 <MX_GPIO_Init+0x2c8>)
 8001c20:	f7ff ffd5 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 8001c24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c28:	48a2      	ldr	r0, [pc, #648]	; (8001eb4 <MX_GPIO_Init+0x2c8>)
 8001c2a:	f7ff ffd0 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001c2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c32:	48a0      	ldr	r0, [pc, #640]	; (8001eb4 <MX_GPIO_Init+0x2c8>)
 8001c34:	f7ff ffcb 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001c38:	2101      	movs	r1, #1
 8001c3a:	489f      	ldr	r0, [pc, #636]	; (8001eb8 <MX_GPIO_Init+0x2cc>)
 8001c3c:	f7ff ffc7 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001c40:	2102      	movs	r1, #2
 8001c42:	489d      	ldr	r0, [pc, #628]	; (8001eb8 <MX_GPIO_Init+0x2cc>)
 8001c44:	f7ff ffc3 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001c48:	2108      	movs	r1, #8
 8001c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c4e:	f7ff ffbe 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 8001c52:	2110      	movs	r1, #16
 8001c54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c58:	f7ff ffb9 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001c5c:	2104      	movs	r1, #4
 8001c5e:	4897      	ldr	r0, [pc, #604]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001c60:	f7ff ffb5 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001c64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c68:	4894      	ldr	r0, [pc, #592]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001c6a:	f7ff ffb0 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001c6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c76:	f7ff ffaa 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001c7a:	2110      	movs	r1, #16
 8001c7c:	488f      	ldr	r0, [pc, #572]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001c7e:	f7ff ffa6 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001c82:	2140      	movs	r1, #64	; 0x40
 8001c84:	488d      	ldr	r0, [pc, #564]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001c86:	f7ff ffa2 	bl	8001bce <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	488b      	ldr	r0, [pc, #556]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001c8e:	f7ff ff90 	bl	8001bb2 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8001c92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c96:	4889      	ldr	r0, [pc, #548]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001c98:	f7ff ff8b 	bl	8001bb2 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8001c9c:	2180      	movs	r1, #128	; 0x80
 8001c9e:	4887      	ldr	r0, [pc, #540]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001ca0:	f7ff ff87 	bl	8001bb2 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 8001ca4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ca8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001caa:	2301      	movs	r3, #1
 8001cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 8001cba:	463b      	mov	r3, r7
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	487d      	ldr	r0, [pc, #500]	; (8001eb4 <MX_GPIO_Init+0x2c8>)
 8001cc0:	f00a fbd5 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 8001cc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cc8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 8001cda:	463b      	mov	r3, r7
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4875      	ldr	r0, [pc, #468]	; (8001eb4 <MX_GPIO_Init+0x2c8>)
 8001ce0:	f00a fbc5 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001ce4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ce8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001cea:	2301      	movs	r3, #1
 8001cec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001cfa:	463b      	mov	r3, r7
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	486d      	ldr	r0, [pc, #436]	; (8001eb4 <MX_GPIO_Init+0x2c8>)
 8001d00:	f00a fbb5 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001d04:	2301      	movs	r3, #1
 8001d06:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d14:	2300      	movs	r3, #0
 8001d16:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001d18:	463b      	mov	r3, r7
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4866      	ldr	r0, [pc, #408]	; (8001eb8 <MX_GPIO_Init+0x2cc>)
 8001d1e:	f00a fba6 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001d22:	2302      	movs	r3, #2
 8001d24:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d26:	2301      	movs	r3, #1
 8001d28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d32:	2300      	movs	r3, #0
 8001d34:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001d36:	463b      	mov	r3, r7
 8001d38:	4619      	mov	r1, r3
 8001d3a:	485f      	ldr	r0, [pc, #380]	; (8001eb8 <MX_GPIO_Init+0x2cc>)
 8001d3c:	f00a fb97 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001d40:	2308      	movs	r3, #8
 8001d42:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d44:	2301      	movs	r3, #1
 8001d46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d50:	2300      	movs	r3, #0
 8001d52:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 8001d54:	463b      	mov	r3, r7
 8001d56:	4619      	mov	r1, r3
 8001d58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d5c:	f00a fb87 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001d60:	2310      	movs	r3, #16
 8001d62:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d64:	2301      	movs	r3, #1
 8001d66:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 8001d74:	463b      	mov	r3, r7
 8001d76:	4619      	mov	r1, r3
 8001d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7c:	f00a fb77 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001d80:	2301      	movs	r3, #1
 8001d82:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d84:	2301      	movs	r3, #1
 8001d86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d90:	2300      	movs	r3, #0
 8001d92:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001d94:	463b      	mov	r3, r7
 8001d96:	4619      	mov	r1, r3
 8001d98:	4848      	ldr	r0, [pc, #288]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001d9a:	f00a fb68 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001d9e:	2304      	movs	r3, #4
 8001da0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001da2:	2301      	movs	r3, #1
 8001da4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001da6:	2300      	movs	r3, #0
 8001da8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001db2:	463b      	mov	r3, r7
 8001db4:	4619      	mov	r1, r3
 8001db6:	4841      	ldr	r0, [pc, #260]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001db8:	f00a fb59 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 8001dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dc0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 8001dd2:	463b      	mov	r3, r7
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4839      	ldr	r0, [pc, #228]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001dd8:	f00a fb49 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 8001ddc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001de0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001de2:	2301      	movs	r3, #1
 8001de4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001df2:	463b      	mov	r3, r7
 8001df4:	4619      	mov	r1, r3
 8001df6:	4831      	ldr	r0, [pc, #196]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001df8:	f00a fb39 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001dfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e00:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001e06:	2302      	movs	r3, #2
 8001e08:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001e0a:	463b      	mov	r3, r7
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e12:	f00a fb2c 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001e16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001e20:	2302      	movs	r3, #2
 8001e22:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001e24:	463b      	mov	r3, r7
 8001e26:	4619      	mov	r1, r3
 8001e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e2c:	f00a fb1f 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001e30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e34:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e36:	2301      	movs	r3, #1
 8001e38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001e46:	463b      	mov	r3, r7
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e4e:	f00a fb0e 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001e52:	2310      	movs	r3, #16
 8001e54:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e56:	2301      	movs	r3, #1
 8001e58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001e66:	463b      	mov	r3, r7
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4814      	ldr	r0, [pc, #80]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001e6c:	f00a faff 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001e70:	2340      	movs	r3, #64	; 0x40
 8001e72:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e74:	2301      	movs	r3, #1
 8001e76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e80:	2300      	movs	r3, #0
 8001e82:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001e84:	463b      	mov	r3, r7
 8001e86:	4619      	mov	r1, r3
 8001e88:	480c      	ldr	r0, [pc, #48]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001e8a:	f00a faf0 	bl	800c46e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001e8e:	2380      	movs	r3, #128	; 0x80
 8001e90:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e92:	2301      	movs	r3, #1
 8001e94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001ea2:	463b      	mov	r3, r7
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_GPIO_Init+0x2d0>)
 8001ea8:	f00a fae1 	bl	800c46e <LL_GPIO_Init>

}
 8001eac:	bf00      	nop
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	48000800 	.word	0x48000800
 8001eb8:	48001400 	.word	0x48001400
 8001ebc:	48000400 	.word	0x48000400

08001ec0 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d004      	beq.n	8001ede <SetLED+0x1e>
 8001ed4:	2104      	movs	r1, #4
 8001ed6:	4823      	ldr	r0, [pc, #140]	; (8001f64 <SetLED+0xa4>)
 8001ed8:	f7ff fe6b 	bl	8001bb2 <LL_GPIO_SetOutputPin>
 8001edc:	e003      	b.n	8001ee6 <SetLED+0x26>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001ede:	2104      	movs	r1, #4
 8001ee0:	4820      	ldr	r0, [pc, #128]	; (8001f64 <SetLED+0xa4>)
 8001ee2:	f7ff fe74 	bl	8001bce <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d004      	beq.n	8001efa <SetLED+0x3a>
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	481d      	ldr	r0, [pc, #116]	; (8001f68 <SetLED+0xa8>)
 8001ef4:	f7ff fe5d 	bl	8001bb2 <LL_GPIO_SetOutputPin>
 8001ef8:	e003      	b.n	8001f02 <SetLED+0x42>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001efa:	2102      	movs	r1, #2
 8001efc:	481a      	ldr	r0, [pc, #104]	; (8001f68 <SetLED+0xa8>)
 8001efe:	f7ff fe66 	bl	8001bce <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d004      	beq.n	8001f16 <SetLED+0x56>
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	4816      	ldr	r0, [pc, #88]	; (8001f68 <SetLED+0xa8>)
 8001f10:	f7ff fe4f 	bl	8001bb2 <LL_GPIO_SetOutputPin>
 8001f14:	e003      	b.n	8001f1e <SetLED+0x5e>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f16:	2101      	movs	r1, #1
 8001f18:	4813      	ldr	r0, [pc, #76]	; (8001f68 <SetLED+0xa8>)
 8001f1a:	f7ff fe58 	bl	8001bce <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <SetLED+0x74>
 8001f28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f2c:	480f      	ldr	r0, [pc, #60]	; (8001f6c <SetLED+0xac>)
 8001f2e:	f7ff fe40 	bl	8001bb2 <LL_GPIO_SetOutputPin>
 8001f32:	e004      	b.n	8001f3e <SetLED+0x7e>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f38:	480c      	ldr	r0, [pc, #48]	; (8001f6c <SetLED+0xac>)
 8001f3a:	f7ff fe48 	bl	8001bce <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	f003 0310 	and.w	r3, r3, #16
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d004      	beq.n	8001f52 <SetLED+0x92>
 8001f48:	2140      	movs	r1, #64	; 0x40
 8001f4a:	4806      	ldr	r0, [pc, #24]	; (8001f64 <SetLED+0xa4>)
 8001f4c:	f7ff fe31 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8001f50:	e003      	b.n	8001f5a <SetLED+0x9a>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001f52:	2140      	movs	r1, #64	; 0x40
 8001f54:	4803      	ldr	r0, [pc, #12]	; (8001f64 <SetLED+0xa4>)
 8001f56:	f7ff fe3a 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 8001f5a:	bf00      	nop
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	48000400 	.word	0x48000400
 8001f68:	48001400 	.word	0x48001400
 8001f6c:	48000800 	.word	0x48000800

08001f70 <SetBatLED>:

void SetBatLED(uint8_t data){
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d105      	bne.n	8001f8c <SetBatLED+0x1c>
 8001f80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f84:	4806      	ldr	r0, [pc, #24]	; (8001fa0 <SetBatLED+0x30>)
 8001f86:	f7ff fe14 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 8001f8a:	e004      	b.n	8001f96 <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8001f8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f90:	4803      	ldr	r0, [pc, #12]	; (8001fa0 <SetBatLED+0x30>)
 8001f92:	f7ff fe1c 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	48000400 	.word	0x48000400

08001fa4 <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 8001fa8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fb0:	f7ff fdea 	bl	8001b88 <LL_GPIO_IsInputPinSet>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	b25b      	sxtb	r3, r3
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 8001fc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fc8:	f7ff fdde 	bl	8001b88 <LL_GPIO_IsInputPinSet>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	b25b      	sxtb	r3, r3
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <Set_SenFL>:

void Set_SenFL(uint8_t data){
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d105      	bne.n	8001ff0 <Set_SenFL+0x1c>
 8001fe4:	2110      	movs	r1, #16
 8001fe6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fea:	f7ff fde2 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 8001fee:	e004      	b.n	8001ffa <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 8001ff0:	2110      	movs	r1, #16
 8001ff2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ff6:	f7ff fdea 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <Set_SenSL>:

void Set_SenSL(uint8_t data){
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 800200c:	79fb      	ldrb	r3, [r7, #7]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d105      	bne.n	800201e <Set_SenSL+0x1c>
 8002012:	2108      	movs	r1, #8
 8002014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002018:	f7ff fdcb 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 800201c:	e004      	b.n	8002028 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 800201e:	2108      	movs	r1, #8
 8002020:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002024:	f7ff fdd3 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <Set_SenSR>:

void Set_SenSR(uint8_t data){
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d105      	bne.n	800204c <Set_SenSR+0x1c>
 8002040:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002044:	4806      	ldr	r0, [pc, #24]	; (8002060 <Set_SenSR+0x30>)
 8002046:	f7ff fdb4 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 800204a:	e004      	b.n	8002056 <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 800204c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002050:	4803      	ldr	r0, [pc, #12]	; (8002060 <Set_SenSR+0x30>)
 8002052:	f7ff fdbc 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	48000800 	.word	0x48000800

08002064 <Set_SenFR>:

void Set_SenFR(uint8_t data){
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d105      	bne.n	8002080 <Set_SenFR+0x1c>
 8002074:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002078:	4806      	ldr	r0, [pc, #24]	; (8002094 <Set_SenFR+0x30>)
 800207a:	f7ff fd9a 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 800207e:	e004      	b.n	800208a <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002080:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002084:	4803      	ldr	r0, [pc, #12]	; (8002094 <Set_SenFR+0x30>)
 8002086:	f7ff fda2 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	48000800 	.word	0x48000800

08002098 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d106      	bne.n	80020b6 <Set_MOT0+0x1e>
 80020a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b0:	f7ff fd7f 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 80020b4:	e005      	b.n	80020c2 <Set_MOT0+0x2a>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80020b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020be:	f7ff fd86 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <Set_MOT1>:

void Set_MOT1(uint8_t data){
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80020d6:	79fb      	ldrb	r3, [r7, #7]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d104      	bne.n	80020e6 <Set_MOT1+0x1a>
 80020dc:	2110      	movs	r1, #16
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <Set_MOT1+0x2c>)
 80020e0:	f7ff fd67 	bl	8001bb2 <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 80020e4:	e003      	b.n	80020ee <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80020e6:	2110      	movs	r1, #16
 80020e8:	4803      	ldr	r0, [pc, #12]	; (80020f8 <Set_MOT1+0x2c>)
 80020ea:	f7ff fd70 	bl	8001bce <LL_GPIO_ResetOutputPin>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	48000400 	.word	0x48000400

080020fc <__NVIC_SetPriorityGrouping>:
{
 80020fc:	b480      	push	{r7}
 80020fe:	b085      	sub	sp, #20
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800210c:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002118:	4013      	ands	r3, r2
 800211a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800212c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800212e:	4a04      	ldr	r2, [pc, #16]	; (8002140 <__NVIC_SetPriorityGrouping+0x44>)
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	60d3      	str	r3, [r2, #12]
}
 8002134:	bf00      	nop
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <LL_RCC_HSI_Enable+0x1c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a04      	ldr	r2, [pc, #16]	; (8002160 <LL_RCC_HSI_Enable+0x1c>)
 800214e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002152:	6013      	str	r3, [r2, #0]
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000

08002164 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002168:	4b07      	ldr	r3, [pc, #28]	; (8002188 <LL_RCC_HSI_IsReady+0x24>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002170:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002174:	d101      	bne.n	800217a <LL_RCC_HSI_IsReady+0x16>
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <LL_RCC_HSI_IsReady+0x18>
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000

0800218c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002194:	4b07      	ldr	r3, [pc, #28]	; (80021b4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	061b      	lsls	r3, r3, #24
 80021a0:	4904      	ldr	r1, [pc, #16]	; (80021b4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	604b      	str	r3, [r1, #4]
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40021000 	.word	0x40021000

080021b8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80021c0:	4b06      	ldr	r3, [pc, #24]	; (80021dc <LL_RCC_SetSysClkSource+0x24>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f023 0203 	bic.w	r2, r3, #3
 80021c8:	4904      	ldr	r1, [pc, #16]	; (80021dc <LL_RCC_SetSysClkSource+0x24>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	608b      	str	r3, [r1, #8]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	40021000 	.word	0x40021000

080021e0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80021e4:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <LL_RCC_GetSysClkSource+0x18>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 030c 	and.w	r3, r3, #12
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	40021000 	.word	0x40021000

080021fc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <LL_RCC_SetAHBPrescaler+0x24>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800220c:	4904      	ldr	r1, [pc, #16]	; (8002220 <LL_RCC_SetAHBPrescaler+0x24>)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4313      	orrs	r3, r2
 8002212:	608b      	str	r3, [r1, #8]
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	40021000 	.word	0x40021000

08002224 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800222c:	4b06      	ldr	r3, [pc, #24]	; (8002248 <LL_RCC_SetAPB1Prescaler+0x24>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002234:	4904      	ldr	r1, [pc, #16]	; (8002248 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4313      	orrs	r3, r2
 800223a:	608b      	str	r3, [r1, #8]
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40021000 	.word	0x40021000

0800224c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800225c:	4904      	ldr	r1, [pc, #16]	; (8002270 <LL_RCC_SetAPB2Prescaler+0x24>)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4313      	orrs	r3, r2
 8002262:	608b      	str	r3, [r1, #8]
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	40021000 	.word	0x40021000

08002274 <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 800227c:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <LL_RCC_SetUSARTClockSource+0x30>)
 800227e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	0c1b      	lsrs	r3, r3, #16
 8002286:	43db      	mvns	r3, r3
 8002288:	401a      	ands	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	b29b      	uxth	r3, r3
 800228e:	4905      	ldr	r1, [pc, #20]	; (80022a4 <LL_RCC_SetUSARTClockSource+0x30>)
 8002290:	4313      	orrs	r3, r2
 8002292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	40021000 	.word	0x40021000

080022a8 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 80022b0:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <LL_RCC_SetADCClockSource+0x44>)
 80022b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	0c1b      	lsrs	r3, r3, #16
 80022ba:	f003 031f 	and.w	r3, r3, #31
 80022be:	2103      	movs	r1, #3
 80022c0:	fa01 f303 	lsl.w	r3, r1, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	401a      	ands	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	b2d9      	uxtb	r1, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	0c1b      	lsrs	r3, r3, #16
 80022d0:	f003 031f 	and.w	r3, r3, #31
 80022d4:	fa01 f303 	lsl.w	r3, r1, r3
 80022d8:	4904      	ldr	r1, [pc, #16]	; (80022ec <LL_RCC_SetADCClockSource+0x44>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	40021000 	.word	0x40021000

080022f0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <LL_RCC_PLL_Enable+0x1c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a04      	ldr	r2, [pc, #16]	; (800230c <LL_RCC_PLL_Enable+0x1c>)
 80022fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022fe:	6013      	str	r3, [r2, #0]
}
 8002300:	bf00      	nop
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40021000 	.word	0x40021000

08002310 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002314:	4b07      	ldr	r3, [pc, #28]	; (8002334 <LL_RCC_PLL_IsReady+0x24>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002320:	d101      	bne.n	8002326 <LL_RCC_PLL_IsReady+0x16>
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <LL_RCC_PLL_IsReady+0x18>
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000

08002338 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8002346:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800234c:	4013      	ands	r3, r2
 800234e:	68f9      	ldr	r1, [r7, #12]
 8002350:	68ba      	ldr	r2, [r7, #8]
 8002352:	4311      	orrs	r1, r2
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	0212      	lsls	r2, r2, #8
 8002358:	4311      	orrs	r1, r2
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	4904      	ldr	r1, [pc, #16]	; (8002370 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002360:	4313      	orrs	r3, r2
 8002362:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8002364:	bf00      	nop
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	40021000 	.word	0x40021000
 8002374:	f9ff800c 	.word	0xf9ff800c

08002378 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 800237c:	4b05      	ldr	r3, [pc, #20]	; (8002394 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	4a04      	ldr	r2, [pc, #16]	; (8002394 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002382:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002386:	60d3      	str	r3, [r2, #12]
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	40021000 	.word	0x40021000

08002398 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023a4:	4907      	ldr	r1, [pc, #28]	; (80023c4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80023ac:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <LL_APB1_GRP1_EnableClock+0x2c>)
 80023ae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4013      	ands	r3, r2
 80023b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023b6:	68fb      	ldr	r3, [r7, #12]
}
 80023b8:	bf00      	nop
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	40021000 	.word	0x40021000

080023c8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80023d0:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023d4:	4907      	ldr	r1, [pc, #28]	; (80023f4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4313      	orrs	r3, r2
 80023da:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023dc:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023de:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4013      	ands	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023e6:	68fb      	ldr	r3, [r7, #12]
}
 80023e8:	bf00      	nop
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	40021000 	.word	0x40021000

080023f8 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002400:	4b06      	ldr	r3, [pc, #24]	; (800241c <LL_FLASH_SetLatency+0x24>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f023 020f 	bic.w	r2, r3, #15
 8002408:	4904      	ldr	r1, [pc, #16]	; (800241c <LL_FLASH_SetLatency+0x24>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4313      	orrs	r3, r2
 800240e:	600b      	str	r3, [r1, #0]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40022000 	.word	0x40022000

08002420 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002424:	4b04      	ldr	r3, [pc, #16]	; (8002438 <LL_FLASH_GetLatency+0x18>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 030f 	and.w	r3, r3, #15
}
 800242c:	4618      	mov	r0, r3
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40022000 	.word	0x40022000

0800243c <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <LL_PWR_EnableRange1BoostMode+0x20>)
 8002442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002446:	4a05      	ldr	r2, [pc, #20]	; (800245c <LL_PWR_EnableRange1BoostMode+0x20>)
 8002448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800244c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40007000 	.word	0x40007000

08002460 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002464:	4b05      	ldr	r3, [pc, #20]	; (800247c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	4a04      	ldr	r2, [pc, #16]	; (800247c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800246a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800246e:	6093      	str	r3, [r2, #8]
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40007000 	.word	0x40007000

08002480 <LL_PWR_SetPVDLevel>:
  *         @arg @ref LL_PWR_PVDLEVEL_6
  *         @arg @ref LL_PWR_PVDLEVEL_7
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel);
 8002488:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <LL_PWR_SetPVDLevel+0x24>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f023 020e 	bic.w	r2, r3, #14
 8002490:	4904      	ldr	r1, [pc, #16]	; (80024a4 <LL_PWR_SetPVDLevel+0x24>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	40007000 	.word	0x40007000

080024a8 <LL_PWR_EnablePVD>:
  * @brief  Enable Power Voltage Detector
  * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnablePVD(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <LL_PWR_EnablePVD+0x1c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	4a04      	ldr	r2, [pc, #16]	; (80024c4 <LL_PWR_EnablePVD+0x1c>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6053      	str	r3, [r2, #4]
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40007000 	.word	0x40007000

080024c8 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f002 fff9 	bl	80054cc <USART_TransmitByte>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout,NULL);
 80024e8:	4b38      	ldr	r3, [pc, #224]	; (80025cc <main+0xe8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f00c f8bd 	bl	800e670 <setbuf>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80024f6:	2001      	movs	r0, #1
 80024f8:	f7ff ff66 	bl	80023c8 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80024fc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002500:	f7ff ff4a 	bl	8002398 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002504:	2003      	movs	r0, #3
 8002506:	f7ff fdf9 	bl	80020fc <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** PVD Configuration
  */
  LL_PWR_SetPVDLevel(LL_PWR_PVDLEVEL_0);
 800250a:	2000      	movs	r0, #0
 800250c:	f7ff ffb8 	bl	8002480 <LL_PWR_SetPVDLevel>
  /** Enable the PVD Output
  */
  LL_PWR_EnablePVD();
 8002510:	f7ff ffca 	bl	80024a8 <LL_PWR_EnablePVD>
  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 8002514:	f7ff ffa4 	bl	8002460 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002518:	f000 f85c 	bl	80025d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800251c:	f7ff fb66 	bl	8001bec <MX_GPIO_Init>
  MX_DMA_Init();
 8002520:	f7ff f9e6 	bl	80018f0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002524:	f002 ff06 	bl	8005334 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002528:	f001 fa40 	bl	80039ac <MX_SPI2_Init>
  MX_ADC1_Init();
 800252c:	f7fe fda6 	bl	800107c <MX_ADC1_Init>
  MX_ADC3_Init();
 8002530:	f7fe fec6 	bl	80012c0 <MX_ADC3_Init>
  MX_SPI1_Init();
 8002534:	f001 f96e 	bl	8003814 <MX_SPI1_Init>
  MX_ADC4_Init();
 8002538:	f7fe ff76 	bl	8001428 <MX_ADC4_Init>
  MX_TIM2_Init();
 800253c:	f002 f9dc 	bl	80048f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002540:	f002 fa4a 	bl	80049d8 <MX_TIM3_Init>
  MX_TIM1_Init();
 8002544:	f002 f980 	bl	8004848 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002548:	f002 fab2 	bl	8004ab0 <MX_TIM4_Init>
  MX_TIM5_Init();
 800254c:	f002 faee 	bl	8004b2c <MX_TIM5_Init>
  MX_TIM6_Init();
 8002550:	f002 fb2a 	bl	8004ba8 <MX_TIM6_Init>
  MX_TIM8_Init();
 8002554:	f002 fb62 	bl	8004c1c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_init();
 8002558:	f005 fa3a 	bl	80079d0 <HAL_init>
  
  SetLED(0x0E);
 800255c:	200e      	movs	r0, #14
 800255e:	f7ff fcaf 	bl	8001ec0 <SetLED>
  LL_mDelay(200);
 8002562:	20c8      	movs	r0, #200	; 0xc8
 8002564:	f00b f956 	bl	800d814 <LL_mDelay>
  SetLED(0x00);
 8002568:	2000      	movs	r0, #0
 800256a:	f7ff fca9 	bl	8001ec0 <SetLED>
  LL_mDelay(200);
 800256e:	20c8      	movs	r0, #200	; 0xc8
 8002570:	f00b f950 	bl	800d814 <LL_mDelay>
  SetLED(0x0E);
 8002574:	200e      	movs	r0, #14
 8002576:	f7ff fca3 	bl	8001ec0 <SetLED>
  LL_mDelay(200);
 800257a:	20c8      	movs	r0, #200	; 0xc8
 800257c:	f00b f94a 	bl	800d814 <LL_mDelay>
  SetLED(0x00);
 8002580:	2000      	movs	r0, #0
 8002582:	f7ff fc9d 	bl	8001ec0 <SetLED>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 8002586:	f7ff fd19 	bl	8001fbc <SW_IsOn_1>
 800258a:	4603      	mov	r3, r0
 800258c:	2b01      	cmp	r3, #1
 800258e:	d108      	bne.n	80025a2 <main+0xbe>
		MODE_inc();								// 1
 8002590:	f005 faa2 	bl	8007ad8 <MODE_inc>
		LL_mDelay(200);			// SW????
 8002594:	20c8      	movs	r0, #200	; 0xc8
 8002596:	f00b f93d 	bl	800d814 <LL_mDelay>
		printf("mode selecting\r\n");
 800259a:	480d      	ldr	r0, [pc, #52]	; (80025d0 <main+0xec>)
 800259c:	f00c f860 	bl	800e660 <puts>
 80025a0:	e00e      	b.n	80025c0 <main+0xdc>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 80025a2:	f7ff fcff 	bl	8001fa4 <SW_IsOn_0>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d004      	beq.n	80025b6 <main+0xd2>
 80025ac:	f005 fce0 	bl	8007f70 <MODE_CheckExe>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d004      	beq.n	80025c0 <main+0xdc>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// ?
 80025b6:	f005 fb45 	bl	8007c44 <MODE_exe>
		LL_mDelay(200);			// SW????
 80025ba:	20c8      	movs	r0, #200	; 0xc8
 80025bc:	f00b f92a 	bl	800d814 <LL_mDelay>
	}
    LL_mDelay(100);
 80025c0:	2064      	movs	r0, #100	; 0x64
 80025c2:	f00b f927 	bl	800d814 <LL_mDelay>
  Get_Sen_Nowdata();
 80025c6:	f007 ff23 	bl	800a410 <Get_Sen_Nowdata>
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 80025ca:	e7dc      	b.n	8002586 <main+0xa2>
 80025cc:	20000020 	.word	0x20000020
 80025d0:	080131b8 	.word	0x080131b8

080025d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 80025d8:	2004      	movs	r0, #4
 80025da:	f7ff ff0d 	bl	80023f8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 80025de:	bf00      	nop
 80025e0:	f7ff ff1e 	bl	8002420 <LL_FLASH_GetLatency>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d1fa      	bne.n	80025e0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 80025ea:	f7ff ff27 	bl	800243c <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 80025ee:	f7ff fda9 	bl	8002144 <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80025f2:	bf00      	nop
 80025f4:	f7ff fdb6 	bl	8002164 <LL_RCC_HSI_IsReady>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d1fa      	bne.n	80025f4 <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 80025fe:	2040      	movs	r0, #64	; 0x40
 8002600:	f7ff fdc4 	bl	800218c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 8002604:	2300      	movs	r3, #0
 8002606:	2255      	movs	r2, #85	; 0x55
 8002608:	2130      	movs	r1, #48	; 0x30
 800260a:	2002      	movs	r0, #2
 800260c:	f7ff fe94 	bl	8002338 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 8002610:	f7ff feb2 	bl	8002378 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8002614:	f7ff fe6c 	bl	80022f0 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8002618:	bf00      	nop
 800261a:	f7ff fe79 	bl	8002310 <LL_RCC_PLL_IsReady>
 800261e:	4603      	mov	r3, r0
 8002620:	2b01      	cmp	r3, #1
 8002622:	d1fa      	bne.n	800261a <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8002624:	2003      	movs	r0, #3
 8002626:	f7ff fdc7 	bl	80021b8 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 800262a:	2080      	movs	r0, #128	; 0x80
 800262c:	f7ff fde6 	bl	80021fc <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002630:	bf00      	nop
 8002632:	f7ff fdd5 	bl	80021e0 <LL_RCC_GetSysClkSource>
 8002636:	4603      	mov	r3, r0
 8002638:	2b0c      	cmp	r3, #12
 800263a:	d1fa      	bne.n	8002632 <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800263c:	4b17      	ldr	r3, [pc, #92]	; (800269c <SystemClock_Config+0xc8>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	4a16      	ldr	r2, [pc, #88]	; (800269c <SystemClock_Config+0xc8>)
 8002642:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002646:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002648:	4b15      	ldr	r3, [pc, #84]	; (80026a0 <SystemClock_Config+0xcc>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a14      	ldr	r2, [pc, #80]	; (80026a0 <SystemClock_Config+0xcc>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <SystemClock_Config+0xcc>)
 8002656:	2200      	movs	r2, #0
 8002658:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 800265a:	bf00      	nop
 800265c:	4b10      	ldr	r3, [pc, #64]	; (80026a0 <SystemClock_Config+0xcc>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	2b63      	cmp	r3, #99	; 0x63
 8002662:	d9fb      	bls.n	800265c <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002664:	2000      	movs	r0, #0
 8002666:	f7ff fdc9 	bl	80021fc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800266a:	2000      	movs	r0, #0
 800266c:	f7ff fdda 	bl	8002224 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002670:	2000      	movs	r0, #0
 8002672:	f7ff fdeb 	bl	800224c <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 8002676:	480b      	ldr	r0, [pc, #44]	; (80026a4 <SystemClock_Config+0xd0>)
 8002678:	f00b f8be 	bl	800d7f8 <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 800267c:	4809      	ldr	r0, [pc, #36]	; (80026a4 <SystemClock_Config+0xd0>)
 800267e:	f00b f8ef 	bl	800d860 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8002682:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8002686:	f7ff fdf5 	bl	8002274 <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 800268a:	4807      	ldr	r0, [pc, #28]	; (80026a8 <SystemClock_Config+0xd4>)
 800268c:	f7ff fe0c 	bl	80022a8 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 8002690:	4806      	ldr	r0, [pc, #24]	; (80026ac <SystemClock_Config+0xd8>)
 8002692:	f7ff fe09 	bl	80022a8 <LL_RCC_SetADCClockSource>
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	e000edf0 	.word	0xe000edf0
 80026a0:	e0001000 	.word	0xe0001000
 80026a4:	0a21fe80 	.word	0x0a21fe80
 80026a8:	001c0002 	.word	0x001c0002
 80026ac:	001e0002 	.word	0x001e0002

080026b0 <PARAM_setSpeedType>:
			{ 0.01,		0.2,	0,		0,		0.3,	0.03,	0,		0.1,	0,		1.3,		0.13,		0,			0.5,		0.5,		0.1,	0.03,	},	// PARAM_EXIT_SURA
		}
	};

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	460a      	mov	r2, r1
 80026ba:	71fb      	strb	r3, [r7, #7]
 80026bc:	4613      	mov	r3, r2
 80026be:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	2b16      	cmp	r3, #22
 80026c4:	d007      	beq.n	80026d6 <PARAM_setSpeedType+0x26>
 80026c6:	2b17      	cmp	r3, #23
 80026c8:	d009      	beq.n	80026de <PARAM_setSpeedType+0x2e>
 80026ca:	2b15      	cmp	r3, #21
 80026cc:	d10b      	bne.n	80026e6 <PARAM_setSpeedType+0x36>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 80026ce:	4a0a      	ldr	r2, [pc, #40]	; (80026f8 <PARAM_setSpeedType+0x48>)
 80026d0:	79bb      	ldrb	r3, [r7, #6]
 80026d2:	7013      	strb	r3, [r2, #0]
			break;
 80026d4:	e00b      	b.n	80026ee <PARAM_setSpeedType+0x3e>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 80026d6:	4a09      	ldr	r2, [pc, #36]	; (80026fc <PARAM_setSpeedType+0x4c>)
 80026d8:	79bb      	ldrb	r3, [r7, #6]
 80026da:	7013      	strb	r3, [r2, #0]
			break;
 80026dc:	e007      	b.n	80026ee <PARAM_setSpeedType+0x3e>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 80026de:	4a08      	ldr	r2, [pc, #32]	; (8002700 <PARAM_setSpeedType+0x50>)
 80026e0:	79bb      	ldrb	r3, [r7, #6]
 80026e2:	7013      	strb	r3, [r2, #0]
			break;
 80026e4:	e003      	b.n	80026ee <PARAM_setSpeedType+0x3e>
			
		default:
			printf("xp[^^Cv \n\r");
 80026e6:	4807      	ldr	r0, [pc, #28]	; (8002704 <PARAM_setSpeedType+0x54>)
 80026e8:	f00b ff46 	bl	800e578 <iprintf>
			break;
 80026ec:	bf00      	nop
	}
}
 80026ee:	bf00      	nop
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000000 	.word	0x20000000
 80026fc:	20000001 	.word	0x20000001
 8002700:	20000002 	.word	0x20000002
 8002704:	080131c8 	.word	0x080131c8

08002708 <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	3b01      	subs	r3, #1
 8002716:	2b16      	cmp	r3, #22
 8002718:	d845      	bhi.n	80027a6 <PARAM_getSpeed+0x9e>
 800271a:	a201      	add	r2, pc, #4	; (adr r2, 8002720 <PARAM_getSpeed+0x18>)
 800271c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002720:	0800277d 	.word	0x0800277d
 8002724:	0800277d 	.word	0x0800277d
 8002728:	0800277d 	.word	0x0800277d
 800272c:	0800277d 	.word	0x0800277d
 8002730:	0800277d 	.word	0x0800277d
 8002734:	0800277d 	.word	0x0800277d
 8002738:	0800277d 	.word	0x0800277d
 800273c:	080027a7 	.word	0x080027a7
 8002740:	080027a7 	.word	0x080027a7
 8002744:	0800278b 	.word	0x0800278b
 8002748:	0800278b 	.word	0x0800278b
 800274c:	0800278b 	.word	0x0800278b
 8002750:	080027a7 	.word	0x080027a7
 8002754:	080027a7 	.word	0x080027a7
 8002758:	08002799 	.word	0x08002799
 800275c:	08002799 	.word	0x08002799
 8002760:	08002799 	.word	0x08002799
 8002764:	08002799 	.word	0x08002799
 8002768:	08002799 	.word	0x08002799
 800276c:	080027a7 	.word	0x080027a7
 8002770:	0800277d 	.word	0x0800277d
 8002774:	0800278b 	.word	0x0800278b
 8002778:	08002799 	.word	0x08002799
//		case PARAM_BACK_DEC:											// (i)
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StSpeedData[en_Speed_st];
 800277c:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <PARAM_getSpeed+0xbc>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	4a11      	ldr	r2, [pc, #68]	; (80027c8 <PARAM_getSpeed+0xc0>)
 8002784:	4413      	add	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
			break;
 8002788:	e017      	b.n	80027ba <PARAM_getSpeed+0xb2>
			
		case PARAM_TRUN:												// 
		case PARAM_ACC_TRUN:											// (nM)
		case PARAM_CONST_TRUN:											// (nM)
		case PARAM_DEC_TRUN:											// (nM)
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 800278a:	4b10      	ldr	r3, [pc, #64]	; (80027cc <PARAM_getSpeed+0xc4>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	4a0f      	ldr	r2, [pc, #60]	; (80027d0 <PARAM_getSpeed+0xc8>)
 8002792:	4413      	add	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
			break;
 8002796:	e010      	b.n	80027ba <PARAM_getSpeed+0xb2>
		case PARAM_ENTRY_SURA:											// X[OOi(X[)
		case PARAM_ACC_SURA:											// (X[)
		case PARAM_CONST_SURA:											// (X[)
		case PARAM_DEC_SURA:											// (X[)
		case PARAM_EXIT_SURA:											// X[Oi(X[)
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 8002798:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <PARAM_getSpeed+0xcc>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	4a0e      	ldr	r2, [pc, #56]	; (80027d8 <PARAM_getSpeed+0xd0>)
 80027a0:	4413      	add	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]
			break;
 80027a4:	e009      	b.n	80027ba <PARAM_getSpeed+0xb2>

		default:														// ErrAEEEijhj
			printf("x^Cv \n\r");
 80027a6:	480d      	ldr	r0, [pc, #52]	; (80027dc <PARAM_getSpeed+0xd4>)
 80027a8:	f00b fee6 	bl	800e578 <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80027ac:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <PARAM_getSpeed+0xcc>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	011b      	lsls	r3, r3, #4
 80027b2:	4a09      	ldr	r2, [pc, #36]	; (80027d8 <PARAM_getSpeed+0xd0>)
 80027b4:	4413      	add	r3, r2
 80027b6:	60fb      	str	r3, [r7, #12]
			break;
 80027b8:	bf00      	nop
	}
	
	return p_adr;
 80027ba:	68fb      	ldr	r3, [r7, #12]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	20000000 	.word	0x20000000
 80027c8:	080135d8 	.word	0x080135d8
 80027cc:	20000001 	.word	0x20000001
 80027d0:	08013628 	.word	0x08013628
 80027d4:	20000002 	.word	0x20000002
 80027d8:	08013678 	.word	0x08013678
 80027dc:	08013228 	.word	0x08013228

080027e0 <PARAM_getGain>:

const stGAIN* PARAM_getGain( enPARAM_MODE en_mode )
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
	const stGAIN* p_adr;
	
	switch( en_mode ){
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	2b12      	cmp	r3, #18
 80027f0:	d850      	bhi.n	8002894 <PARAM_getGain+0xb4>
 80027f2:	a201      	add	r2, pc, #4	; (adr r2, 80027f8 <PARAM_getGain+0x18>)
 80027f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f8:	08002845 	.word	0x08002845
 80027fc:	08002845 	.word	0x08002845
 8002800:	08002845 	.word	0x08002845
 8002804:	08002845 	.word	0x08002845
 8002808:	08002845 	.word	0x08002845
 800280c:	08002845 	.word	0x08002845
 8002810:	08002845 	.word	0x08002845
 8002814:	08002895 	.word	0x08002895
 8002818:	08002895 	.word	0x08002895
 800281c:	0800285d 	.word	0x0800285d
 8002820:	0800285d 	.word	0x0800285d
 8002824:	0800285d 	.word	0x0800285d
 8002828:	08002895 	.word	0x08002895
 800282c:	08002895 	.word	0x08002895
 8002830:	08002875 	.word	0x08002875
 8002834:	08002875 	.word	0x08002875
 8002838:	08002875 	.word	0x08002875
 800283c:	08002875 	.word	0x08002875
 8002840:	08002875 	.word	0x08002875
//		case PARAM_BACK_DEC:											// (i)
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StGainData[en_Speed_st][GET_INDEX_ST( en_mode )];
 8002844:	4b1f      	ldr	r3, [pc, #124]	; (80028c4 <PARAM_getGain+0xe4>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	461a      	mov	r2, r3
 800284a:	79fb      	ldrb	r3, [r7, #7]
 800284c:	3b01      	subs	r3, #1
 800284e:	00d2      	lsls	r2, r2, #3
 8002850:	4413      	add	r3, r2
 8002852:	019b      	lsls	r3, r3, #6
 8002854:	4a1c      	ldr	r2, [pc, #112]	; (80028c8 <PARAM_getGain+0xe8>)
 8002856:	4413      	add	r3, r2
 8002858:	60fb      	str	r3, [r7, #12]
			break;
 800285a:	e02e      	b.n	80028ba <PARAM_getGain+0xda>
			
		case PARAM_ACC_TRUN:											// (nM)
		case PARAM_CONST_TRUN:											// (nM)
		case PARAM_DEC_TRUN:											// (nM)
			p_adr = &f_TurnGainData[en_Speed_trun][GET_INDEX_TRUN( en_mode )];
 800285c:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <PARAM_getGain+0xec>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	461a      	mov	r2, r3
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	3b0a      	subs	r3, #10
 8002866:	0092      	lsls	r2, r2, #2
 8002868:	4413      	add	r3, r2
 800286a:	019b      	lsls	r3, r3, #6
 800286c:	4a18      	ldr	r2, [pc, #96]	; (80028d0 <PARAM_getGain+0xf0>)
 800286e:	4413      	add	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
			break;
 8002872:	e022      	b.n	80028ba <PARAM_getGain+0xda>
		case PARAM_ENTRY_SURA:											// X[OOi(X[)
		case PARAM_ACC_SURA:											// (X[)
		case PARAM_CONST_SURA:											// (X[)
		case PARAM_DEC_SURA:											// (X[)
		case PARAM_EXIT_SURA:											// X[Oi(X[)
			p_adr = &f_SlaGainData[en_Speed_sla][GET_INDEX_SLA( en_mode )];
 8002874:	4b17      	ldr	r3, [pc, #92]	; (80028d4 <PARAM_getGain+0xf4>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	f1a3 020f 	sub.w	r2, r3, #15
 8002880:	460b      	mov	r3, r1
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	440b      	add	r3, r1
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	019b      	lsls	r3, r3, #6
 800288c:	4a12      	ldr	r2, [pc, #72]	; (80028d8 <PARAM_getGain+0xf8>)
 800288e:	4413      	add	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]
			break;
 8002892:	e012      	b.n	80028ba <PARAM_getGain+0xda>
		
		default:														// ErrAEEEijhj
			printf("QC^Cv \n\r");
 8002894:	4811      	ldr	r0, [pc, #68]	; (80028dc <PARAM_getGain+0xfc>)
 8002896:	f00b fe6f 	bl	800e578 <iprintf>
			p_adr = &f_SlaGainData[en_Speed_sla][GET_INDEX_SLA( en_mode )];
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <PARAM_getGain+0xf4>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	4619      	mov	r1, r3
 80028a0:	79fb      	ldrb	r3, [r7, #7]
 80028a2:	f1a3 020f 	sub.w	r2, r3, #15
 80028a6:	460b      	mov	r3, r1
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	440b      	add	r3, r1
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	4413      	add	r3, r2
 80028b0:	019b      	lsls	r3, r3, #6
 80028b2:	4a09      	ldr	r2, [pc, #36]	; (80028d8 <PARAM_getGain+0xf8>)
 80028b4:	4413      	add	r3, r2
 80028b6:	60fb      	str	r3, [r7, #12]
			break;
 80028b8:	bf00      	nop
	}
	
	return p_adr;
 80028ba:	68fb      	ldr	r3, [r7, #12]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000000 	.word	0x20000000
 80028c8:	080136c8 	.word	0x080136c8
 80028cc:	20000001 	.word	0x20000001
 80028d0:	080140c8 	.word	0x080140c8
 80028d4:	20000002 	.word	0x20000002
 80028d8:	080145c8 	.word	0x080145c8
 80028dc:	08013270 	.word	0x08013270

080028e0 <PARAM_makeSra>:

void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , enSLA_TYPE en_mode)
{
 80028e0:	b590      	push	{r4, r7, lr}
 80028e2:	b095      	sub	sp, #84	; 0x54
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80028ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80028ee:	ed87 1a01 	vstr	s2, [r7, #4]
 80028f2:	4603      	mov	r3, r0
 80028f4:	70fb      	strb	r3, [r7, #3]
	float	f_start_x;					// Jnxu [mm]
	float	f_start_y;					// Jnyu [mm]
	float	f_final_x;					// Ixu [mm]
	float	f_final_y;					// Iyu [mm]
	float	f_final_ang;				// pIpx [rad]	
	float	f_maxAngleV		= 0;		// px[rad/s]
 80028f6:	f04f 0300 	mov.w	r3, #0
 80028fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	float	f_timeAcc		= 0;		// [s]
 80028fc:	f04f 0300 	mov.w	r3, #0
 8002900:	62bb      	str	r3, [r7, #40]	; 0x28
	float	f_accAngle		= 0;		// px[rad]
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	; 0x24
	float	f_timeConst		= 0;		// [s]
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	623b      	str	r3, [r7, #32]
	float	f_constAngle	= 0;		// px[rad]
 800290e:	f04f 0300 	mov.w	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
	float	f_ang			= 0;		// ZpApx [rad]
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	61bb      	str	r3, [r7, #24]
	float	f_time			= 0;		// ZpA [s]
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
	float	f_x;						// Zpxu [mm]
	float	f_y;						// Zpyu [mm]
	uint16_t	i = 0;						// [vp
 8002920:	2300      	movs	r3, #0
 8002922:	867b      	strh	r3, [r7, #50]	; 0x32
	stSLA* 	p_adr = &st_Sla[en_mode];		// L^sf[^
 8002924:	78fa      	ldrb	r2, [r7, #3]
 8002926:	4613      	mov	r3, r2
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	4413      	add	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4aa8      	ldr	r2, [pc, #672]	; (8002bd0 <PARAM_makeSra+0x2f0>)
 8002930:	4413      	add	r3, r2
 8002932:	613b      	str	r3, [r7, #16]

	/* X[lX[Kvp[^Z */
	switch(en_mode){
 8002934:	78fb      	ldrb	r3, [r7, #3]
 8002936:	2b03      	cmp	r3, #3
 8002938:	d83a      	bhi.n	80029b0 <PARAM_makeSra+0xd0>
 800293a:	a201      	add	r2, pc, #4	; (adr r2, 8002940 <PARAM_makeSra+0x60>)
 800293c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002940:	08002951 	.word	0x08002951
 8002944:	08002969 	.word	0x08002969
 8002948:	08002999 	.word	0x08002999
 800294c:	08002981 	.word	0x08002981

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 8002950:	4ba0      	ldr	r3, [pc, #640]	; (8002bd4 <PARAM_makeSra+0x2f4>)
 8002952:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002954:	f04f 0300 	mov.w	r3, #0
 8002958:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK;
 800295a:	4b9f      	ldr	r3, [pc, #636]	; (8002bd8 <PARAM_makeSra+0x2f8>)
 800295c:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK;
 800295e:	4b9d      	ldr	r3, [pc, #628]	; (8002bd4 <PARAM_makeSra+0x2f4>)
 8002960:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002962:	4b9e      	ldr	r3, [pc, #632]	; (8002bdc <PARAM_makeSra+0x2fc>)
 8002964:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002966:	e024      	b.n	80029b2 <PARAM_makeSra+0xd2>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 8002968:	4b9a      	ldr	r3, [pc, #616]	; (8002bd4 <PARAM_makeSra+0x2f4>)
 800296a:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 0.75f;
 8002972:	4b9b      	ldr	r3, [pc, #620]	; (8002be0 <PARAM_makeSra+0x300>)
 8002974:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.75f;
 8002976:	4b9a      	ldr	r3, [pc, #616]	; (8002be0 <PARAM_makeSra+0x300>)
 8002978:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 45.0f * DEG_TO_RAD;
 800297a:	4b9a      	ldr	r3, [pc, #616]	; (8002be4 <PARAM_makeSra+0x304>)
 800297c:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800297e:	e018      	b.n	80029b2 <PARAM_makeSra+0xd2>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 8002980:	4b99      	ldr	r3, [pc, #612]	; (8002be8 <PARAM_makeSra+0x308>)
 8002982:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = HALF_BLOCK * 1.4142f;
 800298a:	4b98      	ldr	r3, [pc, #608]	; (8002bec <PARAM_makeSra+0x30c>)
 800298c:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 800298e:	4b96      	ldr	r3, [pc, #600]	; (8002be8 <PARAM_makeSra+0x308>)
 8002990:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002992:	4b92      	ldr	r3, [pc, #584]	; (8002bdc <PARAM_makeSra+0x2fc>)
 8002994:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002996:	e00c      	b.n	80029b2 <PARAM_makeSra+0xd2>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 8002998:	4b8e      	ldr	r3, [pc, #568]	; (8002bd4 <PARAM_makeSra+0x2f4>)
 800299a:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 800299c:	f04f 0300 	mov.w	r3, #0
 80029a0:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 1.25f;
 80029a2:	4b93      	ldr	r3, [pc, #588]	; (8002bf0 <PARAM_makeSra+0x310>)
 80029a4:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.25;
 80029a6:	4b93      	ldr	r3, [pc, #588]	; (8002bf4 <PARAM_makeSra+0x314>)
 80029a8:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 135.0f * DEG_TO_RAD;
 80029aa:	4b93      	ldr	r3, [pc, #588]	; (8002bf8 <PARAM_makeSra+0x318>)
 80029ac:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 80029ae:	e000      	b.n	80029b2 <PARAM_makeSra+0xd2>

		default:
			break;
 80029b0:	bf00      	nop
	}

	/* pxZo */
	f_maxAngleV		= f_g / f_speed;							// px[rad/s] i[rad/s] = g[mm/s^2] / v[mm/s] j
 80029b2:	edd7 6a01 	vldr	s13, [r7, #4]
 80029b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80029ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029be:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	f_timeAcc		= f_maxAngleV / f_angAcc;					// px[s]
 80029c2:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80029c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80029ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029ce:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_accAngle		= 0.5f * f_angAcc * f_timeAcc * f_timeAcc;	// px[rad] ([rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 80029d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80029d6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029de:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80029ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	f_constAngle	= f_final_ang - f_accAngle * 2;				// pxpx[rad] ([rad] = Totalpx - px + px )
 80029f2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80029f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029fa:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80029fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a02:	edc7 7a07 	vstr	s15, [r7, #28]
	f_timeConst		= f_constAngle / f_maxAngleV;				// px[s]i t[s] = [rad] / [rad/s] j
 8002a06:	edd7 6a07 	vldr	s13, [r7, #28]
 8002a0a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002a0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a12:	edc7 7a08 	vstr	s15, [r7, #32]

	/* -------------------------------- */
	/*  X[u  */
	/* -------------------------------- */
	/* WJnu */
	f_x		= f_start_x;
 8002a16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a18:	63bb      	str	r3, [r7, #56]	; 0x38
	f_y		= f_start_y;
 8002a1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a1c:	637b      	str	r3, [r7, #52]	; 0x34

	/* WZ */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002a1e:	2300      	movs	r3, #0
 8002a20:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a22:	e05b      	b.n	8002adc <PARAM_makeSra+0x1fc>
	
		f_time	=  0.001f * (float)i;								// [s]
 8002a24:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a26:	ee07 3a90 	vmov	s15, r3
 8002a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a2e:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002bfc <PARAM_makeSra+0x31c>
 8002a32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a36:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// px[rad] ([rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002a3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a3e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a46:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a56:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// XW[mm] 
 8002a5a:	69b8      	ldr	r0, [r7, #24]
 8002a5c:	f7fd fd9c 	bl	8000598 <__aeabi_f2d>
 8002a60:	4603      	mov	r3, r0
 8002a62:	460c      	mov	r4, r1
 8002a64:	ec44 3b10 	vmov	d0, r3, r4
 8002a68:	f00f fa76 	bl	8011f58 <sin>
 8002a6c:	ec54 3b10 	vmov	r3, r4, d0
 8002a70:	4618      	mov	r0, r3
 8002a72:	4621      	mov	r1, r4
 8002a74:	f7fe f8e0 	bl	8000c38 <__aeabi_d2f>
 8002a78:	ee07 0a10 	vmov	s14, r0
 8002a7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a84:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002bfc <PARAM_makeSra+0x31c>
 8002a88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a94:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// YW[mm]
 8002a98:	69b8      	ldr	r0, [r7, #24]
 8002a9a:	f7fd fd7d 	bl	8000598 <__aeabi_f2d>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	460c      	mov	r4, r1
 8002aa2:	ec44 3b10 	vmov	d0, r3, r4
 8002aa6:	f00f fa13 	bl	8011ed0 <cos>
 8002aaa:	ec54 3b10 	vmov	r3, r4, d0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	4621      	mov	r1, r4
 8002ab2:	f7fe f8c1 	bl	8000c38 <__aeabi_d2f>
 8002ab6:	ee07 0a10 	vmov	s14, r0
 8002aba:	edd7 7a03 	vldr	s15, [r7, #12]
 8002abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac2:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002bfc <PARAM_makeSra+0x31c>
 8002ac6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aca:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ad2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002ad6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002ad8:	3301      	adds	r3, #1
 8002ada:	867b      	strh	r3, [r7, #50]	; 0x32
 8002adc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002ae0:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002c00 <PARAM_makeSra+0x320>
 8002ae4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ae8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aec:	ee17 3a90 	vmov	r3, s15
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d395      	bcc.n	8002a24 <PARAM_makeSra+0x144>
	}
	
	/* WZ */
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002af8:	2300      	movs	r3, #0
 8002afa:	867b      	strh	r3, [r7, #50]	; 0x32
 8002afc:	e057      	b.n	8002bae <PARAM_makeSra+0x2ce>
	
		f_time	 = 0.001f * (float)i;							// [s]
 8002afe:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b00:	ee07 3a90 	vmov	s15, r3
 8002b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b08:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002bfc <PARAM_makeSra+0x31c>
 8002b0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b10:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_maxAngleV * f_time;			// px[rad] ([rad] = [rad/s] * t[s] )
 8002b14:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b18:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b20:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b28:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// XW[mm] 
 8002b2c:	69b8      	ldr	r0, [r7, #24]
 8002b2e:	f7fd fd33 	bl	8000598 <__aeabi_f2d>
 8002b32:	4603      	mov	r3, r0
 8002b34:	460c      	mov	r4, r1
 8002b36:	ec44 3b10 	vmov	d0, r3, r4
 8002b3a:	f00f fa0d 	bl	8011f58 <sin>
 8002b3e:	ec54 3b10 	vmov	r3, r4, d0
 8002b42:	4618      	mov	r0, r3
 8002b44:	4621      	mov	r1, r4
 8002b46:	f7fe f877 	bl	8000c38 <__aeabi_d2f>
 8002b4a:	ee07 0a10 	vmov	s14, r0
 8002b4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b56:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002bfc <PARAM_makeSra+0x31c>
 8002b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b5e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002b62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b66:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// YW[mm]
 8002b6a:	69b8      	ldr	r0, [r7, #24]
 8002b6c:	f7fd fd14 	bl	8000598 <__aeabi_f2d>
 8002b70:	4603      	mov	r3, r0
 8002b72:	460c      	mov	r4, r1
 8002b74:	ec44 3b10 	vmov	d0, r3, r4
 8002b78:	f00f f9aa 	bl	8011ed0 <cos>
 8002b7c:	ec54 3b10 	vmov	r3, r4, d0
 8002b80:	4618      	mov	r0, r3
 8002b82:	4621      	mov	r1, r4
 8002b84:	f7fe f858 	bl	8000c38 <__aeabi_d2f>
 8002b88:	ee07 0a10 	vmov	s14, r0
 8002b8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b94:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002bfc <PARAM_makeSra+0x31c>
 8002b98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b9c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ba4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002ba8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002baa:	3301      	adds	r3, #1
 8002bac:	867b      	strh	r3, [r7, #50]	; 0x32
 8002bae:	edd7 7a08 	vldr	s15, [r7, #32]
 8002bb2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002c00 <PARAM_makeSra+0x320>
 8002bb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bbe:	ee17 3a90 	vmov	r3, s15
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d399      	bcc.n	8002afe <PARAM_makeSra+0x21e>
	}

	/* WZ */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	867b      	strh	r3, [r7, #50]	; 0x32
 8002bce:	e07d      	b.n	8002ccc <PARAM_makeSra+0x3ec>
 8002bd0:	20000ef8 	.word	0x20000ef8
 8002bd4:	42340000 	.word	0x42340000
 8002bd8:	42b40000 	.word	0x42b40000
 8002bdc:	3fc90ff9 	.word	0x3fc90ff9
 8002be0:	42870000 	.word	0x42870000
 8002be4:	3f490ff9 	.word	0x3f490ff9
 8002be8:	41fe8e55 	.word	0x41fe8e55
 8002bec:	427e8e55 	.word	0x427e8e55
 8002bf0:	42e10000 	.word	0x42e10000
 8002bf4:	41b40000 	.word	0x41b40000
 8002bf8:	4016cbfb 	.word	0x4016cbfb
 8002bfc:	3a83126f 	.word	0x3a83126f
 8002c00:	447a0000 	.word	0x447a0000
	
		f_time	 = 0.001f * (float)i;							// [s]
 8002c04:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c06:	ee07 3a90 	vmov	s15, r3
 8002c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c0e:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8002bfc <PARAM_makeSra+0x31c>
 8002c12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c16:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_constAngle +0.5f * f_angAcc * f_time * f_time;	// px[rad] ([rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002c1a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002c1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c26:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c2a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002c2e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c32:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c36:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c46:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// XW[mm] 
 8002c4a:	69b8      	ldr	r0, [r7, #24]
 8002c4c:	f7fd fca4 	bl	8000598 <__aeabi_f2d>
 8002c50:	4603      	mov	r3, r0
 8002c52:	460c      	mov	r4, r1
 8002c54:	ec44 3b10 	vmov	d0, r3, r4
 8002c58:	f00f f97e 	bl	8011f58 <sin>
 8002c5c:	ec54 3b10 	vmov	r3, r4, d0
 8002c60:	4618      	mov	r0, r3
 8002c62:	4621      	mov	r1, r4
 8002c64:	f7fd ffe8 	bl	8000c38 <__aeabi_d2f>
 8002c68:	ee07 0a10 	vmov	s14, r0
 8002c6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c74:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8002bfc <PARAM_makeSra+0x31c>
 8002c78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c7c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c84:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// YW[mm]
 8002c88:	69b8      	ldr	r0, [r7, #24]
 8002c8a:	f7fd fc85 	bl	8000598 <__aeabi_f2d>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	460c      	mov	r4, r1
 8002c92:	ec44 3b10 	vmov	d0, r3, r4
 8002c96:	f00f f91b 	bl	8011ed0 <cos>
 8002c9a:	ec54 3b10 	vmov	r3, r4, d0
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	4621      	mov	r1, r4
 8002ca2:	f7fd ffc9 	bl	8000c38 <__aeabi_d2f>
 8002ca6:	ee07 0a10 	vmov	s14, r0
 8002caa:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb2:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8002bfc <PARAM_makeSra+0x31c>
 8002cb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cba:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002cc6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002cc8:	3301      	adds	r3, #1
 8002cca:	867b      	strh	r3, [r7, #50]	; 0x32
 8002ccc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cd0:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 8002c00 <PARAM_makeSra+0x320>
 8002cd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cdc:	ee17 3a90 	vmov	r3, s15
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d38d      	bcc.n	8002c04 <PARAM_makeSra+0x324>
	}

	/* ---------------------------- */
	/*  X[pp[^  */
	/* ---------------------------- */
	p_adr->f_speed				= f_speed;										// ix[mm/s]
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	601a      	str	r2, [r3, #0]
	printf("ix %5.2f\n\r",f_speed);
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f7fd fc52 	bl	8000598 <__aeabi_f2d>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	460c      	mov	r4, r1
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4623      	mov	r3, r4
 8002cfc:	48b1      	ldr	r0, [pc, #708]	; (8002fc4 <PARAM_makeSra+0x6e4>)
 8002cfe:	f00b fc3b 	bl	800e578 <iprintf>
	p_adr->f_angAcc				= f_angAcc * RAD_TO_DEG ;						// px[deg/s]
 8002d02:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d06:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002d0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	edc3 7a01 	vstr	s15, [r3, #4]
	printf("px %5.2f\n\r",f_angAcc * RAD_TO_DEG);
 8002d14:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d18:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002d1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d20:	ee17 0a90 	vmov	r0, s15
 8002d24:	f7fd fc38 	bl	8000598 <__aeabi_f2d>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	460c      	mov	r4, r1
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4623      	mov	r3, r4
 8002d30:	48a6      	ldr	r0, [pc, #664]	; (8002fcc <PARAM_makeSra+0x6ec>)
 8002d32:	f00b fc21 	bl	800e578 <iprintf>
	p_adr->f_angvel				= f_maxAngleV * RAD_TO_DEG;						// pxZo px[deg/s]
 8002d36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d3a:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002d3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	edc3 7a02 	vstr	s15, [r3, #8]
	printf("px %5.2f\n\r",f_maxAngleV * RAD_TO_DEG);
 8002d48:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d4c:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002d50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d54:	ee17 0a90 	vmov	r0, s15
 8002d58:	f7fd fc1e 	bl	8000598 <__aeabi_f2d>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	461a      	mov	r2, r3
 8002d62:	4623      	mov	r3, r4
 8002d64:	489a      	ldr	r0, [pc, #616]	; (8002fd0 <PARAM_makeSra+0x6f0>)
 8002d66:	f00b fc07 	bl	800e578 <iprintf>
	p_adr->us_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );				// p[msec]
 8002d6a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002d6e:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8002fd4 <PARAM_makeSra+0x6f4>
 8002d72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d7a:	ee17 3a90 	vmov	r3, s15
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	829a      	strh	r2, [r3, #20]
	printf("p %5.2f\n\r",f_timeAcc * 1000.0f);
 8002d84:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002d88:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8002fd4 <PARAM_makeSra+0x6f4>
 8002d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d90:	ee17 0a90 	vmov	r0, s15
 8002d94:	f7fd fc00 	bl	8000598 <__aeabi_f2d>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	460c      	mov	r4, r1
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4623      	mov	r3, r4
 8002da0:	488d      	ldr	r0, [pc, #564]	; (8002fd8 <PARAM_makeSra+0x6f8>)
 8002da2:	f00b fbe9 	bl	800e578 <iprintf>
	p_adr->us_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );			// p[msec]
 8002da6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002daa:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8002fd4 <PARAM_makeSra+0x6f4>
 8002dae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002db6:	ee17 3a90 	vmov	r3, s15
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	82da      	strh	r2, [r3, #22]
	printf("p %5.2f\n\r",f_timeConst * 1000.0f);
 8002dc0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dc4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8002fd4 <PARAM_makeSra+0x6f4>
 8002dc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dcc:	ee17 0a90 	vmov	r0, s15
 8002dd0:	f7fd fbe2 	bl	8000598 <__aeabi_f2d>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	460c      	mov	r4, r1
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4623      	mov	r3, r4
 8002ddc:	487f      	ldr	r0, [pc, #508]	; (8002fdc <PARAM_makeSra+0x6fc>)
 8002dde:	f00b fbcb 	bl	800e578 <iprintf>
	p_adr->f_ang_AccEnd			= f_accAngle * RAD_TO_DEG;						// ppx[deg]
 8002de2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002de6:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	edc3 7a06 	vstr	s15, [r3, #24]
	printf("p %5.2f\n\r",f_accAngle * RAD_TO_DEG);
 8002df4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002df8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002dfc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e00:	ee17 0a90 	vmov	r0, s15
 8002e04:	f7fd fbc8 	bl	8000598 <__aeabi_f2d>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	460c      	mov	r4, r1
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4623      	mov	r3, r4
 8002e10:	4873      	ldr	r0, [pc, #460]	; (8002fe0 <PARAM_makeSra+0x700>)
 8002e12:	f00b fbb1 	bl	800e578 <iprintf>
	p_adr->f_ang_ConstEnd		= ( f_accAngle + f_constAngle ) * RAD_TO_DEG;	// pxpx[deg]
 8002e16:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e22:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002e26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("p %5.2f\n\r",( f_accAngle + f_constAngle ) * RAD_TO_DEG);
 8002e30:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002e34:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e3c:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002e40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e44:	ee17 0a90 	vmov	r0, s15
 8002e48:	f7fd fba6 	bl	8000598 <__aeabi_f2d>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	460c      	mov	r4, r1
 8002e50:	461a      	mov	r2, r3
 8002e52:	4623      	mov	r3, r4
 8002e54:	4862      	ldr	r0, [pc, #392]	; (8002fe0 <PARAM_makeSra+0x700>)
 8002e56:	f00b fb8f 	bl	800e578 <iprintf>
	p_adr->f_ang_Total			= f_final_ang * RAD_TO_DEG;						// Spx[deg]
 8002e5a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e5e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	edc3 7a08 	vstr	s15, [r3, #32]
	printf("S %5.2f\n\r",f_final_ang * RAD_TO_DEG);
 8002e6c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e70:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8002fc8 <PARAM_makeSra+0x6e8>
 8002e74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e78:	ee17 0a90 	vmov	r0, s15
 8002e7c:	f7fd fb8c 	bl	8000598 <__aeabi_f2d>
 8002e80:	4603      	mov	r3, r0
 8002e82:	460c      	mov	r4, r1
 8002e84:	461a      	mov	r2, r3
 8002e86:	4623      	mov	r3, r4
 8002e88:	4856      	ldr	r0, [pc, #344]	; (8002fe4 <PARAM_makeSra+0x704>)
 8002e8a:	f00b fb75 	bl	800e578 <iprintf>
	
	/* KvioZo */
	switch(en_mode){
 8002e8e:	78fb      	ldrb	r3, [r7, #3]
 8002e90:	2b03      	cmp	r3, #3
 8002e92:	d86f      	bhi.n	8002f74 <PARAM_makeSra+0x694>
 8002e94:	a201      	add	r2, pc, #4	; (adr r2, 8002e9c <PARAM_makeSra+0x5bc>)
 8002e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e9a:	bf00      	nop
 8002e9c:	08002ead 	.word	0x08002ead
 8002ea0:	08002ed3 	.word	0x08002ed3
 8002ea4:	08002f37 	.word	0x08002f37
 8002ea8:	08002f11 	.word	0x08002f11
		case SLA_90:
			p_adr->f_escapeLen = f_final_x - f_x ;//-4
 8002eac:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002eb0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002eb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y ;//+8
 8002ebe:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002ec2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ec6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002ed0:	e051      	b.n	8002f76 <PARAM_makeSra+0x696>

		case SLA_45:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002ed2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002ed6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002eda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ede:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8002fe8 <PARAM_makeSra+0x708>
 8002ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y - ( f_final_x - f_x );
 8002eec:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002ef0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ef4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ef8:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002efc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f00:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f0e:	e032      	b.n	8002f76 <PARAM_makeSra+0x696>

		case SLA_N90:
			p_adr->f_escapeLen = f_final_x - f_x;
 8002f10:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f14:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y;
 8002f22:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f26:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f34:	e01f      	b.n	8002f76 <PARAM_makeSra+0x696>

		case SLA_135:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002f36:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f3a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f42:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002fe8 <PARAM_makeSra+0x708>
 8002f46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y + ( f_final_x - f_x );
 8002f50:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f54:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f5c:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002f60:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f64:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002f72:	e000      	b.n	8002f76 <PARAM_makeSra+0x696>

		default:
			break;
 8002f74:	bf00      	nop
	}
	printf("entry %5.2f\n\r",f_final_x - f_x);
 8002f76:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002f7a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f82:	ee17 0a90 	vmov	r0, s15
 8002f86:	f7fd fb07 	bl	8000598 <__aeabi_f2d>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	460c      	mov	r4, r1
 8002f8e:	461a      	mov	r2, r3
 8002f90:	4623      	mov	r3, r4
 8002f92:	4816      	ldr	r0, [pc, #88]	; (8002fec <PARAM_makeSra+0x70c>)
 8002f94:	f00b faf0 	bl	800e578 <iprintf>
	printf("escape %5.2f\n\r",f_final_y - f_y);
 8002f98:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002f9c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002fa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fa4:	ee17 0a90 	vmov	r0, s15
 8002fa8:	f7fd faf6 	bl	8000598 <__aeabi_f2d>
 8002fac:	4603      	mov	r3, r0
 8002fae:	460c      	mov	r4, r1
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4623      	mov	r3, r4
 8002fb4:	480e      	ldr	r0, [pc, #56]	; (8002ff0 <PARAM_makeSra+0x710>)
 8002fb6:	f00b fadf 	bl	800e578 <iprintf>
}
 8002fba:	bf00      	nop
 8002fbc:	3754      	adds	r7, #84	; 0x54
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd90      	pop	{r4, r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	080132bc 	.word	0x080132bc
 8002fc8:	42652ebe 	.word	0x42652ebe
 8002fcc:	080132dc 	.word	0x080132dc
 8002fd0:	080132fc 	.word	0x080132fc
 8002fd4:	447a0000 	.word	0x447a0000
 8002fd8:	08013318 	.word	0x08013318
 8002fdc:	08013340 	.word	0x08013340
 8002fe0:	08013368 	.word	0x08013368
 8002fe4:	08013384 	.word	0x08013384
 8002fe8:	3fb50481 	.word	0x3fb50481
 8002fec:	0801339c 	.word	0x0801339c
 8002ff0:	080133ac 	.word	0x080133ac

08002ff4 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 8002ffe:	79fa      	ldrb	r2, [r7, #7]
 8003000:	4613      	mov	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4a03      	ldr	r2, [pc, #12]	; (8003018 <PARAM_getSra+0x24>)
 800300a:	4413      	add	r3, r2
}
 800300c:	4618      	mov	r0, r3
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	20000ef8 	.word	0x20000ef8

0800301c <initQueue>:
	}
	printf("\n");
}

//
void initQueue(queue_t* pQueue) {
 800301c:	b480      	push	{r7}
 800301e:	b085      	sub	sp, #20
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	e013      	b.n	8003052 <initQueue+0x36>
		pQueue->data[i].x =  0 ;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	2100      	movs	r1, #0
 8003030:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	2200      	movs	r2, #0
 800303e:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	2200      	movs	r2, #0
 800304a:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	3301      	adds	r3, #1
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2b3f      	cmp	r3, #63	; 0x3f
 8003056:	dde8      	ble.n	800302a <initQueue+0xe>
	}
	//
	pQueue->head = 0;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	pQueue->tail = 0;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	pQueue->flag = EMPTY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
//	printQueue(pQueue);
}
 8003070:	bf00      	nop
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <enqueue>:


//enqueue
void enqueue(queue_t* pQueue, stPOSITION value) {
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
//	printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800308c:	2b02      	cmp	r3, #2
 800308e:	d103      	bne.n	8003098 <enqueue+0x1c>
		printf("Full\n");
 8003090:	4817      	ldr	r0, [pc, #92]	; (80030f0 <enqueue+0x74>)
 8003092:	f00b fae5 	bl	800e660 <puts>
		return;
 8003096:	e028      	b.n	80030ea <enqueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6839      	ldr	r1, [r7, #0]
 80030a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80030ac:	2b3f      	cmp	r3, #63	; 0x3f
 80030ae:	d104      	bne.n	80030ba <enqueue+0x3e>
		pQueue->tail = 0;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 80030b8:	e006      	b.n	80030c8 <enqueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d104      	bne.n	80030e2 <enqueue+0x66>
		pQueue->flag = FULL;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80030e0:	e003      	b.n	80030ea <enqueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);
}
 80030ea:	3708      	adds	r7, #8
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	080133c0 	.word	0x080133c0

080030f4 <dequeue>:

//dequeue
stPOSITION dequeue(queue_t* pQueue) {
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10b      	bne.n	800311e <dequeue+0x2a>
		printf("Empty\n");
 8003106:	482c      	ldr	r0, [pc, #176]	; (80031b8 <dequeue+0xc4>)
 8003108:	f00b faaa 	bl	800e660 <puts>
		dequeue.x = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 8003110:	2300      	movs	r3, #0
 8003112:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	e041      	b.n	80031a2 <dequeue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800312a:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2100      	movs	r1, #0
 8003136:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	2200      	movs	r2, #0
 8003148:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	4413      	add	r3, r2
 8003156:	2200      	movs	r2, #0
 8003158:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003160:	2b3f      	cmp	r3, #63	; 0x3f
 8003162:	d104      	bne.n	800316e <dequeue+0x7a>
		pQueue->head = 0;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800316c:	e006      	b.n	800317c <dequeue+0x88>
		//head
	}
	else {
		pQueue->head++;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003174:	1c5a      	adds	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003188:	429a      	cmp	r2, r3
 800318a:	d104      	bne.n	8003196 <dequeue+0xa2>
		pQueue->flag = EMPTY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8003194:	e003      	b.n	800319e <dequeue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2201      	movs	r2, #1
 800319a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);

	return dequeue;
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	2300      	movs	r3, #0
 80031a4:	89ba      	ldrh	r2, [r7, #12]
 80031a6:	f362 030f 	bfi	r3, r2, #0, #16
 80031aa:	89fa      	ldrh	r2, [r7, #14]
 80031ac:	f362 431f 	bfi	r3, r2, #16, #16
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	080133c8 	.word	0x080133c8

080031bc <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80031ca:	4a0c      	ldr	r2, [pc, #48]	; (80031fc <LL_DMA_EnableChannel+0x40>)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	4413      	add	r3, r2
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4413      	add	r3, r2
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4908      	ldr	r1, [pc, #32]	; (80031fc <LL_DMA_EnableChannel+0x40>)
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	440a      	add	r2, r1
 80031e0:	7812      	ldrb	r2, [r2, #0]
 80031e2:	4611      	mov	r1, r2
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	440a      	add	r2, r1
 80031e8:	f043 0301 	orr.w	r3, r3, #1
 80031ec:	6013      	str	r3, [r2, #0]
}
 80031ee:	bf00      	nop
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	08014d48 	.word	0x08014d48

08003200 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800320e:	4a0c      	ldr	r2, [pc, #48]	; (8003240 <LL_DMA_DisableChannel+0x40>)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	4413      	add	r3, r2
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	461a      	mov	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4413      	add	r3, r2
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4908      	ldr	r1, [pc, #32]	; (8003240 <LL_DMA_DisableChannel+0x40>)
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	440a      	add	r2, r1
 8003224:	7812      	ldrb	r2, [r2, #0]
 8003226:	4611      	mov	r1, r2
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	440a      	add	r2, r1
 800322c:	f023 0301 	bic.w	r3, r3, #1
 8003230:	6013      	str	r3, [r2, #0]
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	08014d48 	.word	0x08014d48

08003244 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8003244:	b480      	push	{r7}
 8003246:	b087      	sub	sp, #28
 8003248:	af00      	add	r7, sp, #0
 800324a:	60f8      	str	r0, [r7, #12]
 800324c:	60b9      	str	r1, [r7, #8]
 800324e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003254:	4a0e      	ldr	r2, [pc, #56]	; (8003290 <LL_DMA_SetDataTransferDirection+0x4c>)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	4413      	add	r3, r2
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	461a      	mov	r2, r3
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	4413      	add	r3, r2
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003268:	f023 0310 	bic.w	r3, r3, #16
 800326c:	4908      	ldr	r1, [pc, #32]	; (8003290 <LL_DMA_SetDataTransferDirection+0x4c>)
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	440a      	add	r2, r1
 8003272:	7812      	ldrb	r2, [r2, #0]
 8003274:	4611      	mov	r1, r2
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	440a      	add	r2, r1
 800327a:	4611      	mov	r1, r2
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	4313      	orrs	r3, r2
 8003280:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8003282:	bf00      	nop
 8003284:	371c      	adds	r7, #28
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	08014d48 	.word	0x08014d48

08003294 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80032a4:	4a0d      	ldr	r2, [pc, #52]	; (80032dc <LL_DMA_SetMode+0x48>)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	4413      	add	r3, r2
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	461a      	mov	r2, r3
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	4413      	add	r3, r2
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f023 0220 	bic.w	r2, r3, #32
 80032b8:	4908      	ldr	r1, [pc, #32]	; (80032dc <LL_DMA_SetMode+0x48>)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	440b      	add	r3, r1
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	4619      	mov	r1, r3
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	440b      	add	r3, r1
 80032c6:	4619      	mov	r1, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]
             Mode);
}
 80032ce:	bf00      	nop
 80032d0:	371c      	adds	r7, #28
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	08014d48 	.word	0x08014d48

080032e0 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b087      	sub	sp, #28
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 80032f0:	4a0d      	ldr	r2, [pc, #52]	; (8003328 <LL_DMA_SetPeriphIncMode+0x48>)
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	4413      	add	r3, r2
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	461a      	mov	r2, r3
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	4413      	add	r3, r2
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003304:	4908      	ldr	r1, [pc, #32]	; (8003328 <LL_DMA_SetPeriphIncMode+0x48>)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	440b      	add	r3, r1
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	4619      	mov	r1, r3
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	440b      	add	r3, r1
 8003312:	4619      	mov	r1, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4313      	orrs	r3, r2
 8003318:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800331a:	bf00      	nop
 800331c:	371c      	adds	r7, #28
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	08014d48 	.word	0x08014d48

0800332c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 800333c:	4a0d      	ldr	r2, [pc, #52]	; (8003374 <LL_DMA_SetMemoryIncMode+0x48>)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	4413      	add	r3, r2
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	4413      	add	r3, r2
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003350:	4908      	ldr	r1, [pc, #32]	; (8003374 <LL_DMA_SetMemoryIncMode+0x48>)
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	440b      	add	r3, r1
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	4619      	mov	r1, r3
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	440b      	add	r3, r1
 800335e:	4619      	mov	r1, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4313      	orrs	r3, r2
 8003364:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8003366:	bf00      	nop
 8003368:	371c      	adds	r7, #28
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	08014d48 	.word	0x08014d48

08003378 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8003378:	b480      	push	{r7}
 800337a:	b087      	sub	sp, #28
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8003388:	4a0d      	ldr	r2, [pc, #52]	; (80033c0 <LL_DMA_SetPeriphSize+0x48>)
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	4413      	add	r3, r2
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	4413      	add	r3, r2
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800339c:	4908      	ldr	r1, [pc, #32]	; (80033c0 <LL_DMA_SetPeriphSize+0x48>)
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	440b      	add	r3, r1
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	4619      	mov	r1, r3
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	440b      	add	r3, r1
 80033aa:	4619      	mov	r1, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80033b2:	bf00      	nop
 80033b4:	371c      	adds	r7, #28
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	08014d48 	.word	0x08014d48

080033c4 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	60f8      	str	r0, [r7, #12]
 80033cc:	60b9      	str	r1, [r7, #8]
 80033ce:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80033d4:	4a0d      	ldr	r2, [pc, #52]	; (800340c <LL_DMA_SetMemorySize+0x48>)
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	4413      	add	r3, r2
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	4413      	add	r3, r2
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80033e8:	4908      	ldr	r1, [pc, #32]	; (800340c <LL_DMA_SetMemorySize+0x48>)
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	440b      	add	r3, r1
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	4619      	mov	r1, r3
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	440b      	add	r3, r1
 80033f6:	4619      	mov	r1, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 80033fe:	bf00      	nop
 8003400:	371c      	adds	r7, #28
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	08014d48 	.word	0x08014d48

08003410 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8003410:	b480      	push	{r7}
 8003412:	b087      	sub	sp, #28
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8003420:	4a0d      	ldr	r2, [pc, #52]	; (8003458 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	4413      	add	r3, r2
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	461a      	mov	r2, r3
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	4413      	add	r3, r2
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003434:	4908      	ldr	r1, [pc, #32]	; (8003458 <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	440b      	add	r3, r1
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	4619      	mov	r1, r3
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	440b      	add	r3, r1
 8003442:	4619      	mov	r1, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4313      	orrs	r3, r2
 8003448:	600b      	str	r3, [r1, #0]
             Priority);
}
 800344a:	bf00      	nop
 800344c:	371c      	adds	r7, #28
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	08014d48 	.word	0x08014d48

0800345c <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800346c:	4a0d      	ldr	r2, [pc, #52]	; (80034a4 <LL_DMA_SetDataLength+0x48>)
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	4413      	add	r3, r2
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	461a      	mov	r2, r3
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	4413      	add	r3, r2
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	041b      	lsls	r3, r3, #16
 8003480:	4908      	ldr	r1, [pc, #32]	; (80034a4 <LL_DMA_SetDataLength+0x48>)
 8003482:	68ba      	ldr	r2, [r7, #8]
 8003484:	440a      	add	r2, r1
 8003486:	7812      	ldrb	r2, [r2, #0]
 8003488:	4611      	mov	r1, r2
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	440a      	add	r2, r1
 800348e:	4611      	mov	r1, r2
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	4313      	orrs	r3, r2
 8003494:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8003496:	bf00      	nop
 8003498:	371c      	adds	r7, #28
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	08014d48 	.word	0x08014d48

080034a8 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
 80034b4:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	2b10      	cmp	r3, #16
 80034be:	d114      	bne.n	80034ea <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <LL_DMA_ConfigAddresses+0x78>)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	4413      	add	r3, r2
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	461a      	mov	r2, r3
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	4413      	add	r3, r2
 80034ce:	461a      	mov	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 80034d4:	4a12      	ldr	r2, [pc, #72]	; (8003520 <LL_DMA_ConfigAddresses+0x78>)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	4413      	add	r3, r2
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	461a      	mov	r2, r3
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	4413      	add	r3, r2
 80034e2:	461a      	mov	r2, r3
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 80034e8:	e013      	b.n	8003512 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 80034ea:	4a0d      	ldr	r2, [pc, #52]	; (8003520 <LL_DMA_ConfigAddresses+0x78>)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	4413      	add	r3, r2
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	4413      	add	r3, r2
 80034f8:	461a      	mov	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 80034fe:	4a08      	ldr	r2, [pc, #32]	; (8003520 <LL_DMA_ConfigAddresses+0x78>)
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4413      	add	r3, r2
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	461a      	mov	r2, r3
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	4413      	add	r3, r2
 800350c:	461a      	mov	r2, r3
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	60d3      	str	r3, [r2, #12]
}
 8003512:	bf00      	nop
 8003514:	371c      	adds	r7, #28
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	08014d48 	.word	0x08014d48

08003524 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	0a9b      	lsrs	r3, r3, #10
 8003534:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003538:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800354c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	4413      	add	r3, r2
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003562:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	430a      	orrs	r2, r1
 800356a:	601a      	str	r2, [r3, #0]
}
 800356c:	bf00      	nop
 800356e:	371c      	adds	r7, #28
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8003586:	4a0c      	ldr	r2, [pc, #48]	; (80035b8 <LL_DMA_EnableIT_TC+0x40>)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	4413      	add	r3, r2
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	461a      	mov	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4413      	add	r3, r2
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4908      	ldr	r1, [pc, #32]	; (80035b8 <LL_DMA_EnableIT_TC+0x40>)
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	440a      	add	r2, r1
 800359c:	7812      	ldrb	r2, [r2, #0]
 800359e:	4611      	mov	r1, r2
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	440a      	add	r2, r1
 80035a4:	f043 0302 	orr.w	r3, r3, #2
 80035a8:	6013      	str	r3, [r2, #0]
}
 80035aa:	bf00      	nop
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	08014d48 	.word	0x08014d48

080035bc <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80035ca:	4a0c      	ldr	r2, [pc, #48]	; (80035fc <LL_DMA_EnableIT_TE+0x40>)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	4413      	add	r3, r2
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	4413      	add	r3, r2
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4908      	ldr	r1, [pc, #32]	; (80035fc <LL_DMA_EnableIT_TE+0x40>)
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	440a      	add	r2, r1
 80035e0:	7812      	ldrb	r2, [r2, #0]
 80035e2:	4611      	mov	r1, r2
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	440a      	add	r2, r1
 80035e8:	f043 0308 	orr.w	r3, r3, #8
 80035ec:	6013      	str	r3, [r2, #0]
}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	08014d48 	.word	0x08014d48

08003600 <LL_AHB2_GRP1_EnableClock>:
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003608:	4b08      	ldr	r3, [pc, #32]	; (800362c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800360a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800360c:	4907      	ldr	r1, [pc, #28]	; (800362c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4313      	orrs	r3, r2
 8003612:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003614:	4b05      	ldr	r3, [pc, #20]	; (800362c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003616:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4013      	ands	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800361e:	68fb      	ldr	r3, [r7, #12]
}
 8003620:	bf00      	nop
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	40021000 	.word	0x40021000

08003630 <LL_APB1_GRP1_EnableClock>:
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003638:	4b08      	ldr	r3, [pc, #32]	; (800365c <LL_APB1_GRP1_EnableClock+0x2c>)
 800363a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800363c:	4907      	ldr	r1, [pc, #28]	; (800365c <LL_APB1_GRP1_EnableClock+0x2c>)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4313      	orrs	r3, r2
 8003642:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003644:	4b05      	ldr	r3, [pc, #20]	; (800365c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003646:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4013      	ands	r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800364e:	68fb      	ldr	r3, [r7, #12]
}
 8003650:	bf00      	nop
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	40021000 	.word	0x40021000

08003660 <LL_APB2_GRP1_EnableClock>:
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003668:	4b08      	ldr	r3, [pc, #32]	; (800368c <LL_APB2_GRP1_EnableClock+0x2c>)
 800366a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800366c:	4907      	ldr	r1, [pc, #28]	; (800368c <LL_APB2_GRP1_EnableClock+0x2c>)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4313      	orrs	r3, r2
 8003672:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003674:	4b05      	ldr	r3, [pc, #20]	; (800368c <LL_APB2_GRP1_EnableClock+0x2c>)
 8003676:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4013      	ands	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800367e:	68fb      	ldr	r3, [r7, #12]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	40021000 	.word	0x40021000

08003690 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	601a      	str	r2, [r3, #0]
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c0:	2b40      	cmp	r3, #64	; 0x40
 80036c2:	d101      	bne.n	80036c8 <LL_SPI_IsEnabled+0x18>
 80036c4:	2301      	movs	r3, #1
 80036c6:	e000      	b.n	80036ca <LL_SPI_IsEnabled+0x1a>
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f023 0210 	bic.w	r2, r3, #16
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	605a      	str	r2, [r3, #4]
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	431a      	orrs	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	605a      	str	r2, [r3, #4]
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f023 0208 	bic.w	r2, r3, #8
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	605a      	str	r2, [r3, #4]
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f043 0201 	orr.w	r2, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	605a      	str	r2, [r3, #4]
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f043 0202 	orr.w	r2, r3, #2
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	605a      	str	r2, [r3, #4]
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	330c      	adds	r3, #12
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	b2db      	uxtb	r3, r3
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <LL_GPIO_SetOutputPin>:
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
 80037e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	619a      	str	r2, [r3, #24]
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <LL_GPIO_ResetOutputPin>:
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
 80037fe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
	...

08003814 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b090      	sub	sp, #64	; 0x40
 8003818:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800381a:	f107 0318 	add.w	r3, r7, #24
 800381e:	2228      	movs	r2, #40	; 0x28
 8003820:	2100      	movs	r1, #0
 8003822:	4618      	mov	r0, r3
 8003824:	f00a f861 	bl	800d8ea <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003828:	463b      	mov	r3, r7
 800382a:	2200      	movs	r2, #0
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	605a      	str	r2, [r3, #4]
 8003830:	609a      	str	r2, [r3, #8]
 8003832:	60da      	str	r2, [r3, #12]
 8003834:	611a      	str	r2, [r3, #16]
 8003836:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8003838:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800383c:	f7ff ff10 	bl	8003660 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003840:	2001      	movs	r0, #1
 8003842:	f7ff fedd 	bl	8003600 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8003846:	2320      	movs	r3, #32
 8003848:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800384a:	2302      	movs	r3, #2
 800384c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003856:	2300      	movs	r3, #0
 8003858:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800385a:	2305      	movs	r3, #5
 800385c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800385e:	463b      	mov	r3, r7
 8003860:	4619      	mov	r1, r3
 8003862:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003866:	f008 fe02 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800386a:	2340      	movs	r3, #64	; 0x40
 800386c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800386e:	2302      	movs	r3, #2
 8003870:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003872:	2300      	movs	r3, #0
 8003874:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800387e:	2305      	movs	r3, #5
 8003880:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003882:	463b      	mov	r3, r7
 8003884:	4619      	mov	r1, r3
 8003886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800388a:	f008 fdf0 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 800388e:	2380      	movs	r3, #128	; 0x80
 8003890:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003892:	2302      	movs	r3, #2
 8003894:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003896:	2300      	movs	r3, #0
 8003898:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800389e:	2300      	movs	r3, #0
 80038a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80038a2:	2305      	movs	r3, #5
 80038a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a6:	463b      	mov	r3, r7
 80038a8:	4619      	mov	r1, r3
 80038aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038ae:	f008 fdde 	bl	800c46e <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 80038b2:	220a      	movs	r2, #10
 80038b4:	2100      	movs	r1, #0
 80038b6:	483b      	ldr	r0, [pc, #236]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038b8:	f7ff fe34 	bl	8003524 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80038bc:	2200      	movs	r2, #0
 80038be:	2100      	movs	r1, #0
 80038c0:	4838      	ldr	r0, [pc, #224]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038c2:	f7ff fcbf 	bl	8003244 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80038c6:	2200      	movs	r2, #0
 80038c8:	2100      	movs	r1, #0
 80038ca:	4836      	ldr	r0, [pc, #216]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038cc:	f7ff fda0 	bl	8003410 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80038d0:	2200      	movs	r2, #0
 80038d2:	2100      	movs	r1, #0
 80038d4:	4833      	ldr	r0, [pc, #204]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038d6:	f7ff fcdd 	bl	8003294 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80038da:	2200      	movs	r2, #0
 80038dc:	2100      	movs	r1, #0
 80038de:	4831      	ldr	r0, [pc, #196]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038e0:	f7ff fcfe 	bl	80032e0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80038e4:	2280      	movs	r2, #128	; 0x80
 80038e6:	2100      	movs	r1, #0
 80038e8:	482e      	ldr	r0, [pc, #184]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038ea:	f7ff fd1f 	bl	800332c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80038ee:	2200      	movs	r2, #0
 80038f0:	2100      	movs	r1, #0
 80038f2:	482c      	ldr	r0, [pc, #176]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038f4:	f7ff fd40 	bl	8003378 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 80038f8:	2200      	movs	r2, #0
 80038fa:	2100      	movs	r1, #0
 80038fc:	4829      	ldr	r0, [pc, #164]	; (80039a4 <MX_SPI1_Init+0x190>)
 80038fe:	f7ff fd61 	bl	80033c4 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 8003902:	220b      	movs	r2, #11
 8003904:	2101      	movs	r1, #1
 8003906:	4827      	ldr	r0, [pc, #156]	; (80039a4 <MX_SPI1_Init+0x190>)
 8003908:	f7ff fe0c 	bl	8003524 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800390c:	2210      	movs	r2, #16
 800390e:	2101      	movs	r1, #1
 8003910:	4824      	ldr	r0, [pc, #144]	; (80039a4 <MX_SPI1_Init+0x190>)
 8003912:	f7ff fc97 	bl	8003244 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 8003916:	2200      	movs	r2, #0
 8003918:	2101      	movs	r1, #1
 800391a:	4822      	ldr	r0, [pc, #136]	; (80039a4 <MX_SPI1_Init+0x190>)
 800391c:	f7ff fd78 	bl	8003410 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8003920:	2200      	movs	r2, #0
 8003922:	2101      	movs	r1, #1
 8003924:	481f      	ldr	r0, [pc, #124]	; (80039a4 <MX_SPI1_Init+0x190>)
 8003926:	f7ff fcb5 	bl	8003294 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 800392a:	2200      	movs	r2, #0
 800392c:	2101      	movs	r1, #1
 800392e:	481d      	ldr	r0, [pc, #116]	; (80039a4 <MX_SPI1_Init+0x190>)
 8003930:	f7ff fcd6 	bl	80032e0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8003934:	2280      	movs	r2, #128	; 0x80
 8003936:	2101      	movs	r1, #1
 8003938:	481a      	ldr	r0, [pc, #104]	; (80039a4 <MX_SPI1_Init+0x190>)
 800393a:	f7ff fcf7 	bl	800332c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800393e:	2200      	movs	r2, #0
 8003940:	2101      	movs	r1, #1
 8003942:	4818      	ldr	r0, [pc, #96]	; (80039a4 <MX_SPI1_Init+0x190>)
 8003944:	f7ff fd18 	bl	8003378 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8003948:	2200      	movs	r2, #0
 800394a:	2101      	movs	r1, #1
 800394c:	4815      	ldr	r0, [pc, #84]	; (80039a4 <MX_SPI1_Init+0x190>)
 800394e:	f7ff fd39 	bl	80033c4 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003952:	2300      	movs	r3, #0
 8003954:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003956:	f44f 7382 	mov.w	r3, #260	; 0x104
 800395a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800395c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003960:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003962:	2302      	movs	r3, #2
 8003964:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003966:	2301      	movs	r3, #1
 8003968:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800396a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800396e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003970:	2318      	movs	r3, #24
 8003972:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003974:	2300      	movs	r3, #0
 8003976:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003978:	2300      	movs	r3, #0
 800397a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 800397c:	2307      	movs	r3, #7
 800397e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8003980:	f107 0318 	add.w	r3, r7, #24
 8003984:	4619      	mov	r1, r3
 8003986:	4808      	ldr	r0, [pc, #32]	; (80039a8 <MX_SPI1_Init+0x194>)
 8003988:	f009 f899 	bl	800cabe <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 800398c:	2100      	movs	r1, #0
 800398e:	4806      	ldr	r0, [pc, #24]	; (80039a8 <MX_SPI1_Init+0x194>)
 8003990:	f7ff fea1 	bl	80036d6 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8003994:	4804      	ldr	r0, [pc, #16]	; (80039a8 <MX_SPI1_Init+0x194>)
 8003996:	f7ff fec4 	bl	8003722 <LL_SPI_DisableNSSPulseMgt>

}
 800399a:	bf00      	nop
 800399c:	3740      	adds	r7, #64	; 0x40
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40020000 	.word	0x40020000
 80039a8:	40013000 	.word	0x40013000

080039ac <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b090      	sub	sp, #64	; 0x40
 80039b0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80039b2:	f107 0318 	add.w	r3, r7, #24
 80039b6:	2228      	movs	r2, #40	; 0x28
 80039b8:	2100      	movs	r1, #0
 80039ba:	4618      	mov	r0, r3
 80039bc:	f009 ff95 	bl	800d8ea <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c0:	463b      	mov	r3, r7
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	605a      	str	r2, [r3, #4]
 80039c8:	609a      	str	r2, [r3, #8]
 80039ca:	60da      	str	r2, [r3, #12]
 80039cc:	611a      	str	r2, [r3, #16]
 80039ce:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80039d0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80039d4:	f7ff fe2c 	bl	8003630 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80039d8:	2002      	movs	r0, #2
 80039da:	f7ff fe11 	bl	8003600 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 80039de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039e2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80039e4:	2302      	movs	r3, #2
 80039e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80039ec:	2300      	movs	r3, #0
 80039ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80039f0:	2300      	movs	r3, #0
 80039f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80039f4:	2305      	movs	r3, #5
 80039f6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f8:	463b      	mov	r3, r7
 80039fa:	4619      	mov	r1, r3
 80039fc:	484f      	ldr	r0, [pc, #316]	; (8003b3c <MX_SPI2_Init+0x190>)
 80039fe:	f008 fd36 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8003a02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a06:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a08:	2302      	movs	r3, #2
 8003a0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a14:	2300      	movs	r3, #0
 8003a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a18:	2305      	movs	r3, #5
 8003a1a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a1c:	463b      	mov	r3, r7
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4846      	ldr	r0, [pc, #280]	; (8003b3c <MX_SPI2_Init+0x190>)
 8003a22:	f008 fd24 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003a30:	2300      	movs	r3, #0
 8003a32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003a3c:	2305      	movs	r3, #5
 8003a3e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a40:	463b      	mov	r3, r7
 8003a42:	4619      	mov	r1, r3
 8003a44:	483d      	ldr	r0, [pc, #244]	; (8003b3c <MX_SPI2_Init+0x190>)
 8003a46:	f008 fd12 	bl	800c46e <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8003a4a:	220c      	movs	r2, #12
 8003a4c:	2102      	movs	r1, #2
 8003a4e:	483c      	ldr	r0, [pc, #240]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a50:	f7ff fd68 	bl	8003524 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003a54:	2200      	movs	r2, #0
 8003a56:	2102      	movs	r1, #2
 8003a58:	4839      	ldr	r0, [pc, #228]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a5a:	f7ff fbf3 	bl	8003244 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8003a5e:	2200      	movs	r2, #0
 8003a60:	2102      	movs	r1, #2
 8003a62:	4837      	ldr	r0, [pc, #220]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a64:	f7ff fcd4 	bl	8003410 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2102      	movs	r1, #2
 8003a6c:	4834      	ldr	r0, [pc, #208]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a6e:	f7ff fc11 	bl	8003294 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8003a72:	2200      	movs	r2, #0
 8003a74:	2102      	movs	r1, #2
 8003a76:	4832      	ldr	r0, [pc, #200]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a78:	f7ff fc32 	bl	80032e0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8003a7c:	2280      	movs	r2, #128	; 0x80
 8003a7e:	2102      	movs	r1, #2
 8003a80:	482f      	ldr	r0, [pc, #188]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a82:	f7ff fc53 	bl	800332c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 8003a86:	2200      	movs	r2, #0
 8003a88:	2102      	movs	r1, #2
 8003a8a:	482d      	ldr	r0, [pc, #180]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a8c:	f7ff fc74 	bl	8003378 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8003a90:	2200      	movs	r2, #0
 8003a92:	2102      	movs	r1, #2
 8003a94:	482a      	ldr	r0, [pc, #168]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003a96:	f7ff fc95 	bl	80033c4 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 8003a9a:	220d      	movs	r2, #13
 8003a9c:	2103      	movs	r1, #3
 8003a9e:	4828      	ldr	r0, [pc, #160]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003aa0:	f7ff fd40 	bl	8003524 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003aa4:	2210      	movs	r2, #16
 8003aa6:	2103      	movs	r1, #3
 8003aa8:	4825      	ldr	r0, [pc, #148]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003aaa:	f7ff fbcb 	bl	8003244 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2103      	movs	r1, #3
 8003ab2:	4823      	ldr	r0, [pc, #140]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003ab4:	f7ff fcac 	bl	8003410 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2103      	movs	r1, #3
 8003abc:	4820      	ldr	r0, [pc, #128]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003abe:	f7ff fbe9 	bl	8003294 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2103      	movs	r1, #3
 8003ac6:	481e      	ldr	r0, [pc, #120]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003ac8:	f7ff fc0a 	bl	80032e0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8003acc:	2280      	movs	r2, #128	; 0x80
 8003ace:	2103      	movs	r1, #3
 8003ad0:	481b      	ldr	r0, [pc, #108]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003ad2:	f7ff fc2b 	bl	800332c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2103      	movs	r1, #3
 8003ada:	4819      	ldr	r0, [pc, #100]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003adc:	f7ff fc4c 	bl	8003378 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	2103      	movs	r1, #3
 8003ae4:	4816      	ldr	r0, [pc, #88]	; (8003b40 <MX_SPI2_Init+0x194>)
 8003ae6:	f7ff fc6d 	bl	80033c4 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003aea:	2300      	movs	r3, #0
 8003aec:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003aee:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003af2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003af4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003af8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003afa:	2302      	movs	r3, #2
 8003afc:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003afe:	2301      	movs	r3, #1
 8003b00:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003b02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003b08:	2318      	movs	r3, #24
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003b10:	2300      	movs	r3, #0
 8003b12:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003b14:	2307      	movs	r3, #7
 8003b16:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003b18:	f107 0318 	add.w	r3, r7, #24
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4809      	ldr	r0, [pc, #36]	; (8003b44 <MX_SPI2_Init+0x198>)
 8003b20:	f008 ffcd 	bl	800cabe <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003b24:	2100      	movs	r1, #0
 8003b26:	4807      	ldr	r0, [pc, #28]	; (8003b44 <MX_SPI2_Init+0x198>)
 8003b28:	f7ff fdd5 	bl	80036d6 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8003b2c:	4805      	ldr	r0, [pc, #20]	; (8003b44 <MX_SPI2_Init+0x198>)
 8003b2e:	f7ff fdf8 	bl	8003722 <LL_SPI_DisableNSSPulseMgt>

}
 8003b32:	bf00      	nop
 8003b34:	3740      	adds	r7, #64	; 0x40
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	48000400 	.word	0x48000400
 8003b40:	40020000 	.word	0x40020000
 8003b44:	40003800 	.word	0x40003800

08003b48 <DMA1_Channel1_Init>:
//while??g?p
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	4806      	ldr	r0, [pc, #24]	; (8003b68 <DMA1_Channel1_Init+0x20>)
 8003b50:	f7ff fd12 	bl	8003578 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8003b54:	2100      	movs	r1, #0
 8003b56:	4804      	ldr	r0, [pc, #16]	; (8003b68 <DMA1_Channel1_Init+0x20>)
 8003b58:	f7ff fd30 	bl	80035bc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4802      	ldr	r0, [pc, #8]	; (8003b68 <DMA1_Channel1_Init+0x20>)
 8003b60:	f7ff fb4e 	bl	8003200 <LL_DMA_DisableChannel>
}
 8003b64:	bf00      	nop
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40020000 	.word	0x40020000

08003b6c <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8003b70:	2101      	movs	r1, #1
 8003b72:	4806      	ldr	r0, [pc, #24]	; (8003b8c <DMA1_Channel2_Init+0x20>)
 8003b74:	f7ff fd00 	bl	8003578 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8003b78:	2101      	movs	r1, #1
 8003b7a:	4804      	ldr	r0, [pc, #16]	; (8003b8c <DMA1_Channel2_Init+0x20>)
 8003b7c:	f7ff fd1e 	bl	80035bc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003b80:	2101      	movs	r1, #1
 8003b82:	4802      	ldr	r0, [pc, #8]	; (8003b8c <DMA1_Channel2_Init+0x20>)
 8003b84:	f7ff fb3c 	bl	8003200 <LL_DMA_DisableChannel>
}
 8003b88:	bf00      	nop
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40020000 	.word	0x40020000

08003b90 <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8003b94:	2102      	movs	r1, #2
 8003b96:	4806      	ldr	r0, [pc, #24]	; (8003bb0 <DMA1_Channel3_Init+0x20>)
 8003b98:	f7ff fcee 	bl	8003578 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8003b9c:	2102      	movs	r1, #2
 8003b9e:	4804      	ldr	r0, [pc, #16]	; (8003bb0 <DMA1_Channel3_Init+0x20>)
 8003ba0:	f7ff fd0c 	bl	80035bc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	4802      	ldr	r0, [pc, #8]	; (8003bb0 <DMA1_Channel3_Init+0x20>)
 8003ba8:	f7ff fb2a 	bl	8003200 <LL_DMA_DisableChannel>
}
 8003bac:	bf00      	nop
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40020000 	.word	0x40020000

08003bb4 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8003bb8:	2103      	movs	r1, #3
 8003bba:	4806      	ldr	r0, [pc, #24]	; (8003bd4 <DMA1_Channel4_Init+0x20>)
 8003bbc:	f7ff fcdc 	bl	8003578 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8003bc0:	2103      	movs	r1, #3
 8003bc2:	4804      	ldr	r0, [pc, #16]	; (8003bd4 <DMA1_Channel4_Init+0x20>)
 8003bc4:	f7ff fcfa 	bl	80035bc <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003bc8:	2103      	movs	r1, #3
 8003bca:	4802      	ldr	r0, [pc, #8]	; (8003bd4 <DMA1_Channel4_Init+0x20>)
 8003bcc:	f7ff fb18 	bl	8003200 <LL_DMA_DisableChannel>
}
 8003bd0:	bf00      	nop
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40020000 	.word	0x40020000

08003bd8 <SPI1_Start>:

void SPI1_Start(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8003bdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003be0:	4808      	ldr	r0, [pc, #32]	; (8003c04 <SPI1_Start+0x2c>)
 8003be2:	f7ff fd8b 	bl	80036fc <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8003be6:	f7ff ffaf 	bl	8003b48 <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8003bea:	f7ff ffbf 	bl	8003b6c <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8003bee:	4805      	ldr	r0, [pc, #20]	; (8003c04 <SPI1_Start+0x2c>)
 8003bf0:	f7ff fdba 	bl	8003768 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8003bf4:	4803      	ldr	r0, [pc, #12]	; (8003c04 <SPI1_Start+0x2c>)
 8003bf6:	f7ff fdc7 	bl	8003788 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8003bfa:	4802      	ldr	r0, [pc, #8]	; (8003c04 <SPI1_Start+0x2c>)
 8003bfc:	f7ff fd48 	bl	8003690 <LL_SPI_Enable>
}
 8003c00:	bf00      	nop
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40013000 	.word	0x40013000

08003c08 <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8003c08:	b590      	push	{r4, r7, lr}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	4603      	mov	r3, r0
 8003c10:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003c12:	2101      	movs	r1, #1
 8003c14:	4823      	ldr	r0, [pc, #140]	; (8003ca4 <SPI1_DMA_Communication+0x9c>)
 8003c16:	f7ff fdee 	bl	80037f6 <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8003c1a:	4823      	ldr	r0, [pc, #140]	; (8003ca8 <SPI1_DMA_Communication+0xa0>)
 8003c1c:	f7ff fd91 	bl	8003742 <LL_SPI_IsActiveFlag_RXNE>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d102      	bne.n	8003c2c <SPI1_DMA_Communication+0x24>
 8003c26:	4820      	ldr	r0, [pc, #128]	; (8003ca8 <SPI1_DMA_Communication+0xa0>)
 8003c28:	f7ff fdca 	bl	80037c0 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8003c2c:	481e      	ldr	r0, [pc, #120]	; (8003ca8 <SPI1_DMA_Communication+0xa0>)
 8003c2e:	f7ff fd3f 	bl	80036b0 <LL_SPI_IsEnabled>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d102      	bne.n	8003c3e <SPI1_DMA_Communication+0x36>
 8003c38:	481b      	ldr	r0, [pc, #108]	; (8003ca8 <SPI1_DMA_Communication+0xa0>)
 8003c3a:	f7ff fd29 	bl	8003690 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8003c3e:	4c1b      	ldr	r4, [pc, #108]	; (8003cac <SPI1_DMA_Communication+0xa4>)
 8003c40:	4819      	ldr	r0, [pc, #100]	; (8003ca8 <SPI1_DMA_Communication+0xa0>)
 8003c42:	f7ff fdb1 	bl	80037a8 <LL_SPI_DMA_GetRegAddr>
 8003c46:	4602      	mov	r2, r0
 8003c48:	2310      	movs	r3, #16
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	4622      	mov	r2, r4
 8003c50:	2101      	movs	r1, #1
 8003c52:	4817      	ldr	r0, [pc, #92]	; (8003cb0 <SPI1_DMA_Communication+0xa8>)
 8003c54:	f7ff fc28 	bl	80034a8 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	4814      	ldr	r0, [pc, #80]	; (8003cb0 <SPI1_DMA_Communication+0xa8>)
 8003c60:	f7ff fbfc 	bl	800345c <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8003c64:	4810      	ldr	r0, [pc, #64]	; (8003ca8 <SPI1_DMA_Communication+0xa0>)
 8003c66:	f7ff fd9f 	bl	80037a8 <LL_SPI_DMA_GetRegAddr>
 8003c6a:	4601      	mov	r1, r0
 8003c6c:	4a11      	ldr	r2, [pc, #68]	; (8003cb4 <SPI1_DMA_Communication+0xac>)
 8003c6e:	2300      	movs	r3, #0
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	4613      	mov	r3, r2
 8003c74:	460a      	mov	r2, r1
 8003c76:	2100      	movs	r1, #0
 8003c78:	480d      	ldr	r0, [pc, #52]	; (8003cb0 <SPI1_DMA_Communication+0xa8>)
 8003c7a:	f7ff fc15 	bl	80034a8 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	461a      	mov	r2, r3
 8003c82:	2100      	movs	r1, #0
 8003c84:	480a      	ldr	r0, [pc, #40]	; (8003cb0 <SPI1_DMA_Communication+0xa8>)
 8003c86:	f7ff fbe9 	bl	800345c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	4808      	ldr	r0, [pc, #32]	; (8003cb0 <SPI1_DMA_Communication+0xa8>)
 8003c8e:	f7ff fa95 	bl	80031bc <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003c92:	2100      	movs	r1, #0
 8003c94:	4806      	ldr	r0, [pc, #24]	; (8003cb0 <SPI1_DMA_Communication+0xa8>)
 8003c96:	f7ff fa91 	bl	80031bc <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd90      	pop	{r4, r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	48000400 	.word	0x48000400
 8003ca8:	40013000 	.word	0x40013000
 8003cac:	20000f88 	.word	0x20000f88
 8003cb0:	40020000 	.word	0x40020000
 8003cb4:	20000f90 	.word	0x20000f90

08003cb8 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4804      	ldr	r0, [pc, #16]	; (8003cd0 <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8003cc0:	f7ff fa9e 	bl	8003200 <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	4803      	ldr	r0, [pc, #12]	; (8003cd4 <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8003cc8:	f7ff fd87 	bl	80037da <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8003ccc:	bf00      	nop
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	40020000 	.word	0x40020000
 8003cd4:	48000400 	.word	0x48000400

08003cd8 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003cdc:	2101      	movs	r1, #1
 8003cde:	4802      	ldr	r0, [pc, #8]	; (8003ce8 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8003ce0:	f7ff fa8e 	bl	8003200 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003ce4:	bf00      	nop
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40020000 	.word	0x40020000

08003cec <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	4a03      	ldr	r2, [pc, #12]	; (8003d08 <Get_SPI1ReciveData+0x1c>)
 8003cfa:	5cd3      	ldrb	r3, [r2, r3]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	20000f90 	.word	0x20000f90

08003d0c <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	460a      	mov	r2, r1
 8003d16:	71fb      	strb	r3, [r7, #7]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8003d1c:	79fb      	ldrb	r3, [r7, #7]
 8003d1e:	4904      	ldr	r1, [pc, #16]	; (8003d30 <SetSPI1TransmitData+0x24>)
 8003d20:	79ba      	ldrb	r2, [r7, #6]
 8003d22:	54ca      	strb	r2, [r1, r3]
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	20000f88 	.word	0x20000f88

08003d34 <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8003d38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d3c:	4808      	ldr	r0, [pc, #32]	; (8003d60 <SPI2_Start+0x2c>)
 8003d3e:	f7ff fcdd 	bl	80036fc <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8003d42:	f7ff ff25 	bl	8003b90 <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8003d46:	f7ff ff35 	bl	8003bb4 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8003d4a:	4805      	ldr	r0, [pc, #20]	; (8003d60 <SPI2_Start+0x2c>)
 8003d4c:	f7ff fd0c 	bl	8003768 <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8003d50:	4803      	ldr	r0, [pc, #12]	; (8003d60 <SPI2_Start+0x2c>)
 8003d52:	f7ff fd19 	bl	8003788 <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8003d56:	4802      	ldr	r0, [pc, #8]	; (8003d60 <SPI2_Start+0x2c>)
 8003d58:	f7ff fc9a 	bl	8003690 <LL_SPI_Enable>
}
 8003d5c:	bf00      	nop
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	40003800 	.word	0x40003800

08003d64 <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8003d64:	b590      	push	{r4, r7, lr}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af02      	add	r7, sp, #8
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	460a      	mov	r2, r1
 8003d6e:	71fb      	strb	r3, [r7, #7]
 8003d70:	4613      	mov	r3, r2
 8003d72:	71bb      	strb	r3, [r7, #6]
  if(dir == enL){
 8003d74:	79bb      	ldrb	r3, [r7, #6]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d105      	bne.n	8003d86 <SPI2_DMA_Communication+0x22>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003d7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d7e:	4826      	ldr	r0, [pc, #152]	; (8003e18 <SPI2_DMA_Communication+0xb4>)
 8003d80:	f7ff fd39 	bl	80037f6 <LL_GPIO_ResetOutputPin>
 8003d84:	e003      	b.n	8003d8e <SPI2_DMA_Communication+0x2a>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003d86:	2180      	movs	r1, #128	; 0x80
 8003d88:	4823      	ldr	r0, [pc, #140]	; (8003e18 <SPI2_DMA_Communication+0xb4>)
 8003d8a:	f7ff fd34 	bl	80037f6 <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8003d8e:	4823      	ldr	r0, [pc, #140]	; (8003e1c <SPI2_DMA_Communication+0xb8>)
 8003d90:	f7ff fcd7 	bl	8003742 <LL_SPI_IsActiveFlag_RXNE>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d102      	bne.n	8003da0 <SPI2_DMA_Communication+0x3c>
 8003d9a:	4820      	ldr	r0, [pc, #128]	; (8003e1c <SPI2_DMA_Communication+0xb8>)
 8003d9c:	f7ff fd10 	bl	80037c0 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8003da0:	481e      	ldr	r0, [pc, #120]	; (8003e1c <SPI2_DMA_Communication+0xb8>)
 8003da2:	f7ff fc85 	bl	80036b0 <LL_SPI_IsEnabled>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d102      	bne.n	8003db2 <SPI2_DMA_Communication+0x4e>
 8003dac:	481b      	ldr	r0, [pc, #108]	; (8003e1c <SPI2_DMA_Communication+0xb8>)
 8003dae:	f7ff fc6f 	bl	8003690 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8003db2:	4c1b      	ldr	r4, [pc, #108]	; (8003e20 <SPI2_DMA_Communication+0xbc>)
 8003db4:	4819      	ldr	r0, [pc, #100]	; (8003e1c <SPI2_DMA_Communication+0xb8>)
 8003db6:	f7ff fcf7 	bl	80037a8 <LL_SPI_DMA_GetRegAddr>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	2310      	movs	r3, #16
 8003dbe:	9300      	str	r3, [sp, #0]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	4622      	mov	r2, r4
 8003dc4:	2103      	movs	r1, #3
 8003dc6:	4817      	ldr	r0, [pc, #92]	; (8003e24 <SPI2_DMA_Communication+0xc0>)
 8003dc8:	f7ff fb6e 	bl	80034a8 <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	2103      	movs	r1, #3
 8003dd2:	4814      	ldr	r0, [pc, #80]	; (8003e24 <SPI2_DMA_Communication+0xc0>)
 8003dd4:	f7ff fb42 	bl	800345c <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8003dd8:	4810      	ldr	r0, [pc, #64]	; (8003e1c <SPI2_DMA_Communication+0xb8>)
 8003dda:	f7ff fce5 	bl	80037a8 <LL_SPI_DMA_GetRegAddr>
 8003dde:	4601      	mov	r1, r0
 8003de0:	4a11      	ldr	r2, [pc, #68]	; (8003e28 <SPI2_DMA_Communication+0xc4>)
 8003de2:	2300      	movs	r3, #0
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	4613      	mov	r3, r2
 8003de8:	460a      	mov	r2, r1
 8003dea:	2102      	movs	r1, #2
 8003dec:	480d      	ldr	r0, [pc, #52]	; (8003e24 <SPI2_DMA_Communication+0xc0>)
 8003dee:	f7ff fb5b 	bl	80034a8 <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8003df2:	79fb      	ldrb	r3, [r7, #7]
 8003df4:	461a      	mov	r2, r3
 8003df6:	2102      	movs	r1, #2
 8003df8:	480a      	ldr	r0, [pc, #40]	; (8003e24 <SPI2_DMA_Communication+0xc0>)
 8003dfa:	f7ff fb2f 	bl	800345c <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003dfe:	2103      	movs	r1, #3
 8003e00:	4808      	ldr	r0, [pc, #32]	; (8003e24 <SPI2_DMA_Communication+0xc0>)
 8003e02:	f7ff f9db 	bl	80031bc <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e06:	2102      	movs	r1, #2
 8003e08:	4806      	ldr	r0, [pc, #24]	; (8003e24 <SPI2_DMA_Communication+0xc0>)
 8003e0a:	f7ff f9d7 	bl	80031bc <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003e0e:	bf00      	nop
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd90      	pop	{r4, r7, pc}
 8003e16:	bf00      	nop
 8003e18:	48000400 	.word	0x48000400
 8003e1c:	40003800 	.word	0x40003800
 8003e20:	20000f8c 	.word	0x20000f8c
 8003e24:	40020000 	.word	0x40020000
 8003e28:	20000f94 	.word	0x20000f94

08003e2c <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003e30:	2102      	movs	r1, #2
 8003e32:	4809      	ldr	r0, [pc, #36]	; (8003e58 <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8003e34:	f7ff f9e4 	bl	8003200 <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8003e38:	4b08      	ldr	r3, [pc, #32]	; (8003e5c <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d105      	bne.n	8003e4c <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e44:	4806      	ldr	r0, [pc, #24]	; (8003e60 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003e46:	f7ff fcc8 	bl	80037da <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8003e4a:	e003      	b.n	8003e54 <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003e4c:	2180      	movs	r1, #128	; 0x80
 8003e4e:	4804      	ldr	r0, [pc, #16]	; (8003e60 <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003e50:	f7ff fcc3 	bl	80037da <LL_GPIO_SetOutputPin>
}
 8003e54:	bf00      	nop
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40020000 	.word	0x40020000
 8003e5c:	200006e6 	.word	0x200006e6
 8003e60:	48000400 	.word	0x48000400

08003e64 <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003e68:	2103      	movs	r1, #3
 8003e6a:	4802      	ldr	r0, [pc, #8]	; (8003e74 <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8003e6c:	f7ff f9c8 	bl	8003200 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003e70:	bf00      	nop
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40020000 	.word	0x40020000

08003e78 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	4a03      	ldr	r2, [pc, #12]	; (8003e94 <Get_SPI2ReciveData+0x1c>)
 8003e86:	5cd3      	ldrb	r3, [r2, r3]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr
 8003e94:	20000f94 	.word	0x20000f94

08003e98 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	460a      	mov	r2, r1
 8003ea2:	71fb      	strb	r3, [r7, #7]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8003ea8:	79fb      	ldrb	r3, [r7, #7]
 8003eaa:	4904      	ldr	r1, [pc, #16]	; (8003ebc <SetSPI2TransmitData+0x24>)
 8003eac:	79ba      	ldrb	r2, [r7, #6]
 8003eae:	54ca      	strb	r2, [r1, r3]
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	20000f8c 	.word	0x20000f8c

08003ec0 <LL_DMA_IsActiveFlag_TC1>:
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d101      	bne.n	8003ed8 <LL_DMA_IsActiveFlag_TC1+0x18>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e000      	b.n	8003eda <LL_DMA_IsActiveFlag_TC1+0x1a>
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <LL_DMA_IsActiveFlag_TC2>:
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0320 	and.w	r3, r3, #32
 8003ef6:	2b20      	cmp	r3, #32
 8003ef8:	d101      	bne.n	8003efe <LL_DMA_IsActiveFlag_TC2+0x18>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <LL_DMA_IsActiveFlag_TC2+0x1a>
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <LL_DMA_IsActiveFlag_TC3>:
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f20:	d101      	bne.n	8003f26 <LL_DMA_IsActiveFlag_TC3+0x1a>
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <LL_DMA_IsActiveFlag_TC4>:
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f48:	d101      	bne.n	8003f4e <LL_DMA_IsActiveFlag_TC4+0x1a>
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e000      	b.n	8003f50 <LL_DMA_IsActiveFlag_TC4+0x1c>
 8003f4e:	2300      	movs	r3, #0
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <LL_DMA_ClearFlag_GI1>:
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	605a      	str	r2, [r3, #4]
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <LL_DMA_ClearFlag_GI2>:
{
 8003f76:	b480      	push	{r7}
 8003f78:	b083      	sub	sp, #12
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2210      	movs	r2, #16
 8003f82:	605a      	str	r2, [r3, #4]
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <LL_DMA_ClearFlag_GI3>:
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f9e:	605a      	str	r2, [r3, #4]
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <LL_DMA_ClearFlag_GI4>:
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fba:	605a      	str	r2, [r3, #4]
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f06f 0201 	mvn.w	r2, #1
 8003fd6:	611a      	str	r2, [r3, #16]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d101      	bne.n	8003ffc <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e000      	b.n	8003ffe <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	370c      	adds	r7, #12
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr

0800400a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800400a:	b480      	push	{r7}
 800400c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800400e:	bf00      	nop
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800401c:	e7fe      	b.n	800401c <HardFault_Handler+0x4>

0800401e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800401e:	b480      	push	{r7}
 8004020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004022:	e7fe      	b.n	8004022 <MemManage_Handler+0x4>

08004024 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004028:	e7fe      	b.n	8004028 <BusFault_Handler+0x4>

0800402a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800402a:	b480      	push	{r7}
 800402c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800402e:	e7fe      	b.n	800402e <UsageFault_Handler+0x4>

08004030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004034:	bf00      	nop
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr

0800403e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800403e:	b480      	push	{r7}
 8004040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004042:	bf00      	nop
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004050:	bf00      	nop
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800405a:	b480      	push	{r7}
 800405c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800405e:	bf00      	nop
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 800406c:	4806      	ldr	r0, [pc, #24]	; (8004088 <DMA1_Channel1_IRQHandler+0x20>)
 800406e:	f7ff ff27 	bl	8003ec0 <LL_DMA_IsActiveFlag_TC1>
 8004072:	4603      	mov	r3, r0
 8004074:	2b01      	cmp	r3, #1
 8004076:	d104      	bne.n	8004082 <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 8004078:	4803      	ldr	r0, [pc, #12]	; (8004088 <DMA1_Channel1_IRQHandler+0x20>)
 800407a:	f7ff ff6f 	bl	8003f5c <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 800407e:	f7ff fe1b 	bl	8003cb8 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004082:	bf00      	nop
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	40020000 	.word	0x40020000

0800408c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 8004090:	4806      	ldr	r0, [pc, #24]	; (80040ac <DMA1_Channel2_IRQHandler+0x20>)
 8004092:	f7ff ff28 	bl	8003ee6 <LL_DMA_IsActiveFlag_TC2>
 8004096:	4603      	mov	r3, r0
 8004098:	2b01      	cmp	r3, #1
 800409a:	d104      	bne.n	80040a6 <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 800409c:	4803      	ldr	r0, [pc, #12]	; (80040ac <DMA1_Channel2_IRQHandler+0x20>)
 800409e:	f7ff ff6a 	bl	8003f76 <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 80040a2:	f7ff fe19 	bl	8003cd8 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80040a6:	bf00      	nop
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40020000 	.word	0x40020000

080040b0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 80040b4:	4806      	ldr	r0, [pc, #24]	; (80040d0 <DMA1_Channel3_IRQHandler+0x20>)
 80040b6:	f7ff ff29 	bl	8003f0c <LL_DMA_IsActiveFlag_TC3>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d104      	bne.n	80040ca <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 80040c0:	4803      	ldr	r0, [pc, #12]	; (80040d0 <DMA1_Channel3_IRQHandler+0x20>)
 80040c2:	f7ff ff65 	bl	8003f90 <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 80040c6:	f7ff feb1 	bl	8003e2c <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80040ca:	bf00      	nop
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	40020000 	.word	0x40020000

080040d4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 80040d8:	4806      	ldr	r0, [pc, #24]	; (80040f4 <DMA1_Channel4_IRQHandler+0x20>)
 80040da:	f7ff ff2b 	bl	8003f34 <LL_DMA_IsActiveFlag_TC4>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d104      	bne.n	80040ee <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 80040e4:	4803      	ldr	r0, [pc, #12]	; (80040f4 <DMA1_Channel4_IRQHandler+0x20>)
 80040e6:	f7ff ff61 	bl	8003fac <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 80040ea:	f7ff febb 	bl	8003e64 <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80040ee:	bf00      	nop
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40020000 	.word	0x40020000

080040f8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80040fc:	bf00      	nop
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004106:	b480      	push	{r7}
 8004108:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM1)==1){
 8004118:	4806      	ldr	r0, [pc, #24]	; (8004134 <TIM1_UP_TIM16_IRQHandler+0x20>)
 800411a:	f7ff ff63 	bl	8003fe4 <LL_TIM_IsActiveFlag_UPDATE>
 800411e:	4603      	mov	r3, r0
 8004120:	2b01      	cmp	r3, #1
 8004122:	d102      	bne.n	800412a <TIM1_UP_TIM16_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM1);
 8004124:	4803      	ldr	r0, [pc, #12]	; (8004134 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004126:	f7ff ff4f 	bl	8003fc8 <LL_TIM_ClearFlag_UPDATE>
	}
  INTC_sys();
 800412a:	f001 fa21 	bl	8005570 <INTC_sys>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800412e:	bf00      	nop
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40012c00 	.word	0x40012c00

08004138 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 800413c:	481e      	ldr	r0, [pc, #120]	; (80041b8 <TIM4_IRQHandler+0x80>)
 800413e:	f7ff ff51 	bl	8003fe4 <LL_TIM_IsActiveFlag_UPDATE>
 8004142:	4603      	mov	r3, r0
 8004144:	2b01      	cmp	r3, #1
 8004146:	d102      	bne.n	800414e <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8004148:	481b      	ldr	r0, [pc, #108]	; (80041b8 <TIM4_IRQHandler+0x80>)
 800414a:	f7ff ff3d 	bl	8003fc8 <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 800414e:	4b1b      	ldr	r3, [pc, #108]	; (80041bc <TIM4_IRQHandler+0x84>)
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	2b03      	cmp	r3, #3
 8004154:	d821      	bhi.n	800419a <TIM4_IRQHandler+0x62>
 8004156:	a201      	add	r2, pc, #4	; (adr r2, 800415c <TIM4_IRQHandler+0x24>)
 8004158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800415c:	0800416d 	.word	0x0800416d
 8004160:	08004175 	.word	0x08004175
 8004164:	08004183 	.word	0x08004183
 8004168:	08004193 	.word	0x08004193
		case 0:
      recv_spi_encoder(enL);
 800416c:	2000      	movs	r0, #0
 800416e:	f003 f94d 	bl	800740c <recv_spi_encoder>
			break;
 8004172:	e012      	b.n	800419a <TIM4_IRQHandler+0x62>
		case 1:
      Set_encoder_data(enL);
 8004174:	2000      	movs	r0, #0
 8004176:	f003 f957 	bl	8007428 <Set_encoder_data>
			ICM_42688_GyroRead_DMA(0x29);
 800417a:	2029      	movs	r0, #41	; 0x29
 800417c:	f003 fae2 	bl	8007744 <ICM_42688_GyroRead_DMA>
			break;
 8004180:	e00b      	b.n	800419a <TIM4_IRQHandler+0x62>
		case 2:
      ICM_42688_GyroData();
 8004182:	f003 faed 	bl	8007760 <ICM_42688_GyroData>
      GYRO_Pol();
 8004186:	f003 fb9b 	bl	80078c0 <GYRO_Pol>
			recv_spi_encoder(enR);
 800418a:	2001      	movs	r0, #1
 800418c:	f003 f93e 	bl	800740c <recv_spi_encoder>
			break;
 8004190:	e003      	b.n	800419a <TIM4_IRQHandler+0x62>
		case 3:
			Set_encoder_data(enR);
 8004192:	2001      	movs	r0, #1
 8004194:	f003 f948 	bl	8007428 <Set_encoder_data>
			break;
 8004198:	bf00      	nop
	}
	i = (i+1)%4;
 800419a:	4b08      	ldr	r3, [pc, #32]	; (80041bc <TIM4_IRQHandler+0x84>)
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	3301      	adds	r3, #1
 80041a0:	425a      	negs	r2, r3
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	f002 0203 	and.w	r2, r2, #3
 80041aa:	bf58      	it	pl
 80041ac:	4253      	negpl	r3, r2
 80041ae:	b2da      	uxtb	r2, r3
 80041b0:	4b02      	ldr	r3, [pc, #8]	; (80041bc <TIM4_IRQHandler+0x84>)
 80041b2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80041b4:	bf00      	nop
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40000800 	.word	0x40000800
 80041bc:	20000210 	.word	0x20000210

080041c0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 80041c4:	4819      	ldr	r0, [pc, #100]	; (800422c <TIM5_IRQHandler+0x6c>)
 80041c6:	f7ff ff0d 	bl	8003fe4 <LL_TIM_IsActiveFlag_UPDATE>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d102      	bne.n	80041d6 <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 80041d0:	4816      	ldr	r0, [pc, #88]	; (800422c <TIM5_IRQHandler+0x6c>)
 80041d2:	f7ff fef9 	bl	8003fc8 <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 80041d6:	4b16      	ldr	r3, [pc, #88]	; (8004230 <TIM5_IRQHandler+0x70>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	2b03      	cmp	r3, #3
 80041dc:	d816      	bhi.n	800420c <TIM5_IRQHandler+0x4c>
 80041de:	a201      	add	r2, pc, #4	; (adr r2, 80041e4 <TIM5_IRQHandler+0x24>)
 80041e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e4:	080041f5 	.word	0x080041f5
 80041e8:	080041fb 	.word	0x080041fb
 80041ec:	08004201 	.word	0x08004201
 80041f0:	08004207 	.word	0x08004207
		case 0:
			DIST_Pol_FL();
 80041f4:	f006 f850 	bl	800a298 <DIST_Pol_FL>
			break;
 80041f8:	e008      	b.n	800420c <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_SR();
 80041fa:	f006 f8db 	bl	800a3b4 <DIST_Pol_SR>
			break;
 80041fe:	e005      	b.n	800420c <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_SL();
 8004200:	f006 f8aa 	bl	800a358 <DIST_Pol_SL>
			break;
 8004204:	e002      	b.n	800420c <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_FR();
 8004206:	f006 f877 	bl	800a2f8 <DIST_Pol_FR>
			break;
 800420a:	bf00      	nop
	}
	i = (i+1)%4;
 800420c:	4b08      	ldr	r3, [pc, #32]	; (8004230 <TIM5_IRQHandler+0x70>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	3301      	adds	r3, #1
 8004212:	425a      	negs	r2, r3
 8004214:	f003 0303 	and.w	r3, r3, #3
 8004218:	f002 0203 	and.w	r2, r2, #3
 800421c:	bf58      	it	pl
 800421e:	4253      	negpl	r3, r2
 8004220:	b2da      	uxtb	r2, r3
 8004222:	4b03      	ldr	r3, [pc, #12]	; (8004230 <TIM5_IRQHandler+0x70>)
 8004224:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004226:	bf00      	nop
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	40000c00 	.word	0x40000c00
 8004230:	20000211 	.word	0x20000211

08004234 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8004238:	4806      	ldr	r0, [pc, #24]	; (8004254 <TIM6_DAC_IRQHandler+0x20>)
 800423a:	f7ff fed3 	bl	8003fe4 <LL_TIM_IsActiveFlag_UPDATE>
 800423e:	4603      	mov	r3, r0
 8004240:	2b01      	cmp	r3, #1
 8004242:	d102      	bne.n	800424a <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 8004244:	4803      	ldr	r0, [pc, #12]	; (8004254 <TIM6_DAC_IRQHandler+0x20>)
 8004246:	f7ff febf 	bl	8003fc8 <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 800424a:	f005 fe07 	bl	8009e5c <BAT_Pol>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800424e:	bf00      	nop
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	40001000 	.word	0x40001000

08004258 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]
 8004268:	e00a      	b.n	8004280 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800426a:	f3af 8000 	nop.w
 800426e:	4601      	mov	r1, r0
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	1c5a      	adds	r2, r3, #1
 8004274:	60ba      	str	r2, [r7, #8]
 8004276:	b2ca      	uxtb	r2, r1
 8004278:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	3301      	adds	r3, #1
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	429a      	cmp	r2, r3
 8004286:	dbf0      	blt.n	800426a <_read+0x12>
	}

return len;
 8004288:	687b      	ldr	r3, [r7, #4]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b086      	sub	sp, #24
 8004296:	af00      	add	r7, sp, #0
 8004298:	60f8      	str	r0, [r7, #12]
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800429e:	2300      	movs	r3, #0
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	e009      	b.n	80042b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	1c5a      	adds	r2, r3, #1
 80042a8:	60ba      	str	r2, [r7, #8]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fe f90b 	bl	80024c8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	3301      	adds	r3, #1
 80042b6:	617b      	str	r3, [r7, #20]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	429a      	cmp	r2, r3
 80042be:	dbf1      	blt.n	80042a4 <_write+0x12>
	}
	return len;
 80042c0:	687b      	ldr	r3, [r7, #4]
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <_close>:

int _close(int file)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
	return -1;
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
 80042ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80042f2:	605a      	str	r2, [r3, #4]
	return 0;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <_isatty>:

int _isatty(int file)
{
 8004302:	b480      	push	{r7}
 8004304:	b083      	sub	sp, #12
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
	return 1;
 800430a:	2301      	movs	r3, #1
}
 800430c:	4618      	mov	r0, r3
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
	return 0;
 8004324:	2300      	movs	r3, #0
}
 8004326:	4618      	mov	r0, r3
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800433c:	4a14      	ldr	r2, [pc, #80]	; (8004390 <_sbrk+0x5c>)
 800433e:	4b15      	ldr	r3, [pc, #84]	; (8004394 <_sbrk+0x60>)
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004348:	4b13      	ldr	r3, [pc, #76]	; (8004398 <_sbrk+0x64>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d102      	bne.n	8004356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004350:	4b11      	ldr	r3, [pc, #68]	; (8004398 <_sbrk+0x64>)
 8004352:	4a12      	ldr	r2, [pc, #72]	; (800439c <_sbrk+0x68>)
 8004354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004356:	4b10      	ldr	r3, [pc, #64]	; (8004398 <_sbrk+0x64>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4413      	add	r3, r2
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	429a      	cmp	r2, r3
 8004362:	d207      	bcs.n	8004374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004364:	f009 fa8c 	bl	800d880 <__errno>
 8004368:	4602      	mov	r2, r0
 800436a:	230c      	movs	r3, #12
 800436c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800436e:	f04f 33ff 	mov.w	r3, #4294967295
 8004372:	e009      	b.n	8004388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004374:	4b08      	ldr	r3, [pc, #32]	; (8004398 <_sbrk+0x64>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800437a:	4b07      	ldr	r3, [pc, #28]	; (8004398 <_sbrk+0x64>)
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4413      	add	r3, r2
 8004382:	4a05      	ldr	r2, [pc, #20]	; (8004398 <_sbrk+0x64>)
 8004384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004386:	68fb      	ldr	r3, [r7, #12]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20020000 	.word	0x20020000
 8004394:	00000400 	.word	0x00000400
 8004398:	20000214 	.word	0x20000214
 800439c:	20004598 	.word	0x20004598

080043a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80043a4:	4b08      	ldr	r3, [pc, #32]	; (80043c8 <SystemInit+0x28>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043aa:	4a07      	ldr	r2, [pc, #28]	; (80043c8 <SystemInit+0x28>)
 80043ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80043b4:	4b04      	ldr	r3, [pc, #16]	; (80043c8 <SystemInit+0x28>)
 80043b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80043ba:	609a      	str	r2, [r3, #8]
#endif
}
 80043bc:	bf00      	nop
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	e000ed00 	.word	0xe000ed00

080043cc <__NVIC_GetPriorityGrouping>:
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043d0:	4b04      	ldr	r3, [pc, #16]	; (80043e4 <__NVIC_GetPriorityGrouping+0x18>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	0a1b      	lsrs	r3, r3, #8
 80043d6:	f003 0307 	and.w	r3, r3, #7
}
 80043da:	4618      	mov	r0, r3
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <__NVIC_EnableIRQ>:
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	4603      	mov	r3, r0
 80043f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	db0b      	blt.n	8004412 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043fa:	79fb      	ldrb	r3, [r7, #7]
 80043fc:	f003 021f 	and.w	r2, r3, #31
 8004400:	4907      	ldr	r1, [pc, #28]	; (8004420 <__NVIC_EnableIRQ+0x38>)
 8004402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004406:	095b      	lsrs	r3, r3, #5
 8004408:	2001      	movs	r0, #1
 800440a:	fa00 f202 	lsl.w	r2, r0, r2
 800440e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004412:	bf00      	nop
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	e000e100 	.word	0xe000e100

08004424 <__NVIC_SetPriority>:
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	4603      	mov	r3, r0
 800442c:	6039      	str	r1, [r7, #0]
 800442e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004434:	2b00      	cmp	r3, #0
 8004436:	db0a      	blt.n	800444e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	b2da      	uxtb	r2, r3
 800443c:	490c      	ldr	r1, [pc, #48]	; (8004470 <__NVIC_SetPriority+0x4c>)
 800443e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004442:	0112      	lsls	r2, r2, #4
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	440b      	add	r3, r1
 8004448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800444c:	e00a      	b.n	8004464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	b2da      	uxtb	r2, r3
 8004452:	4908      	ldr	r1, [pc, #32]	; (8004474 <__NVIC_SetPriority+0x50>)
 8004454:	79fb      	ldrb	r3, [r7, #7]
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	3b04      	subs	r3, #4
 800445c:	0112      	lsls	r2, r2, #4
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	440b      	add	r3, r1
 8004462:	761a      	strb	r2, [r3, #24]
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	e000e100 	.word	0xe000e100
 8004474:	e000ed00 	.word	0xe000ed00

08004478 <NVIC_EncodePriority>:
{
 8004478:	b480      	push	{r7}
 800447a:	b089      	sub	sp, #36	; 0x24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	f1c3 0307 	rsb	r3, r3, #7
 8004492:	2b04      	cmp	r3, #4
 8004494:	bf28      	it	cs
 8004496:	2304      	movcs	r3, #4
 8004498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	3304      	adds	r3, #4
 800449e:	2b06      	cmp	r3, #6
 80044a0:	d902      	bls.n	80044a8 <NVIC_EncodePriority+0x30>
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	3b03      	subs	r3, #3
 80044a6:	e000      	b.n	80044aa <NVIC_EncodePriority+0x32>
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044ac:	f04f 32ff 	mov.w	r2, #4294967295
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	fa02 f303 	lsl.w	r3, r2, r3
 80044b6:	43da      	mvns	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	401a      	ands	r2, r3
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044c0:	f04f 31ff 	mov.w	r1, #4294967295
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ca:	43d9      	mvns	r1, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044d0:	4313      	orrs	r3, r2
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3724      	adds	r7, #36	; 0x24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <LL_AHB2_GRP1_EnableClock>:
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80044e8:	4b08      	ldr	r3, [pc, #32]	; (800450c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80044ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ec:	4907      	ldr	r1, [pc, #28]	; (800450c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80044f4:	4b05      	ldr	r3, [pc, #20]	; (800450c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80044f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4013      	ands	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80044fe:	68fb      	ldr	r3, [r7, #12]
}
 8004500:	bf00      	nop
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	40021000 	.word	0x40021000

08004510 <LL_APB1_GRP1_EnableClock>:
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004518:	4b08      	ldr	r3, [pc, #32]	; (800453c <LL_APB1_GRP1_EnableClock+0x2c>)
 800451a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800451c:	4907      	ldr	r1, [pc, #28]	; (800453c <LL_APB1_GRP1_EnableClock+0x2c>)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4313      	orrs	r3, r2
 8004522:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004524:	4b05      	ldr	r3, [pc, #20]	; (800453c <LL_APB1_GRP1_EnableClock+0x2c>)
 8004526:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4013      	ands	r3, r2
 800452c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800452e:	68fb      	ldr	r3, [r7, #12]
}
 8004530:	bf00      	nop
 8004532:	3714      	adds	r7, #20
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	40021000 	.word	0x40021000

08004540 <LL_APB2_GRP1_EnableClock>:
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004548:	4b08      	ldr	r3, [pc, #32]	; (800456c <LL_APB2_GRP1_EnableClock+0x2c>)
 800454a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800454c:	4907      	ldr	r1, [pc, #28]	; (800456c <LL_APB2_GRP1_EnableClock+0x2c>)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4313      	orrs	r3, r2
 8004552:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <LL_APB2_GRP1_EnableClock+0x2c>)
 8004556:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4013      	ands	r3, r2
 800455c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800455e:	68fb      	ldr	r3, [r7, #12]
}
 8004560:	bf00      	nop
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr
 800456c:	40021000 	.word	0x40021000

08004570 <LL_TIM_EnableCounter>:
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f043 0201 	orr.w	r2, r3, #1
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	601a      	str	r2, [r3, #0]
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <LL_TIM_EnableARRPreload>:
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	601a      	str	r2, [r3, #0]
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <LL_TIM_DisableARRPreload>:
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	601a      	str	r2, [r3, #0]
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <LL_TIM_CC_EnableChannel>:
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1a      	ldr	r2, [r3, #32]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	431a      	orrs	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	621a      	str	r2, [r3, #32]
}
 80045e6:	bf00      	nop
 80045e8:	370c      	adds	r7, #12
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
	...

080045f4 <LL_TIM_OC_DisableFast>:
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d02e      	beq.n	8004662 <LL_TIM_OC_DisableFast+0x6e>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	2b04      	cmp	r3, #4
 8004608:	d029      	beq.n	800465e <LL_TIM_OC_DisableFast+0x6a>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b10      	cmp	r3, #16
 800460e:	d024      	beq.n	800465a <LL_TIM_OC_DisableFast+0x66>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b40      	cmp	r3, #64	; 0x40
 8004614:	d01f      	beq.n	8004656 <LL_TIM_OC_DisableFast+0x62>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800461c:	d019      	beq.n	8004652 <LL_TIM_OC_DisableFast+0x5e>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004624:	d013      	beq.n	800464e <LL_TIM_OC_DisableFast+0x5a>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462c:	d00d      	beq.n	800464a <LL_TIM_OC_DisableFast+0x56>
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004634:	d007      	beq.n	8004646 <LL_TIM_OC_DisableFast+0x52>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800463c:	d101      	bne.n	8004642 <LL_TIM_OC_DisableFast+0x4e>
 800463e:	2308      	movs	r3, #8
 8004640:	e010      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 8004642:	2309      	movs	r3, #9
 8004644:	e00e      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 8004646:	2307      	movs	r3, #7
 8004648:	e00c      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 800464a:	2306      	movs	r3, #6
 800464c:	e00a      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 800464e:	2305      	movs	r3, #5
 8004650:	e008      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 8004652:	2304      	movs	r3, #4
 8004654:	e006      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 8004656:	2303      	movs	r3, #3
 8004658:	e004      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 800465a:	2302      	movs	r3, #2
 800465c:	e002      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <LL_TIM_OC_DisableFast+0x70>
 8004662:	2300      	movs	r3, #0
 8004664:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3318      	adds	r3, #24
 800466a:	4619      	mov	r1, r3
 800466c:	7bfb      	ldrb	r3, [r7, #15]
 800466e:	4a0b      	ldr	r2, [pc, #44]	; (800469c <LL_TIM_OC_DisableFast+0xa8>)
 8004670:	5cd3      	ldrb	r3, [r2, r3]
 8004672:	440b      	add	r3, r1
 8004674:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	7bfb      	ldrb	r3, [r7, #15]
 800467c:	4908      	ldr	r1, [pc, #32]	; (80046a0 <LL_TIM_OC_DisableFast+0xac>)
 800467e:	5ccb      	ldrb	r3, [r1, r3]
 8004680:	4619      	mov	r1, r3
 8004682:	2304      	movs	r3, #4
 8004684:	408b      	lsls	r3, r1
 8004686:	43db      	mvns	r3, r3
 8004688:	401a      	ands	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	601a      	str	r2, [r3, #0]
}
 800468e:	bf00      	nop
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	08014d68 	.word	0x08014d68
 80046a0:	08014d74 	.word	0x08014d74

080046a4 <LL_TIM_OC_EnablePreload>:
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d02e      	beq.n	8004712 <LL_TIM_OC_EnablePreload+0x6e>
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d029      	beq.n	800470e <LL_TIM_OC_EnablePreload+0x6a>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	2b10      	cmp	r3, #16
 80046be:	d024      	beq.n	800470a <LL_TIM_OC_EnablePreload+0x66>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b40      	cmp	r3, #64	; 0x40
 80046c4:	d01f      	beq.n	8004706 <LL_TIM_OC_EnablePreload+0x62>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046cc:	d019      	beq.n	8004702 <LL_TIM_OC_EnablePreload+0x5e>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046d4:	d013      	beq.n	80046fe <LL_TIM_OC_EnablePreload+0x5a>
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046dc:	d00d      	beq.n	80046fa <LL_TIM_OC_EnablePreload+0x56>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046e4:	d007      	beq.n	80046f6 <LL_TIM_OC_EnablePreload+0x52>
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ec:	d101      	bne.n	80046f2 <LL_TIM_OC_EnablePreload+0x4e>
 80046ee:	2308      	movs	r3, #8
 80046f0:	e010      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 80046f2:	2309      	movs	r3, #9
 80046f4:	e00e      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 80046f6:	2307      	movs	r3, #7
 80046f8:	e00c      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 80046fa:	2306      	movs	r3, #6
 80046fc:	e00a      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 80046fe:	2305      	movs	r3, #5
 8004700:	e008      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 8004702:	2304      	movs	r3, #4
 8004704:	e006      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 8004706:	2303      	movs	r3, #3
 8004708:	e004      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 800470a:	2302      	movs	r3, #2
 800470c:	e002      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 800470e:	2301      	movs	r3, #1
 8004710:	e000      	b.n	8004714 <LL_TIM_OC_EnablePreload+0x70>
 8004712:	2300      	movs	r3, #0
 8004714:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	3318      	adds	r3, #24
 800471a:	4619      	mov	r1, r3
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	4a0a      	ldr	r2, [pc, #40]	; (8004748 <LL_TIM_OC_EnablePreload+0xa4>)
 8004720:	5cd3      	ldrb	r3, [r2, r3]
 8004722:	440b      	add	r3, r1
 8004724:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	7bfb      	ldrb	r3, [r7, #15]
 800472c:	4907      	ldr	r1, [pc, #28]	; (800474c <LL_TIM_OC_EnablePreload+0xa8>)
 800472e:	5ccb      	ldrb	r3, [r1, r3]
 8004730:	4619      	mov	r1, r3
 8004732:	2308      	movs	r3, #8
 8004734:	408b      	lsls	r3, r1
 8004736:	431a      	orrs	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	601a      	str	r2, [r3, #0]
}
 800473c:	bf00      	nop
 800473e:	3714      	adds	r7, #20
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	08014d68 	.word	0x08014d68
 800474c:	08014d74 	.word	0x08014d74

08004750 <LL_TIM_OC_SetCompareCH2>:
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <LL_TIM_SetClockSource>:
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800477e:	f023 0307 	bic.w	r3, r3, #7
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	431a      	orrs	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	609a      	str	r2, [r3, #8]
}
 800478a:	bf00      	nop
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <LL_TIM_SetTriggerOutput>:
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 800479e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80047a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	431a      	orrs	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	605a      	str	r2, [r3, #4]
}
 80047b4:	bf00      	nop
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <LL_TIM_SetTriggerOutput2>:
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	605a      	str	r2, [r3, #4]
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <LL_TIM_DisableMasterSlaveMode>:
{
 80047e6:	b480      	push	{r7}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	609a      	str	r2, [r3, #8]
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <LL_TIM_EnableAllOutputs>:
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004812:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	645a      	str	r2, [r3, #68]	; 0x44
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr

08004826 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	f043 0201 	orr.w	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	60da      	str	r2, [r3, #12]
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
	...

08004848 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b092      	sub	sp, #72	; 0x48
 800484c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800484e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004852:	2200      	movs	r2, #0
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	605a      	str	r2, [r3, #4]
 8004858:	609a      	str	r2, [r3, #8]
 800485a:	60da      	str	r2, [r3, #12]
 800485c:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 800485e:	1d3b      	adds	r3, r7, #4
 8004860:	2230      	movs	r2, #48	; 0x30
 8004862:	2100      	movs	r1, #0
 8004864:	4618      	mov	r0, r3
 8004866:	f009 f840 	bl	800d8ea <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 800486a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800486e:	f7ff fe67 	bl	8004540 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004872:	f7ff fdab 	bl	80043cc <__NVIC_GetPriorityGrouping>
 8004876:	4603      	mov	r3, r0
 8004878:	2200      	movs	r2, #0
 800487a:	2100      	movs	r1, #0
 800487c:	4618      	mov	r0, r3
 800487e:	f7ff fdfb 	bl	8004478 <NVIC_EncodePriority>
 8004882:	4603      	mov	r3, r0
 8004884:	4619      	mov	r1, r3
 8004886:	2019      	movs	r0, #25
 8004888:	f7ff fdcc 	bl	8004424 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800488c:	2019      	movs	r0, #25
 800488e:	f7ff fdab 	bl	80043e8 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004892:	23a9      	movs	r3, #169	; 0xa9
 8004894:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004896:	2300      	movs	r3, #0
 8004898:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 800489a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800489e:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80048a0:	2300      	movs	r3, #0
 80048a2:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 80048a4:	2300      	movs	r3, #0
 80048a6:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80048a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048ac:	4619      	mov	r1, r3
 80048ae:	4811      	ldr	r0, [pc, #68]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048b0:	f008 f9ea 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80048b4:	480f      	ldr	r0, [pc, #60]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048b6:	f7ff fe7b 	bl	80045b0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80048ba:	2100      	movs	r1, #0
 80048bc:	480d      	ldr	r0, [pc, #52]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048be:	f7ff ff55 	bl	800476c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 80048c2:	2100      	movs	r1, #0
 80048c4:	480b      	ldr	r0, [pc, #44]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048c6:	f7ff ff66 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 80048ca:	2100      	movs	r1, #0
 80048cc:	4809      	ldr	r0, [pc, #36]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048ce:	f7ff ff77 	bl	80047c0 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 80048d2:	4808      	ldr	r0, [pc, #32]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048d4:	f7ff ff87 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 80048d8:	2300      	movs	r3, #0
 80048da:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 80048dc:	2300      	movs	r3, #0
 80048de:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 80048e0:	1d3b      	adds	r3, r7, #4
 80048e2:	4619      	mov	r1, r3
 80048e4:	4803      	ldr	r0, [pc, #12]	; (80048f4 <MX_TIM1_Init+0xac>)
 80048e6:	f008 fabf 	bl	800ce68 <LL_TIM_BDTR_Init>

}
 80048ea:	bf00      	nop
 80048ec:	3748      	adds	r7, #72	; 0x48
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	40012c00 	.word	0x40012c00

080048f8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b094      	sub	sp, #80	; 0x50
 80048fc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80048fe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004902:	2200      	movs	r2, #0
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	605a      	str	r2, [r3, #4]
 8004908:	609a      	str	r2, [r3, #8]
 800490a:	60da      	str	r2, [r3, #12]
 800490c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800490e:	f107 031c 	add.w	r3, r7, #28
 8004912:	2220      	movs	r2, #32
 8004914:	2100      	movs	r1, #0
 8004916:	4618      	mov	r0, r3
 8004918:	f008 ffe7 	bl	800d8ea <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800491c:	1d3b      	adds	r3, r7, #4
 800491e:	2200      	movs	r2, #0
 8004920:	601a      	str	r2, [r3, #0]
 8004922:	605a      	str	r2, [r3, #4]
 8004924:	609a      	str	r2, [r3, #8]
 8004926:	60da      	str	r2, [r3, #12]
 8004928:	611a      	str	r2, [r3, #16]
 800492a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800492c:	2001      	movs	r0, #1
 800492e:	f7ff fdef 	bl	8004510 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004932:	2301      	movs	r3, #1
 8004934:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004936:	2300      	movs	r3, #0
 8004938:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 800493a:	f240 3351 	movw	r3, #849	; 0x351
 800493e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004940:	2300      	movs	r3, #0
 8004942:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8004944:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004948:	4619      	mov	r1, r3
 800494a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800494e:	f008 f99b 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 8004952:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004956:	f7ff fe1b 	bl	8004590 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 800495a:	2110      	movs	r1, #16
 800495c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004960:	f7ff fea0 	bl	80046a4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004964:	2360      	movs	r3, #96	; 0x60
 8004966:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004968:	2300      	movs	r3, #0
 800496a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800496c:	2300      	movs	r3, #0
 800496e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8004970:	2300      	movs	r3, #0
 8004972:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004974:	2300      	movs	r3, #0
 8004976:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8004978:	f107 031c 	add.w	r3, r7, #28
 800497c:	461a      	mov	r2, r3
 800497e:	2110      	movs	r1, #16
 8004980:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004984:	f008 fa22 	bl	800cdcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8004988:	2110      	movs	r1, #16
 800498a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800498e:	f7ff fe31 	bl	80045f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8004992:	2100      	movs	r1, #0
 8004994:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004998:	f7ff fefd 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800499c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80049a0:	f7ff ff21 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80049a4:	2002      	movs	r0, #2
 80049a6:	f7ff fd9b 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80049aa:	2308      	movs	r3, #8
 80049ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80049ae:	2302      	movs	r3, #2
 80049b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80049ba:	2300      	movs	r3, #0
 80049bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80049be:	2301      	movs	r3, #1
 80049c0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c2:	1d3b      	adds	r3, r7, #4
 80049c4:	4619      	mov	r1, r3
 80049c6:	4803      	ldr	r0, [pc, #12]	; (80049d4 <MX_TIM2_Init+0xdc>)
 80049c8:	f007 fd51 	bl	800c46e <LL_GPIO_Init>

}
 80049cc:	bf00      	nop
 80049ce:	3750      	adds	r7, #80	; 0x50
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	48000400 	.word	0x48000400

080049d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b094      	sub	sp, #80	; 0x50
 80049dc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80049de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80049e2:	2200      	movs	r2, #0
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	605a      	str	r2, [r3, #4]
 80049e8:	609a      	str	r2, [r3, #8]
 80049ea:	60da      	str	r2, [r3, #12]
 80049ec:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80049ee:	f107 031c 	add.w	r3, r7, #28
 80049f2:	2220      	movs	r2, #32
 80049f4:	2100      	movs	r1, #0
 80049f6:	4618      	mov	r0, r3
 80049f8:	f008 ff77 	bl	800d8ea <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049fc:	1d3b      	adds	r3, r7, #4
 80049fe:	2200      	movs	r2, #0
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	605a      	str	r2, [r3, #4]
 8004a04:	609a      	str	r2, [r3, #8]
 8004a06:	60da      	str	r2, [r3, #12]
 8004a08:	611a      	str	r2, [r3, #16]
 8004a0a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8004a0c:	2002      	movs	r0, #2
 8004a0e:	f7ff fd7f 	bl	8004510 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004a12:	2301      	movs	r3, #1
 8004a14:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a16:	2300      	movs	r3, #0
 8004a18:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 8004a1a:	f240 3351 	movw	r3, #849	; 0x351
 8004a1e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004a20:	2300      	movs	r3, #0
 8004a22:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8004a24:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004a28:	4619      	mov	r1, r3
 8004a2a:	481f      	ldr	r0, [pc, #124]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a2c:	f008 f92c 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8004a30:	481d      	ldr	r0, [pc, #116]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a32:	f7ff fdad 	bl	8004590 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 8004a36:	2110      	movs	r1, #16
 8004a38:	481b      	ldr	r0, [pc, #108]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a3a:	f7ff fe33 	bl	80046a4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004a3e:	2360      	movs	r3, #96	; 0x60
 8004a40:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004a42:	2300      	movs	r3, #0
 8004a44:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004a46:	2300      	movs	r3, #0
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8004a52:	f107 031c 	add.w	r3, r7, #28
 8004a56:	461a      	mov	r2, r3
 8004a58:	2110      	movs	r1, #16
 8004a5a:	4813      	ldr	r0, [pc, #76]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a5c:	f008 f9b6 	bl	800cdcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8004a60:	2110      	movs	r1, #16
 8004a62:	4811      	ldr	r0, [pc, #68]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a64:	f7ff fdc6 	bl	80045f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8004a68:	2100      	movs	r1, #0
 8004a6a:	480f      	ldr	r0, [pc, #60]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a6c:	f7ff fe93 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8004a70:	480d      	ldr	r0, [pc, #52]	; (8004aa8 <MX_TIM3_Init+0xd0>)
 8004a72:	f7ff feb8 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004a76:	2002      	movs	r0, #2
 8004a78:	f7ff fd32 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8004a7c:	2320      	movs	r3, #32
 8004a7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004a80:	2302      	movs	r3, #2
 8004a82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004a90:	2302      	movs	r3, #2
 8004a92:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a94:	1d3b      	adds	r3, r7, #4
 8004a96:	4619      	mov	r1, r3
 8004a98:	4804      	ldr	r0, [pc, #16]	; (8004aac <MX_TIM3_Init+0xd4>)
 8004a9a:	f007 fce8 	bl	800c46e <LL_GPIO_Init>

}
 8004a9e:	bf00      	nop
 8004aa0:	3750      	adds	r7, #80	; 0x50
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	40000400 	.word	0x40000400
 8004aac:	48000400 	.word	0x48000400

08004ab0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004ab6:	1d3b      	adds	r3, r7, #4
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]
 8004abc:	605a      	str	r2, [r3, #4]
 8004abe:	609a      	str	r2, [r3, #8]
 8004ac0:	60da      	str	r2, [r3, #12]
 8004ac2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8004ac4:	2004      	movs	r0, #4
 8004ac6:	f7ff fd23 	bl	8004510 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004aca:	f7ff fc7f 	bl	80043cc <__NVIC_GetPriorityGrouping>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7ff fccf 	bl	8004478 <NVIC_EncodePriority>
 8004ada:	4603      	mov	r3, r0
 8004adc:	4619      	mov	r1, r3
 8004ade:	201e      	movs	r0, #30
 8004ae0:	f7ff fca0 	bl	8004424 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8004ae4:	201e      	movs	r0, #30
 8004ae6:	f7ff fc7f 	bl	80043e8 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004aea:	23a9      	movs	r3, #169	; 0xa9
 8004aec:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004aee:	2300      	movs	r3, #0
 8004af0:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004af2:	23f9      	movs	r3, #249	; 0xf9
 8004af4:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004af6:	2300      	movs	r3, #0
 8004af8:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8004afa:	1d3b      	adds	r3, r7, #4
 8004afc:	4619      	mov	r1, r3
 8004afe:	480a      	ldr	r0, [pc, #40]	; (8004b28 <MX_TIM4_Init+0x78>)
 8004b00:	f008 f8c2 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8004b04:	4808      	ldr	r0, [pc, #32]	; (8004b28 <MX_TIM4_Init+0x78>)
 8004b06:	f7ff fd53 	bl	80045b0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004b0a:	2100      	movs	r1, #0
 8004b0c:	4806      	ldr	r0, [pc, #24]	; (8004b28 <MX_TIM4_Init+0x78>)
 8004b0e:	f7ff fe2d 	bl	800476c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8004b12:	2100      	movs	r1, #0
 8004b14:	4804      	ldr	r0, [pc, #16]	; (8004b28 <MX_TIM4_Init+0x78>)
 8004b16:	f7ff fe3e 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8004b1a:	4803      	ldr	r0, [pc, #12]	; (8004b28 <MX_TIM4_Init+0x78>)
 8004b1c:	f7ff fe63 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>

}
 8004b20:	bf00      	nop
 8004b22:	3718      	adds	r7, #24
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	40000800 	.word	0x40000800

08004b2c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b32:	1d3b      	adds	r3, r7, #4
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	605a      	str	r2, [r3, #4]
 8004b3a:	609a      	str	r2, [r3, #8]
 8004b3c:	60da      	str	r2, [r3, #12]
 8004b3e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8004b40:	2008      	movs	r0, #8
 8004b42:	f7ff fce5 	bl	8004510 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b46:	f7ff fc41 	bl	80043cc <__NVIC_GetPriorityGrouping>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2100      	movs	r1, #0
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7ff fc91 	bl	8004478 <NVIC_EncodePriority>
 8004b56:	4603      	mov	r3, r0
 8004b58:	4619      	mov	r1, r3
 8004b5a:	2032      	movs	r0, #50	; 0x32
 8004b5c:	f7ff fc62 	bl	8004424 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8004b60:	2032      	movs	r0, #50	; 0x32
 8004b62:	f7ff fc41 	bl	80043e8 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b66:	23a9      	movs	r3, #169	; 0xa9
 8004b68:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004b6e:	23f9      	movs	r3, #249	; 0xf9
 8004b70:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004b72:	2300      	movs	r3, #0
 8004b74:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004b76:	1d3b      	adds	r3, r7, #4
 8004b78:	4619      	mov	r1, r3
 8004b7a:	480a      	ldr	r0, [pc, #40]	; (8004ba4 <MX_TIM5_Init+0x78>)
 8004b7c:	f008 f884 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8004b80:	4808      	ldr	r0, [pc, #32]	; (8004ba4 <MX_TIM5_Init+0x78>)
 8004b82:	f7ff fd15 	bl	80045b0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004b86:	2100      	movs	r1, #0
 8004b88:	4806      	ldr	r0, [pc, #24]	; (8004ba4 <MX_TIM5_Init+0x78>)
 8004b8a:	f7ff fdef 	bl	800476c <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8004b8e:	2100      	movs	r1, #0
 8004b90:	4804      	ldr	r0, [pc, #16]	; (8004ba4 <MX_TIM5_Init+0x78>)
 8004b92:	f7ff fe00 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8004b96:	4803      	ldr	r0, [pc, #12]	; (8004ba4 <MX_TIM5_Init+0x78>)
 8004b98:	f7ff fe25 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>

}
 8004b9c:	bf00      	nop
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	40000c00 	.word	0x40000c00

08004ba8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004bae:	1d3b      	adds	r3, r7, #4
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	605a      	str	r2, [r3, #4]
 8004bb6:	609a      	str	r2, [r3, #8]
 8004bb8:	60da      	str	r2, [r3, #12]
 8004bba:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8004bbc:	2010      	movs	r0, #16
 8004bbe:	f7ff fca7 	bl	8004510 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004bc2:	f7ff fc03 	bl	80043cc <__NVIC_GetPriorityGrouping>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2200      	movs	r2, #0
 8004bca:	2100      	movs	r1, #0
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f7ff fc53 	bl	8004478 <NVIC_EncodePriority>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	2036      	movs	r0, #54	; 0x36
 8004bd8:	f7ff fc24 	bl	8004424 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004bdc:	2036      	movs	r0, #54	; 0x36
 8004bde:	f7ff fc03 	bl	80043e8 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004be2:	23a9      	movs	r3, #169	; 0xa9
 8004be4:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8004bea:	f242 730f 	movw	r3, #9999	; 0x270f
 8004bee:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8004bf0:	1d3b      	adds	r3, r7, #4
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	4808      	ldr	r0, [pc, #32]	; (8004c18 <MX_TIM6_Init+0x70>)
 8004bf6:	f008 f847 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8004bfa:	4807      	ldr	r0, [pc, #28]	; (8004c18 <MX_TIM6_Init+0x70>)
 8004bfc:	f7ff fcd8 	bl	80045b0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8004c00:	2100      	movs	r1, #0
 8004c02:	4805      	ldr	r0, [pc, #20]	; (8004c18 <MX_TIM6_Init+0x70>)
 8004c04:	f7ff fdc7 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8004c08:	4803      	ldr	r0, [pc, #12]	; (8004c18 <MX_TIM6_Init+0x70>)
 8004c0a:	f7ff fdec 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>

}
 8004c0e:	bf00      	nop
 8004c10:	3718      	adds	r7, #24
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	40001000 	.word	0x40001000

08004c1c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b0a0      	sub	sp, #128	; 0x80
 8004c20:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004c22:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c26:	2200      	movs	r2, #0
 8004c28:	601a      	str	r2, [r3, #0]
 8004c2a:	605a      	str	r2, [r3, #4]
 8004c2c:	609a      	str	r2, [r3, #8]
 8004c2e:	60da      	str	r2, [r3, #12]
 8004c30:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004c32:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004c36:	2220      	movs	r2, #32
 8004c38:	2100      	movs	r1, #0
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f008 fe55 	bl	800d8ea <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004c40:	f107 031c 	add.w	r3, r7, #28
 8004c44:	2230      	movs	r2, #48	; 0x30
 8004c46:	2100      	movs	r1, #0
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f008 fe4e 	bl	800d8ea <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c4e:	1d3b      	adds	r3, r7, #4
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]
 8004c54:	605a      	str	r2, [r3, #4]
 8004c56:	609a      	str	r2, [r3, #8]
 8004c58:	60da      	str	r2, [r3, #12]
 8004c5a:	611a      	str	r2, [r3, #16]
 8004c5c:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8004c5e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004c62:	f7ff fc6d 	bl	8004540 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004c66:	2301      	movs	r3, #1
 8004c68:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8004c70:	f240 3351 	movw	r3, #849	; 0x351
 8004c74:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004c76:	2300      	movs	r3, #0
 8004c78:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8004c7e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c82:	4619      	mov	r1, r3
 8004c84:	4837      	ldr	r0, [pc, #220]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004c86:	f007 ffff 	bl	800cc88 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8004c8a:	4836      	ldr	r0, [pc, #216]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004c8c:	f7ff fc90 	bl	80045b0 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8004c90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c94:	4833      	ldr	r0, [pc, #204]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004c96:	f7ff fd05 	bl	80046a4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004c9a:	2360      	movs	r3, #96	; 0x60
 8004c9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004caa:	2300      	movs	r3, #0
 8004cac:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8004cba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cc4:	4827      	ldr	r0, [pc, #156]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004cc6:	f008 f881 	bl	800cdcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8004cca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004cce:	4825      	ldr	r0, [pc, #148]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004cd0:	f7ff fc90 	bl	80045f4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8004cd4:	2100      	movs	r1, #0
 8004cd6:	4823      	ldr	r0, [pc, #140]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004cd8:	f7ff fd5d 	bl	8004796 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8004cdc:	2100      	movs	r1, #0
 8004cde:	4821      	ldr	r0, [pc, #132]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004ce0:	f7ff fd6e 	bl	80047c0 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8004ce4:	481f      	ldr	r0, [pc, #124]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004ce6:	f7ff fd7e 	bl	80047e6 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004cea:	2300      	movs	r3, #0
 8004cec:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004d00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004d06:	2300      	movs	r3, #0
 8004d08:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004d12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d16:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004d20:	2300      	movs	r3, #0
 8004d22:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8004d24:	f107 031c 	add.w	r3, r7, #28
 8004d28:	4619      	mov	r1, r3
 8004d2a:	480e      	ldr	r0, [pc, #56]	; (8004d64 <MX_TIM8_Init+0x148>)
 8004d2c:	f008 f89c 	bl	800ce68 <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004d30:	2002      	movs	r0, #2
 8004d32:	f7ff fbd5 	bl	80044e0 <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004d36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d3a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004d3c:	2302      	movs	r3, #2
 8004d3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004d40:	2300      	movs	r3, #0
 8004d42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8004d4c:	230a      	movs	r3, #10
 8004d4e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d50:	1d3b      	adds	r3, r7, #4
 8004d52:	4619      	mov	r1, r3
 8004d54:	4804      	ldr	r0, [pc, #16]	; (8004d68 <MX_TIM8_Init+0x14c>)
 8004d56:	f007 fb8a 	bl	800c46e <LL_GPIO_Init>

}
 8004d5a:	bf00      	nop
 8004d5c:	3780      	adds	r7, #128	; 0x80
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40013400 	.word	0x40013400
 8004d68:	48000400 	.word	0x48000400

08004d6c <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  //sensor encode gyro
  LL_TIM_EnableIT_UPDATE(TIM4);
 8004d70:	481a      	ldr	r0, [pc, #104]	; (8004ddc <TIMER_init+0x70>)
 8004d72:	f7ff fd58 	bl	8004826 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8004d76:	4819      	ldr	r0, [pc, #100]	; (8004ddc <TIMER_init+0x70>)
 8004d78:	f7ff fbfa 	bl	8004570 <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM5);
 8004d7c:	4818      	ldr	r0, [pc, #96]	; (8004de0 <TIMER_init+0x74>)
 8004d7e:	f7ff fd52 	bl	8004826 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 8004d82:	4817      	ldr	r0, [pc, #92]	; (8004de0 <TIMER_init+0x74>)
 8004d84:	f7ff fbf4 	bl	8004570 <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM6);
 8004d88:	4816      	ldr	r0, [pc, #88]	; (8004de4 <TIMER_init+0x78>)
 8004d8a:	f7ff fd4c 	bl	8004826 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8004d8e:	4815      	ldr	r0, [pc, #84]	; (8004de4 <TIMER_init+0x78>)
 8004d90:	f7ff fbee 	bl	8004570 <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8004d94:	2110      	movs	r1, #16
 8004d96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004d9a:	f7ff fc19 	bl	80045d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8004d9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004da2:	f7ff fbe5 	bl	8004570 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8004da6:	2110      	movs	r1, #16
 8004da8:	480f      	ldr	r0, [pc, #60]	; (8004de8 <TIMER_init+0x7c>)
 8004daa:	f7ff fc11 	bl	80045d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8004dae:	480e      	ldr	r0, [pc, #56]	; (8004de8 <TIMER_init+0x7c>)
 8004db0:	f7ff fbde 	bl	8004570 <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8004db4:	480d      	ldr	r0, [pc, #52]	; (8004dec <TIMER_init+0x80>)
 8004db6:	f7ff fd26 	bl	8004806 <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8004dba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004dbe:	480b      	ldr	r0, [pc, #44]	; (8004dec <TIMER_init+0x80>)
 8004dc0:	f7ff fc06 	bl	80045d0 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8004dc4:	4809      	ldr	r0, [pc, #36]	; (8004dec <TIMER_init+0x80>)
 8004dc6:	f7ff fbd3 	bl	8004570 <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM1);
 8004dca:	4809      	ldr	r0, [pc, #36]	; (8004df0 <TIMER_init+0x84>)
 8004dcc:	f7ff fd2b 	bl	8004826 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 8004dd0:	4807      	ldr	r0, [pc, #28]	; (8004df0 <TIMER_init+0x84>)
 8004dd2:	f7ff fbcd 	bl	8004570 <LL_TIM_EnableCounter>
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40000800 	.word	0x40000800
 8004de0:	40000c00 	.word	0x40000c00
 8004de4:	40001000 	.word	0x40001000
 8004de8:	40000400 	.word	0x40000400
 8004dec:	40013400 	.word	0x40013400
 8004df0:	40012c00 	.word	0x40012c00

08004df4 <Enable_TIM2>:

void Enable_TIM2(void){
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8004df8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004dfc:	f7ff fbb8 	bl	8004570 <LL_TIM_EnableCounter>
}
 8004e00:	bf00      	nop
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8004e08:	4802      	ldr	r0, [pc, #8]	; (8004e14 <Enable_TIM3+0x10>)
 8004e0a:	f7ff fbb1 	bl	8004570 <LL_TIM_EnableCounter>
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	40000400 	.word	0x40000400

08004e18 <Set_DutyTIM2>:

void Disable_TIM3(void){
  LL_TIM_DisableCounter(TIM3);
}

void Set_DutyTIM2(uint16_t duty){
 8004e18:	b590      	push	{r4, r7, lr}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	4603      	mov	r3, r0
 8004e20:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004e22:	88fb      	ldrh	r3, [r7, #6]
 8004e24:	ee07 3a90 	vmov	s15, r3
 8004e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e2c:	ee17 0a90 	vmov	r0, s15
 8004e30:	f7fb fbb2 	bl	8000598 <__aeabi_f2d>
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	4b15      	ldr	r3, [pc, #84]	; (8004e90 <Set_DutyTIM2+0x78>)
 8004e3a:	f7fb fd2f 	bl	800089c <__aeabi_ddiv>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	460c      	mov	r4, r1
 8004e42:	4618      	mov	r0, r3
 8004e44:	4621      	mov	r1, r4
 8004e46:	a310      	add	r3, pc, #64	; (adr r3, 8004e88 <Set_DutyTIM2+0x70>)
 8004e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4c:	f7fb fbfc 	bl	8000648 <__aeabi_dmul>
 8004e50:	4603      	mov	r3, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	4618      	mov	r0, r3
 8004e56:	4621      	mov	r1, r4
 8004e58:	f7fb fece 	bl	8000bf8 <__aeabi_d2uiz>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004e60:	89fb      	ldrh	r3, [r7, #14]
 8004e62:	f240 3251 	movw	r2, #849	; 0x351
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d902      	bls.n	8004e70 <Set_DutyTIM2+0x58>
    compare = 849;
 8004e6a:	f240 3351 	movw	r3, #849	; 0x351
 8004e6e:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8004e70:	89fb      	ldrh	r3, [r7, #14]
 8004e72:	4619      	mov	r1, r3
 8004e74:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004e78:	f7ff fc6a 	bl	8004750 <LL_TIM_OC_SetCompareCH2>
}
 8004e7c:	bf00      	nop
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd90      	pop	{r4, r7, pc}
 8004e84:	f3af 8000 	nop.w
 8004e88:	00000000 	.word	0x00000000
 8004e8c:	408a8800 	.word	0x408a8800
 8004e90:	408f4000 	.word	0x408f4000
 8004e94:	00000000 	.word	0x00000000

08004e98 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8004e98:	b590      	push	{r4, r7, lr}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004ea2:	88fb      	ldrh	r3, [r7, #6]
 8004ea4:	ee07 3a90 	vmov	s15, r3
 8004ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eac:	ee17 0a90 	vmov	r0, s15
 8004eb0:	f7fb fb72 	bl	8000598 <__aeabi_f2d>
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	4b15      	ldr	r3, [pc, #84]	; (8004f10 <Set_DutyTIM3+0x78>)
 8004eba:	f7fb fcef 	bl	800089c <__aeabi_ddiv>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	460c      	mov	r4, r1
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	4621      	mov	r1, r4
 8004ec6:	a310      	add	r3, pc, #64	; (adr r3, 8004f08 <Set_DutyTIM3+0x70>)
 8004ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ecc:	f7fb fbbc 	bl	8000648 <__aeabi_dmul>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	4621      	mov	r1, r4
 8004ed8:	f7fb fe8e 	bl	8000bf8 <__aeabi_d2uiz>
 8004edc:	4603      	mov	r3, r0
 8004ede:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004ee0:	89fb      	ldrh	r3, [r7, #14]
 8004ee2:	f240 3251 	movw	r2, #849	; 0x351
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d902      	bls.n	8004ef0 <Set_DutyTIM3+0x58>
    compare = 849;
 8004eea:	f240 3351 	movw	r3, #849	; 0x351
 8004eee:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8004ef0:	89fb      	ldrh	r3, [r7, #14]
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4807      	ldr	r0, [pc, #28]	; (8004f14 <Set_DutyTIM3+0x7c>)
 8004ef6:	f7ff fc2b 	bl	8004750 <LL_TIM_OC_SetCompareCH2>
}
 8004efa:	bf00      	nop
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd90      	pop	{r4, r7, pc}
 8004f02:	bf00      	nop
 8004f04:	f3af 8000 	nop.w
 8004f08:	00000000 	.word	0x00000000
 8004f0c:	408a8800 	.word	0x408a8800
 8004f10:	408f4000 	.word	0x408f4000
 8004f14:	40000400 	.word	0x40000400

08004f18 <LL_DMA_SetDataTransferDirection>:
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004f28:	4a0e      	ldr	r2, [pc, #56]	; (8004f64 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	461a      	mov	r2, r3
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	4413      	add	r3, r2
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f3c:	f023 0310 	bic.w	r3, r3, #16
 8004f40:	4908      	ldr	r1, [pc, #32]	; (8004f64 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	440a      	add	r2, r1
 8004f46:	7812      	ldrb	r2, [r2, #0]
 8004f48:	4611      	mov	r1, r2
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	440a      	add	r2, r1
 8004f4e:	4611      	mov	r1, r2
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]
}
 8004f56:	bf00      	nop
 8004f58:	371c      	adds	r7, #28
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	08014d80 	.word	0x08014d80

08004f68 <LL_DMA_SetMode>:
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004f78:	4a0d      	ldr	r2, [pc, #52]	; (8004fb0 <LL_DMA_SetMode+0x48>)
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	461a      	mov	r2, r3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	4413      	add	r3, r2
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f023 0220 	bic.w	r2, r3, #32
 8004f8c:	4908      	ldr	r1, [pc, #32]	; (8004fb0 <LL_DMA_SetMode+0x48>)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	440b      	add	r3, r1
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	4619      	mov	r1, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	440b      	add	r3, r1
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	600b      	str	r3, [r1, #0]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	08014d80 	.word	0x08014d80

08004fb4 <LL_DMA_SetPeriphIncMode>:
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b087      	sub	sp, #28
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004fc4:	4a0d      	ldr	r2, [pc, #52]	; (8004ffc <LL_DMA_SetPeriphIncMode+0x48>)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	4413      	add	r3, r2
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004fd8:	4908      	ldr	r1, [pc, #32]	; (8004ffc <LL_DMA_SetPeriphIncMode+0x48>)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	440b      	add	r3, r1
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	440b      	add	r3, r1
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	600b      	str	r3, [r1, #0]
}
 8004fee:	bf00      	nop
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	08014d80 	.word	0x08014d80

08005000 <LL_DMA_SetMemoryIncMode>:
{
 8005000:	b480      	push	{r7}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8005010:	4a0d      	ldr	r2, [pc, #52]	; (8005048 <LL_DMA_SetMemoryIncMode+0x48>)
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	4413      	add	r3, r2
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	4413      	add	r3, r2
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005024:	4908      	ldr	r1, [pc, #32]	; (8005048 <LL_DMA_SetMemoryIncMode+0x48>)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	440b      	add	r3, r1
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	4619      	mov	r1, r3
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	440b      	add	r3, r1
 8005032:	4619      	mov	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4313      	orrs	r3, r2
 8005038:	600b      	str	r3, [r1, #0]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	08014d80 	.word	0x08014d80

0800504c <LL_DMA_SetPeriphSize>:
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 800505c:	4a0d      	ldr	r2, [pc, #52]	; (8005094 <LL_DMA_SetPeriphSize+0x48>)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	461a      	mov	r2, r3
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	4413      	add	r3, r2
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005070:	4908      	ldr	r1, [pc, #32]	; (8005094 <LL_DMA_SetPeriphSize+0x48>)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	440b      	add	r3, r1
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	4619      	mov	r1, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	440b      	add	r3, r1
 800507e:	4619      	mov	r1, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4313      	orrs	r3, r2
 8005084:	600b      	str	r3, [r1, #0]
}
 8005086:	bf00      	nop
 8005088:	371c      	adds	r7, #28
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	08014d80 	.word	0x08014d80

08005098 <LL_DMA_SetMemorySize>:
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80050a8:	4a0d      	ldr	r2, [pc, #52]	; (80050e0 <LL_DMA_SetMemorySize+0x48>)
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	4413      	add	r3, r2
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	461a      	mov	r2, r3
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	4413      	add	r3, r2
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050bc:	4908      	ldr	r1, [pc, #32]	; (80050e0 <LL_DMA_SetMemorySize+0x48>)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	440b      	add	r3, r1
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	4619      	mov	r1, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	440b      	add	r3, r1
 80050ca:	4619      	mov	r1, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	600b      	str	r3, [r1, #0]
}
 80050d2:	bf00      	nop
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	08014d80 	.word	0x08014d80

080050e4 <LL_DMA_SetChannelPriorityLevel>:
{
 80050e4:	b480      	push	{r7}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 80050f4:	4a0d      	ldr	r2, [pc, #52]	; (800512c <LL_DMA_SetChannelPriorityLevel+0x48>)
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4413      	add	r3, r2
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	461a      	mov	r2, r3
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	4413      	add	r3, r2
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005108:	4908      	ldr	r1, [pc, #32]	; (800512c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	440b      	add	r3, r1
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	4619      	mov	r1, r3
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	440b      	add	r3, r1
 8005116:	4619      	mov	r1, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4313      	orrs	r3, r2
 800511c:	600b      	str	r3, [r1, #0]
}
 800511e:	bf00      	nop
 8005120:	371c      	adds	r7, #28
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	08014d80 	.word	0x08014d80

08005130 <LL_DMA_SetPeriphRequest>:
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	0a9b      	lsrs	r3, r3, #10
 8005140:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005144:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	4413      	add	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005158:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	4413      	add	r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800516e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	430a      	orrs	r2, r1
 8005176:	601a      	str	r2, [r3, #0]
}
 8005178:	bf00      	nop
 800517a:	371c      	adds	r7, #28
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <LL_AHB2_GRP1_EnableClock>:
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800518c:	4b08      	ldr	r3, [pc, #32]	; (80051b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800518e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005190:	4907      	ldr	r1, [pc, #28]	; (80051b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4313      	orrs	r3, r2
 8005196:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005198:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800519a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4013      	ands	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80051a2:	68fb      	ldr	r3, [r7, #12]
}
 80051a4:	bf00      	nop
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr
 80051b0:	40021000 	.word	0x40021000

080051b4 <LL_APB2_GRP1_EnableClock>:
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051c0:	4907      	ldr	r1, [pc, #28]	; (80051e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80051c8:	4b05      	ldr	r3, [pc, #20]	; (80051e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4013      	ands	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80051d2:	68fb      	ldr	r3, [r7, #12]
}
 80051d4:	bf00      	nop
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	40021000 	.word	0x40021000

080051e4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f043 0201 	orr.w	r2, r3, #1
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	601a      	str	r2, [r3, #0]
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	601a      	str	r2, [r3, #0]
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	075b      	lsls	r3, r3, #29
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	609a      	str	r2, [r3, #8]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	065b      	lsls	r3, r3, #25
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	609a      	str	r2, [r3, #8]
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	609a      	str	r2, [r3, #8]
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	69db      	ldr	r3, [r3, #28]
 80052ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052b0:	2b80      	cmp	r3, #128	; 0x80
 80052b2:	d101      	bne.n	80052b8 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80052b4:	2301      	movs	r3, #1
 80052b6:	e000      	b.n	80052ba <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	69db      	ldr	r3, [r3, #28]
 80052d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052da:	d101      	bne.n	80052e0 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80052dc:	2301      	movs	r3, #1
 80052de:	e000      	b.n	80052e2 <LL_USART_IsActiveFlag_TEACK+0x1c>
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	69db      	ldr	r3, [r3, #28]
 80052fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005302:	d101      	bne.n	8005308 <LL_USART_IsActiveFlag_REACK+0x1a>
 8005304:	2301      	movs	r3, #1
 8005306:	e000      	b.n	800530a <LL_USART_IsActiveFlag_REACK+0x1c>
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	460b      	mov	r3, r1
 8005320:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8005322:	78fa      	ldrb	r2, [r7, #3]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08e      	sub	sp, #56	; 0x38
 8005338:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800533a:	f107 0318 	add.w	r3, r7, #24
 800533e:	2220      	movs	r2, #32
 8005340:	2100      	movs	r1, #0
 8005342:	4618      	mov	r0, r3
 8005344:	f008 fad1 	bl	800d8ea <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005348:	463b      	mov	r3, r7
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	605a      	str	r2, [r3, #4]
 8005350:	609a      	str	r2, [r3, #8]
 8005352:	60da      	str	r2, [r3, #12]
 8005354:	611a      	str	r2, [r3, #16]
 8005356:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8005358:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800535c:	f7ff ff2a 	bl	80051b4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005360:	2001      	movs	r0, #1
 8005362:	f7ff ff0f 	bl	8005184 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8005366:	f44f 7300 	mov.w	r3, #512	; 0x200
 800536a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800536c:	2302      	movs	r3, #2
 800536e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005370:	2300      	movs	r3, #0
 8005372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005378:	2300      	movs	r3, #0
 800537a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800537c:	2307      	movs	r3, #7
 800537e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005380:	463b      	mov	r3, r7
 8005382:	4619      	mov	r1, r3
 8005384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005388:	f007 f871 	bl	800c46e <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800538c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005390:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005392:	2302      	movs	r3, #2
 8005394:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005396:	2300      	movs	r3, #0
 8005398:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800539a:	2300      	movs	r3, #0
 800539c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800539e:	2300      	movs	r3, #0
 80053a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80053a2:	2307      	movs	r3, #7
 80053a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053a6:	463b      	mov	r3, r7
 80053a8:	4619      	mov	r1, r3
 80053aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053ae:	f007 f85e 	bl	800c46e <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 80053b2:	2218      	movs	r2, #24
 80053b4:	2104      	movs	r1, #4
 80053b6:	4843      	ldr	r0, [pc, #268]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053b8:	f7ff feba 	bl	8005130 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80053bc:	2200      	movs	r2, #0
 80053be:	2104      	movs	r1, #4
 80053c0:	4840      	ldr	r0, [pc, #256]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053c2:	f7ff fda9 	bl	8004f18 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 80053c6:	2200      	movs	r2, #0
 80053c8:	2104      	movs	r1, #4
 80053ca:	483e      	ldr	r0, [pc, #248]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053cc:	f7ff fe8a 	bl	80050e4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 80053d0:	2200      	movs	r2, #0
 80053d2:	2104      	movs	r1, #4
 80053d4:	483b      	ldr	r0, [pc, #236]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053d6:	f7ff fdc7 	bl	8004f68 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 80053da:	2200      	movs	r2, #0
 80053dc:	2104      	movs	r1, #4
 80053de:	4839      	ldr	r0, [pc, #228]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053e0:	f7ff fde8 	bl	8004fb4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 80053e4:	2280      	movs	r2, #128	; 0x80
 80053e6:	2104      	movs	r1, #4
 80053e8:	4836      	ldr	r0, [pc, #216]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053ea:	f7ff fe09 	bl	8005000 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 80053ee:	2200      	movs	r2, #0
 80053f0:	2104      	movs	r1, #4
 80053f2:	4834      	ldr	r0, [pc, #208]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053f4:	f7ff fe2a 	bl	800504c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 80053f8:	2200      	movs	r2, #0
 80053fa:	2104      	movs	r1, #4
 80053fc:	4831      	ldr	r0, [pc, #196]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 80053fe:	f7ff fe4b 	bl	8005098 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 8005402:	2219      	movs	r2, #25
 8005404:	2105      	movs	r1, #5
 8005406:	482f      	ldr	r0, [pc, #188]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 8005408:	f7ff fe92 	bl	8005130 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800540c:	2210      	movs	r2, #16
 800540e:	2105      	movs	r1, #5
 8005410:	482c      	ldr	r0, [pc, #176]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 8005412:	f7ff fd81 	bl	8004f18 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 8005416:	2200      	movs	r2, #0
 8005418:	2105      	movs	r1, #5
 800541a:	482a      	ldr	r0, [pc, #168]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 800541c:	f7ff fe62 	bl	80050e4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8005420:	2200      	movs	r2, #0
 8005422:	2105      	movs	r1, #5
 8005424:	4827      	ldr	r0, [pc, #156]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 8005426:	f7ff fd9f 	bl	8004f68 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800542a:	2200      	movs	r2, #0
 800542c:	2105      	movs	r1, #5
 800542e:	4825      	ldr	r0, [pc, #148]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 8005430:	f7ff fdc0 	bl	8004fb4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8005434:	2280      	movs	r2, #128	; 0x80
 8005436:	2105      	movs	r1, #5
 8005438:	4822      	ldr	r0, [pc, #136]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 800543a:	f7ff fde1 	bl	8005000 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800543e:	2200      	movs	r2, #0
 8005440:	2105      	movs	r1, #5
 8005442:	4820      	ldr	r0, [pc, #128]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 8005444:	f7ff fe02 	bl	800504c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8005448:	2200      	movs	r2, #0
 800544a:	2105      	movs	r1, #5
 800544c:	481d      	ldr	r0, [pc, #116]	; (80054c4 <MX_USART1_UART_Init+0x190>)
 800544e:	f7ff fe23 	bl	8005098 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8005456:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800545a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800545c:	2300      	movs	r3, #0
 800545e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005460:	2300      	movs	r3, #0
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005464:	2300      	movs	r3, #0
 8005466:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005468:	230c      	movs	r3, #12
 800546a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800546c:	2300      	movs	r3, #0
 800546e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005470:	2300      	movs	r3, #0
 8005472:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8005474:	f107 0318 	add.w	r3, r7, #24
 8005478:	4619      	mov	r1, r3
 800547a:	4813      	ldr	r0, [pc, #76]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 800547c:	f008 f91c 	bl	800d6b8 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005480:	2100      	movs	r1, #0
 8005482:	4811      	ldr	r0, [pc, #68]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005484:	f7ff fece 	bl	8005224 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005488:	2100      	movs	r1, #0
 800548a:	480f      	ldr	r0, [pc, #60]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 800548c:	f7ff fede 	bl	800524c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8005490:	480d      	ldr	r0, [pc, #52]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005492:	f7ff feb7 	bl	8005204 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8005496:	480c      	ldr	r0, [pc, #48]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005498:	f7ff feec 	bl	8005274 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 800549c:	480a      	ldr	r0, [pc, #40]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 800549e:	f7ff fea1 	bl	80051e4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 80054a2:	bf00      	nop
 80054a4:	4808      	ldr	r0, [pc, #32]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80054a6:	f7ff ff0e 	bl	80052c6 <LL_USART_IsActiveFlag_TEACK>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0f9      	beq.n	80054a4 <MX_USART1_UART_Init+0x170>
 80054b0:	4805      	ldr	r0, [pc, #20]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80054b2:	f7ff ff1c 	bl	80052ee <LL_USART_IsActiveFlag_REACK>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f3      	beq.n	80054a4 <MX_USART1_UART_Init+0x170>
  {
  }

}
 80054bc:	bf00      	nop
 80054be:	3738      	adds	r7, #56	; 0x38
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40020000 	.word	0x40020000
 80054c8:	40013800 	.word	0x40013800

080054cc <USART_TransmitByte>:

/* USER CODE BEGIN 1 */
void USART_TransmitByte(uint8_t ch){
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	4603      	mov	r3, r0
 80054d4:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 80054d6:	79fb      	ldrb	r3, [r7, #7]
 80054d8:	4619      	mov	r1, r3
 80054da:	4807      	ldr	r0, [pc, #28]	; (80054f8 <USART_TransmitByte+0x2c>)
 80054dc:	f7ff ff1b 	bl	8005316 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 80054e0:	bf00      	nop
 80054e2:	4805      	ldr	r0, [pc, #20]	; (80054f8 <USART_TransmitByte+0x2c>)
 80054e4:	f7ff fedc 	bl	80052a0 <LL_USART_IsActiveFlag_TXE_TXFNF>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d0f9      	beq.n	80054e2 <USART_TransmitByte+0x16>
}
 80054ee:	bf00      	nop
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40013800 	.word	0x40013800

080054fc <Get_NowDist>:

float Get_NowSpeed(void){
	return f_NowSpeed;
}

float Get_NowDist(void){
 80054fc:	b480      	push	{r7}
 80054fe:	af00      	add	r7, sp, #0
	return f_NowDist;
 8005500:	4b04      	ldr	r3, [pc, #16]	; (8005514 <Get_NowDist+0x18>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	ee07 3a90 	vmov	s15, r3
}
 8005508:	eeb0 0a67 	vmov.f32	s0, s15
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr
 8005514:	20000248 	.word	0x20000248

08005518 <Set_TrgtSpeed>:

float Get_TrgtSpeed(void){
	return f_TrgtSpeed;
}

void Set_TrgtSpeed(float speed){
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 8005522:	4a04      	ldr	r2, [pc, #16]	; (8005534 <Set_TrgtSpeed+0x1c>)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6013      	str	r3, [r2, #0]
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	20000230 	.word	0x20000230

08005538 <Get_NowAngle>:

float Get_NowAngle(void){
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
	return f_NowAngle;
 800553c:	4b04      	ldr	r3, [pc, #16]	; (8005550 <Get_NowAngle+0x18>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	ee07 3a90 	vmov	s15, r3
}
 8005544:	eeb0 0a67 	vmov.f32	s0, s15
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	20000278 	.word	0x20000278

08005554 <Get_TrgtAngleS>:
float Get_TrgtAngleS(void){
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 8005558:	4b04      	ldr	r3, [pc, #16]	; (800556c <Get_TrgtAngleS+0x18>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	ee07 3a90 	vmov	s15, r3
}
 8005560:	eeb0 0a67 	vmov.f32	s0, s15
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	20000264 	.word	0x20000264

08005570 <INTC_sys>:

void INTC_sys(void)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 8005574:	4b14      	ldr	r3, [pc, #80]	; (80055c8 <INTC_sys+0x58>)
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	b29b      	uxth	r3, r3
 800557a:	3301      	adds	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	4b12      	ldr	r3, [pc, #72]	; (80055c8 <INTC_sys+0x58>)
 8005580:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec  sec
 8005582:	4b11      	ldr	r3, [pc, #68]	; (80055c8 <INTC_sys+0x58>)
 8005584:	881b      	ldrh	r3, [r3, #0]
 8005586:	b29b      	uxth	r3, r3
 8005588:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800558c:	d309      	bcc.n	80055a2 <INTC_sys+0x32>
		Msec_in  = 0;
 800558e:	4b0e      	ldr	r3, [pc, #56]	; (80055c8 <INTC_sys+0x58>)
 8005590:	2200      	movs	r2, #0
 8005592:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 8005594:	4b0d      	ldr	r3, [pc, #52]	; (80055cc <INTC_sys+0x5c>)
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	b2db      	uxtb	r3, r3
 800559a:	3301      	adds	r3, #1
 800559c:	b2da      	uxtb	r2, r3
 800559e:	4b0b      	ldr	r3, [pc, #44]	; (80055cc <INTC_sys+0x5c>)
 80055a0:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec  min
 80055a2:	4b0a      	ldr	r3, [pc, #40]	; (80055cc <INTC_sys+0x5c>)
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	2b3b      	cmp	r3, #59	; 0x3b
 80055aa:	d909      	bls.n	80055c0 <INTC_sys+0x50>
		Sec_in = 0;
 80055ac:	4b07      	ldr	r3, [pc, #28]	; (80055cc <INTC_sys+0x5c>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	701a      	strb	r2, [r3, #0]
		Min_in++;
 80055b2:	4b07      	ldr	r3, [pc, #28]	; (80055d0 <INTC_sys+0x60>)
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	3301      	adds	r3, #1
 80055ba:	b2da      	uxtb	r2, r3
 80055bc:	4b04      	ldr	r3, [pc, #16]	; (80055d0 <INTC_sys+0x60>)
 80055be:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 80055c0:	f001 fc26 	bl	8006e10 <CTRL_pol>
}
 80055c4:	bf00      	nop
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	200006e4 	.word	0x200006e4
 80055cc:	200002b8 	.word	0x200002b8
 80055d0:	200002b4 	.word	0x200002b4

080055d4 <CTRL_sta>:

void CTRL_sta( void )
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 80055d8:	4b03      	ldr	r3, [pc, #12]	; (80055e8 <CTRL_sta+0x14>)
 80055da:	2201      	movs	r2, #1
 80055dc:	701a      	strb	r2, [r3, #0]
}
 80055de:	bf00      	nop
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	20000218 	.word	0x20000218

080055ec <CTRL_stop>:

void CTRL_stop( void )
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 80055f0:	4b05      	ldr	r3, [pc, #20]	; (8005608 <CTRL_stop+0x1c>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 80055f6:	2000      	movs	r0, #0
 80055f8:	f001 fe8e 	bl	8007318 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80055fc:	2001      	movs	r0, #1
 80055fe:	f001 fe8b 	bl	8007318 <DCM_brakeMot>
}
 8005602:	bf00      	nop
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	20000218 	.word	0x20000218

0800560c <CTRL_clrData>:

void CTRL_clrData( void )
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
//	recv_spi_encoder();								// 
//	ENC_R_CNT_old	= ENC_R_CNT;
//	ENC_L_CNT_old	= ENC_L_CNT;
//	ENC_setref();
	l_CntR			= 0;						// 
 8005610:	4b28      	ldr	r3, [pc, #160]	; (80056b4 <CTRL_clrData+0xa8>)
 8005612:	2200      	movs	r2, #0
 8005614:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8005616:	4b28      	ldr	r3, [pc, #160]	; (80056b8 <CTRL_clrData+0xac>)
 8005618:	2200      	movs	r2, #0
 800561a:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// 
 800561c:	4b27      	ldr	r3, [pc, #156]	; (80056bc <CTRL_clrData+0xb0>)
 800561e:	f04f 0200 	mov.w	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 8005624:	4b26      	ldr	r3, [pc, #152]	; (80056c0 <CTRL_clrData+0xb4>)
 8005626:	f04f 0200 	mov.w	r2, #0
 800562a:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 800562c:	4b25      	ldr	r3, [pc, #148]	; (80056c4 <CTRL_clrData+0xb8>)
 800562e:	f04f 0200 	mov.w	r2, #0
 8005632:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 8005634:	4b24      	ldr	r3, [pc, #144]	; (80056c8 <CTRL_clrData+0xbc>)
 8005636:	f04f 0200 	mov.w	r2, #0
 800563a:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					1[msec]
 800563c:	4b23      	ldr	r3, [pc, #140]	; (80056cc <CTRL_clrData+0xc0>)
 800563e:	f04f 0200 	mov.w	r2, #0
 8005642:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 8005644:	4b22      	ldr	r3, [pc, #136]	; (80056d0 <CTRL_clrData+0xc4>)
 8005646:	2200      	movs	r2, #0
 8005648:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 800564a:	4b22      	ldr	r3, [pc, #136]	; (80056d4 <CTRL_clrData+0xc8>)
 800564c:	f04f 0200 	mov.w	r2, #0
 8005650:	601a      	str	r2, [r3, #0]

	/*  */
	f_TrgtSpeed		= 0;						// []    [mm/s]			1[msec]
 8005652:	4b21      	ldr	r3, [pc, #132]	; (80056d8 <CTRL_clrData+0xcc>)
 8005654:	f04f 0200 	mov.w	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				1[msec]
 800565a:	4b20      	ldr	r3, [pc, #128]	; (80056dc <CTRL_clrData+0xd0>)
 800565c:	f04f 0200 	mov.w	r2, #0
 8005660:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			1[msec]
 8005662:	4b1f      	ldr	r3, [pc, #124]	; (80056e0 <CTRL_clrData+0xd4>)
 8005664:	f04f 0200 	mov.w	r2, #0
 8005668:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					1[msec]
 800566a:	4b1e      	ldr	r3, [pc, #120]	; (80056e4 <CTRL_clrData+0xd8>)
 800566c:	f04f 0200 	mov.w	r2, #0
 8005670:	601a      	str	r2, [r3, #0]

	/*  */
	f_SpeedErrSum	= 0;
 8005672:	4b1d      	ldr	r3, [pc, #116]	; (80056e8 <CTRL_clrData+0xdc>)
 8005674:	f04f 0200 	mov.w	r2, #0
 8005678:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;						// []   			1[msec]
 800567a:	4b1c      	ldr	r3, [pc, #112]	; (80056ec <CTRL_clrData+0xe0>)
 800567c:	f04f 0200 	mov.w	r2, #0
 8005680:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum	= 0;
 8005682:	4b1b      	ldr	r3, [pc, #108]	; (80056f0 <CTRL_clrData+0xe4>)
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	601a      	str	r2, [r3, #0]
	f_AngleErrSum 	= 0;						// []   			1[msec]
 800568a:	4b1a      	ldr	r3, [pc, #104]	; (80056f4 <CTRL_clrData+0xe8>)
 800568c:	f04f 0200 	mov.w	r2, #0
 8005690:	601a      	str	r2, [r3, #0]
	f_ErrSpeedBuf	= 0;
 8005692:	4b19      	ldr	r3, [pc, #100]	; (80056f8 <CTRL_clrData+0xec>)
 8005694:	f04f 0200 	mov.w	r2, #0
 8005698:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		1[msec]
 800569a:	4b18      	ldr	r3, [pc, #96]	; (80056fc <CTRL_clrData+0xf0>)
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 80056a2:	4b17      	ldr	r3, [pc, #92]	; (8005700 <CTRL_clrData+0xf4>)
 80056a4:	f04f 0200 	mov.w	r2, #0
 80056a8:	601a      	str	r2, [r3, #0]
}
 80056aa:	bf00      	nop
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr
 80056b4:	20000f9c 	.word	0x20000f9c
 80056b8:	20000f98 	.word	0x20000f98
 80056bc:	20000248 	.word	0x20000248
 80056c0:	2000024c 	.word	0x2000024c
 80056c4:	20000250 	.word	0x20000250
 80056c8:	2000022c 	.word	0x2000022c
 80056cc:	20000278 	.word	0x20000278
 80056d0:	200002d4 	.word	0x200002d4
 80056d4:	200002b0 	.word	0x200002b0
 80056d8:	20000230 	.word	0x20000230
 80056dc:	20000244 	.word	0x20000244
 80056e0:	20000264 	.word	0x20000264
 80056e4:	2000027c 	.word	0x2000027c
 80056e8:	20000238 	.word	0x20000238
 80056ec:	20000254 	.word	0x20000254
 80056f0:	2000026c 	.word	0x2000026c
 80056f4:	20000280 	.word	0x20000280
 80056f8:	20000234 	.word	0x20000234
 80056fc:	20000288 	.word	0x20000288
 8005700:	20000268 	.word	0x20000268

08005704 <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
	/*  */
	en_Type					= p_data->en_type;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	781a      	ldrb	r2, [r3, #0]
 8005710:	4b1d      	ldr	r3, [pc, #116]	; (8005788 <CTRL_setData+0x84>)
 8005712:	701a      	strb	r2, [r3, #0]

	/*  */
	f_Acc 					= p_data->f_acc;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4a1c      	ldr	r2, [pc, #112]	; (800578c <CTRL_setData+0x88>)
 800571a:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_now;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	4a1b      	ldr	r2, [pc, #108]	; (8005790 <CTRL_setData+0x8c>)
 8005722:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_trgt;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	4a1a      	ldr	r2, [pc, #104]	; (8005794 <CTRL_setData+0x90>)
 800572a:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseDist 				= p_data->f_nowDist;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	4a19      	ldr	r2, [pc, #100]	; (8005798 <CTRL_setData+0x94>)
 8005732:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_dist;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	4a18      	ldr	r2, [pc, #96]	; (800579c <CTRL_setData+0x98>)
 800573a:	6013      	str	r3, [r2, #0]

	/*  */
	f_AccAngleS 			= p_data->f_accAngleS;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	4a17      	ldr	r2, [pc, #92]	; (80057a0 <CTRL_setData+0x9c>)
 8005742:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_nowAngleS;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	4a16      	ldr	r2, [pc, #88]	; (80057a4 <CTRL_setData+0xa0>)
 800574a:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_trgtAngleS;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	4a15      	ldr	r2, [pc, #84]	; (80057a8 <CTRL_setData+0xa4>)
 8005752:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseAngle 			= p_data->f_nowAngle;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005758:	4a14      	ldr	r2, [pc, #80]	; (80057ac <CTRL_setData+0xa8>)
 800575a:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_angle;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005760:	4a13      	ldr	r2, [pc, #76]	; (80057b0 <CTRL_setData+0xac>)
 8005762:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 8005764:	4b13      	ldr	r3, [pc, #76]	; (80057b4 <CTRL_setData+0xb0>)
 8005766:	f04f 0200 	mov.w	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_time;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	4a11      	ldr	r2, [pc, #68]	; (80057b8 <CTRL_setData+0xb4>)
 8005772:	6013      	str	r3, [r2, #0]

	straight_wait			= 0;
 8005774:	4b11      	ldr	r3, [pc, #68]	; (80057bc <CTRL_setData+0xb8>)
 8005776:	f04f 0200 	mov.w	r2, #0
 800577a:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// 
 800577c:	f7ff ff2a 	bl	80055d4 <CTRL_sta>

}
 8005780:	bf00      	nop
 8005782:	3708      	adds	r7, #8
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	200002ba 	.word	0x200002ba
 800578c:	20000220 	.word	0x20000220
 8005790:	20000224 	.word	0x20000224
 8005794:	20000228 	.word	0x20000228
 8005798:	2000023c 	.word	0x2000023c
 800579c:	20000240 	.word	0x20000240
 80057a0:	20000258 	.word	0x20000258
 80057a4:	2000025c 	.word	0x2000025c
 80057a8:	20000260 	.word	0x20000260
 80057ac:	20000270 	.word	0x20000270
 80057b0:	20000274 	.word	0x20000274
 80057b4:	2000021c 	.word	0x2000021c
 80057b8:	20000008 	.word	0x20000008
 80057bc:	200002d0 	.word	0x200002d0

080057c0 <CTRL_refNow>:

void CTRL_refNow( void )
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [mm/s]
 80057c6:	f04f 0300 	mov.w	r3, #0
 80057ca:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [mm/s]
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [mm]
 80057d2:	4b2f      	ldr	r3, [pc, #188]	; (8005890 <CTRL_refNow+0xd0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057de:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8005894 <CTRL_refNow+0xd4>
 80057e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057e6:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [mm]
 80057ea:	4b2b      	ldr	r3, [pc, #172]	; (8005898 <CTRL_refNow+0xd8>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	ee07 3a90 	vmov	s15, r3
 80057f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057f6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005894 <CTRL_refNow+0xd4>
 80057fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057fe:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec)
 8005802:	edd7 7a01 	vldr	s15, [r7, #4]
 8005806:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800589c <CTRL_refNow+0xdc>
 800580a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800580e:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec)
 8005812:	edd7 7a00 	vldr	s15, [r7]
 8005816:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800589c <CTRL_refNow+0xdc>
 800581a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800581e:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			//  [1mm/s]
 8005822:	ed97 7a03 	vldr	s14, [r7, #12]
 8005826:	edd7 7a02 	vldr	s15, [r7, #8]
 800582a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800582e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005836:	4b1a      	ldr	r3, [pc, #104]	; (80058a0 <CTRL_refNow+0xe0>)
 8005838:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	f_NowDistR += f_r;									// 
 800583c:	4b19      	ldr	r3, [pc, #100]	; (80058a4 <CTRL_refNow+0xe4>)
 800583e:	ed93 7a00 	vldr	s14, [r3]
 8005842:	edd7 7a01 	vldr	s15, [r7, #4]
 8005846:	ee77 7a27 	vadd.f32	s15, s14, s15
 800584a:	4b16      	ldr	r3, [pc, #88]	; (80058a4 <CTRL_refNow+0xe4>)
 800584c:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 8005850:	4b15      	ldr	r3, [pc, #84]	; (80058a8 <CTRL_refNow+0xe8>)
 8005852:	ed93 7a00 	vldr	s14, [r3]
 8005856:	edd7 7a00 	vldr	s15, [r7]
 800585a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800585e:	4b12      	ldr	r3, [pc, #72]	; (80058a8 <CTRL_refNow+0xe8>)
 8005860:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2;		// 
 8005864:	4b0f      	ldr	r3, [pc, #60]	; (80058a4 <CTRL_refNow+0xe4>)
 8005866:	ed93 7a00 	vldr	s14, [r3]
 800586a:	4b0f      	ldr	r3, [pc, #60]	; (80058a8 <CTRL_refNow+0xe8>)
 800586c:	edd3 7a00 	vldr	s15, [r3]
 8005870:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005874:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005878:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800587c:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <CTRL_refNow+0xec>)
 800587e:	edc3 7a00 	vstr	s15, [r3]
}
 8005882:	bf00      	nop
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	20000f9c 	.word	0x20000f9c
 8005894:	3a20d973 	.word	0x3a20d973
 8005898:	20000f98 	.word	0x20000f98
 800589c:	447a0000 	.word	0x447a0000
 80058a0:	2000022c 	.word	0x2000022c
 80058a4:	2000024c 	.word	0x2000024c
 80058a8:	20000250 	.word	0x20000250
 80058ac:	20000248 	.word	0x20000248

080058b0 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0
	/*  */
	switch( en_Type ){
 80058b4:	4bb3      	ldr	r3, [pc, #716]	; (8005b84 <CTRL_refTarget+0x2d4>)
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	2b0e      	cmp	r3, #14
 80058ba:	f200 837a 	bhi.w	8005fb2 <CTRL_refTarget+0x702>
 80058be:	a201      	add	r2, pc, #4	; (adr r2, 80058c4 <CTRL_refTarget+0x14>)
 80058c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c4:	08005901 	.word	0x08005901
 80058c8:	0800593b 	.word	0x0800593b
 80058cc:	08005945 	.word	0x08005945
 80058d0:	08005901 	.word	0x08005901
 80058d4:	0800593b 	.word	0x0800593b
 80058d8:	08005945 	.word	0x08005945
 80058dc:	08005fb3 	.word	0x08005fb3
 80058e0:	080059b9 	.word	0x080059b9
 80058e4:	08005fb3 	.word	0x08005fb3
 80058e8:	08005a49 	.word	0x08005a49
 80058ec:	08005b41 	.word	0x08005b41
 80058f0:	08005bc9 	.word	0x08005bc9
 80058f4:	08005d09 	.word	0x08005d09
 80058f8:	08005ded 	.word	0x08005ded
 80058fc:	08005f61 	.word	0x08005f61

		/* () */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			if( f_TrgtSpeed < f_LastSpeed ){												// 
 8005900:	4ba1      	ldr	r3, [pc, #644]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005902:	ed93 7a00 	vldr	s14, [r3]
 8005906:	4ba1      	ldr	r3, [pc, #644]	; (8005b8c <CTRL_refTarget+0x2dc>)
 8005908:	edd3 7a00 	vldr	s15, [r3]
 800590c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005914:	d400      	bmi.n	8005918 <CTRL_refTarget+0x68>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
			}
			break;
 8005916:	e34d      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
 8005918:	4b9d      	ldr	r3, [pc, #628]	; (8005b90 <CTRL_refTarget+0x2e0>)
 800591a:	ed93 7a00 	vldr	s14, [r3]
 800591e:	4b9d      	ldr	r3, [pc, #628]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005920:	edd3 7a00 	vldr	s15, [r3]
 8005924:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005928:	4b9b      	ldr	r3, [pc, #620]	; (8005b98 <CTRL_refTarget+0x2e8>)
 800592a:	edd3 7a00 	vldr	s15, [r3]
 800592e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005932:	4b95      	ldr	r3, [pc, #596]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005934:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005938:	e33c      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 800593a:	4b97      	ldr	r3, [pc, #604]	; (8005b98 <CTRL_refTarget+0x2e8>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a92      	ldr	r2, [pc, #584]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005940:	6013      	str	r3, [r2, #0]
			break;
 8005942:	e337      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			/*    */
			if( f_TrgtSpeed > f_LastSpeed ){												// 
 8005944:	4b90      	ldr	r3, [pc, #576]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005946:	ed93 7a00 	vldr	s14, [r3]
 800594a:	4b90      	ldr	r3, [pc, #576]	; (8005b8c <CTRL_refTarget+0x2dc>)
 800594c:	edd3 7a00 	vldr	s15, [r3]
 8005950:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005958:	dd29      	ble.n	80059ae <CTRL_refTarget+0xfe>
				f_TrgtSpeed = f_BaseSpeed - f_Acc * f_Time;									// 
 800595a:	4b8f      	ldr	r3, [pc, #572]	; (8005b98 <CTRL_refTarget+0x2e8>)
 800595c:	ed93 7a00 	vldr	s14, [r3]
 8005960:	4b8b      	ldr	r3, [pc, #556]	; (8005b90 <CTRL_refTarget+0x2e0>)
 8005962:	edd3 6a00 	vldr	s13, [r3]
 8005966:	4b8b      	ldr	r3, [pc, #556]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005968:	edd3 7a00 	vldr	s15, [r3]
 800596c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005970:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005974:	4b84      	ldr	r3, [pc, #528]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005976:	edc3 7a00 	vstr	s15, [r3]
				f_TrgtDist  = f_BaseDist + ( f_BaseSpeed + f_TrgtSpeed ) * f_Time / 2;		// 
 800597a:	4b87      	ldr	r3, [pc, #540]	; (8005b98 <CTRL_refTarget+0x2e8>)
 800597c:	ed93 7a00 	vldr	s14, [r3]
 8005980:	4b81      	ldr	r3, [pc, #516]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005982:	edd3 7a00 	vldr	s15, [r3]
 8005986:	ee37 7a27 	vadd.f32	s14, s14, s15
 800598a:	4b82      	ldr	r3, [pc, #520]	; (8005b94 <CTRL_refTarget+0x2e4>)
 800598c:	edd3 7a00 	vldr	s15, [r3]
 8005990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005994:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005998:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800599c:	4b7f      	ldr	r3, [pc, #508]	; (8005b9c <CTRL_refTarget+0x2ec>)
 800599e:	edd3 7a00 	vldr	s15, [r3]
 80059a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059a6:	4b7e      	ldr	r3, [pc, #504]	; (8005ba0 <CTRL_refTarget+0x2f0>)
 80059a8:	edc3 7a00 	vstr	s15, [r3]
			}
			/*  */
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80059ac:	e302      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 80059ae:	4b7d      	ldr	r3, [pc, #500]	; (8005ba4 <CTRL_refTarget+0x2f4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a7b      	ldr	r2, [pc, #492]	; (8005ba0 <CTRL_refTarget+0x2f0>)
 80059b4:	6013      	str	r3, [r2, #0]
			break;
 80059b6:	e2fd      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_ACC_TRUN:

			/*  */
			if( ( f_LastAngle > 0 ) && ( f_TrgtAngleS < f_LastAngleS ) ){
 80059b8:	4b7b      	ldr	r3, [pc, #492]	; (8005ba8 <CTRL_refTarget+0x2f8>)
 80059ba:	edd3 7a00 	vldr	s15, [r3]
 80059be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059c6:	dd1a      	ble.n	80059fe <CTRL_refTarget+0x14e>
 80059c8:	4b78      	ldr	r3, [pc, #480]	; (8005bac <CTRL_refTarget+0x2fc>)
 80059ca:	ed93 7a00 	vldr	s14, [r3]
 80059ce:	4b78      	ldr	r3, [pc, #480]	; (8005bb0 <CTRL_refTarget+0x300>)
 80059d0:	edd3 7a00 	vldr	s15, [r3]
 80059d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80059d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059dc:	d50f      	bpl.n	80059fe <CTRL_refTarget+0x14e>
				f_TrgtAngleS = 0 + f_AccAngleS * f_Time;									// 
 80059de:	4b75      	ldr	r3, [pc, #468]	; (8005bb4 <CTRL_refTarget+0x304>)
 80059e0:	ed93 7a00 	vldr	s14, [r3]
 80059e4:	4b6b      	ldr	r3, [pc, #428]	; (8005b94 <CTRL_refTarget+0x2e4>)
 80059e6:	edd3 7a00 	vldr	s15, [r3]
 80059ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ee:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8005bb8 <CTRL_refTarget+0x308>
 80059f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059f6:	4b6d      	ldr	r3, [pc, #436]	; (8005bac <CTRL_refTarget+0x2fc>)
 80059f8:	edc3 7a00 	vstr	s15, [r3]
			}
			/*  */
			else if( ( f_LastAngle < 0 ) && ( f_TrgtAngleS > f_LastAngleS ) ){
				f_TrgtAngleS = 0 - f_AccAngleS * f_Time;									// 
			}
			break;
 80059fc:	e2da      	b.n	8005fb4 <CTRL_refTarget+0x704>
			else if( ( f_LastAngle < 0 ) && ( f_TrgtAngleS > f_LastAngleS ) ){
 80059fe:	4b6a      	ldr	r3, [pc, #424]	; (8005ba8 <CTRL_refTarget+0x2f8>)
 8005a00:	edd3 7a00 	vldr	s15, [r3]
 8005a04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a0c:	d400      	bmi.n	8005a10 <CTRL_refTarget+0x160>
			break;
 8005a0e:	e2d1      	b.n	8005fb4 <CTRL_refTarget+0x704>
			else if( ( f_LastAngle < 0 ) && ( f_TrgtAngleS > f_LastAngleS ) ){
 8005a10:	4b66      	ldr	r3, [pc, #408]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005a12:	ed93 7a00 	vldr	s14, [r3]
 8005a16:	4b66      	ldr	r3, [pc, #408]	; (8005bb0 <CTRL_refTarget+0x300>)
 8005a18:	edd3 7a00 	vldr	s15, [r3]
 8005a1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a24:	dc00      	bgt.n	8005a28 <CTRL_refTarget+0x178>
			break;
 8005a26:	e2c5      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtAngleS = 0 - f_AccAngleS * f_Time;									// 
 8005a28:	4b62      	ldr	r3, [pc, #392]	; (8005bb4 <CTRL_refTarget+0x304>)
 8005a2a:	ed93 7a00 	vldr	s14, [r3]
 8005a2e:	4b59      	ldr	r3, [pc, #356]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005a30:	edd3 7a00 	vldr	s15, [r3]
 8005a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a38:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005bb8 <CTRL_refTarget+0x308>
 8005a3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a40:	4b5a      	ldr	r3, [pc, #360]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005a42:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005a46:	e2b5      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_DEC_TRUN:

			/*  */
			if( f_LastAngle > 0 ){
 8005a48:	4b57      	ldr	r3, [pc, #348]	; (8005ba8 <CTRL_refTarget+0x2f8>)
 8005a4a:	edd3 7a00 	vldr	s15, [r3]
 8005a4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a56:	dd39      	ble.n	8005acc <CTRL_refTarget+0x21c>

				/*    */
				if( f_TrgtAngleS > f_LastAngleS ){												// 
 8005a58:	4b54      	ldr	r3, [pc, #336]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005a5a:	ed93 7a00 	vldr	s14, [r3]
 8005a5e:	4b54      	ldr	r3, [pc, #336]	; (8005bb0 <CTRL_refTarget+0x300>)
 8005a60:	edd3 7a00 	vldr	s15, [r3]
 8005a64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a6c:	dd29      	ble.n	8005ac2 <CTRL_refTarget+0x212>
					f_TrgtAngleS = f_BaseAngleS - f_AccAngleS * f_Time;							// 
 8005a6e:	4b53      	ldr	r3, [pc, #332]	; (8005bbc <CTRL_refTarget+0x30c>)
 8005a70:	ed93 7a00 	vldr	s14, [r3]
 8005a74:	4b4f      	ldr	r3, [pc, #316]	; (8005bb4 <CTRL_refTarget+0x304>)
 8005a76:	edd3 6a00 	vldr	s13, [r3]
 8005a7a:	4b46      	ldr	r3, [pc, #280]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005a7c:	edd3 7a00 	vldr	s15, [r3]
 8005a80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005a84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a88:	4b48      	ldr	r3, [pc, #288]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005a8a:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005a8e:	4b4b      	ldr	r3, [pc, #300]	; (8005bbc <CTRL_refTarget+0x30c>)
 8005a90:	ed93 7a00 	vldr	s14, [r3]
 8005a94:	4b45      	ldr	r3, [pc, #276]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005a96:	edd3 7a00 	vldr	s15, [r3]
 8005a9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a9e:	4b3d      	ldr	r3, [pc, #244]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005aa0:	edd3 7a00 	vldr	s15, [r3]
 8005aa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aa8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005aac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ab0:	4b43      	ldr	r3, [pc, #268]	; (8005bc0 <CTRL_refTarget+0x310>)
 8005ab2:	edd3 7a00 	vldr	s15, [r3]
 8005ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aba:	4b42      	ldr	r3, [pc, #264]	; (8005bc4 <CTRL_refTarget+0x314>)
 8005abc:	edc3 7a00 	vstr	s15, [r3]
				/*  */
				else{
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8005ac0:	e278      	b.n	8005fb4 <CTRL_refTarget+0x704>
					f_TrgtAngle  = f_LastAngle;													// 
 8005ac2:	4b39      	ldr	r3, [pc, #228]	; (8005ba8 <CTRL_refTarget+0x2f8>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a3f      	ldr	r2, [pc, #252]	; (8005bc4 <CTRL_refTarget+0x314>)
 8005ac8:	6013      	str	r3, [r2, #0]
			break;
 8005aca:	e273      	b.n	8005fb4 <CTRL_refTarget+0x704>
				if( f_TrgtAngleS < f_LastAngleS ){												// 
 8005acc:	4b37      	ldr	r3, [pc, #220]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005ace:	ed93 7a00 	vldr	s14, [r3]
 8005ad2:	4b37      	ldr	r3, [pc, #220]	; (8005bb0 <CTRL_refTarget+0x300>)
 8005ad4:	edd3 7a00 	vldr	s15, [r3]
 8005ad8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ae0:	d529      	bpl.n	8005b36 <CTRL_refTarget+0x286>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005ae2:	4b34      	ldr	r3, [pc, #208]	; (8005bb4 <CTRL_refTarget+0x304>)
 8005ae4:	ed93 7a00 	vldr	s14, [r3]
 8005ae8:	4b2a      	ldr	r3, [pc, #168]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005aea:	edd3 7a00 	vldr	s15, [r3]
 8005aee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005af2:	4b32      	ldr	r3, [pc, #200]	; (8005bbc <CTRL_refTarget+0x30c>)
 8005af4:	edd3 7a00 	vldr	s15, [r3]
 8005af8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005afc:	4b2b      	ldr	r3, [pc, #172]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005afe:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005b02:	4b2e      	ldr	r3, [pc, #184]	; (8005bbc <CTRL_refTarget+0x30c>)
 8005b04:	ed93 7a00 	vldr	s14, [r3]
 8005b08:	4b28      	ldr	r3, [pc, #160]	; (8005bac <CTRL_refTarget+0x2fc>)
 8005b0a:	edd3 7a00 	vldr	s15, [r3]
 8005b0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005b12:	4b20      	ldr	r3, [pc, #128]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005b14:	edd3 7a00 	vldr	s15, [r3]
 8005b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b1c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005b20:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005b24:	4b26      	ldr	r3, [pc, #152]	; (8005bc0 <CTRL_refTarget+0x310>)
 8005b26:	edd3 7a00 	vldr	s15, [r3]
 8005b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b2e:	4b25      	ldr	r3, [pc, #148]	; (8005bc4 <CTRL_refTarget+0x314>)
 8005b30:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005b34:	e23e      	b.n	8005fb4 <CTRL_refTarget+0x704>
					f_TrgtAngle  = f_LastAngle;													// 
 8005b36:	4b1c      	ldr	r3, [pc, #112]	; (8005ba8 <CTRL_refTarget+0x2f8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a22      	ldr	r2, [pc, #136]	; (8005bc4 <CTRL_refTarget+0x314>)
 8005b3c:	6013      	str	r3, [r2, #0]
			break;
 8005b3e:	e239      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_ENTRY_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005b40:	4b15      	ldr	r3, [pc, #84]	; (8005b98 <CTRL_refTarget+0x2e8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a10      	ldr	r2, [pc, #64]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005b46:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist ){
 8005b48:	4b15      	ldr	r3, [pc, #84]	; (8005ba0 <CTRL_refTarget+0x2f0>)
 8005b4a:	ed93 7a00 	vldr	s14, [r3]
 8005b4e:	4b15      	ldr	r3, [pc, #84]	; (8005ba4 <CTRL_refTarget+0x2f4>)
 8005b50:	edd3 7a00 	vldr	s15, [r3]
 8005b54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b5c:	d900      	bls.n	8005b60 <CTRL_refTarget+0x2b0>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
			}
			break;
 8005b5e:	e229      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005b60:	4b09      	ldr	r3, [pc, #36]	; (8005b88 <CTRL_refTarget+0x2d8>)
 8005b62:	ed93 7a00 	vldr	s14, [r3]
 8005b66:	4b0b      	ldr	r3, [pc, #44]	; (8005b94 <CTRL_refTarget+0x2e4>)
 8005b68:	edd3 7a00 	vldr	s15, [r3]
 8005b6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b70:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <CTRL_refTarget+0x2ec>)
 8005b72:	edd3 7a00 	vldr	s15, [r3]
 8005b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b7a:	4b09      	ldr	r3, [pc, #36]	; (8005ba0 <CTRL_refTarget+0x2f0>)
 8005b7c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005b80:	e218      	b.n	8005fb4 <CTRL_refTarget+0x704>
 8005b82:	bf00      	nop
 8005b84:	200002ba 	.word	0x200002ba
 8005b88:	20000230 	.word	0x20000230
 8005b8c:	20000228 	.word	0x20000228
 8005b90:	20000220 	.word	0x20000220
 8005b94:	2000021c 	.word	0x2000021c
 8005b98:	20000224 	.word	0x20000224
 8005b9c:	2000023c 	.word	0x2000023c
 8005ba0:	20000244 	.word	0x20000244
 8005ba4:	20000240 	.word	0x20000240
 8005ba8:	20000274 	.word	0x20000274
 8005bac:	20000264 	.word	0x20000264
 8005bb0:	20000260 	.word	0x20000260
 8005bb4:	20000258 	.word	0x20000258
 8005bb8:	00000000 	.word	0x00000000
 8005bbc:	2000025c 	.word	0x2000025c
 8005bc0:	20000270 	.word	0x20000270
 8005bc4:	2000027c 	.word	0x2000027c

		/* () */
		case CTRL_ACC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005bc8:	4bab      	ldr	r3, [pc, #684]	; (8005e78 <CTRL_refTarget+0x5c8>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4aab      	ldr	r2, [pc, #684]	; (8005e7c <CTRL_refTarget+0x5cc>)
 8005bce:	6013      	str	r3, [r2, #0]

			/*  */
			if( f_LastAngle > 0 ){
 8005bd0:	4bab      	ldr	r3, [pc, #684]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005bd2:	edd3 7a00 	vldr	s15, [r3]
 8005bd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bde:	dd39      	ble.n	8005c54 <CTRL_refTarget+0x3a4>
				/*  */
				if( f_TrgtAngleS < f_LastAngleS ){
 8005be0:	4ba8      	ldr	r3, [pc, #672]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005be2:	ed93 7a00 	vldr	s14, [r3]
 8005be6:	4ba8      	ldr	r3, [pc, #672]	; (8005e88 <CTRL_refTarget+0x5d8>)
 8005be8:	edd3 7a00 	vldr	s15, [r3]
 8005bec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf4:	d529      	bpl.n	8005c4a <CTRL_refTarget+0x39a>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005bf6:	4ba5      	ldr	r3, [pc, #660]	; (8005e8c <CTRL_refTarget+0x5dc>)
 8005bf8:	ed93 7a00 	vldr	s14, [r3]
 8005bfc:	4ba4      	ldr	r3, [pc, #656]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005bfe:	edd3 7a00 	vldr	s15, [r3]
 8005c02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c06:	4ba3      	ldr	r3, [pc, #652]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005c08:	edd3 7a00 	vldr	s15, [r3]
 8005c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c10:	4b9c      	ldr	r3, [pc, #624]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005c12:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005c16:	4b9f      	ldr	r3, [pc, #636]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005c18:	ed93 7a00 	vldr	s14, [r3]
 8005c1c:	4b99      	ldr	r3, [pc, #612]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005c1e:	edd3 7a00 	vldr	s15, [r3]
 8005c22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c26:	4b9a      	ldr	r3, [pc, #616]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005c28:	edd3 7a00 	vldr	s15, [r3]
 8005c2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c30:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005c34:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005c38:	4b97      	ldr	r3, [pc, #604]	; (8005e98 <CTRL_refTarget+0x5e8>)
 8005c3a:	edd3 7a00 	vldr	s15, [r3]
 8005c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c42:	4b96      	ldr	r3, [pc, #600]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005c44:	edc3 7a00 	vstr	s15, [r3]
 8005c48:	e03d      	b.n	8005cc6 <CTRL_refTarget+0x416>
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005c4a:	4b8d      	ldr	r3, [pc, #564]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a93      	ldr	r2, [pc, #588]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e038      	b.n	8005cc6 <CTRL_refTarget+0x416>
				}
			}
			else{
				/*  */
				if( f_TrgtAngleS > f_LastAngleS ){
 8005c54:	4b8b      	ldr	r3, [pc, #556]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005c56:	ed93 7a00 	vldr	s14, [r3]
 8005c5a:	4b8b      	ldr	r3, [pc, #556]	; (8005e88 <CTRL_refTarget+0x5d8>)
 8005c5c:	edd3 7a00 	vldr	s15, [r3]
 8005c60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c68:	dd29      	ble.n	8005cbe <CTRL_refTarget+0x40e>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005c6a:	4b88      	ldr	r3, [pc, #544]	; (8005e8c <CTRL_refTarget+0x5dc>)
 8005c6c:	ed93 7a00 	vldr	s14, [r3]
 8005c70:	4b87      	ldr	r3, [pc, #540]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005c72:	edd3 7a00 	vldr	s15, [r3]
 8005c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c7a:	4b86      	ldr	r3, [pc, #536]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005c7c:	edd3 7a00 	vldr	s15, [r3]
 8005c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c84:	4b7f      	ldr	r3, [pc, #508]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005c86:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005c8a:	4b82      	ldr	r3, [pc, #520]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005c8c:	ed93 7a00 	vldr	s14, [r3]
 8005c90:	4b7c      	ldr	r3, [pc, #496]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005c92:	edd3 7a00 	vldr	s15, [r3]
 8005c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005c9a:	4b7d      	ldr	r3, [pc, #500]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005c9c:	edd3 7a00 	vldr	s15, [r3]
 8005ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ca4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005ca8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005cac:	4b7a      	ldr	r3, [pc, #488]	; (8005e98 <CTRL_refTarget+0x5e8>)
 8005cae:	edd3 7a00 	vldr	s15, [r3]
 8005cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cb6:	4b79      	ldr	r3, [pc, #484]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005cb8:	edc3 7a00 	vstr	s15, [r3]
 8005cbc:	e003      	b.n	8005cc6 <CTRL_refTarget+0x416>
//					printf("%5.2f %5.2f %5.4f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005cbe:	4b70      	ldr	r3, [pc, #448]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a76      	ldr	r2, [pc, #472]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005cc4:	6013      	str	r3, [r2, #0]
				}
			}

			/*  */
			if( f_LastDist > f_TrgtDist ){													// 
 8005cc6:	4b76      	ldr	r3, [pc, #472]	; (8005ea0 <CTRL_refTarget+0x5f0>)
 8005cc8:	ed93 7a00 	vldr	s14, [r3]
 8005ccc:	4b75      	ldr	r3, [pc, #468]	; (8005ea4 <CTRL_refTarget+0x5f4>)
 8005cce:	edd3 7a00 	vldr	s15, [r3]
 8005cd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cda:	dd10      	ble.n	8005cfe <CTRL_refTarget+0x44e>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8005cdc:	4b67      	ldr	r3, [pc, #412]	; (8005e7c <CTRL_refTarget+0x5cc>)
 8005cde:	ed93 7a00 	vldr	s14, [r3]
 8005ce2:	4b6b      	ldr	r3, [pc, #428]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005ce4:	edd3 7a00 	vldr	s15, [r3]
 8005ce8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005cec:	4b6e      	ldr	r3, [pc, #440]	; (8005ea8 <CTRL_refTarget+0x5f8>)
 8005cee:	edd3 7a00 	vldr	s15, [r3]
 8005cf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cf6:	4b6b      	ldr	r3, [pc, #428]	; (8005ea4 <CTRL_refTarget+0x5f4>)
 8005cf8:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005cfc:	e15a      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 8005cfe:	4b68      	ldr	r3, [pc, #416]	; (8005ea0 <CTRL_refTarget+0x5f0>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a68      	ldr	r2, [pc, #416]	; (8005ea4 <CTRL_refTarget+0x5f4>)
 8005d04:	6013      	str	r3, [r2, #0]
			break;
 8005d06:	e155      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_CONST_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005d08:	4b5b      	ldr	r3, [pc, #364]	; (8005e78 <CTRL_refTarget+0x5c8>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a5b      	ldr	r2, [pc, #364]	; (8005e7c <CTRL_refTarget+0x5cc>)
 8005d0e:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 8005d10:	4b60      	ldr	r3, [pc, #384]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a5b      	ldr	r2, [pc, #364]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005d16:	6013      	str	r3, [r2, #0]

			/*  */
			if( f_LastAngle > 0 ){
 8005d18:	4b59      	ldr	r3, [pc, #356]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005d1a:	edd3 7a00 	vldr	s15, [r3]
 8005d1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d26:	dd20      	ble.n	8005d6a <CTRL_refTarget+0x4ba>
				/*  */
				if( f_TrgtAngle < f_LastAngle ){
 8005d28:	4b5c      	ldr	r3, [pc, #368]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005d2a:	ed93 7a00 	vldr	s14, [r3]
 8005d2e:	4b54      	ldr	r3, [pc, #336]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005d30:	edd3 7a00 	vldr	s15, [r3]
 8005d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d3c:	d510      	bpl.n	8005d60 <CTRL_refTarget+0x4b0>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8005d3e:	4b51      	ldr	r3, [pc, #324]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005d40:	ed93 7a00 	vldr	s14, [r3]
 8005d44:	4b52      	ldr	r3, [pc, #328]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005d46:	edd3 7a00 	vldr	s15, [r3]
 8005d4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d4e:	4b52      	ldr	r3, [pc, #328]	; (8005e98 <CTRL_refTarget+0x5e8>)
 8005d50:	edd3 7a00 	vldr	s15, [r3]
 8005d54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d58:	4b50      	ldr	r3, [pc, #320]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005d5a:	edc3 7a00 	vstr	s15, [r3]
 8005d5e:	e024      	b.n	8005daa <CTRL_refTarget+0x4fa>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8005d60:	4b47      	ldr	r3, [pc, #284]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a4d      	ldr	r2, [pc, #308]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005d66:	6013      	str	r3, [r2, #0]
 8005d68:	e01f      	b.n	8005daa <CTRL_refTarget+0x4fa>
				}
			}
			else{
				/*  */
				if( f_TrgtAngle > f_LastAngle ){
 8005d6a:	4b4c      	ldr	r3, [pc, #304]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005d6c:	ed93 7a00 	vldr	s14, [r3]
 8005d70:	4b43      	ldr	r3, [pc, #268]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005d72:	edd3 7a00 	vldr	s15, [r3]
 8005d76:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d7e:	dd10      	ble.n	8005da2 <CTRL_refTarget+0x4f2>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8005d80:	4b40      	ldr	r3, [pc, #256]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005d82:	ed93 7a00 	vldr	s14, [r3]
 8005d86:	4b42      	ldr	r3, [pc, #264]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005d88:	edd3 7a00 	vldr	s15, [r3]
 8005d8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d90:	4b41      	ldr	r3, [pc, #260]	; (8005e98 <CTRL_refTarget+0x5e8>)
 8005d92:	edd3 7a00 	vldr	s15, [r3]
 8005d96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d9a:	4b40      	ldr	r3, [pc, #256]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005d9c:	edc3 7a00 	vstr	s15, [r3]
 8005da0:	e003      	b.n	8005daa <CTRL_refTarget+0x4fa>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8005da2:	4b37      	ldr	r3, [pc, #220]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a3d      	ldr	r2, [pc, #244]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005da8:	6013      	str	r3, [r2, #0]
				}
			}

			/*  */
			if( f_LastDist > f_TrgtDist ){													// 
 8005daa:	4b3d      	ldr	r3, [pc, #244]	; (8005ea0 <CTRL_refTarget+0x5f0>)
 8005dac:	ed93 7a00 	vldr	s14, [r3]
 8005db0:	4b3c      	ldr	r3, [pc, #240]	; (8005ea4 <CTRL_refTarget+0x5f4>)
 8005db2:	edd3 7a00 	vldr	s15, [r3]
 8005db6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dbe:	dd10      	ble.n	8005de2 <CTRL_refTarget+0x532>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8005dc0:	4b2e      	ldr	r3, [pc, #184]	; (8005e7c <CTRL_refTarget+0x5cc>)
 8005dc2:	ed93 7a00 	vldr	s14, [r3]
 8005dc6:	4b32      	ldr	r3, [pc, #200]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005dc8:	edd3 7a00 	vldr	s15, [r3]
 8005dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005dd0:	4b35      	ldr	r3, [pc, #212]	; (8005ea8 <CTRL_refTarget+0x5f8>)
 8005dd2:	edd3 7a00 	vldr	s15, [r3]
 8005dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dda:	4b32      	ldr	r3, [pc, #200]	; (8005ea4 <CTRL_refTarget+0x5f4>)
 8005ddc:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005de0:	e0e8      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 8005de2:	4b2f      	ldr	r3, [pc, #188]	; (8005ea0 <CTRL_refTarget+0x5f0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a2f      	ldr	r2, [pc, #188]	; (8005ea4 <CTRL_refTarget+0x5f4>)
 8005de8:	6013      	str	r3, [r2, #0]
			break;
 8005dea:	e0e3      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_DEC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005dec:	4b22      	ldr	r3, [pc, #136]	; (8005e78 <CTRL_refTarget+0x5c8>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a22      	ldr	r2, [pc, #136]	; (8005e7c <CTRL_refTarget+0x5cc>)
 8005df2:	6013      	str	r3, [r2, #0]

			/*  */
			if( f_LastAngle > 0 ){
 8005df4:	4b22      	ldr	r3, [pc, #136]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005df6:	edd3 7a00 	vldr	s15, [r3]
 8005dfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e02:	dd53      	ble.n	8005eac <CTRL_refTarget+0x5fc>
				/*  */
				if( f_TrgtAngleS > f_LastAngleS ){
 8005e04:	4b1f      	ldr	r3, [pc, #124]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005e06:	ed93 7a00 	vldr	s14, [r3]
 8005e0a:	4b1f      	ldr	r3, [pc, #124]	; (8005e88 <CTRL_refTarget+0x5d8>)
 8005e0c:	edd3 7a00 	vldr	s15, [r3]
 8005e10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e18:	dd29      	ble.n	8005e6e <CTRL_refTarget+0x5be>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005e1a:	4b1c      	ldr	r3, [pc, #112]	; (8005e8c <CTRL_refTarget+0x5dc>)
 8005e1c:	ed93 7a00 	vldr	s14, [r3]
 8005e20:	4b1b      	ldr	r3, [pc, #108]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005e22:	edd3 7a00 	vldr	s15, [r3]
 8005e26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e2a:	4b1a      	ldr	r3, [pc, #104]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005e2c:	edd3 7a00 	vldr	s15, [r3]
 8005e30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e34:	4b13      	ldr	r3, [pc, #76]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005e36:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005e3a:	4b16      	ldr	r3, [pc, #88]	; (8005e94 <CTRL_refTarget+0x5e4>)
 8005e3c:	ed93 7a00 	vldr	s14, [r3]
 8005e40:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <CTRL_refTarget+0x5d4>)
 8005e42:	edd3 7a00 	vldr	s15, [r3]
 8005e46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e4a:	4b11      	ldr	r3, [pc, #68]	; (8005e90 <CTRL_refTarget+0x5e0>)
 8005e4c:	edd3 7a00 	vldr	s15, [r3]
 8005e50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e54:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005e58:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005e5c:	4b0e      	ldr	r3, [pc, #56]	; (8005e98 <CTRL_refTarget+0x5e8>)
 8005e5e:	edd3 7a00 	vldr	s15, [r3]
 8005e62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e66:	4b0d      	ldr	r3, [pc, #52]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005e68:	edc3 7a00 	vstr	s15, [r3]
 8005e6c:	e057      	b.n	8005f1e <CTRL_refTarget+0x66e>
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005e6e:	4b04      	ldr	r3, [pc, #16]	; (8005e80 <CTRL_refTarget+0x5d0>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a0a      	ldr	r2, [pc, #40]	; (8005e9c <CTRL_refTarget+0x5ec>)
 8005e74:	6013      	str	r3, [r2, #0]
 8005e76:	e052      	b.n	8005f1e <CTRL_refTarget+0x66e>
 8005e78:	20000224 	.word	0x20000224
 8005e7c:	20000230 	.word	0x20000230
 8005e80:	20000274 	.word	0x20000274
 8005e84:	20000264 	.word	0x20000264
 8005e88:	20000260 	.word	0x20000260
 8005e8c:	20000258 	.word	0x20000258
 8005e90:	2000021c 	.word	0x2000021c
 8005e94:	2000025c 	.word	0x2000025c
 8005e98:	20000270 	.word	0x20000270
 8005e9c:	2000027c 	.word	0x2000027c
 8005ea0:	20000240 	.word	0x20000240
 8005ea4:	20000244 	.word	0x20000244
 8005ea8:	2000023c 	.word	0x2000023c
				}
			}
			else{
				/*  */
				if( f_TrgtAngleS < f_LastAngleS ){
 8005eac:	4b44      	ldr	r3, [pc, #272]	; (8005fc0 <CTRL_refTarget+0x710>)
 8005eae:	ed93 7a00 	vldr	s14, [r3]
 8005eb2:	4b44      	ldr	r3, [pc, #272]	; (8005fc4 <CTRL_refTarget+0x714>)
 8005eb4:	edd3 7a00 	vldr	s15, [r3]
 8005eb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ec0:	d529      	bpl.n	8005f16 <CTRL_refTarget+0x666>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005ec2:	4b41      	ldr	r3, [pc, #260]	; (8005fc8 <CTRL_refTarget+0x718>)
 8005ec4:	ed93 7a00 	vldr	s14, [r3]
 8005ec8:	4b40      	ldr	r3, [pc, #256]	; (8005fcc <CTRL_refTarget+0x71c>)
 8005eca:	edd3 7a00 	vldr	s15, [r3]
 8005ece:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ed2:	4b3f      	ldr	r3, [pc, #252]	; (8005fd0 <CTRL_refTarget+0x720>)
 8005ed4:	edd3 7a00 	vldr	s15, [r3]
 8005ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005edc:	4b38      	ldr	r3, [pc, #224]	; (8005fc0 <CTRL_refTarget+0x710>)
 8005ede:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005ee2:	4b3b      	ldr	r3, [pc, #236]	; (8005fd0 <CTRL_refTarget+0x720>)
 8005ee4:	ed93 7a00 	vldr	s14, [r3]
 8005ee8:	4b35      	ldr	r3, [pc, #212]	; (8005fc0 <CTRL_refTarget+0x710>)
 8005eea:	edd3 7a00 	vldr	s15, [r3]
 8005eee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ef2:	4b36      	ldr	r3, [pc, #216]	; (8005fcc <CTRL_refTarget+0x71c>)
 8005ef4:	edd3 7a00 	vldr	s15, [r3]
 8005ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005f00:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f04:	4b33      	ldr	r3, [pc, #204]	; (8005fd4 <CTRL_refTarget+0x724>)
 8005f06:	edd3 7a00 	vldr	s15, [r3]
 8005f0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f0e:	4b32      	ldr	r3, [pc, #200]	; (8005fd8 <CTRL_refTarget+0x728>)
 8005f10:	edc3 7a00 	vstr	s15, [r3]
 8005f14:	e003      	b.n	8005f1e <CTRL_refTarget+0x66e>
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005f16:	4b31      	ldr	r3, [pc, #196]	; (8005fdc <CTRL_refTarget+0x72c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a2f      	ldr	r2, [pc, #188]	; (8005fd8 <CTRL_refTarget+0x728>)
 8005f1c:	6013      	str	r3, [r2, #0]
				}
			}

			/*    */
			if( f_LastDist > f_TrgtDist ){													// 
 8005f1e:	4b30      	ldr	r3, [pc, #192]	; (8005fe0 <CTRL_refTarget+0x730>)
 8005f20:	ed93 7a00 	vldr	s14, [r3]
 8005f24:	4b2f      	ldr	r3, [pc, #188]	; (8005fe4 <CTRL_refTarget+0x734>)
 8005f26:	edd3 7a00 	vldr	s15, [r3]
 8005f2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f32:	dd10      	ble.n	8005f56 <CTRL_refTarget+0x6a6>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8005f34:	4b2c      	ldr	r3, [pc, #176]	; (8005fe8 <CTRL_refTarget+0x738>)
 8005f36:	ed93 7a00 	vldr	s14, [r3]
 8005f3a:	4b24      	ldr	r3, [pc, #144]	; (8005fcc <CTRL_refTarget+0x71c>)
 8005f3c:	edd3 7a00 	vldr	s15, [r3]
 8005f40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f44:	4b29      	ldr	r3, [pc, #164]	; (8005fec <CTRL_refTarget+0x73c>)
 8005f46:	edd3 7a00 	vldr	s15, [r3]
 8005f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f4e:	4b25      	ldr	r3, [pc, #148]	; (8005fe4 <CTRL_refTarget+0x734>)
 8005f50:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005f54:	e02e      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;													// 
 8005f56:	4b22      	ldr	r3, [pc, #136]	; (8005fe0 <CTRL_refTarget+0x730>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a22      	ldr	r2, [pc, #136]	; (8005fe4 <CTRL_refTarget+0x734>)
 8005f5c:	6013      	str	r3, [r2, #0]
			break;
 8005f5e:	e029      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/* () */
		case CTRL_EXIT_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005f60:	4b23      	ldr	r3, [pc, #140]	; (8005ff0 <CTRL_refTarget+0x740>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a20      	ldr	r2, [pc, #128]	; (8005fe8 <CTRL_refTarget+0x738>)
 8005f66:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 8005f68:	4b15      	ldr	r3, [pc, #84]	; (8005fc0 <CTRL_refTarget+0x710>)
 8005f6a:	f04f 0200 	mov.w	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= f_LastDist ){
 8005f70:	4b1c      	ldr	r3, [pc, #112]	; (8005fe4 <CTRL_refTarget+0x734>)
 8005f72:	ed93 7a00 	vldr	s14, [r3]
 8005f76:	4b1a      	ldr	r3, [pc, #104]	; (8005fe0 <CTRL_refTarget+0x730>)
 8005f78:	edd3 7a00 	vldr	s15, [r3]
 8005f7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005f80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f84:	d810      	bhi.n	8005fa8 <CTRL_refTarget+0x6f8>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005f86:	4b18      	ldr	r3, [pc, #96]	; (8005fe8 <CTRL_refTarget+0x738>)
 8005f88:	ed93 7a00 	vldr	s14, [r3]
 8005f8c:	4b0f      	ldr	r3, [pc, #60]	; (8005fcc <CTRL_refTarget+0x71c>)
 8005f8e:	edd3 7a00 	vldr	s15, [r3]
 8005f92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f96:	4b15      	ldr	r3, [pc, #84]	; (8005fec <CTRL_refTarget+0x73c>)
 8005f98:	edd3 7a00 	vldr	s15, [r3]
 8005f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fa0:	4b10      	ldr	r3, [pc, #64]	; (8005fe4 <CTRL_refTarget+0x734>)
 8005fa2:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 8005fa6:	e005      	b.n	8005fb4 <CTRL_refTarget+0x704>
				f_TrgtDist  = f_LastDist;														// 
 8005fa8:	4b0d      	ldr	r3, [pc, #52]	; (8005fe0 <CTRL_refTarget+0x730>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a0d      	ldr	r2, [pc, #52]	; (8005fe4 <CTRL_refTarget+0x734>)
 8005fae:	6013      	str	r3, [r2, #0]
			break;
 8005fb0:	e000      	b.n	8005fb4 <CTRL_refTarget+0x704>

		/*  */
		default:
			break;
 8005fb2:	bf00      	nop
	}
}
 8005fb4:	bf00      	nop
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	20000264 	.word	0x20000264
 8005fc4:	20000260 	.word	0x20000260
 8005fc8:	20000258 	.word	0x20000258
 8005fcc:	2000021c 	.word	0x2000021c
 8005fd0:	2000025c 	.word	0x2000025c
 8005fd4:	20000270 	.word	0x20000270
 8005fd8:	2000027c 	.word	0x2000027c
 8005fdc:	20000274 	.word	0x20000274
 8005fe0:	20000240 	.word	0x20000240
 8005fe4:	20000244 	.word	0x20000244
 8005fe8:	20000230 	.word	0x20000230
 8005fec:	2000023c 	.word	0x2000023c
 8005ff0:	20000224 	.word	0x20000224

08005ff4 <Chg_ParamID>:

enPARAM_MODE Chg_ParamID( enCTRL_TYPE en_type )
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	71fb      	strb	r3, [r7, #7]
	switch( en_type ){
 8005ffe:	79fb      	ldrb	r3, [r7, #7]
 8006000:	2b0e      	cmp	r3, #14
 8006002:	d83f      	bhi.n	8006084 <Chg_ParamID+0x90>
 8006004:	a201      	add	r2, pc, #4	; (adr r2, 800600c <Chg_ParamID+0x18>)
 8006006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600a:	bf00      	nop
 800600c:	08006049 	.word	0x08006049
 8006010:	0800604d 	.word	0x0800604d
 8006014:	08006051 	.word	0x08006051
 8006018:	08006059 	.word	0x08006059
 800601c:	0800605d 	.word	0x0800605d
 8006020:	08006061 	.word	0x08006061
 8006024:	08006055 	.word	0x08006055
 8006028:	08006065 	.word	0x08006065
 800602c:	08006069 	.word	0x08006069
 8006030:	0800606d 	.word	0x0800606d
 8006034:	08006071 	.word	0x08006071
 8006038:	08006075 	.word	0x08006075
 800603c:	08006079 	.word	0x08006079
 8006040:	0800607d 	.word	0x0800607d
 8006044:	08006081 	.word	0x08006081
		case CTRL_ACC:			return PARAM_ACC;				// ()
 8006048:	2301      	movs	r3, #1
 800604a:	e01c      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_CONST:		return PARAM_CONST;				// ()
 800604c:	2302      	movs	r3, #2
 800604e:	e01a      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_DEC:			return PARAM_DEC;				// ()
 8006050:	2303      	movs	r3, #3
 8006052:	e018      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_HIT_WALL:		return PARAM_HIT_WALL;			// 
 8006054:	2307      	movs	r3, #7
 8006056:	e016      	b.n	8006086 <Chg_ParamID+0x92>
//		case DCMC_BACK_ACC:		return PARAM_BACK_ACC;			// ()
//		case DCMC_BACK_CONST:		return PARAM_BACK_CONST;		// ()
//		case DCMC_BACK_DEC:		return PARAM_BACK_DEC;			// ()
		case CTRL_SKEW_ACC:		return PARAM_SKEW_ACC;			// ()
 8006058:	2304      	movs	r3, #4
 800605a:	e014      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_SKEW_CONST:		return PARAM_SKEW_CONST;		// ()
 800605c:	2305      	movs	r3, #5
 800605e:	e012      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_SKEW_DEC:		return PARAM_SKEW_DEC;			// ()
 8006060:	2306      	movs	r3, #6
 8006062:	e010      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_ACC_TRUN:		return PARAM_ACC_TRUN;			// ()
 8006064:	230a      	movs	r3, #10
 8006066:	e00e      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_CONST_TRUN:		return PARAM_CONST_TRUN;		// ()
 8006068:	230b      	movs	r3, #11
 800606a:	e00c      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_DEC_TRUN:		return PARAM_DEC_TRUN;			// ()
 800606c:	230c      	movs	r3, #12
 800606e:	e00a      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_ENTRY_SURA:		return PARAM_ENTRY_SURA;		// ()
 8006070:	230f      	movs	r3, #15
 8006072:	e008      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_ACC_SURA:		return PARAM_ACC_SURA;			// ()
 8006074:	2310      	movs	r3, #16
 8006076:	e006      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_CONST_SURA:		return PARAM_CONST_SURA;		// ()
 8006078:	2311      	movs	r3, #17
 800607a:	e004      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_DEC_SURA:		return PARAM_DEC_SURA;			// ()
 800607c:	2312      	movs	r3, #18
 800607e:	e002      	b.n	8006086 <Chg_ParamID+0x92>
		case CTRL_EXIT_SURA:		return PARAM_EXIT_SURA;			// ()
 8006080:	2313      	movs	r3, #19
 8006082:	e000      	b.n	8006086 <Chg_ParamID+0x92>
		default:			return PARAM_NC;
 8006084:	23ff      	movs	r3, #255	; 0xff
	}
}
 8006086:	4618      	mov	r0, r3
 8006088:	370c      	adds	r7, #12
 800608a:	46bd      	mov	sp, r7
 800608c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop

08006094 <CTRL_getFF_speed>:

void CTRL_getFF_speed( float* p_err )
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
	float f_ff_speed_acc = 0.0f;
 800609c:	f04f 0300 	mov.w	r3, #0
 80060a0:	60fb      	str	r3, [r7, #12]
	float f_ff_speed = 0.0f;
 80060a2:	f04f 0300 	mov.w	r3, #0
 80060a6:	60bb      	str	r3, [r7, #8]

	f_ff_speed_acc	= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_speed_acc;
 80060a8:	4b3c      	ldr	r3, [pc, #240]	; (800619c <CTRL_getFF_speed+0x108>)
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff ffa1 	bl	8005ff4 <Chg_ParamID>
 80060b2:	4603      	mov	r3, r0
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fc fb93 	bl	80027e0 <PARAM_getGain>
 80060ba:	4603      	mov	r3, r0
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]
	f_ff_speed		= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_speed;
 80060c0:	4b36      	ldr	r3, [pc, #216]	; (800619c <CTRL_getFF_speed+0x108>)
 80060c2:	781b      	ldrb	r3, [r3, #0]
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff ff95 	bl	8005ff4 <Chg_ParamID>
 80060ca:	4603      	mov	r3, r0
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fc fb87 	bl	80027e0 <PARAM_getGain>
 80060d2:	4603      	mov	r3, r0
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	60bb      	str	r3, [r7, #8]

	/*  */
	switch( en_Type ){
 80060d8:	4b30      	ldr	r3, [pc, #192]	; (800619c <CTRL_getFF_speed+0x108>)
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	2b0e      	cmp	r3, #14
 80060de:	d854      	bhi.n	800618a <CTRL_getFF_speed+0xf6>
 80060e0:	a201      	add	r2, pc, #4	; (adr r2, 80060e8 <CTRL_getFF_speed+0x54>)
 80060e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e6:	bf00      	nop
 80060e8:	08006125 	.word	0x08006125
 80060ec:	0800614d 	.word	0x0800614d
 80060f0:	08006163 	.word	0x08006163
 80060f4:	08006125 	.word	0x08006125
 80060f8:	0800614d 	.word	0x0800614d
 80060fc:	08006163 	.word	0x08006163
 8006100:	08006125 	.word	0x08006125
 8006104:	08006125 	.word	0x08006125
 8006108:	0800614d 	.word	0x0800614d
 800610c:	08006163 	.word	0x08006163
 8006110:	0800614d 	.word	0x0800614d
 8006114:	08006125 	.word	0x08006125
 8006118:	0800614d 	.word	0x0800614d
 800611c:	08006163 	.word	0x08006163
 8006120:	0800614d 	.word	0x0800614d
		case CTRL_ACC:
		case CTRL_HIT_WALL:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err = f_Acc * f_ff_speed_acc + f_TrgtSpeed * f_ff_speed ;
 8006124:	4b1e      	ldr	r3, [pc, #120]	; (80061a0 <CTRL_getFF_speed+0x10c>)
 8006126:	ed93 7a00 	vldr	s14, [r3]
 800612a:	edd7 7a03 	vldr	s15, [r7, #12]
 800612e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006132:	4b1c      	ldr	r3, [pc, #112]	; (80061a4 <CTRL_getFF_speed+0x110>)
 8006134:	edd3 6a00 	vldr	s13, [r3]
 8006138:	edd7 7a02 	vldr	s15, [r7, #8]
 800613c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006140:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	edc3 7a00 	vstr	s15, [r3]
			break;
 800614a:	e023      	b.n	8006194 <CTRL_getFF_speed+0x100>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SURA:
		case CTRL_EXIT_SURA:
		case CTRL_CONST_SURA:
			*p_err = f_TrgtSpeed * f_ff_speed ;
 800614c:	4b15      	ldr	r3, [pc, #84]	; (80061a4 <CTRL_getFF_speed+0x110>)
 800614e:	ed93 7a00 	vldr	s14, [r3]
 8006152:	edd7 7a02 	vldr	s15, [r7, #8]
 8006156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006160:	e018      	b.n	8006194 <CTRL_getFF_speed+0x100>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = f_Acc * f_ff_speed_acc * (-1) + f_TrgtSpeed * f_ff_speed;
 8006162:	4b10      	ldr	r3, [pc, #64]	; (80061a4 <CTRL_getFF_speed+0x110>)
 8006164:	ed93 7a00 	vldr	s14, [r3]
 8006168:	edd7 7a02 	vldr	s15, [r7, #8]
 800616c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006170:	4b0b      	ldr	r3, [pc, #44]	; (80061a0 <CTRL_getFF_speed+0x10c>)
 8006172:	edd3 6a00 	vldr	s13, [r3]
 8006176:	edd7 7a03 	vldr	s15, [r7, #12]
 800617a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800617e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006188:	e004      	b.n	8006194 <CTRL_getFF_speed+0x100>

		// 
		default:
			*p_err = 0;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f04f 0200 	mov.w	r2, #0
 8006190:	601a      	str	r2, [r3, #0]
			break;										// 
 8006192:	bf00      	nop
	}

}
 8006194:	bf00      	nop
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	200002ba 	.word	0x200002ba
 80061a0:	20000220 	.word	0x20000220
 80061a4:	20000230 	.word	0x20000230

080061a8 <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
	float f_ff_angleS_acc = 0.0f;
 80061b0:	f04f 0300 	mov.w	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
	float f_ff_angleS = 0.0f;
 80061b6:	f04f 0300 	mov.w	r3, #0
 80061ba:	60bb      	str	r3, [r7, #8]

	f_ff_angleS_acc = PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_angleS_acc;
 80061bc:	4b5f      	ldr	r3, [pc, #380]	; (800633c <CTRL_getFF_angle+0x194>)
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f7ff ff17 	bl	8005ff4 <Chg_ParamID>
 80061c6:	4603      	mov	r3, r0
 80061c8:	4618      	mov	r0, r3
 80061ca:	f7fc fb09 	bl	80027e0 <PARAM_getGain>
 80061ce:	4603      	mov	r3, r0
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	60fb      	str	r3, [r7, #12]
	f_ff_angleS 	= PARAM_getGain( Chg_ParamID(en_Type) )->f_FF_angleS;
 80061d4:	4b59      	ldr	r3, [pc, #356]	; (800633c <CTRL_getFF_angle+0x194>)
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff ff0b 	bl	8005ff4 <Chg_ParamID>
 80061de:	4603      	mov	r3, r0
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7fc fafd 	bl	80027e0 <PARAM_getGain>
 80061e6:	4603      	mov	r3, r0
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	60bb      	str	r3, [r7, #8]

	/*  */
	switch( en_Type ){
 80061ec:	4b53      	ldr	r3, [pc, #332]	; (800633c <CTRL_getFF_angle+0x194>)
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	2b0e      	cmp	r3, #14
 80061f2:	f200 809a 	bhi.w	800632a <CTRL_getFF_angle+0x182>
 80061f6:	a201      	add	r2, pc, #4	; (adr r2, 80061fc <CTRL_getFF_angle+0x54>)
 80061f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061fc:	08006239 	.word	0x08006239
 8006200:	08006299 	.word	0x08006299
 8006204:	080062cb 	.word	0x080062cb
 8006208:	08006239 	.word	0x08006239
 800620c:	08006299 	.word	0x08006299
 8006210:	080062cb 	.word	0x080062cb
 8006214:	08006239 	.word	0x08006239
 8006218:	08006239 	.word	0x08006239
 800621c:	08006299 	.word	0x08006299
 8006220:	080062cb 	.word	0x080062cb
 8006224:	08006299 	.word	0x08006299
 8006228:	08006239 	.word	0x08006239
 800622c:	08006299 	.word	0x08006299
 8006230:	080062cb 	.word	0x080062cb
 8006234:	08006299 	.word	0x08006299
		case CTRL_ACC:
		case CTRL_HIT_WALL:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err =FABS(f_AccAngleS) * f_ff_angleS_acc + FABS(f_TrgtAngleS) * f_ff_angleS;
 8006238:	4b41      	ldr	r3, [pc, #260]	; (8006340 <CTRL_getFF_angle+0x198>)
 800623a:	edd3 7a00 	vldr	s15, [r3]
 800623e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006246:	db03      	blt.n	8006250 <CTRL_getFF_angle+0xa8>
 8006248:	4b3d      	ldr	r3, [pc, #244]	; (8006340 <CTRL_getFF_angle+0x198>)
 800624a:	edd3 7a00 	vldr	s15, [r3]
 800624e:	e004      	b.n	800625a <CTRL_getFF_angle+0xb2>
 8006250:	4b3b      	ldr	r3, [pc, #236]	; (8006340 <CTRL_getFF_angle+0x198>)
 8006252:	edd3 7a00 	vldr	s15, [r3]
 8006256:	eef1 7a67 	vneg.f32	s15, s15
 800625a:	ed97 7a03 	vldr	s14, [r7, #12]
 800625e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006262:	4b38      	ldr	r3, [pc, #224]	; (8006344 <CTRL_getFF_angle+0x19c>)
 8006264:	edd3 7a00 	vldr	s15, [r3]
 8006268:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800626c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006270:	db03      	blt.n	800627a <CTRL_getFF_angle+0xd2>
 8006272:	4b34      	ldr	r3, [pc, #208]	; (8006344 <CTRL_getFF_angle+0x19c>)
 8006274:	edd3 7a00 	vldr	s15, [r3]
 8006278:	e004      	b.n	8006284 <CTRL_getFF_angle+0xdc>
 800627a:	4b32      	ldr	r3, [pc, #200]	; (8006344 <CTRL_getFF_angle+0x19c>)
 800627c:	edd3 7a00 	vldr	s15, [r3]
 8006280:	eef1 7a67 	vneg.f32	s15, s15
 8006284:	edd7 6a02 	vldr	s13, [r7, #8]
 8006288:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800628c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006296:	e04d      	b.n	8006334 <CTRL_getFF_angle+0x18c>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SURA:
		case CTRL_EXIT_SURA:
		case CTRL_CONST_SURA:
			*p_err = FABS(f_TrgtAngleS) * f_ff_angleS;
 8006298:	4b2a      	ldr	r3, [pc, #168]	; (8006344 <CTRL_getFF_angle+0x19c>)
 800629a:	edd3 7a00 	vldr	s15, [r3]
 800629e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80062a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062a6:	db03      	blt.n	80062b0 <CTRL_getFF_angle+0x108>
 80062a8:	4b26      	ldr	r3, [pc, #152]	; (8006344 <CTRL_getFF_angle+0x19c>)
 80062aa:	edd3 7a00 	vldr	s15, [r3]
 80062ae:	e004      	b.n	80062ba <CTRL_getFF_angle+0x112>
 80062b0:	4b24      	ldr	r3, [pc, #144]	; (8006344 <CTRL_getFF_angle+0x19c>)
 80062b2:	edd3 7a00 	vldr	s15, [r3]
 80062b6:	eef1 7a67 	vneg.f32	s15, s15
 80062ba:	ed97 7a02 	vldr	s14, [r7, #8]
 80062be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	edc3 7a00 	vstr	s15, [r3]
			break;
 80062c8:	e034      	b.n	8006334 <CTRL_getFF_angle+0x18c>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = FABS(f_AccAngleS) * f_ff_angleS_acc *(-1) + FABS(f_TrgtAngleS) * f_ff_angleS;
 80062ca:	4b1e      	ldr	r3, [pc, #120]	; (8006344 <CTRL_getFF_angle+0x19c>)
 80062cc:	edd3 7a00 	vldr	s15, [r3]
 80062d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80062d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062d8:	db03      	blt.n	80062e2 <CTRL_getFF_angle+0x13a>
 80062da:	4b1a      	ldr	r3, [pc, #104]	; (8006344 <CTRL_getFF_angle+0x19c>)
 80062dc:	edd3 7a00 	vldr	s15, [r3]
 80062e0:	e004      	b.n	80062ec <CTRL_getFF_angle+0x144>
 80062e2:	4b18      	ldr	r3, [pc, #96]	; (8006344 <CTRL_getFF_angle+0x19c>)
 80062e4:	edd3 7a00 	vldr	s15, [r3]
 80062e8:	eef1 7a67 	vneg.f32	s15, s15
 80062ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80062f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80062f4:	4b12      	ldr	r3, [pc, #72]	; (8006340 <CTRL_getFF_angle+0x198>)
 80062f6:	edd3 7a00 	vldr	s15, [r3]
 80062fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80062fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006302:	db03      	blt.n	800630c <CTRL_getFF_angle+0x164>
 8006304:	4b0e      	ldr	r3, [pc, #56]	; (8006340 <CTRL_getFF_angle+0x198>)
 8006306:	edd3 7a00 	vldr	s15, [r3]
 800630a:	e004      	b.n	8006316 <CTRL_getFF_angle+0x16e>
 800630c:	4b0c      	ldr	r3, [pc, #48]	; (8006340 <CTRL_getFF_angle+0x198>)
 800630e:	edd3 7a00 	vldr	s15, [r3]
 8006312:	eef1 7a67 	vneg.f32	s15, s15
 8006316:	edd7 6a03 	vldr	s13, [r7, #12]
 800631a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800631e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006328:	e004      	b.n	8006334 <CTRL_getFF_angle+0x18c>

		// 
		default:
			*p_err = 0;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f04f 0200 	mov.w	r2, #0
 8006330:	601a      	str	r2, [r3, #0]
			break;										// 
 8006332:	bf00      	nop
	}

}
 8006334:	bf00      	nop
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	200002ba 	.word	0x200002ba
 8006340:	20000258 	.word	0x20000258
 8006344:	20000264 	.word	0x20000264

08006348 <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 8006356:	f04f 0300 	mov.w	r3, #0
 800635a:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 800635c:	f04f 0300 	mov.w	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [mm/s]
 8006362:	4b48      	ldr	r3, [pc, #288]	; (8006484 <CTRL_getSpeedFB+0x13c>)
 8006364:	ed93 7a00 	vldr	s14, [r3]
 8006368:	4b47      	ldr	r3, [pc, #284]	; (8006488 <CTRL_getSpeedFB+0x140>)
 800636a:	edd3 7a00 	vldr	s15, [r3]
 800636e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006372:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_kp;
 8006376:	4b45      	ldr	r3, [pc, #276]	; (800648c <CTRL_getSpeedFB+0x144>)
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	4618      	mov	r0, r3
 800637c:	f7ff fe3a 	bl	8005ff4 <Chg_ParamID>
 8006380:	4603      	mov	r3, r0
 8006382:	4618      	mov	r0, r3
 8006384:	f7fc fa2c 	bl	80027e0 <PARAM_getGain>
 8006388:	4603      	mov	r3, r0
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_ki;
 800638e:	4b3f      	ldr	r3, [pc, #252]	; (800648c <CTRL_getSpeedFB+0x144>)
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff fe2e 	bl	8005ff4 <Chg_ParamID>
 8006398:	4603      	mov	r3, r0
 800639a:	4618      	mov	r0, r3
 800639c:	f7fc fa20 	bl	80027e0 <PARAM_getGain>
 80063a0:	4603      	mov	r3, r0
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain( Chg_ParamID(en_Type))->f_FB_speed_kd;
 80063a6:	4b39      	ldr	r3, [pc, #228]	; (800648c <CTRL_getSpeedFB+0x144>)
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	4618      	mov	r0, r3
 80063ac:	f7ff fe22 	bl	8005ff4 <Chg_ParamID>
 80063b0:	4603      	mov	r3, r0
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7fc fa14 	bl	80027e0 <PARAM_getGain>
 80063b8:	4603      	mov	r3, r0
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	60fb      	str	r3, [r7, #12]

	/* I */
	f_SpeedErrSum += f_speedErr * f_ki;			// I
 80063be:	ed97 7a02 	vldr	s14, [r7, #8]
 80063c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80063c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063ca:	4b31      	ldr	r3, [pc, #196]	; (8006490 <CTRL_getSpeedFB+0x148>)
 80063cc:	edd3 7a00 	vldr	s15, [r3]
 80063d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063d4:	4b2e      	ldr	r3, [pc, #184]	; (8006490 <CTRL_getSpeedFB+0x148>)
 80063d6:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 120 ){
 80063da:	4b2d      	ldr	r3, [pc, #180]	; (8006490 <CTRL_getSpeedFB+0x148>)
 80063dc:	edd3 7a00 	vldr	s15, [r3]
 80063e0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8006494 <CTRL_getSpeedFB+0x14c>
 80063e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063ec:	dd02      	ble.n	80063f4 <CTRL_getSpeedFB+0xac>
		f_SpeedErrSum = 120;			// 
 80063ee:	4b28      	ldr	r3, [pc, #160]	; (8006490 <CTRL_getSpeedFB+0x148>)
 80063f0:	4a29      	ldr	r2, [pc, #164]	; (8006498 <CTRL_getSpeedFB+0x150>)
 80063f2:	601a      	str	r2, [r3, #0]
	}

	/* PID */
	*p_err = f_speedErr * f_kp + f_SpeedErrSum + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI
 80063f4:	ed97 7a02 	vldr	s14, [r7, #8]
 80063f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80063fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006400:	4b23      	ldr	r3, [pc, #140]	; (8006490 <CTRL_getSpeedFB+0x148>)
 8006402:	edd3 7a00 	vldr	s15, [r3]
 8006406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800640a:	4b24      	ldr	r3, [pc, #144]	; (800649c <CTRL_getSpeedFB+0x154>)
 800640c:	edd3 7a00 	vldr	s15, [r3]
 8006410:	edd7 6a02 	vldr	s13, [r7, #8]
 8006414:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006418:	edd7 7a03 	vldr	s15, [r7, #12]
 800641c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	edc3 7a00 	vstr	s15, [r3]

	f_ErrSpeedBuf = f_speedErr;		// 
 800642a:	4a1c      	ldr	r2, [pc, #112]	; (800649c <CTRL_getSpeedFB+0x154>)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	6013      	str	r3, [r2, #0]

	/*  */
	if( FABS( f_speedErr ) < 0.5 ){
 8006430:	edd7 7a02 	vldr	s15, [r7, #8]
 8006434:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800643c:	db0c      	blt.n	8006458 <CTRL_getSpeedFB+0x110>
 800643e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006442:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006446:	eef4 7ac7 	vcmpe.f32	s15, s14
 800644a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800644e:	bf4c      	ite	mi
 8006450:	2301      	movmi	r3, #1
 8006452:	2300      	movpl	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e00b      	b.n	8006470 <CTRL_getSpeedFB+0x128>
 8006458:	edd7 7a02 	vldr	s15, [r7, #8]
 800645c:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8006460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006468:	bfcc      	ite	gt
 800646a:	2301      	movgt	r3, #1
 800646c:	2300      	movle	r3, #0
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <CTRL_getSpeedFB+0x134>
		f_SpeedErrSum = 0;
 8006474:	4b06      	ldr	r3, [pc, #24]	; (8006490 <CTRL_getSpeedFB+0x148>)
 8006476:	f04f 0200 	mov.w	r2, #0
 800647a:	601a      	str	r2, [r3, #0]
	}

}
 800647c:	bf00      	nop
 800647e:	3718      	adds	r7, #24
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20000230 	.word	0x20000230
 8006488:	2000022c 	.word	0x2000022c
 800648c:	200002ba 	.word	0x200002ba
 8006490:	20000238 	.word	0x20000238
 8006494:	42f00000 	.word	0x42f00000
 8006498:	42f00000 	.word	0x42f00000
 800649c:	20000234 	.word	0x20000234

080064a0 <CTRL_getDistFB>:

void CTRL_getDistFB( float* p_err )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
	float				f_distErr;					// [] 
//	PRIVATE float		f_limTime = 0;				// [sec]
	float 				f_kp = 0.0f;				// 
 80064a8:	f04f 0300 	mov.w	r3, #0
 80064ac:	617b      	str	r3, [r7, #20]
	float 				f_ki = 0.0f;				// 
 80064ae:	f04f 0300 	mov.w	r3, #0
 80064b2:	613b      	str	r3, [r7, #16]

	*p_err = 0;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f04f 0200 	mov.w	r2, #0
 80064ba:	601a      	str	r2, [r3, #0]

	/* / */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST )||
 80064bc:	4b9e      	ldr	r3, [pc, #632]	; (8006738 <CTRL_getDistFB+0x298>)
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 8131 	beq.w	8006728 <CTRL_getDistFB+0x288>
 80064c6:	4b9c      	ldr	r3, [pc, #624]	; (8006738 <CTRL_getDistFB+0x298>)
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	f000 812c 	beq.w	8006728 <CTRL_getDistFB+0x288>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ))
 80064d0:	4b99      	ldr	r3, [pc, #612]	; (8006738 <CTRL_getDistFB+0x298>)
 80064d2:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST )||
 80064d4:	2b03      	cmp	r3, #3
 80064d6:	f000 8127 	beq.w	8006728 <CTRL_getDistFB+0x288>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ))
 80064da:	4b97      	ldr	r3, [pc, #604]	; (8006738 <CTRL_getDistFB+0x298>)
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	2b04      	cmp	r3, #4
 80064e0:	f000 8122 	beq.w	8006728 <CTRL_getDistFB+0x288>
	{
		// 
	}
	/*  */
	else if(( en_Type == CTRL_DEC )|| ( en_Type == CTRL_SKEW_DEC ) ||
 80064e4:	4b94      	ldr	r3, [pc, #592]	; (8006738 <CTRL_getDistFB+0x298>)
 80064e6:	781b      	ldrb	r3, [r3, #0]
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d017      	beq.n	800651c <CTRL_getDistFB+0x7c>
 80064ec:	4b92      	ldr	r3, [pc, #584]	; (8006738 <CTRL_getDistFB+0x298>)
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	2b05      	cmp	r3, #5
 80064f2:	d013      	beq.n	800651c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 80064f4:	4b90      	ldr	r3, [pc, #576]	; (8006738 <CTRL_getDistFB+0x298>)
 80064f6:	781b      	ldrb	r3, [r3, #0]
	else if(( en_Type == CTRL_DEC )|| ( en_Type == CTRL_SKEW_DEC ) ||
 80064f8:	2b0a      	cmp	r3, #10
 80064fa:	d00f      	beq.n	800651c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 80064fc:	4b8e      	ldr	r3, [pc, #568]	; (8006738 <CTRL_getDistFB+0x298>)
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	2b0e      	cmp	r3, #14
 8006502:	d00b      	beq.n	800651c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ) ){
 8006504:	4b8c      	ldr	r3, [pc, #560]	; (8006738 <CTRL_getDistFB+0x298>)
 8006506:	781b      	ldrb	r3, [r3, #0]
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006508:	2b0b      	cmp	r3, #11
 800650a:	d007      	beq.n	800651c <CTRL_getDistFB+0x7c>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ) ){
 800650c:	4b8a      	ldr	r3, [pc, #552]	; (8006738 <CTRL_getDistFB+0x298>)
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	2b0c      	cmp	r3, #12
 8006512:	d003      	beq.n	800651c <CTRL_getDistFB+0x7c>
 8006514:	4b88      	ldr	r3, [pc, #544]	; (8006738 <CTRL_getDistFB+0x298>)
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b0d      	cmp	r3, #13
 800651a:	d17c      	bne.n	8006616 <CTRL_getDistFB+0x176>

		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_kp;
 800651c:	4b86      	ldr	r3, [pc, #536]	; (8006738 <CTRL_getDistFB+0x298>)
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff fd67 	bl	8005ff4 <Chg_ParamID>
 8006526:	4603      	mov	r3, r0
 8006528:	4618      	mov	r0, r3
 800652a:	f7fc f959 	bl	80027e0 <PARAM_getGain>
 800652e:	4603      	mov	r3, r0
 8006530:	69db      	ldr	r3, [r3, #28]
 8006532:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_ki;
 8006534:	4b80      	ldr	r3, [pc, #512]	; (8006738 <CTRL_getDistFB+0x298>)
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	4618      	mov	r0, r3
 800653a:	f7ff fd5b 	bl	8005ff4 <Chg_ParamID>
 800653e:	4603      	mov	r3, r0
 8006540:	4618      	mov	r0, r3
 8006542:	f7fc f94d 	bl	80027e0 <PARAM_getGain>
 8006546:	4603      	mov	r3, r0
 8006548:	6a1b      	ldr	r3, [r3, #32]
 800654a:	613b      	str	r3, [r7, #16]

		/*  */
		f_distErr  = f_TrgtDist - f_NowDist;					// [mm]
 800654c:	4b7b      	ldr	r3, [pc, #492]	; (800673c <CTRL_getDistFB+0x29c>)
 800654e:	ed93 7a00 	vldr	s14, [r3]
 8006552:	4b7b      	ldr	r3, [pc, #492]	; (8006740 <CTRL_getDistFB+0x2a0>)
 8006554:	edd3 7a00 	vldr	s15, [r3]
 8006558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800655c:	edc7 7a03 	vstr	s15, [r7, #12]

		/* I */
		f_DistErrSum += f_distErr * f_ki;			// I
 8006560:	ed97 7a03 	vldr	s14, [r7, #12]
 8006564:	edd7 7a04 	vldr	s15, [r7, #16]
 8006568:	ee27 7a27 	vmul.f32	s14, s14, s15
 800656c:	4b75      	ldr	r3, [pc, #468]	; (8006744 <CTRL_getDistFB+0x2a4>)
 800656e:	edd3 7a00 	vldr	s15, [r3]
 8006572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006576:	4b73      	ldr	r3, [pc, #460]	; (8006744 <CTRL_getDistFB+0x2a4>)
 8006578:	edc3 7a00 	vstr	s15, [r3]
		if( f_DistErrSum > 100 ){
 800657c:	4b71      	ldr	r3, [pc, #452]	; (8006744 <CTRL_getDistFB+0x2a4>)
 800657e:	edd3 7a00 	vldr	s15, [r3]
 8006582:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8006748 <CTRL_getDistFB+0x2a8>
 8006586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800658a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800658e:	dd02      	ble.n	8006596 <CTRL_getDistFB+0xf6>
			f_DistErrSum = 100;			// 
 8006590:	4b6c      	ldr	r3, [pc, #432]	; (8006744 <CTRL_getDistFB+0x2a4>)
 8006592:	4a6e      	ldr	r2, [pc, #440]	; (800674c <CTRL_getDistFB+0x2ac>)
 8006594:	601a      	str	r2, [r3, #0]
		}

		/* PI */
		*p_err = f_distErr * f_kp + f_DistErrSum;				// PI
 8006596:	ed97 7a03 	vldr	s14, [r7, #12]
 800659a:	edd7 7a05 	vldr	s15, [r7, #20]
 800659e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065a2:	4b68      	ldr	r3, [pc, #416]	; (8006744 <CTRL_getDistFB+0x2a4>)
 80065a4:	edd3 7a00 	vldr	s15, [r3]
 80065a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	edc3 7a00 	vstr	s15, [r3]

		/*  */
		if( FABS( f_TrgtDist - f_NowDist ) < 0.05 ){
 80065b2:	4b62      	ldr	r3, [pc, #392]	; (800673c <CTRL_getDistFB+0x29c>)
 80065b4:	ed93 7a00 	vldr	s14, [r3]
 80065b8:	4b61      	ldr	r3, [pc, #388]	; (8006740 <CTRL_getDistFB+0x2a0>)
 80065ba:	edd3 7a00 	vldr	s15, [r3]
 80065be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80065c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065ca:	db08      	blt.n	80065de <CTRL_getDistFB+0x13e>
 80065cc:	4b5b      	ldr	r3, [pc, #364]	; (800673c <CTRL_getDistFB+0x29c>)
 80065ce:	ed93 7a00 	vldr	s14, [r3]
 80065d2:	4b5b      	ldr	r3, [pc, #364]	; (8006740 <CTRL_getDistFB+0x2a0>)
 80065d4:	edd3 7a00 	vldr	s15, [r3]
 80065d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065dc:	e009      	b.n	80065f2 <CTRL_getDistFB+0x152>
 80065de:	4b57      	ldr	r3, [pc, #348]	; (800673c <CTRL_getDistFB+0x29c>)
 80065e0:	ed93 7a00 	vldr	s14, [r3]
 80065e4:	4b56      	ldr	r3, [pc, #344]	; (8006740 <CTRL_getDistFB+0x2a0>)
 80065e6:	edd3 7a00 	vldr	s15, [r3]
 80065ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065ee:	eef1 7a67 	vneg.f32	s15, s15
 80065f2:	ee17 0a90 	vmov	r0, s15
 80065f6:	f7f9 ffcf 	bl	8000598 <__aeabi_f2d>
 80065fa:	a34d      	add	r3, pc, #308	; (adr r3, 8006730 <CTRL_getDistFB+0x290>)
 80065fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006600:	f7fa fa94 	bl	8000b2c <__aeabi_dcmplt>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 808e 	beq.w	8006728 <CTRL_getDistFB+0x288>
			f_DistErrSum = 0;
 800660c:	4b4d      	ldr	r3, [pc, #308]	; (8006744 <CTRL_getDistFB+0x2a4>)
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	601a      	str	r2, [r3, #0]
		if( FABS( f_TrgtDist - f_NowDist ) < 0.05 ){
 8006614:	e088      	b.n	8006728 <CTRL_getDistFB+0x288>
		}
	}

/*  */
	else if( ( en_Type == CTRL_ACC_TRUN ) || ( en_Type == CTRL_CONST_TRUN ) || ( en_Type == CTRL_DEC_TRUN ) ){
 8006616:	4b48      	ldr	r3, [pc, #288]	; (8006738 <CTRL_getDistFB+0x298>)
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	2b07      	cmp	r3, #7
 800661c:	d007      	beq.n	800662e <CTRL_getDistFB+0x18e>
 800661e:	4b46      	ldr	r3, [pc, #280]	; (8006738 <CTRL_getDistFB+0x298>)
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	2b08      	cmp	r3, #8
 8006624:	d003      	beq.n	800662e <CTRL_getDistFB+0x18e>
 8006626:	4b44      	ldr	r3, [pc, #272]	; (8006738 <CTRL_getDistFB+0x298>)
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	2b09      	cmp	r3, #9
 800662c:	d17c      	bne.n	8006728 <CTRL_getDistFB+0x288>
		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_kp;
 800662e:	4b42      	ldr	r3, [pc, #264]	; (8006738 <CTRL_getDistFB+0x298>)
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	4618      	mov	r0, r3
 8006634:	f7ff fcde 	bl	8005ff4 <Chg_ParamID>
 8006638:	4603      	mov	r3, r0
 800663a:	4618      	mov	r0, r3
 800663c:	f7fc f8d0 	bl	80027e0 <PARAM_getGain>
 8006640:	4603      	mov	r3, r0
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_dist_ki;
 8006646:	4b3c      	ldr	r3, [pc, #240]	; (8006738 <CTRL_getDistFB+0x298>)
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff fcd2 	bl	8005ff4 <Chg_ParamID>
 8006650:	4603      	mov	r3, r0
 8006652:	4618      	mov	r0, r3
 8006654:	f7fc f8c4 	bl	80027e0 <PARAM_getGain>
 8006658:	4603      	mov	r3, r0
 800665a:	6a1b      	ldr	r3, [r3, #32]
 800665c:	613b      	str	r3, [r7, #16]

		/*  */
		f_distErr  = f_TrgtDist - f_NowDist;					// [mm]
 800665e:	4b37      	ldr	r3, [pc, #220]	; (800673c <CTRL_getDistFB+0x29c>)
 8006660:	ed93 7a00 	vldr	s14, [r3]
 8006664:	4b36      	ldr	r3, [pc, #216]	; (8006740 <CTRL_getDistFB+0x2a0>)
 8006666:	edd3 7a00 	vldr	s15, [r3]
 800666a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800666e:	edc7 7a03 	vstr	s15, [r7, #12]

		/* I */
		f_DistErrSum += f_distErr * f_ki;			// I
 8006672:	ed97 7a03 	vldr	s14, [r7, #12]
 8006676:	edd7 7a04 	vldr	s15, [r7, #16]
 800667a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800667e:	4b31      	ldr	r3, [pc, #196]	; (8006744 <CTRL_getDistFB+0x2a4>)
 8006680:	edd3 7a00 	vldr	s15, [r3]
 8006684:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006688:	4b2e      	ldr	r3, [pc, #184]	; (8006744 <CTRL_getDistFB+0x2a4>)
 800668a:	edc3 7a00 	vstr	s15, [r3]
		if( f_DistErrSum > 100 ){
 800668e:	4b2d      	ldr	r3, [pc, #180]	; (8006744 <CTRL_getDistFB+0x2a4>)
 8006690:	edd3 7a00 	vldr	s15, [r3]
 8006694:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8006748 <CTRL_getDistFB+0x2a8>
 8006698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800669c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066a0:	dd02      	ble.n	80066a8 <CTRL_getDistFB+0x208>
			f_DistErrSum = 100;			// 
 80066a2:	4b28      	ldr	r3, [pc, #160]	; (8006744 <CTRL_getDistFB+0x2a4>)
 80066a4:	4a29      	ldr	r2, [pc, #164]	; (800674c <CTRL_getDistFB+0x2ac>)
 80066a6:	601a      	str	r2, [r3, #0]
		}

		/* PI */
		*p_err = f_distErr * f_kp + f_DistErrSum;				// PI
 80066a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80066ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80066b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066b4:	4b23      	ldr	r3, [pc, #140]	; (8006744 <CTRL_getDistFB+0x2a4>)
 80066b6:	edd3 7a00 	vldr	s15, [r3]
 80066ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	edc3 7a00 	vstr	s15, [r3]

		/*  */
		if( FABS( f_TrgtDist - f_NowDist ) < 0.05 ){
 80066c4:	4b1d      	ldr	r3, [pc, #116]	; (800673c <CTRL_getDistFB+0x29c>)
 80066c6:	ed93 7a00 	vldr	s14, [r3]
 80066ca:	4b1d      	ldr	r3, [pc, #116]	; (8006740 <CTRL_getDistFB+0x2a0>)
 80066cc:	edd3 7a00 	vldr	s15, [r3]
 80066d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80066d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066dc:	db08      	blt.n	80066f0 <CTRL_getDistFB+0x250>
 80066de:	4b17      	ldr	r3, [pc, #92]	; (800673c <CTRL_getDistFB+0x29c>)
 80066e0:	ed93 7a00 	vldr	s14, [r3]
 80066e4:	4b16      	ldr	r3, [pc, #88]	; (8006740 <CTRL_getDistFB+0x2a0>)
 80066e6:	edd3 7a00 	vldr	s15, [r3]
 80066ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066ee:	e009      	b.n	8006704 <CTRL_getDistFB+0x264>
 80066f0:	4b12      	ldr	r3, [pc, #72]	; (800673c <CTRL_getDistFB+0x29c>)
 80066f2:	ed93 7a00 	vldr	s14, [r3]
 80066f6:	4b12      	ldr	r3, [pc, #72]	; (8006740 <CTRL_getDistFB+0x2a0>)
 80066f8:	edd3 7a00 	vldr	s15, [r3]
 80066fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006700:	eef1 7a67 	vneg.f32	s15, s15
 8006704:	ee17 0a90 	vmov	r0, s15
 8006708:	f7f9 ff46 	bl	8000598 <__aeabi_f2d>
 800670c:	a308      	add	r3, pc, #32	; (adr r3, 8006730 <CTRL_getDistFB+0x290>)
 800670e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006712:	f7fa fa0b 	bl	8000b2c <__aeabi_dcmplt>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d100      	bne.n	800671e <CTRL_getDistFB+0x27e>
			f_DistErrSum = 0;
		}

	}

}
 800671c:	e004      	b.n	8006728 <CTRL_getDistFB+0x288>
			f_DistErrSum = 0;
 800671e:	4b09      	ldr	r3, [pc, #36]	; (8006744 <CTRL_getDistFB+0x2a4>)
 8006720:	f04f 0200 	mov.w	r2, #0
 8006724:	601a      	str	r2, [r3, #0]
}
 8006726:	e7ff      	b.n	8006728 <CTRL_getDistFB+0x288>
 8006728:	bf00      	nop
 800672a:	3718      	adds	r7, #24
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	9999999a 	.word	0x9999999a
 8006734:	3fa99999 	.word	0x3fa99999
 8006738:	200002ba 	.word	0x200002ba
 800673c:	20000244 	.word	0x20000244
 8006740:	20000248 	.word	0x20000248
 8006744:	20000254 	.word	0x20000254
 8006748:	42c80000 	.word	0x42c80000
 800674c:	42c80000 	.word	0x42c80000

08006750 <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	ed2d 8b02 	vpush	{d8}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 800675c:	f04f 0300 	mov.w	r3, #0
 8006760:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 8006762:	f04f 0300 	mov.w	r3, #0
 8006766:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [deg/s]
 800676e:	4b50      	ldr	r3, [pc, #320]	; (80068b0 <CTRL_getAngleSpeedFB+0x160>)
 8006770:	ed93 8a00 	vldr	s16, [r3]
 8006774:	f001 f838 	bl	80077e8 <GYRO_getSpeedErr>
 8006778:	eef0 7a40 	vmov.f32	s15, s0
 800677c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8006780:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_kp;
 8006784:	4b4b      	ldr	r3, [pc, #300]	; (80068b4 <CTRL_getAngleSpeedFB+0x164>)
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff fc33 	bl	8005ff4 <Chg_ParamID>
 800678e:	4603      	mov	r3, r0
 8006790:	4618      	mov	r0, r3
 8006792:	f7fc f825 	bl	80027e0 <PARAM_getGain>
 8006796:	4603      	mov	r3, r0
 8006798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679a:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_ki;
 800679c:	4b45      	ldr	r3, [pc, #276]	; (80068b4 <CTRL_getAngleSpeedFB+0x164>)
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7ff fc27 	bl	8005ff4 <Chg_ParamID>
 80067a6:	4603      	mov	r3, r0
 80067a8:	4618      	mov	r0, r3
 80067aa:	f7fc f819 	bl	80027e0 <PARAM_getGain>
 80067ae:	4603      	mov	r3, r0
 80067b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b2:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angleS_kd;
 80067b4:	4b3f      	ldr	r3, [pc, #252]	; (80068b4 <CTRL_getAngleSpeedFB+0x164>)
 80067b6:	781b      	ldrb	r3, [r3, #0]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff fc1b 	bl	8005ff4 <Chg_ParamID>
 80067be:	4603      	mov	r3, r0
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fc f80d 	bl	80027e0 <PARAM_getGain>
 80067c6:	4603      	mov	r3, r0
 80067c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ca:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err*f_ki;
 80067cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80067d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80067d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067d8:	4b37      	ldr	r3, [pc, #220]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 80067da:	edd3 7a00 	vldr	s15, [r3]
 80067de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80067e2:	4b35      	ldr	r3, [pc, #212]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 80067e4:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 100){
 80067e8:	4b33      	ldr	r3, [pc, #204]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 80067ea:	edd3 7a00 	vldr	s15, [r3]
 80067ee:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80068bc <CTRL_getAngleSpeedFB+0x16c>
 80067f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067fa:	dd03      	ble.n	8006804 <CTRL_getAngleSpeedFB+0xb4>
		f_AngleSErrSum = 100;			//
 80067fc:	4b2e      	ldr	r3, [pc, #184]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 80067fe:	4a30      	ldr	r2, [pc, #192]	; (80068c0 <CTRL_getAngleSpeedFB+0x170>)
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	e00c      	b.n	800681e <CTRL_getAngleSpeedFB+0xce>
	}
	else if(f_AngleSErrSum <-100){
 8006804:	4b2c      	ldr	r3, [pc, #176]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 8006806:	edd3 7a00 	vldr	s15, [r3]
 800680a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80068c4 <CTRL_getAngleSpeedFB+0x174>
 800680e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006816:	d502      	bpl.n	800681e <CTRL_getAngleSpeedFB+0xce>
		f_AngleSErrSum = -100;
 8006818:	4b27      	ldr	r3, [pc, #156]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 800681a:	4a2b      	ldr	r2, [pc, #172]	; (80068c8 <CTRL_getAngleSpeedFB+0x178>)
 800681c:	601a      	str	r2, [r3, #0]
	}

//	templog2 = f_AngleSErrSum;
	*p_err = f_err * f_kp + f_AngleSErrSum + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 800681e:	ed97 7a02 	vldr	s14, [r7, #8]
 8006822:	edd7 7a05 	vldr	s15, [r7, #20]
 8006826:	ee27 7a27 	vmul.f32	s14, s14, s15
 800682a:	4b23      	ldr	r3, [pc, #140]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 800682c:	edd3 7a00 	vldr	s15, [r3]
 8006830:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006834:	4b25      	ldr	r3, [pc, #148]	; (80068cc <CTRL_getAngleSpeedFB+0x17c>)
 8006836:	edd3 7a00 	vldr	s15, [r3]
 800683a:	edd7 6a02 	vldr	s13, [r7, #8]
 800683e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006842:	edd7 7a03 	vldr	s15, [r7, #12]
 8006846:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800684a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	edc3 7a00 	vstr	s15, [r3]

	f_ErrAngleSBuf = f_err;		// 
 8006854:	4a1d      	ldr	r2, [pc, #116]	; (80068cc <CTRL_getAngleSpeedFB+0x17c>)
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	6013      	str	r3, [r2, #0]

	// 
	if( FABS( f_err ) < 0.3 ){
 800685a:	edd7 7a02 	vldr	s15, [r7, #8]
 800685e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006866:	db01      	blt.n	800686c <CTRL_getAngleSpeedFB+0x11c>
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	e005      	b.n	8006878 <CTRL_getAngleSpeedFB+0x128>
 800686c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006870:	eef1 7a67 	vneg.f32	s15, s15
 8006874:	ee17 3a90 	vmov	r3, s15
 8006878:	4618      	mov	r0, r3
 800687a:	f7f9 fe8d 	bl	8000598 <__aeabi_f2d>
 800687e:	a30a      	add	r3, pc, #40	; (adr r3, 80068a8 <CTRL_getAngleSpeedFB+0x158>)
 8006880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006884:	f7fa f952 	bl	8000b2c <__aeabi_dcmplt>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d100      	bne.n	8006890 <CTRL_getAngleSpeedFB+0x140>
		f_AngleSErrSum = 0;
	}

}
 800688e:	e003      	b.n	8006898 <CTRL_getAngleSpeedFB+0x148>
		f_AngleSErrSum = 0;
 8006890:	4b09      	ldr	r3, [pc, #36]	; (80068b8 <CTRL_getAngleSpeedFB+0x168>)
 8006892:	f04f 0200 	mov.w	r2, #0
 8006896:	601a      	str	r2, [r3, #0]
}
 8006898:	bf00      	nop
 800689a:	3718      	adds	r7, #24
 800689c:	46bd      	mov	sp, r7
 800689e:	ecbd 8b02 	vpop	{d8}
 80068a2:	bd80      	pop	{r7, pc}
 80068a4:	f3af 8000 	nop.w
 80068a8:	33333333 	.word	0x33333333
 80068ac:	3fd33333 	.word	0x3fd33333
 80068b0:	20000264 	.word	0x20000264
 80068b4:	200002ba 	.word	0x200002ba
 80068b8:	2000026c 	.word	0x2000026c
 80068bc:	42c80000 	.word	0x42c80000
 80068c0:	42c80000 	.word	0x42c80000
 80068c4:	c2c80000 	.word	0xc2c80000
 80068c8:	c2c80000 	.word	0xc2c80000
 80068cc:	20000268 	.word	0x20000268

080068d0 <CTRL_getAngleFB>:

void CTRL_getAngleFB( float* p_err )
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
	float f_err;					// [] [deg]
	float f_kp = 0.0f;				// 
 80068d8:	f04f 0300 	mov.w	r3, #0
 80068dc:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;				// 
 80068de:	f04f 0300 	mov.w	r3, #0
 80068e2:	613b      	str	r3, [r7, #16]

	*p_err = 0;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f04f 0200 	mov.w	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]

	f_NowAngle = GYRO_getNowAngle();					// [deg]
 80068ec:	f000 ffca 	bl	8007884 <GYRO_getNowAngle>
 80068f0:	eef0 7a40 	vmov.f32	s15, s0
 80068f4:	4ba6      	ldr	r3, [pc, #664]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 80068f6:	edc3 7a00 	vstr	s15, [r3]

	f_err = f_TrgtAngle - f_NowAngle;
 80068fa:	4ba6      	ldr	r3, [pc, #664]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 80068fc:	ed93 7a00 	vldr	s14, [r3]
 8006900:	4ba3      	ldr	r3, [pc, #652]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 8006902:	edd3 7a00 	vldr	s15, [r3]
 8006906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800690a:	edc7 7a03 	vstr	s15, [r7, #12]
	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 800690e:	4ba2      	ldr	r3, [pc, #648]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d01c      	beq.n	8006950 <CTRL_getAngleFB+0x80>
 8006916:	4ba0      	ldr	r3, [pc, #640]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d018      	beq.n	8006950 <CTRL_getAngleFB+0x80>
 800691e:	4b9e      	ldr	r3, [pc, #632]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d014      	beq.n	8006950 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA )||
 8006926:	4b9c      	ldr	r3, [pc, #624]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006928:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 800692a:	2b0a      	cmp	r3, #10
 800692c:	d010      	beq.n	8006950 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA )||
 800692e:	4b9a      	ldr	r3, [pc, #616]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	2b0e      	cmp	r3, #14
 8006934:	d00c      	beq.n	8006950 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006936:	4b98      	ldr	r3, [pc, #608]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006938:	781b      	ldrb	r3, [r3, #0]
		( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA )||
 800693a:	2b03      	cmp	r3, #3
 800693c:	d008      	beq.n	8006950 <CTRL_getAngleFB+0x80>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 800693e:	4b96      	ldr	r3, [pc, #600]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	2b04      	cmp	r3, #4
 8006944:	d004      	beq.n	8006950 <CTRL_getAngleFB+0x80>
 8006946:	4b94      	ldr	r3, [pc, #592]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	2b05      	cmp	r3, #5
 800694c:	f040 8081 	bne.w	8006a52 <CTRL_getAngleFB+0x182>
	){
		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_kp;
 8006950:	4b91      	ldr	r3, [pc, #580]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	4618      	mov	r0, r3
 8006956:	f7ff fb4d 	bl	8005ff4 <Chg_ParamID>
 800695a:	4603      	mov	r3, r0
 800695c:	4618      	mov	r0, r3
 800695e:	f7fb ff3f 	bl	80027e0 <PARAM_getGain>
 8006962:	4603      	mov	r3, r0
 8006964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006966:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_ki;
 8006968:	4b8b      	ldr	r3, [pc, #556]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff fb41 	bl	8005ff4 <Chg_ParamID>
 8006972:	4603      	mov	r3, r0
 8006974:	4618      	mov	r0, r3
 8006976:	f7fb ff33 	bl	80027e0 <PARAM_getGain>
 800697a:	4603      	mov	r3, r0
 800697c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800697e:	613b      	str	r3, [r7, #16]

		f_AngleErrSum += f_err*f_ki;	//I
 8006980:	ed97 7a03 	vldr	s14, [r7, #12]
 8006984:	edd7 7a04 	vldr	s15, [r7, #16]
 8006988:	ee27 7a27 	vmul.f32	s14, s14, s15
 800698c:	4b83      	ldr	r3, [pc, #524]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 800698e:	edd3 7a00 	vldr	s15, [r3]
 8006992:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006996:	4b81      	ldr	r3, [pc, #516]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006998:	edc3 7a00 	vstr	s15, [r3]
		if(f_AngleErrSum > 200){
 800699c:	4b7f      	ldr	r3, [pc, #508]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 800699e:	edd3 7a00 	vldr	s15, [r3]
 80069a2:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8006ba0 <CTRL_getAngleFB+0x2d0>
 80069a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ae:	dd03      	ble.n	80069b8 <CTRL_getAngleFB+0xe8>
			f_AngleErrSum = 200;			//
 80069b0:	4b7a      	ldr	r3, [pc, #488]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 80069b2:	4a7c      	ldr	r2, [pc, #496]	; (8006ba4 <CTRL_getAngleFB+0x2d4>)
 80069b4:	601a      	str	r2, [r3, #0]
 80069b6:	e00c      	b.n	80069d2 <CTRL_getAngleFB+0x102>
		}
		else if(f_AngleErrSum <-200){
 80069b8:	4b78      	ldr	r3, [pc, #480]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 80069ba:	edd3 7a00 	vldr	s15, [r3]
 80069be:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8006ba8 <CTRL_getAngleFB+0x2d8>
 80069c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ca:	d502      	bpl.n	80069d2 <CTRL_getAngleFB+0x102>
			f_AngleErrSum = -200;
 80069cc:	4b73      	ldr	r3, [pc, #460]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 80069ce:	4a77      	ldr	r2, [pc, #476]	; (8006bac <CTRL_getAngleFB+0x2dc>)
 80069d0:	601a      	str	r2, [r3, #0]
		}

		//*p_err = f_err * FB_ANG_KP_GAIN;					// P
		*p_err = f_err * f_kp + f_AngleErrSum;					// PI
 80069d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80069d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80069da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069de:	4b6f      	ldr	r3, [pc, #444]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 80069e0:	edd3 7a00 	vldr	s15, [r3]
 80069e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	edc3 7a00 	vstr	s15, [r3]
//		templog2 = f_AngleErrSum;

		/*  */
		if( FABS( f_TrgtAngle - f_NowAngle ) < 0.3 ){
 80069ee:	4b69      	ldr	r3, [pc, #420]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 80069f0:	ed93 7a00 	vldr	s14, [r3]
 80069f4:	4b66      	ldr	r3, [pc, #408]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 80069f6:	edd3 7a00 	vldr	s15, [r3]
 80069fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a06:	db08      	blt.n	8006a1a <CTRL_getAngleFB+0x14a>
 8006a08:	4b62      	ldr	r3, [pc, #392]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 8006a0a:	ed93 7a00 	vldr	s14, [r3]
 8006a0e:	4b60      	ldr	r3, [pc, #384]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 8006a10:	edd3 7a00 	vldr	s15, [r3]
 8006a14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a18:	e009      	b.n	8006a2e <CTRL_getAngleFB+0x15e>
 8006a1a:	4b5e      	ldr	r3, [pc, #376]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 8006a1c:	ed93 7a00 	vldr	s14, [r3]
 8006a20:	4b5b      	ldr	r3, [pc, #364]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 8006a22:	edd3 7a00 	vldr	s15, [r3]
 8006a26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a2a:	eef1 7a67 	vneg.f32	s15, s15
 8006a2e:	ee17 0a90 	vmov	r0, s15
 8006a32:	f7f9 fdb1 	bl	8000598 <__aeabi_f2d>
 8006a36:	a352      	add	r3, pc, #328	; (adr r3, 8006b80 <CTRL_getAngleFB+0x2b0>)
 8006a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3c:	f7fa f876 	bl	8000b2c <__aeabi_dcmplt>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f000 8097 	beq.w	8006b76 <CTRL_getAngleFB+0x2a6>
			f_AngleErrSum = 0;
 8006a48:	4b54      	ldr	r3, [pc, #336]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006a4a:	f04f 0200 	mov.w	r2, #0
 8006a4e:	601a      	str	r2, [r3, #0]
		if( FABS( f_TrgtAngle - f_NowAngle ) < 0.3 ){
 8006a50:	e091      	b.n	8006b76 <CTRL_getAngleFB+0x2a6>
		}

	}

	/*  */
	else if(( en_Type == CTRL_DEC_TRUN )||
 8006a52:	4b51      	ldr	r3, [pc, #324]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	2b09      	cmp	r3, #9
 8006a58:	d00c      	beq.n	8006a74 <CTRL_getAngleFB+0x1a4>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ))
 8006a5a:	4b4f      	ldr	r3, [pc, #316]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006a5c:	781b      	ldrb	r3, [r3, #0]
	else if(( en_Type == CTRL_DEC_TRUN )||
 8006a5e:	2b0b      	cmp	r3, #11
 8006a60:	d008      	beq.n	8006a74 <CTRL_getAngleFB+0x1a4>
			 ( en_Type == CTRL_ACC_SURA ) || ( en_Type == CTRL_CONST_SURA ) || ( en_Type == CTRL_DEC_SURA ))
 8006a62:	4b4d      	ldr	r3, [pc, #308]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	2b0c      	cmp	r3, #12
 8006a68:	d004      	beq.n	8006a74 <CTRL_getAngleFB+0x1a4>
 8006a6a:	4b4b      	ldr	r3, [pc, #300]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	2b0d      	cmp	r3, #13
 8006a70:	f040 8081 	bne.w	8006b76 <CTRL_getAngleFB+0x2a6>
	{
		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_kp;
 8006a74:	4b48      	ldr	r3, [pc, #288]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006a76:	781b      	ldrb	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7ff fabb 	bl	8005ff4 <Chg_ParamID>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7fb fead 	bl	80027e0 <PARAM_getGain>
 8006a86:	4603      	mov	r3, r0
 8006a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8a:	617b      	str	r3, [r7, #20]
		f_ki = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_angle_ki;
 8006a8c:	4b42      	ldr	r3, [pc, #264]	; (8006b98 <CTRL_getAngleFB+0x2c8>)
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	4618      	mov	r0, r3
 8006a92:	f7ff faaf 	bl	8005ff4 <Chg_ParamID>
 8006a96:	4603      	mov	r3, r0
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fb fea1 	bl	80027e0 <PARAM_getGain>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aa2:	613b      	str	r3, [r7, #16]

		f_AngleErrSum += f_err*f_ki;	//I
 8006aa4:	ed97 7a03 	vldr	s14, [r7, #12]
 8006aa8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006aac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ab0:	4b3a      	ldr	r3, [pc, #232]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006ab2:	edd3 7a00 	vldr	s15, [r3]
 8006ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006aba:	4b38      	ldr	r3, [pc, #224]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006abc:	edc3 7a00 	vstr	s15, [r3]
		if(f_AngleErrSum > 500){
 8006ac0:	4b36      	ldr	r3, [pc, #216]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006ac2:	edd3 7a00 	vldr	s15, [r3]
 8006ac6:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8006bb0 <CTRL_getAngleFB+0x2e0>
 8006aca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ad2:	dd03      	ble.n	8006adc <CTRL_getAngleFB+0x20c>
			f_AngleErrSum = 500;			//
 8006ad4:	4b31      	ldr	r3, [pc, #196]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006ad6:	4a37      	ldr	r2, [pc, #220]	; (8006bb4 <CTRL_getAngleFB+0x2e4>)
 8006ad8:	601a      	str	r2, [r3, #0]
 8006ada:	e00c      	b.n	8006af6 <CTRL_getAngleFB+0x226>
		}
		else if(f_AngleErrSum <-500){
 8006adc:	4b2f      	ldr	r3, [pc, #188]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006ade:	edd3 7a00 	vldr	s15, [r3]
 8006ae2:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8006bb8 <CTRL_getAngleFB+0x2e8>
 8006ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aee:	d502      	bpl.n	8006af6 <CTRL_getAngleFB+0x226>
			f_AngleErrSum = -500;
 8006af0:	4b2a      	ldr	r3, [pc, #168]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006af2:	4a32      	ldr	r2, [pc, #200]	; (8006bbc <CTRL_getAngleFB+0x2ec>)
 8006af4:	601a      	str	r2, [r3, #0]
		}

		//*p_err = f_err * FB_ANG_KP_GAIN;					// P
		*p_err = f_err * f_kp + f_AngleErrSum;					// PI
 8006af6:	ed97 7a03 	vldr	s14, [r7, #12]
 8006afa:	edd7 7a05 	vldr	s15, [r7, #20]
 8006afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b02:	4b26      	ldr	r3, [pc, #152]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006b04:	edd3 7a00 	vldr	s15, [r3]
 8006b08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	edc3 7a00 	vstr	s15, [r3]
//		templog2 = f_AngleErrSum;

		/*  */
		if( FABS( f_TrgtAngle - f_NowAngle ) < 0.1 ){
 8006b12:	4b20      	ldr	r3, [pc, #128]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 8006b14:	ed93 7a00 	vldr	s14, [r3]
 8006b18:	4b1d      	ldr	r3, [pc, #116]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 8006b1a:	edd3 7a00 	vldr	s15, [r3]
 8006b1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b2a:	db08      	blt.n	8006b3e <CTRL_getAngleFB+0x26e>
 8006b2c:	4b19      	ldr	r3, [pc, #100]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 8006b2e:	ed93 7a00 	vldr	s14, [r3]
 8006b32:	4b17      	ldr	r3, [pc, #92]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 8006b34:	edd3 7a00 	vldr	s15, [r3]
 8006b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b3c:	e009      	b.n	8006b52 <CTRL_getAngleFB+0x282>
 8006b3e:	4b15      	ldr	r3, [pc, #84]	; (8006b94 <CTRL_getAngleFB+0x2c4>)
 8006b40:	ed93 7a00 	vldr	s14, [r3]
 8006b44:	4b12      	ldr	r3, [pc, #72]	; (8006b90 <CTRL_getAngleFB+0x2c0>)
 8006b46:	edd3 7a00 	vldr	s15, [r3]
 8006b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b4e:	eef1 7a67 	vneg.f32	s15, s15
 8006b52:	ee17 0a90 	vmov	r0, s15
 8006b56:	f7f9 fd1f 	bl	8000598 <__aeabi_f2d>
 8006b5a:	a30b      	add	r3, pc, #44	; (adr r3, 8006b88 <CTRL_getAngleFB+0x2b8>)
 8006b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b60:	f7f9 ffe4 	bl	8000b2c <__aeabi_dcmplt>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d100      	bne.n	8006b6c <CTRL_getAngleFB+0x29c>
			f_AngleErrSum = 0;
		}
	}

}
 8006b6a:	e004      	b.n	8006b76 <CTRL_getAngleFB+0x2a6>
			f_AngleErrSum = 0;
 8006b6c:	4b0b      	ldr	r3, [pc, #44]	; (8006b9c <CTRL_getAngleFB+0x2cc>)
 8006b6e:	f04f 0200 	mov.w	r2, #0
 8006b72:	601a      	str	r2, [r3, #0]
}
 8006b74:	e7ff      	b.n	8006b76 <CTRL_getAngleFB+0x2a6>
 8006b76:	bf00      	nop
 8006b78:	3718      	adds	r7, #24
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	33333333 	.word	0x33333333
 8006b84:	3fd33333 	.word	0x3fd33333
 8006b88:	9999999a 	.word	0x9999999a
 8006b8c:	3fb99999 	.word	0x3fb99999
 8006b90:	20000278 	.word	0x20000278
 8006b94:	2000027c 	.word	0x2000027c
 8006b98:	200002ba 	.word	0x200002ba
 8006b9c:	20000280 	.word	0x20000280
 8006ba0:	43480000 	.word	0x43480000
 8006ba4:	43480000 	.word	0x43480000
 8006ba8:	c3480000 	.word	0xc3480000
 8006bac:	c3480000 	.word	0xc3480000
 8006bb0:	43fa0000 	.word	0x43fa0000
 8006bb4:	43fa0000 	.word	0x43fa0000
 8006bb8:	c3fa0000 	.word	0xc3fa0000
 8006bbc:	c3fa0000 	.word	0xc3fa0000

08006bc0 <CTRL_getSenFB>:

void CTRL_getSenFB( float* p_err )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b086      	sub	sp, #24
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 8006bc8:	f04f 0300 	mov.w	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// 
 8006bd4:	f04f 0300 	mov.w	r3, #0
 8006bd8:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8006bda:	f04f 0300 	mov.w	r3, #0
 8006bde:	60bb      	str	r3, [r7, #8]

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006be0:	4b37      	ldr	r3, [pc, #220]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d00f      	beq.n	8006c08 <CTRL_getSenFB+0x48>
 8006be8:	4b35      	ldr	r3, [pc, #212]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d00b      	beq.n	8006c08 <CTRL_getSenFB+0x48>
 8006bf0:	4b33      	ldr	r3, [pc, #204]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d007      	beq.n	8006c08 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006bf8:	4b31      	ldr	r3, [pc, #196]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006bfa:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006bfc:	2b0a      	cmp	r3, #10
 8006bfe:	d003      	beq.n	8006c08 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006c00:	4b2f      	ldr	r3, [pc, #188]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	2b0e      	cmp	r3, #14
 8006c06:	d13c      	bne.n	8006c82 <CTRL_getSenFB+0xc2>

		f_kp = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_wall_kp;
 8006c08:	4b2d      	ldr	r3, [pc, #180]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7ff f9f1 	bl	8005ff4 <Chg_ParamID>
 8006c12:	4603      	mov	r3, r0
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7fb fde3 	bl	80027e0 <PARAM_getGain>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c1e:	613b      	str	r3, [r7, #16]
		f_kd = PARAM_getGain( Chg_ParamID(en_Type) )->f_FB_wall_kd;
 8006c20:	4b27      	ldr	r3, [pc, #156]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff f9e5 	bl	8005ff4 <Chg_ParamID>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fb fdd7 	bl	80027e0 <PARAM_getGain>
 8006c32:	4603      	mov	r3, r0
 8006c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c36:	60fb      	str	r3, [r7, #12]

		/*  */
		DIST_getErr( &l_WallErr );
 8006c38:	4822      	ldr	r0, [pc, #136]	; (8006cc4 <CTRL_getSenFB+0x104>)
 8006c3a:	f003 fa25 	bl	800a088 <DIST_getErr>
		f_err = (float)l_WallErr;
 8006c3e:	4b21      	ldr	r3, [pc, #132]	; (8006cc4 <CTRL_getSenFB+0x104>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	ee07 3a90 	vmov	s15, r3
 8006c46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c4a:	edc7 7a05 	vstr	s15, [r7, #20]
//		templog2 = f_err;
		/* PD */
		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
 8006c4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8006c52:	edd7 7a04 	vldr	s15, [r7, #16]
 8006c56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c5a:	4b1b      	ldr	r3, [pc, #108]	; (8006cc8 <CTRL_getSenFB+0x108>)
 8006c5c:	edd3 7a00 	vldr	s15, [r3]
 8006c60:	edd7 6a05 	vldr	s13, [r7, #20]
 8006c64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006c68:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	edc3 7a00 	vstr	s15, [r3]

		f_ErrDistBuf = f_err;		// 
 8006c7a:	4a13      	ldr	r2, [pc, #76]	; (8006cc8 <CTRL_getSenFB+0x108>)
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	6013      	str	r3, [r2, #0]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
		*p_err = f_err;
	}

}
 8006c80:	e019      	b.n	8006cb6 <CTRL_getSenFB+0xf6>
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 8006c82:	4b0f      	ldr	r3, [pc, #60]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	2b03      	cmp	r3, #3
 8006c88:	d007      	beq.n	8006c9a <CTRL_getSenFB+0xda>
 8006c8a:	4b0d      	ldr	r3, [pc, #52]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	2b04      	cmp	r3, #4
 8006c90:	d003      	beq.n	8006c9a <CTRL_getSenFB+0xda>
 8006c92:	4b0b      	ldr	r3, [pc, #44]	; (8006cc0 <CTRL_getSenFB+0x100>)
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	2b05      	cmp	r3, #5
 8006c98:	d10d      	bne.n	8006cb6 <CTRL_getSenFB+0xf6>
		DIST_getErrSkew( &l_WallErr );
 8006c9a:	480a      	ldr	r0, [pc, #40]	; (8006cc4 <CTRL_getSenFB+0x104>)
 8006c9c:	f003 faaa 	bl	800a1f4 <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 8006ca0:	4b08      	ldr	r3, [pc, #32]	; (8006cc4 <CTRL_getSenFB+0x104>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	ee07 3a90 	vmov	s15, r3
 8006ca8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cac:	edc7 7a05 	vstr	s15, [r7, #20]
		*p_err = f_err;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	601a      	str	r2, [r3, #0]
}
 8006cb6:	bf00      	nop
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	200002ba 	.word	0x200002ba
 8006cc4:	20000284 	.word	0x20000284
 8006cc8:	20000288 	.word	0x20000288

08006ccc <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	ed2d 8b02 	vpush	{d8}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8006cda:	edc7 0a00 	vstr	s1, [r7]

//	f_Duty_R = f_duty10_R;
//	f_Duty_L = f_duty10_L;

	/* PWM */
	f_duty10_R = f_duty10_R * VCC_MAX / (get_battLv());
 8006cde:	edd7 7a01 	vldr	s15, [r7, #4]
 8006ce2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006e08 <CTRL_outMot+0x13c>
 8006ce6:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006cea:	f003 f91d 	bl	8009f28 <get_battLv>
 8006cee:	eeb0 7a40 	vmov.f32	s14, s0
 8006cf2:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006cf6:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L * VCC_MAX / (get_battLv());
 8006cfa:	edd7 7a00 	vldr	s15, [r7]
 8006cfe:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8006e08 <CTRL_outMot+0x13c>
 8006d02:	ee27 8a87 	vmul.f32	s16, s15, s14
 8006d06:	f003 f90f 	bl	8009f28 <get_battLv>
 8006d0a:	eeb0 7a40 	vmov.f32	s14, s0
 8006d0e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8006d12:	edc7 7a00 	vstr	s15, [r7]

//	log_in(f_duty10_R);
	/*  */
	if( 20 < f_duty10_R ){									// 
 8006d16:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d1a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006d1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d26:	dd0e      	ble.n	8006d46 <CTRL_outMot+0x7a>
		DCM_setDirCw( DCM_R );
 8006d28:	2000      	movs	r0, #0
 8006d2a:	f000 facf 	bl	80072cc <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 8006d2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d36:	ee17 3a90 	vmov	r3, s15
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	2000      	movs	r0, #0
 8006d40:	f000 fb18 	bl	8007374 <DCM_setPwmDuty>
 8006d44:	e020      	b.n	8006d88 <CTRL_outMot+0xbc>
	}
	else if( f_duty10_R < -20 ){							// 
 8006d46:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d4a:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006d4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d56:	d514      	bpl.n	8006d82 <CTRL_outMot+0xb6>
		f_temp = f_duty10_R * -1;
 8006d58:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d5c:	eef1 7a67 	vneg.f32	s15, s15
 8006d60:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 8006d64:	2000      	movs	r0, #0
 8006d66:	f000 fac4 	bl	80072f2 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 8006d6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d72:	ee17 3a90 	vmov	r3, s15
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	4619      	mov	r1, r3
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	f000 fafa 	bl	8007374 <DCM_setPwmDuty>
 8006d80:	e002      	b.n	8006d88 <CTRL_outMot+0xbc>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 8006d82:	2000      	movs	r0, #0
 8006d84:	f000 fac8 	bl	8007318 <DCM_brakeMot>
	}

	/*  */
	if( 20 < f_duty10_L ){									// 
 8006d88:	edd7 7a00 	vldr	s15, [r7]
 8006d8c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006d90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d98:	dd0e      	ble.n	8006db8 <CTRL_outMot+0xec>
		DCM_setDirCw( DCM_L );
 8006d9a:	2001      	movs	r0, #1
 8006d9c:	f000 fa96 	bl	80072cc <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 8006da0:	edd7 7a00 	vldr	s15, [r7]
 8006da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006da8:	ee17 3a90 	vmov	r3, s15
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	4619      	mov	r1, r3
 8006db0:	2001      	movs	r0, #1
 8006db2:	f000 fadf 	bl	8007374 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 8006db6:	e020      	b.n	8006dfa <CTRL_outMot+0x12e>
	else if( f_duty10_L < -20 ){							// 
 8006db8:	edd7 7a00 	vldr	s15, [r7]
 8006dbc:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dc8:	d514      	bpl.n	8006df4 <CTRL_outMot+0x128>
		f_temp = f_duty10_L * -1;
 8006dca:	edd7 7a00 	vldr	s15, [r7]
 8006dce:	eef1 7a67 	vneg.f32	s15, s15
 8006dd2:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 8006dd6:	2001      	movs	r0, #1
 8006dd8:	f000 fa8b 	bl	80072f2 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 8006ddc:	edd7 7a03 	vldr	s15, [r7, #12]
 8006de0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006de4:	ee17 3a90 	vmov	r3, s15
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	4619      	mov	r1, r3
 8006dec:	2001      	movs	r0, #1
 8006dee:	f000 fac1 	bl	8007374 <DCM_setPwmDuty>
}
 8006df2:	e002      	b.n	8006dfa <CTRL_outMot+0x12e>
		DCM_brakeMot( DCM_L );								// 
 8006df4:	2001      	movs	r0, #1
 8006df6:	f000 fa8f 	bl	8007318 <DCM_brakeMot>
}
 8006dfa:	bf00      	nop
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	ecbd 8b02 	vpop	{d8}
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	40866666 	.word	0x40866666
 8006e0c:	00000000 	.word	0x00000000

08006e10 <CTRL_pol>:

void CTRL_pol( void )
{
 8006e10:	b590      	push	{r4, r7, lr}
 8006e12:	b08b      	sub	sp, #44	; 0x2c
 8006e14:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 8006e16:	f04f 0300 	mov.w	r3, #0
 8006e1a:	61fb      	str	r3, [r7, #28]
	float f_feedFoard_angle		= 0;
 8006e1c:	f04f 0300 	mov.w	r3, #0
 8006e20:	61bb      	str	r3, [r7, #24]
	float f_speedCtrl			= 0;		// [] 
 8006e22:	f04f 0300 	mov.w	r3, #0
 8006e26:	617b      	str	r3, [r7, #20]
	float f_distCtrl			= 0;		// [] 
 8006e28:	f04f 0300 	mov.w	r3, #0
 8006e2c:	613b      	str	r3, [r7, #16]
	float f_angleSpeedCtrl			= 0;		// [] 
 8006e2e:	f04f 0300 	mov.w	r3, #0
 8006e32:	60fb      	str	r3, [r7, #12]
	float f_angleCtrl			= 0;		// [] 
 8006e34:	f04f 0300 	mov.w	r3, #0
 8006e38:	60bb      	str	r3, [r7, #8]
	float f_distSenCtrl			= 0;		// [] 
 8006e3a:	f04f 0300 	mov.w	r3, #0
 8006e3e:	607b      	str	r3, [r7, #4]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	/*  */
	if( uc_CtrlFlag != TRUE ){
 8006e40:	4bc9      	ldr	r3, [pc, #804]	; (8007168 <CTRL_pol+0x358>)
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	f040 820e 	bne.w	8007266 <CTRL_pol+0x456>
		 return;		// 
	}
	if(SW_ON == SW_IsOn_0()){
 8006e4a:	f7fb f8ab 	bl	8001fa4 <SW_IsOn_0>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d101      	bne.n	8006e58 <CTRL_pol+0x48>
		Failsafe_flag();
 8006e54:	f000 fa12 	bl	800727c <Failsafe_flag>
	}

	/*  */
	if( SYS_isOutOfCtrl() == TRUE ){
 8006e58:	f000 fa28 	bl	80072ac <SYS_isOutOfCtrl>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d019      	beq.n	8006e96 <CTRL_pol+0x86>

		f_DistErrSum = 0;				// 
 8006e62:	4bc2      	ldr	r3, [pc, #776]	; (800716c <CTRL_pol+0x35c>)
 8006e64:	f04f 0200 	mov.w	r2, #0
 8006e68:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// 
 8006e6a:	4bc1      	ldr	r3, [pc, #772]	; (8007170 <CTRL_pol+0x360>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4ac1      	ldr	r2, [pc, #772]	; (8007174 <CTRL_pol+0x364>)
 8006e70:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// 
 8006e72:	4bc1      	ldr	r3, [pc, #772]	; (8007178 <CTRL_pol+0x368>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4ac1      	ldr	r2, [pc, #772]	; (800717c <CTRL_pol+0x36c>)
 8006e78:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// 
 8006e7a:	4bc1      	ldr	r3, [pc, #772]	; (8007180 <CTRL_pol+0x370>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4ac1      	ldr	r2, [pc, #772]	; (8007184 <CTRL_pol+0x374>)
 8006e80:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8006e82:	f7fe fbb3 	bl	80055ec <CTRL_stop>
		CTRL_clrData();					// 
 8006e86:	f7fe fbc1 	bl	800560c <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	f000 fa44 	bl	8007318 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 8006e90:	2001      	movs	r0, #1
 8006e92:	f000 fa41 	bl	8007318 <DCM_brakeMot>
	}

	/*  */
	ENC_GetDiv( &l_CntR, &l_CntL );					// []
 8006e96:	49bc      	ldr	r1, [pc, #752]	; (8007188 <CTRL_pol+0x378>)
 8006e98:	48bc      	ldr	r0, [pc, #752]	; (800718c <CTRL_pol+0x37c>)
 8006e9a:	f000 fb39 	bl	8007510 <ENC_GetDiv>
	CTRL_refNow();									// 
 8006e9e:	f7fe fc8f 	bl	80057c0 <CTRL_refNow>
	CTRL_refTarget();								// 
 8006ea2:	f7fe fd05 	bl	80058b0 <CTRL_refTarget>

//	templog1 = l_CntR;
//	templog2 = l_CntL;

	/*  */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] 
 8006ea6:	f107 031c 	add.w	r3, r7, #28
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff f8f2 	bl	8006094 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] 
 8006eb0:	f107 0318 	add.w	r3, r7, #24
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff f977 	bl	80061a8 <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 8006eba:	f107 0314 	add.w	r3, r7, #20
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7ff fa42 	bl	8006348 <CTRL_getSpeedFB>
	CTRL_getDistFB( &f_distCtrl );					// [] 
 8006ec4:	f107 0310 	add.w	r3, r7, #16
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7ff fae9 	bl	80064a0 <CTRL_getDistFB>
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );			// [] 
 8006ece:	f107 030c 	add.w	r3, r7, #12
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7ff fc3c 	bl	8006750 <CTRL_getAngleSpeedFB>
	CTRL_getAngleFB( &f_angleCtrl );				// [] 
 8006ed8:	f107 0308 	add.w	r3, r7, #8
 8006edc:	4618      	mov	r0, r3
 8006ede:	f7ff fcf7 	bl	80068d0 <CTRL_getAngleFB>
	CTRL_getSenFB( &f_distSenCtrl );				// [] 
 8006ee2:	1d3b      	adds	r3, r7, #4
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7ff fe6b 	bl	8006bc0 <CTRL_getSenFB>

//	templog1 = f_angleSpeedCtrl;
//	templog1 = f_distSenCtrl;

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006eea:	4ba9      	ldr	r3, [pc, #676]	; (8007190 <CTRL_pol+0x380>)
 8006eec:	781b      	ldrb	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d01b      	beq.n	8006f2a <CTRL_pol+0x11a>
 8006ef2:	4ba7      	ldr	r3, [pc, #668]	; (8007190 <CTRL_pol+0x380>)
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d017      	beq.n	8006f2a <CTRL_pol+0x11a>
 8006efa:	4ba5      	ldr	r3, [pc, #660]	; (8007190 <CTRL_pol+0x380>)
 8006efc:	781b      	ldrb	r3, [r3, #0]
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d013      	beq.n	8006f2a <CTRL_pol+0x11a>
 8006f02:	4ba3      	ldr	r3, [pc, #652]	; (8007190 <CTRL_pol+0x380>)
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	2b0a      	cmp	r3, #10
 8006f08:	d00f      	beq.n	8006f2a <CTRL_pol+0x11a>
 8006f0a:	4ba1      	ldr	r3, [pc, #644]	; (8007190 <CTRL_pol+0x380>)
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	2b0e      	cmp	r3, #14
 8006f10:	d00b      	beq.n	8006f2a <CTRL_pol+0x11a>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f12:	4b9f      	ldr	r3, [pc, #636]	; (8007190 <CTRL_pol+0x380>)
 8006f14:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006f16:	2b03      	cmp	r3, #3
 8006f18:	d007      	beq.n	8006f2a <CTRL_pol+0x11a>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f1a:	4b9d      	ldr	r3, [pc, #628]	; (8007190 <CTRL_pol+0x380>)
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d003      	beq.n	8006f2a <CTRL_pol+0x11a>
 8006f22:	4b9b      	ldr	r3, [pc, #620]	; (8007190 <CTRL_pol+0x380>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	2b05      	cmp	r3, #5
 8006f28:	d147      	bne.n	8006fba <CTRL_pol+0x1aa>
	){
		straight_wait = straight_wait+0.001;
 8006f2a:	4b9a      	ldr	r3, [pc, #616]	; (8007194 <CTRL_pol+0x384>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7f9 fb32 	bl	8000598 <__aeabi_f2d>
 8006f34:	a38a      	add	r3, pc, #552	; (adr r3, 8007160 <CTRL_pol+0x350>)
 8006f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3a:	f7f9 f9cf 	bl	80002dc <__adddf3>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	460c      	mov	r4, r1
 8006f42:	4618      	mov	r0, r3
 8006f44:	4621      	mov	r1, r4
 8006f46:	f7f9 fe77 	bl	8000c38 <__aeabi_d2f>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	4b91      	ldr	r3, [pc, #580]	; (8007194 <CTRL_pol+0x384>)
 8006f4e:	601a      	str	r2, [r3, #0]
		f_duty10_R = f_feedFoard_speed * FF_BALANCE_R +  f_distCtrl + f_speedCtrl + f_angleCtrl + f_angleSpeedCtrl + f_distSenCtrl;	// PWM-DUTY[0.1%]
 8006f50:	ed97 7a07 	vldr	s14, [r7, #28]
 8006f54:	edd7 7a04 	vldr	s15, [r7, #16]
 8006f58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006f60:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f64:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f74:	edd7 7a01 	vldr	s15, [r7, #4]
 8006f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f7c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		f_duty10_L = f_feedFoard_speed * FF_BALANCE_L +  f_distCtrl + f_speedCtrl - f_angleCtrl - f_angleSpeedCtrl - f_distSenCtrl;	// PWM-DUTY[0.1%]
 8006f80:	edd7 7a07 	vldr	s15, [r7, #28]
 8006f84:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8006f88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006f8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006f90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f94:	edd7 7a05 	vldr	s15, [r7, #20]
 8006f98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8006fa0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006fa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8006fa8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006fac:	edd7 7a01 	vldr	s15, [r7, #4]
 8006fb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006fb4:	edc7 7a08 	vstr	s15, [r7, #32]
 8006fb8:	e11a      	b.n	80071f0 <CTRL_pol+0x3e0>
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 8006fba:	4b75      	ldr	r3, [pc, #468]	; (8007190 <CTRL_pol+0x380>)
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	2b06      	cmp	r3, #6
 8006fc0:	d110      	bne.n	8006fe4 <CTRL_pol+0x1d4>
		f_duty10_R = f_feedFoard_speed * FF_HIT_BALANCE_R * (-1);																		// PWM-DUTY[0.1%]
 8006fc2:	edd7 7a07 	vldr	s15, [r7, #28]
 8006fc6:	eef1 7a67 	vneg.f32	s15, s15
 8006fca:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		f_duty10_L = f_feedFoard_speed * FF_HIT_BALANCE_L * (-1);
 8006fce:	edd7 7a07 	vldr	s15, [r7, #28]
 8006fd2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8006fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006fda:	eef1 7a67 	vneg.f32	s15, s15
 8006fde:	edc7 7a08 	vstr	s15, [r7, #32]
 8006fe2:	e105      	b.n	80071f0 <CTRL_pol+0x3e0>
	}

	/*  */
	else if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8006fe4:	4b6a      	ldr	r3, [pc, #424]	; (8007190 <CTRL_pol+0x380>)
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	2b0b      	cmp	r3, #11
 8006fea:	d007      	beq.n	8006ffc <CTRL_pol+0x1ec>
 8006fec:	4b68      	ldr	r3, [pc, #416]	; (8007190 <CTRL_pol+0x380>)
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	2b0c      	cmp	r3, #12
 8006ff2:	d003      	beq.n	8006ffc <CTRL_pol+0x1ec>
 8006ff4:	4b66      	ldr	r3, [pc, #408]	; (8007190 <CTRL_pol+0x380>)
 8006ff6:	781b      	ldrb	r3, [r3, #0]
 8006ff8:	2b0d      	cmp	r3, #13
 8006ffa:	d179      	bne.n	80070f0 <CTRL_pol+0x2e0>
		/*  */
		if( f_LastAngle > 0 ){
 8006ffc:	4b5e      	ldr	r3, [pc, #376]	; (8007178 <CTRL_pol+0x368>)
 8006ffe:	edd3 7a00 	vldr	s15, [r3]
 8007002:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800700a:	dd38      	ble.n	800707e <CTRL_pol+0x26e>
			f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_feedFoard_angle * FF_BALANCE_R + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800700c:	ed97 7a07 	vldr	s14, [r7, #28]
 8007010:	edd7 7a06 	vldr	s15, [r7, #24]
 8007014:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007018:	edd7 7a02 	vldr	s15, [r7, #8]
 800701c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007020:	edd7 7a03 	vldr	s15, [r7, #12]
 8007024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007028:	edd7 7a04 	vldr	s15, [r7, #16]
 800702c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007030:	edd7 7a05 	vldr	s15, [r7, #20]
 8007034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007038:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_feedFoard_angle * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800703c:	edd7 7a07 	vldr	s15, [r7, #28]
 8007040:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007044:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007048:	edd7 7a06 	vldr	s15, [r7, #24]
 800704c:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8007050:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007054:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007058:	edd7 7a02 	vldr	s15, [r7, #8]
 800705c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007060:	edd7 7a03 	vldr	s15, [r7, #12]
 8007064:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007068:	edd7 7a04 	vldr	s15, [r7, #16]
 800706c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007070:	edd7 7a05 	vldr	s15, [r7, #20]
 8007074:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007078:	edc7 7a08 	vstr	s15, [r7, #32]
		if( f_LastAngle > 0 ){
 800707c:	e0b8      	b.n	80071f0 <CTRL_pol+0x3e0>
		}
		/* */
		else{
			f_duty10_R = f_feedFoard_speed * FF_BALANCE_R + f_feedFoard_angle * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 800707e:	ed97 7a07 	vldr	s14, [r7, #28]
 8007082:	edd7 7a06 	vldr	s15, [r7, #24]
 8007086:	ee37 7a67 	vsub.f32	s14, s14, s15
 800708a:	edd7 7a02 	vldr	s15, [r7, #8]
 800708e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007092:	edd7 7a03 	vldr	s15, [r7, #12]
 8007096:	ee37 7a27 	vadd.f32	s14, s14, s15
 800709a:	edd7 7a04 	vldr	s15, [r7, #16]
 800709e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80070a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070aa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_speed * FF_BALANCE_L + f_feedFoard_angle * FF_BALANCE_L - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80070ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80070b2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80070b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80070ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80070be:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80070c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80070c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80070ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80070d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070da:	edd7 7a04 	vldr	s15, [r7, #16]
 80070de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80070e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070ea:	edc7 7a08 	vstr	s15, [r7, #32]
		if( f_LastAngle > 0 ){
 80070ee:	e07f      	b.n	80071f0 <CTRL_pol+0x3e0>


	/*  */
	else{
		/*  */
		if( f_LastAngle > 0 ){
 80070f0:	4b21      	ldr	r3, [pc, #132]	; (8007178 <CTRL_pol+0x368>)
 80070f2:	edd3 7a00 	vldr	s15, [r3]
 80070f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80070fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070fe:	dd4b      	ble.n	8007198 <CTRL_pol+0x388>
//			f_duty10_R = f_feedFoard * FF_BALANCE_R        + f_angleCtrl + f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
//			f_duty10_L = f_feedFoard * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
			f_duty10_R = f_feedFoard_angle * FF_BALANCE_R        + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007100:	ed97 7a06 	vldr	s14, [r7, #24]
 8007104:	edd7 7a02 	vldr	s15, [r7, #8]
 8007108:	ee37 7a27 	vadd.f32	s14, s14, s15
 800710c:	edd7 7a03 	vldr	s15, [r7, #12]
 8007110:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007114:	edd7 7a04 	vldr	s15, [r7, #16]
 8007118:	ee37 7a27 	vadd.f32	s14, s14, s15
 800711c:	edd7 7a05 	vldr	s15, [r7, #20]
 8007120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007124:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_angle * FF_BALANCE_L * (-1) - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007128:	edd7 7a06 	vldr	s15, [r7, #24]
 800712c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8007130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007134:	eeb1 7a67 	vneg.f32	s14, s15
 8007138:	edd7 7a02 	vldr	s15, [r7, #8]
 800713c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007140:	edd7 7a03 	vldr	s15, [r7, #12]
 8007144:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007148:	edd7 7a04 	vldr	s15, [r7, #16]
 800714c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007150:	edd7 7a05 	vldr	s15, [r7, #20]
 8007154:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007158:	edc7 7a08 	vstr	s15, [r7, #32]
 800715c:	e048      	b.n	80071f0 <CTRL_pol+0x3e0>
 800715e:	bf00      	nop
 8007160:	d2f1a9fc 	.word	0xd2f1a9fc
 8007164:	3f50624d 	.word	0x3f50624d
 8007168:	20000218 	.word	0x20000218
 800716c:	20000254 	.word	0x20000254
 8007170:	20000240 	.word	0x20000240
 8007174:	20000248 	.word	0x20000248
 8007178:	20000274 	.word	0x20000274
 800717c:	20000278 	.word	0x20000278
 8007180:	20000008 	.word	0x20000008
 8007184:	2000021c 	.word	0x2000021c
 8007188:	20000f98 	.word	0x20000f98
 800718c:	20000f9c 	.word	0x20000f9c
 8007190:	200002ba 	.word	0x200002ba
 8007194:	200002d0 	.word	0x200002d0
		}
		/*  */
		else{
//			f_duty10_R = f_feedFoard * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
//			f_duty10_L = f_feedFoard * FF_BALANCE_L        - f_angleCtrl - f_angleSpeedCtrl;									// PWM-DUTY[0.1%]
			f_duty10_R = f_feedFoard_angle * FF_BALANCE_R * (-1) + f_angleCtrl + f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 8007198:	ed97 7a02 	vldr	s14, [r7, #8]
 800719c:	edd7 7a06 	vldr	s15, [r7, #24]
 80071a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80071a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80071ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80071b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80071b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80071b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071bc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			f_duty10_L = f_feedFoard_angle * FF_BALANCE_L        - f_angleCtrl - f_angleSpeedCtrl +  f_distCtrl + f_speedCtrl;		// PWM-DUTY[0.1%]
 80071c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80071c4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80071c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80071cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80071d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80071d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80071dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80071e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80071e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80071e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071ec:	edc7 7a08 	vstr	s15, [r7, #32]
		}
	}

	CTRL_outMot( f_duty10_R, f_duty10_L );				// 
 80071f0:	edd7 0a08 	vldr	s1, [r7, #32]
 80071f4:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80071f8:	f7ff fd68 	bl	8006ccc <CTRL_outMot>

	f_Time += 0.001;
 80071fc:	4b1e      	ldr	r3, [pc, #120]	; (8007278 <CTRL_pol+0x468>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4618      	mov	r0, r3
 8007202:	f7f9 f9c9 	bl	8000598 <__aeabi_f2d>
 8007206:	a31a      	add	r3, pc, #104	; (adr r3, 8007270 <CTRL_pol+0x460>)
 8007208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720c:	f7f9 f866 	bl	80002dc <__adddf3>
 8007210:	4603      	mov	r3, r0
 8007212:	460c      	mov	r4, r1
 8007214:	4618      	mov	r0, r3
 8007216:	4621      	mov	r1, r4
 8007218:	f7f9 fd0e 	bl	8000c38 <__aeabi_d2f>
 800721c:	4602      	mov	r2, r0
 800721e:	4b16      	ldr	r3, [pc, #88]	; (8007278 <CTRL_pol+0x468>)
 8007220:	601a      	str	r2, [r3, #0]

	/*  */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 8007222:	f002 fda3 	bl	8009d6c <MOT_getWallEdgeType>
 8007226:	4603      	mov	r3, r0
 8007228:	2b01      	cmp	r3, #1
 800722a:	d10b      	bne.n	8007244 <CTRL_pol+0x434>

		/*  */
		if( DIST_isWall_R_SIDE() == FALSE ){
 800722c:	f003 f926 	bl	800a47c <DIST_isWall_R_SIDE>
 8007230:	4603      	mov	r3, r0
 8007232:	f083 0301 	eor.w	r3, r3, #1
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b00      	cmp	r3, #0
 800723a:	d015      	beq.n	8007268 <CTRL_pol+0x458>

			MOT_setWallEdge( TRUE );		// 
 800723c:	2001      	movs	r0, #1
 800723e:	f002 fda1 	bl	8009d84 <MOT_setWallEdge>
 8007242:	e011      	b.n	8007268 <CTRL_pol+0x458>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 8007244:	f002 fd92 	bl	8009d6c <MOT_getWallEdgeType>
 8007248:	4603      	mov	r3, r0
 800724a:	2b02      	cmp	r3, #2
 800724c:	d10c      	bne.n	8007268 <CTRL_pol+0x458>

		/*  */
		if( DIST_isWall_L_SIDE() == FALSE ){
 800724e:	f003 f92b 	bl	800a4a8 <DIST_isWall_L_SIDE>
 8007252:	4603      	mov	r3, r0
 8007254:	f083 0301 	eor.w	r3, r3, #1
 8007258:	b2db      	uxtb	r3, r3
 800725a:	2b00      	cmp	r3, #0
 800725c:	d004      	beq.n	8007268 <CTRL_pol+0x458>

			MOT_setWallEdge( TRUE );		// 
 800725e:	2001      	movs	r0, #1
 8007260:	f002 fd90 	bl	8009d84 <MOT_setWallEdge>
 8007264:	e000      	b.n	8007268 <CTRL_pol+0x458>
		 return;		// 
 8007266:	bf00      	nop
		}
	}
}
 8007268:	372c      	adds	r7, #44	; 0x2c
 800726a:	46bd      	mov	sp, r7
 800726c:	bd90      	pop	{r4, r7, pc}
 800726e:	bf00      	nop
 8007270:	d2f1a9fc 	.word	0xd2f1a9fc
 8007274:	3f50624d 	.word	0x3f50624d
 8007278:	2000021c 	.word	0x2000021c

0800727c <Failsafe_flag>:

void Failsafe_flag(void)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	af00      	add	r7, sp, #0
	bl_failsafe = TRUE;
 8007280:	4b03      	ldr	r3, [pc, #12]	; (8007290 <Failsafe_flag+0x14>)
 8007282:	2201      	movs	r2, #1
 8007284:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 8007286:	201f      	movs	r0, #31
 8007288:	f7fa fe1a 	bl	8001ec0 <SetLED>
}
 800728c:	bf00      	nop
 800728e:	bd80      	pop	{r7, pc}
 8007290:	2000028c 	.word	0x2000028c

08007294 <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 8007294:	b480      	push	{r7}
 8007296:	af00      	add	r7, sp, #0
	bl_failsafe = FALSE;
 8007298:	4b03      	ldr	r3, [pc, #12]	; (80072a8 <Failsafe_flag_off+0x14>)
 800729a:	2200      	movs	r2, #0
 800729c:	701a      	strb	r2, [r3, #0]
}
 800729e:	bf00      	nop
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	2000028c 	.word	0x2000028c

080072ac <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
	if( bl_failsafe == TRUE ){
 80072b0:	4b05      	ldr	r3, [pc, #20]	; (80072c8 <SYS_isOutOfCtrl+0x1c>)
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d001      	beq.n	80072bc <SYS_isOutOfCtrl+0x10>
		return TRUE;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e000      	b.n	80072be <SYS_isOutOfCtrl+0x12>
	}
	else{
		return FALSE;
 80072bc:	2300      	movs	r3, #0
	}
}
 80072be:	4618      	mov	r0, r3
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	2000028c 	.word	0x2000028c

080072cc <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	4603      	mov	r3, r0
 80072d4:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80072d6:	79fb      	ldrb	r3, [r7, #7]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d103      	bne.n	80072e4 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 80072dc:	2001      	movs	r0, #1
 80072de:	f7fa fedb 	bl	8002098 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 80072e2:	e002      	b.n	80072ea <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 80072e4:	2000      	movs	r0, #0
 80072e6:	f7fa fef1 	bl	80020cc <Set_MOT1>
}
 80072ea:	bf00      	nop
 80072ec:	3708      	adds	r7, #8
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}

080072f2 <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 80072f2:	b580      	push	{r7, lr}
 80072f4:	b082      	sub	sp, #8
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	4603      	mov	r3, r0
 80072fa:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 80072fc:	79fb      	ldrb	r3, [r7, #7]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d103      	bne.n	800730a <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 8007302:	2000      	movs	r0, #0
 8007304:	f7fa fec8 	bl	8002098 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 8007308:	e002      	b.n	8007310 <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 800730a:	2001      	movs	r0, #1
 800730c:	f7fa fede 	bl	80020cc <Set_MOT1>
}
 8007310:	bf00      	nop
 8007312:	3708      	adds	r7, #8
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
 800731e:	4603      	mov	r3, r0
 8007320:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007322:	79fb      	ldrb	r3, [r7, #7]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d103      	bne.n	8007330 <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 8007328:	2000      	movs	r0, #0
 800732a:	f7fd fd75 	bl	8004e18 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 800732e:	e002      	b.n	8007336 <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 8007330:	2000      	movs	r0, #0
 8007332:	f7fd fdb1 	bl	8004e98 <Set_DutyTIM3>
}
 8007336:	bf00      	nop
 8007338:	3708      	adds	r7, #8
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 800733e:	b580      	push	{r7, lr}
 8007340:	b082      	sub	sp, #8
 8007342:	af00      	add	r7, sp, #0
 8007344:	4603      	mov	r3, r0
 8007346:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007348:	79fb      	ldrb	r3, [r7, #7]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d102      	bne.n	8007354 <DCM_staMot+0x16>
		Enable_TIM2();
 800734e:	f7fd fd51 	bl	8004df4 <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 8007352:	e001      	b.n	8007358 <DCM_staMot+0x1a>
	   Enable_TIM3();
 8007354:	f7fd fd56 	bl	8004e04 <Enable_TIM3>
}
 8007358:	bf00      	nop
 800735a:	3708      	adds	r7, #8
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 8007364:	2000      	movs	r0, #0
 8007366:	f7ff ffea 	bl	800733e <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 800736a:	2001      	movs	r0, #1
 800736c:	f7ff ffe7 	bl	800733e <DCM_staMot>
}
 8007370:	bf00      	nop
 8007372:	bd80      	pop	{r7, pc}

08007374 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b082      	sub	sp, #8
 8007378:	af00      	add	r7, sp, #0
 800737a:	4603      	mov	r3, r0
 800737c:	460a      	mov	r2, r1
 800737e:	71fb      	strb	r3, [r7, #7]
 8007380:	4613      	mov	r3, r2
 8007382:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 8007384:	79fb      	ldrb	r3, [r7, #7]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d110      	bne.n	80073ac <DCM_setPwmDuty+0x38>

		if( 0 == us_duty10 ){			// Duty0%
 800738a:	88bb      	ldrh	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d104      	bne.n	800739a <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 8007390:	79fb      	ldrb	r3, [r7, #7]
 8007392:	4618      	mov	r0, r3
 8007394:	f7ff ffc0 	bl	8007318 <DCM_brakeMot>
		else{
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 8007398:	e018      	b.n	80073cc <DCM_setPwmDuty+0x58>
			Set_DutyTIM2(us_duty10);
 800739a:	88bb      	ldrh	r3, [r7, #4]
 800739c:	4618      	mov	r0, r3
 800739e:	f7fd fd3b 	bl	8004e18 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 80073a2:	79fb      	ldrb	r3, [r7, #7]
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7ff ffca 	bl	800733e <DCM_staMot>
}
 80073aa:	e00f      	b.n	80073cc <DCM_setPwmDuty+0x58>
		if( 0 == us_duty10 ){			// Duty0%
 80073ac:	88bb      	ldrh	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d104      	bne.n	80073bc <DCM_setPwmDuty+0x48>
			DCM_brakeMot( en_id );
 80073b2:	79fb      	ldrb	r3, [r7, #7]
 80073b4:	4618      	mov	r0, r3
 80073b6:	f7ff ffaf 	bl	8007318 <DCM_brakeMot>
}
 80073ba:	e007      	b.n	80073cc <DCM_setPwmDuty+0x58>
			Set_DutyTIM3(us_duty10);
 80073bc:	88bb      	ldrh	r3, [r7, #4]
 80073be:	4618      	mov	r0, r3
 80073c0:	f7fd fd6a 	bl	8004e98 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 80073c4:	79fb      	ldrb	r3, [r7, #7]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7ff ffb9 	bl	800733e <DCM_staMot>
}
 80073cc:	bf00      	nop
 80073ce:	3708      	adds	r7, #8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <MA702_ReadByte>:
	if(dir == enL) return ENC_L_CNT;
	else return ENC_R_CNT;
}

void MA702_ReadByte(en_endir dir)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b082      	sub	sp, #8
 80073d8:	af00      	add	r7, sp, #0
 80073da:	4603      	mov	r3, r0
 80073dc:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 80073de:	4a0a      	ldr	r2, [pc, #40]	; (8007408 <MA702_ReadByte+0x34>)
 80073e0:	79fb      	ldrb	r3, [r7, #7]
 80073e2:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 80073e4:	2100      	movs	r1, #0
 80073e6:	2000      	movs	r0, #0
 80073e8:	f7fc fd56 	bl	8003e98 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 80073ec:	2100      	movs	r1, #0
 80073ee:	2001      	movs	r0, #1
 80073f0:	f7fc fd52 	bl	8003e98 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 80073f4:	4b04      	ldr	r3, [pc, #16]	; (8007408 <MA702_ReadByte+0x34>)
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	4619      	mov	r1, r3
 80073fa:	2002      	movs	r0, #2
 80073fc:	f7fc fcb2 	bl	8003d64 <SPI2_DMA_Communication>
}
 8007400:	bf00      	nop
 8007402:	3708      	adds	r7, #8
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	200006e6 	.word	0x200006e6

0800740c <recv_spi_encoder>:

void recv_spi_encoder(en_endir dir)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b082      	sub	sp, #8
 8007410:	af00      	add	r7, sp, #0
 8007412:	4603      	mov	r3, r0
 8007414:	71fb      	strb	r3, [r7, #7]
	MA702_ReadByte(dir);
 8007416:	79fb      	ldrb	r3, [r7, #7]
 8007418:	4618      	mov	r0, r3
 800741a:	f7ff ffdb 	bl	80073d4 <MA702_ReadByte>
}
 800741e:	bf00      	nop
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
	...

08007428 <Set_encoder_data>:

void Set_encoder_data(en_endir dir)
{
 8007428:	b590      	push	{r4, r7, lr}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	4603      	mov	r3, r0
 8007430:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 8007432:	79fb      	ldrb	r3, [r7, #7]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d110      	bne.n	800745a <Set_encoder_data+0x32>
 8007438:	2000      	movs	r0, #0
 800743a:	f7fc fd1d 	bl	8003e78 <Get_SPI2ReciveData>
 800743e:	4603      	mov	r3, r0
 8007440:	021b      	lsls	r3, r3, #8
 8007442:	b21c      	sxth	r4, r3
 8007444:	2001      	movs	r0, #1
 8007446:	f7fc fd17 	bl	8003e78 <Get_SPI2ReciveData>
 800744a:	4603      	mov	r3, r0
 800744c:	b21b      	sxth	r3, r3
 800744e:	4323      	orrs	r3, r4
 8007450:	b21b      	sxth	r3, r3
 8007452:	b29a      	uxth	r2, r3
 8007454:	4b0b      	ldr	r3, [pc, #44]	; (8007484 <Set_encoder_data+0x5c>)
 8007456:	801a      	strh	r2, [r3, #0]
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
}
 8007458:	e00f      	b.n	800747a <Set_encoder_data+0x52>
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<8|Get_SPI2ReciveData(1));
 800745a:	2000      	movs	r0, #0
 800745c:	f7fc fd0c 	bl	8003e78 <Get_SPI2ReciveData>
 8007460:	4603      	mov	r3, r0
 8007462:	021b      	lsls	r3, r3, #8
 8007464:	b21c      	sxth	r4, r3
 8007466:	2001      	movs	r0, #1
 8007468:	f7fc fd06 	bl	8003e78 <Get_SPI2ReciveData>
 800746c:	4603      	mov	r3, r0
 800746e:	b21b      	sxth	r3, r3
 8007470:	4323      	orrs	r3, r4
 8007472:	b21b      	sxth	r3, r3
 8007474:	b29a      	uxth	r2, r3
 8007476:	4b04      	ldr	r3, [pc, #16]	; (8007488 <Set_encoder_data+0x60>)
 8007478:	801a      	strh	r2, [r3, #0]
}
 800747a:	bf00      	nop
 800747c:	370c      	adds	r7, #12
 800747e:	46bd      	mov	sp, r7
 8007480:	bd90      	pop	{r4, r7, pc}
 8007482:	bf00      	nop
 8007484:	20000fa0 	.word	0x20000fa0
 8007488:	20000fa4 	.word	0x20000fa4

0800748c <Runmode_check>:


uint8_t Runmode_check( enDCM_ID en_id )
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	4603      	mov	r3, r0
 8007494:	71fb      	strb	r3, [r7, #7]
	if(en_id == DCM_R){
 8007496:	79fb      	ldrb	r3, [r7, #7]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d117      	bne.n	80074cc <Runmode_check+0x40>
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Right)) ){
 800749c:	4b1a      	ldr	r3, [pc, #104]	; (8007508 <Runmode_check+0x7c>)
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	2b06      	cmp	r3, #6
 80074a2:	d00f      	beq.n	80074c4 <Runmode_check+0x38>
 80074a4:	4b18      	ldr	r3, [pc, #96]	; (8007508 <Runmode_check+0x7c>)
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	2b07      	cmp	r3, #7
 80074aa:	d007      	beq.n	80074bc <Runmode_check+0x30>
 80074ac:	4b16      	ldr	r3, [pc, #88]	; (8007508 <Runmode_check+0x7c>)
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	2b08      	cmp	r3, #8
 80074b2:	d003      	beq.n	80074bc <Runmode_check+0x30>
 80074b4:	4b14      	ldr	r3, [pc, #80]	; (8007508 <Runmode_check+0x7c>)
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	2b09      	cmp	r3, #9
 80074ba:	d105      	bne.n	80074c8 <Runmode_check+0x3c>
 80074bc:	4b13      	ldr	r3, [pc, #76]	; (800750c <Runmode_check+0x80>)
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d101      	bne.n	80074c8 <Runmode_check+0x3c>
			return(0);
 80074c4:	2300      	movs	r3, #0
 80074c6:	e018      	b.n	80074fa <Runmode_check+0x6e>
		}
		else{
			return(1);
 80074c8:	2301      	movs	r3, #1
 80074ca:	e016      	b.n	80074fa <Runmode_check+0x6e>
		}
	}
	else{
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Left)) ){
 80074cc:	4b0e      	ldr	r3, [pc, #56]	; (8007508 <Runmode_check+0x7c>)
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	2b06      	cmp	r3, #6
 80074d2:	d00f      	beq.n	80074f4 <Runmode_check+0x68>
 80074d4:	4b0c      	ldr	r3, [pc, #48]	; (8007508 <Runmode_check+0x7c>)
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	2b07      	cmp	r3, #7
 80074da:	d007      	beq.n	80074ec <Runmode_check+0x60>
 80074dc:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <Runmode_check+0x7c>)
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	d003      	beq.n	80074ec <Runmode_check+0x60>
 80074e4:	4b08      	ldr	r3, [pc, #32]	; (8007508 <Runmode_check+0x7c>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	2b09      	cmp	r3, #9
 80074ea:	d105      	bne.n	80074f8 <Runmode_check+0x6c>
 80074ec:	4b07      	ldr	r3, [pc, #28]	; (800750c <Runmode_check+0x80>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <Runmode_check+0x6c>
			return(0);
 80074f4:	2300      	movs	r3, #0
 80074f6:	e000      	b.n	80074fa <Runmode_check+0x6e>
		}
		else{
			return(1);
 80074f8:	2301      	movs	r3, #1
		}
	}
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	370c      	adds	r7, #12
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	200002ba 	.word	0x200002ba
 800750c:	200002cc 	.word	0x200002cc

08007510 <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b086      	sub	sp, #24
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
	int32_t cntR;
	int32_t cntL;
	int32_t cntR_dif;
	int32_t cntL_dif;
//	recv_spi_encoder();
	cntR_dif = ENC_R_CNT - ENC_R_CNT_old;
 800751a:	4b3f      	ldr	r3, [pc, #252]	; (8007618 <ENC_GetDiv+0x108>)
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	461a      	mov	r2, r3
 8007520:	4b3e      	ldr	r3, [pc, #248]	; (800761c <ENC_GetDiv+0x10c>)
 8007522:	881b      	ldrh	r3, [r3, #0]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	60fb      	str	r3, [r7, #12]
	cntL_dif = ENC_L_CNT_old - ENC_L_CNT;
 8007528:	4b3d      	ldr	r3, [pc, #244]	; (8007620 <ENC_GetDiv+0x110>)
 800752a:	881b      	ldrh	r3, [r3, #0]
 800752c:	461a      	mov	r2, r3
 800752e:	4b3d      	ldr	r3, [pc, #244]	; (8007624 <ENC_GetDiv+0x114>)
 8007530:	881b      	ldrh	r3, [r3, #0]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	60bb      	str	r3, [r7, #8]

	//
	if(Runmode_check(DCM_R) == 1){	//
 8007536:	2000      	movs	r0, #0
 8007538:	f7ff ffa8 	bl	800748c <Runmode_check>
 800753c:	4603      	mov	r3, r0
 800753e:	2b01      	cmp	r3, #1
 8007540:	d114      	bne.n	800756c <ENC_GetDiv+0x5c>
		//
		if(cntR_dif<-32768){
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007548:	da04      	bge.n	8007554 <ENC_GetDiv+0x44>
			cntR = cntR_dif + 65536;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007550:	617b      	str	r3, [r7, #20]
 8007552:	e01f      	b.n	8007594 <ENC_GetDiv+0x84>
		}
		else if (cntR_dif>32768){
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800755a:	dd04      	ble.n	8007566 <ENC_GetDiv+0x56>
			cntR = cntR_dif - 65536;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8007562:	617b      	str	r3, [r7, #20]
 8007564:	e016      	b.n	8007594 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	617b      	str	r3, [r7, #20]
 800756a:	e013      	b.n	8007594 <ENC_GetDiv+0x84>
		}
	}
	else{
		if(cntR_dif>32768){
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007572:	dd04      	ble.n	800757e <ENC_GetDiv+0x6e>
			cntR = cntR_dif - 65536;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800757a:	617b      	str	r3, [r7, #20]
 800757c:	e00a      	b.n	8007594 <ENC_GetDiv+0x84>
		}
		else if(cntR_dif<-32768){
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8007584:	da04      	bge.n	8007590 <ENC_GetDiv+0x80>
			cntR = cntR_dif + 65536;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800758c:	617b      	str	r3, [r7, #20]
 800758e:	e001      	b.n	8007594 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	617b      	str	r3, [r7, #20]
		}
	}

	if(Runmode_check(DCM_L) == 1){
 8007594:	2001      	movs	r0, #1
 8007596:	f7ff ff79 	bl	800748c <Runmode_check>
 800759a:	4603      	mov	r3, r0
 800759c:	2b01      	cmp	r3, #1
 800759e:	d114      	bne.n	80075ca <ENC_GetDiv+0xba>
		//
		if(cntL_dif<-32768){
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80075a6:	da04      	bge.n	80075b2 <ENC_GetDiv+0xa2>
			cntL = cntL_dif + 65536;
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075ae:	613b      	str	r3, [r7, #16]
 80075b0:	e01f      	b.n	80075f2 <ENC_GetDiv+0xe2>
		}
		else if (cntL_dif >32768){
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075b8:	dd04      	ble.n	80075c4 <ENC_GetDiv+0xb4>
			cntL = cntL_dif -65536;
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80075c0:	613b      	str	r3, [r7, #16]
 80075c2:	e016      	b.n	80075f2 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	613b      	str	r3, [r7, #16]
 80075c8:	e013      	b.n	80075f2 <ENC_GetDiv+0xe2>
		}
	}
	else{
		if(cntL_dif>32768){
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075d0:	dd04      	ble.n	80075dc <ENC_GetDiv+0xcc>
			cntL = cntL_dif - 65536;
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80075d8:	613b      	str	r3, [r7, #16]
 80075da:	e00a      	b.n	80075f2 <ENC_GetDiv+0xe2>
		}
		else if(cntL_dif<-32768){
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80075e2:	da04      	bge.n	80075ee <ENC_GetDiv+0xde>
			cntL = cntL_dif + 65536;
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80075ea:	613b      	str	r3, [r7, #16]
 80075ec:	e001      	b.n	80075f2 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	613b      	str	r3, [r7, #16]
		}
	}

	*p_r = cntR;		//2^16(65536) LSB/1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	601a      	str	r2, [r3, #0]
	*p_l = cntL;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	601a      	str	r2, [r3, #0]

	ENC_R_CNT_old = ENC_R_CNT;
 80075fe:	4b06      	ldr	r3, [pc, #24]	; (8007618 <ENC_GetDiv+0x108>)
 8007600:	881a      	ldrh	r2, [r3, #0]
 8007602:	4b06      	ldr	r3, [pc, #24]	; (800761c <ENC_GetDiv+0x10c>)
 8007604:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007606:	4b07      	ldr	r3, [pc, #28]	; (8007624 <ENC_GetDiv+0x114>)
 8007608:	881a      	ldrh	r2, [r3, #0]
 800760a:	4b05      	ldr	r3, [pc, #20]	; (8007620 <ENC_GetDiv+0x110>)
 800760c:	801a      	strh	r2, [r3, #0]
}
 800760e:	bf00      	nop
 8007610:	3718      	adds	r7, #24
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	20000fa4 	.word	0x20000fa4
 800761c:	20000fa6 	.word	0x20000fa6
 8007620:	20000fa2 	.word	0x20000fa2
 8007624:	20000fa0 	.word	0x20000fa0

08007628 <ENC_setref>:

void ENC_setref(void)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	af00      	add	r7, sp, #0
	recv_spi_encoder(enR);
 800762c:	2001      	movs	r0, #1
 800762e:	f7ff feed 	bl	800740c <recv_spi_encoder>
	LL_mDelay(1);
 8007632:	2001      	movs	r0, #1
 8007634:	f006 f8ee 	bl	800d814 <LL_mDelay>
	Set_encoder_data(enR);
 8007638:	2001      	movs	r0, #1
 800763a:	f7ff fef5 	bl	8007428 <Set_encoder_data>
	ENC_R_CNT_old = ENC_R_CNT;
 800763e:	4b0b      	ldr	r3, [pc, #44]	; (800766c <ENC_setref+0x44>)
 8007640:	881a      	ldrh	r2, [r3, #0]
 8007642:	4b0b      	ldr	r3, [pc, #44]	; (8007670 <ENC_setref+0x48>)
 8007644:	801a      	strh	r2, [r3, #0]
	LL_mDelay(1);
 8007646:	2001      	movs	r0, #1
 8007648:	f006 f8e4 	bl	800d814 <LL_mDelay>
	recv_spi_encoder(enL);
 800764c:	2000      	movs	r0, #0
 800764e:	f7ff fedd 	bl	800740c <recv_spi_encoder>
	LL_mDelay(1);
 8007652:	2001      	movs	r0, #1
 8007654:	f006 f8de 	bl	800d814 <LL_mDelay>
	Set_encoder_data(enL);
 8007658:	2000      	movs	r0, #0
 800765a:	f7ff fee5 	bl	8007428 <Set_encoder_data>
	ENC_L_CNT_old = ENC_L_CNT;
 800765e:	4b05      	ldr	r3, [pc, #20]	; (8007674 <ENC_setref+0x4c>)
 8007660:	881a      	ldrh	r2, [r3, #0]
 8007662:	4b05      	ldr	r3, [pc, #20]	; (8007678 <ENC_setref+0x50>)
 8007664:	801a      	strh	r2, [r3, #0]
}
 8007666:	bf00      	nop
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	20000fa4 	.word	0x20000fa4
 8007670:	20000fa6 	.word	0x20000fa6
 8007674:	20000fa0 	.word	0x20000fa0
 8007678:	20000fa2 	.word	0x20000fa2

0800767c <ICM_42688_whoami>:
uint16_t Get_s_gyro(void)
{
	return s_GyroVal;
}
void ICM_42688_whoami(void)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	af00      	add	r7, sp, #0
	SetSPI1TransmitData(0,(0x75 | 0x80));
 8007680:	21f5      	movs	r1, #245	; 0xf5
 8007682:	2000      	movs	r0, #0
 8007684:	f7fc fb42 	bl	8003d0c <SetSPI1TransmitData>
	SetSPI1TransmitData(1, 0x00);
 8007688:	2100      	movs	r1, #0
 800768a:	2001      	movs	r0, #1
 800768c:	f7fc fb3e 	bl	8003d0c <SetSPI1TransmitData>
	SPI1_DMA_Communication(2);
 8007690:	2002      	movs	r0, #2
 8007692:	f7fc fab9 	bl	8003c08 <SPI1_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI1ReciveData(1));
 8007696:	2001      	movs	r0, #1
 8007698:	f7fc fb28 	bl	8003cec <Get_SPI1ReciveData>
 800769c:	4603      	mov	r3, r0
 800769e:	4619      	mov	r1, r3
 80076a0:	4802      	ldr	r0, [pc, #8]	; (80076ac <ICM_42688_whoami+0x30>)
 80076a2:	f006 ff69 	bl	800e578 <iprintf>

}
 80076a6:	bf00      	nop
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	080133d0 	.word	0x080133d0

080076b0 <ICM_42688_WriteByte>:


void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b082      	sub	sp, #8
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	4603      	mov	r3, r0
 80076b8:	460a      	mov	r2, r1
 80076ba:	71fb      	strb	r3, [r7, #7]
 80076bc:	4613      	mov	r3, r2
 80076be:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 80076c0:	79fb      	ldrb	r3, [r7, #7]
 80076c2:	4619      	mov	r1, r3
 80076c4:	2000      	movs	r0, #0
 80076c6:	f7fc fb21 	bl	8003d0c <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 80076ca:	79bb      	ldrb	r3, [r7, #6]
 80076cc:	4619      	mov	r1, r3
 80076ce:	2001      	movs	r0, #1
 80076d0:	f7fc fb1c 	bl	8003d0c <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 80076d4:	2002      	movs	r0, #2
 80076d6:	f7fc fa97 	bl	8003c08 <SPI1_DMA_Communication>
}
 80076da:	bf00      	nop
 80076dc:	3708      	adds	r7, #8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b082      	sub	sp, #8
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	4603      	mov	r3, r0
 80076ea:	460a      	mov	r2, r1
 80076ec:	71fb      	strb	r3, [r7, #7]
 80076ee:	4613      	mov	r3, r2
 80076f0:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 80076f2:	79fb      	ldrb	r3, [r7, #7]
 80076f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	4619      	mov	r1, r3
 80076fc:	2000      	movs	r0, #0
 80076fe:	f7fc fb05 	bl	8003d0c <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 8007702:	2100      	movs	r1, #0
 8007704:	2001      	movs	r0, #1
 8007706:	f7fc fb01 	bl	8003d0c <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 800770a:	2100      	movs	r1, #0
 800770c:	2002      	movs	r0, #2
 800770e:	f7fc fafd 	bl	8003d0c <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 8007712:	2003      	movs	r0, #3
 8007714:	f7fc fa78 	bl	8003c08 <SPI1_DMA_Communication>
}
 8007718:	bf00      	nop
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <ICM_42688_init>:


void ICM_42688_init(void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
	uint16_t reg78 = 0x4E;	//pwr_mgmt0
 8007726:	234e      	movs	r3, #78	; 0x4e
 8007728:	80fb      	strh	r3, [r7, #6]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 800772a:	88fb      	ldrh	r3, [r7, #6]
 800772c:	b2db      	uxtb	r3, r3
 800772e:	210f      	movs	r1, #15
 8007730:	4618      	mov	r0, r3
 8007732:	f7ff ffbd 	bl	80076b0 <ICM_42688_WriteByte>
	LL_mDelay(1);
 8007736:	2001      	movs	r0, #1
 8007738:	f006 f86c 	bl	800d814 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 800773c:	bf00      	nop
 800773e:	3708      	adds	r7, #8
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	4603      	mov	r3, r0
 800774c:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 800774e:	79fb      	ldrb	r3, [r7, #7]
 8007750:	2103      	movs	r1, #3
 8007752:	4618      	mov	r0, r3
 8007754:	f7ff ffc5 	bl	80076e2 <ICM_42688_ReadByte>
}
 8007758:	bf00      	nop
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8007760:	b598      	push	{r3, r4, r7, lr}
 8007762:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 8007764:	2001      	movs	r0, #1
 8007766:	f7fc fac1 	bl	8003cec <Get_SPI1ReciveData>
 800776a:	4603      	mov	r3, r0
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	b21c      	sxth	r4, r3
 8007770:	2002      	movs	r0, #2
 8007772:	f7fc fabb 	bl	8003cec <Get_SPI1ReciveData>
 8007776:	4603      	mov	r3, r0
 8007778:	b21b      	sxth	r3, r3
 800777a:	4323      	orrs	r3, r4
 800777c:	b21a      	sxth	r2, r3
 800777e:	4b02      	ldr	r3, [pc, #8]	; (8007788 <ICM_42688_GyroData+0x28>)
 8007780:	801a      	strh	r2, [r3, #0]
}
 8007782:	bf00      	nop
 8007784:	bd98      	pop	{r3, r4, r7, pc}
 8007786:	bf00      	nop
 8007788:	200002d4 	.word	0x200002d4

0800778c <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ul_ref = 0;
 8007792:	2300      	movs	r3, #0
 8007794:	603b      	str	r3, [r7, #0]

	/*  */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 8007796:	2300      	movs	r3, #0
 8007798:	80fb      	strh	r3, [r7, #6]
 800779a:	e00c      	b.n	80077b6 <GYRO_SetRef+0x2a>
		ul_ref += (uint32_t)s_GyroVal;
 800779c:	4b0f      	ldr	r3, [pc, #60]	; (80077dc <GYRO_SetRef+0x50>)
 800779e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077a2:	461a      	mov	r2, r3
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	4413      	add	r3, r2
 80077a8:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 80077aa:	2001      	movs	r0, #1
 80077ac:	f006 f832 	bl	800d814 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 80077b0:	88fb      	ldrh	r3, [r7, #6]
 80077b2:	3301      	adds	r3, #1
 80077b4:	80fb      	strh	r3, [r7, #6]
 80077b6:	88fb      	ldrh	r3, [r7, #6]
 80077b8:	2bc7      	cmp	r3, #199	; 0xc7
 80077ba:	d9ef      	bls.n	800779c <GYRO_SetRef+0x10>
	}

	/*  */
	l_GyroRef = ul_ref / GYRO_REF_NUM * 100;		// 100
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	4a08      	ldr	r2, [pc, #32]	; (80077e0 <GYRO_SetRef+0x54>)
 80077c0:	fba2 2303 	umull	r2, r3, r2, r3
 80077c4:	099b      	lsrs	r3, r3, #6
 80077c6:	2264      	movs	r2, #100	; 0x64
 80077c8:	fb02 f303 	mul.w	r3, r2, r3
 80077cc:	461a      	mov	r2, r3
 80077ce:	4b05      	ldr	r3, [pc, #20]	; (80077e4 <GYRO_SetRef+0x58>)
 80077d0:	601a      	str	r2, [r3, #0]
//	l_GyroRef = 0x1304*100;
}
 80077d2:	bf00      	nop
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	200002d4 	.word	0x200002d4
 80077e0:	51eb851f 	.word	0x51eb851f
 80077e4:	200006e8 	.word	0x200006e8

080077e8 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 80077e8:	b590      	push	{r4, r7, lr}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal * 100 ;				// 100
 80077ee:	4b22      	ldr	r3, [pc, #136]	; (8007878 <GYRO_getSpeedErr+0x90>)
 80077f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077f4:	461a      	mov	r2, r3
 80077f6:	2364      	movs	r3, #100	; 0x64
 80077f8:	fb03 f302 	mul.w	r3, r3, r2
 80077fc:	60bb      	str	r3, [r7, #8]
	int32_t  l_err = l_val - l_GyroRef ;
 80077fe:	4b1f      	ldr	r3, [pc, #124]	; (800787c <GYRO_getSpeedErr+0x94>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	68ba      	ldr	r2, [r7, #8]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	607b      	str	r3, [r7, #4]
	float f_res;

	/*  */
	if( ( l_err < -4 * 100 ) || ( 4 * 100 < l_err ) ){
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 800780e:	db03      	blt.n	8007818 <GYRO_getSpeedErr+0x30>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8007816:	dd1f      	ble.n	8007858 <GYRO_getSpeedErr+0x70>
		f_res = (float)l_err /16.4 / 100;		
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	ee07 3a90 	vmov	s15, r3
 800781e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007822:	ee17 0a90 	vmov	r0, s15
 8007826:	f7f8 feb7 	bl	8000598 <__aeabi_f2d>
 800782a:	a311      	add	r3, pc, #68	; (adr r3, 8007870 <GYRO_getSpeedErr+0x88>)
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	f7f9 f834 	bl	800089c <__aeabi_ddiv>
 8007834:	4603      	mov	r3, r0
 8007836:	460c      	mov	r4, r1
 8007838:	4618      	mov	r0, r3
 800783a:	4621      	mov	r1, r4
 800783c:	f04f 0200 	mov.w	r2, #0
 8007840:	4b0f      	ldr	r3, [pc, #60]	; (8007880 <GYRO_getSpeedErr+0x98>)
 8007842:	f7f9 f82b 	bl	800089c <__aeabi_ddiv>
 8007846:	4603      	mov	r3, r0
 8007848:	460c      	mov	r4, r1
 800784a:	4618      	mov	r0, r3
 800784c:	4621      	mov	r1, r4
 800784e:	f7f9 f9f3 	bl	8000c38 <__aeabi_d2f>
 8007852:	4603      	mov	r3, r0
 8007854:	60fb      	str	r3, [r7, #12]
 8007856:	e002      	b.n	800785e <GYRO_getSpeedErr+0x76>
													// 100
	}
	else{
		f_res = 0;									// [deg/s]
 8007858:	f04f 0300 	mov.w	r3, #0
 800785c:	60fb      	str	r3, [r7, #12]
	}

	return f_res;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	ee07 3a90 	vmov	s15, r3
}
 8007864:	eeb0 0a67 	vmov.f32	s0, s15
 8007868:	3714      	adds	r7, #20
 800786a:	46bd      	mov	sp, r7
 800786c:	bd90      	pop	{r4, r7, pc}
 800786e:	bf00      	nop
 8007870:	66666666 	.word	0x66666666
 8007874:	40306666 	.word	0x40306666
 8007878:	200002d4 	.word	0x200002d4
 800787c:	200006e8 	.word	0x200006e8
 8007880:	40590000 	.word	0x40590000

08007884 <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 8007884:	b480      	push	{r7}
 8007886:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 8007888:	4b04      	ldr	r3, [pc, #16]	; (800789c <GYRO_getNowAngle+0x18>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	ee07 3a90 	vmov	s15, r3
}
 8007890:	eeb0 0a67 	vmov.f32	s0, s15
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr
 800789c:	200002b0 	.word	0x200002b0

080078a0 <GYRO_getRef>:

float GYRO_getRef( void )
{
 80078a0:	b480      	push	{r7}
 80078a2:	af00      	add	r7, sp, #0
	return l_GyroRef;
 80078a4:	4b05      	ldr	r3, [pc, #20]	; (80078bc <GYRO_getRef+0x1c>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	ee07 3a90 	vmov	s15, r3
 80078ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80078b0:	eeb0 0a67 	vmov.f32	s0, s15
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	200006e8 	.word	0x200006e8

080078c0 <GYRO_Pol>:

void GYRO_Pol( void )
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b082      	sub	sp, #8
 80078c4:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			//  (0.001sec)
 80078c6:	f7ff ff8f 	bl	80077e8 <GYRO_getSpeedErr>
 80078ca:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000;		//    (0.001sec)
 80078ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80078d2:	eddf 6a25 	vldr	s13, [pc, #148]	; 8007968 <GYRO_Pol+0xa8>
 80078d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078da:	4b24      	ldr	r3, [pc, #144]	; (800796c <GYRO_Pol+0xac>)
 80078dc:	edd3 7a00 	vldr	s15, [r3]
 80078e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078e4:	4b21      	ldr	r3, [pc, #132]	; (800796c <GYRO_Pol+0xac>)
 80078e6:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	if( bl_ErrChk == TRUE ){
 80078ea:	4b21      	ldr	r3, [pc, #132]	; (8007970 <GYRO_Pol+0xb0>)
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d036      	beq.n	8007960 <GYRO_Pol+0xa0>

		f_ErrChkAngle += f_speed/1000;		//    (0.001sec)
 80078f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80078f6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8007968 <GYRO_Pol+0xa8>
 80078fa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80078fe:	4b1d      	ldr	r3, [pc, #116]	; (8007974 <GYRO_Pol+0xb4>)
 8007900:	edd3 7a00 	vldr	s15, [r3]
 8007904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007908:	4b1a      	ldr	r3, [pc, #104]	; (8007974 <GYRO_Pol+0xb4>)
 800790a:	edc3 7a00 	vstr	s15, [r3]

		if( ( f_ErrChkAngle < -500 ) || ( 500 < f_ErrChkAngle )||(f_speed <-1500)||(1500<f_speed) ){
 800790e:	4b19      	ldr	r3, [pc, #100]	; (8007974 <GYRO_Pol+0xb4>)
 8007910:	edd3 7a00 	vldr	s15, [r3]
 8007914:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8007978 <GYRO_Pol+0xb8>
 8007918:	eef4 7ac7 	vcmpe.f32	s15, s14
 800791c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007920:	d41c      	bmi.n	800795c <GYRO_Pol+0x9c>
 8007922:	4b14      	ldr	r3, [pc, #80]	; (8007974 <GYRO_Pol+0xb4>)
 8007924:	edd3 7a00 	vldr	s15, [r3]
 8007928:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800797c <GYRO_Pol+0xbc>
 800792c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007934:	dc12      	bgt.n	800795c <GYRO_Pol+0x9c>
 8007936:	edd7 7a01 	vldr	s15, [r7, #4]
 800793a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8007980 <GYRO_Pol+0xc0>
 800793e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007946:	d409      	bmi.n	800795c <GYRO_Pol+0x9c>
 8007948:	edd7 7a01 	vldr	s15, [r7, #4]
 800794c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8007984 <GYRO_Pol+0xc4>
 8007950:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007958:	dc00      	bgt.n	800795c <GYRO_Pol+0x9c>

			Failsafe_flag();
		}
	}
}
 800795a:	e001      	b.n	8007960 <GYRO_Pol+0xa0>
			Failsafe_flag();
 800795c:	f7ff fc8e 	bl	800727c <Failsafe_flag>
}
 8007960:	bf00      	nop
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}
 8007968:	447a0000 	.word	0x447a0000
 800796c:	200002b0 	.word	0x200002b0
 8007970:	200002bb 	.word	0x200002bb
 8007974:	200006d8 	.word	0x200006d8
 8007978:	c3fa0000 	.word	0xc3fa0000
 800797c:	43fa0000 	.word	0x43fa0000
 8007980:	c4bb8000 	.word	0xc4bb8000
 8007984:	44bb8000 	.word	0x44bb8000

08007988 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			//  (0.001sec)

}

void GYRO_staErrChkAngle( void )
{
 8007988:	b480      	push	{r7}
 800798a:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 800798c:	4b05      	ldr	r3, [pc, #20]	; (80079a4 <GYRO_staErrChkAngle+0x1c>)
 800798e:	f04f 0200 	mov.w	r2, #0
 8007992:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 8007994:	4b04      	ldr	r3, [pc, #16]	; (80079a8 <GYRO_staErrChkAngle+0x20>)
 8007996:	2201      	movs	r2, #1
 8007998:	701a      	strb	r2, [r3, #0]

}
 800799a:	bf00      	nop
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr
 80079a4:	200006d8 	.word	0x200006d8
 80079a8:	200002bb 	.word	0x200002bb

080079ac <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 80079ac:	b480      	push	{r7}
 80079ae:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 80079b0:	4b05      	ldr	r3, [pc, #20]	; (80079c8 <GYRO_endErrChkAngle+0x1c>)
 80079b2:	f04f 0200 	mov.w	r2, #0
 80079b6:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80079b8:	4b04      	ldr	r3, [pc, #16]	; (80079cc <GYRO_endErrChkAngle+0x20>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	701a      	strb	r2, [r3, #0]

}
 80079be:	bf00      	nop
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr
 80079c8:	200006d8 	.word	0x200006d8
 80079cc:	200002bb 	.word	0x200002bb

080079d0 <HAL_init>:

#include "hal/init.h"


void HAL_init( void )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	af00      	add	r7, sp, #0
	TIME_init();
 80079d4:	f000 f832 	bl	8007a3c <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0testrun)
 80079d8:	4b14      	ldr	r3, [pc, #80]	; (8007a2c <HAL_init+0x5c>)
 80079da:	f04f 0200 	mov.w	r2, #0
 80079de:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 80079e0:	4b13      	ldr	r3, [pc, #76]	; (8007a30 <HAL_init+0x60>)
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 80079e6:	4b13      	ldr	r3, [pc, #76]	; (8007a34 <HAL_init+0x64>)
 80079e8:	f04f 0200 	mov.w	r2, #0
 80079ec:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80079ee:	4b12      	ldr	r3, [pc, #72]	; (8007a38 <HAL_init+0x68>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	701a      	strb	r2, [r3, #0]
	DIST_init();
 80079f4:	f002 fae2 	bl	8009fbc <DIST_init>
	MAP_Goal_init();
 80079f8:	f002 ffea 	bl	800a9d0 <MAP_Goal_init>
	ADC4_Start();
 80079fc:	f7f9 fe26 	bl	800164c <ADC4_Start>
  	ADC3_Start();
 8007a00:	f7f9 fe30 	bl	8001664 <ADC3_Start>
  	ADC1_Start();
 8007a04:	f7f9 fe3a 	bl	800167c <ADC1_Start>

  	SPI1_Start();
 8007a08:	f7fc f8e6 	bl	8003bd8 <SPI1_Start>
  	SPI2_Start();
 8007a0c:	f7fc f992 	bl	8003d34 <SPI2_Start>
  	ICM_42688_init();
 8007a10:	f7ff fe86 	bl	8007720 <ICM_42688_init>
  	ICM_42688_whoami();
 8007a14:	f7ff fe32 	bl	800767c <ICM_42688_whoami>
	TIMER_init();
 8007a18:	f7fd f9a8 	bl	8004d6c <TIMER_init>
	SYS_start();
 8007a1c:	f000 f83c 	bl	8007a98 <SYS_start>
	MAP_init();
 8007a20:	f002 ffb6 	bl	800a990 <MAP_init>
	GYRO_SetRef();
 8007a24:	f7ff feb2 	bl	800778c <GYRO_SetRef>
}
 8007a28:	bf00      	nop
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	200002b0 	.word	0x200002b0
 8007a30:	200006e8 	.word	0x200006e8
 8007a34:	200006d8 	.word	0x200006d8
 8007a38:	200002bb 	.word	0x200002bb

08007a3c <TIME_init>:

void TIME_init( void )
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	af00      	add	r7, sp, #0
	/*  */
	Msec_in = 0;		// [msec]
 8007a40:	4b06      	ldr	r3, [pc, #24]	; (8007a5c <TIME_init+0x20>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// [sec]
 8007a46:	4b06      	ldr	r3, [pc, #24]	; (8007a60 <TIME_init+0x24>)
 8007a48:	2200      	movs	r2, #0
 8007a4a:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// [min]
 8007a4c:	4b05      	ldr	r3, [pc, #20]	; (8007a64 <TIME_init+0x28>)
 8007a4e:	2200      	movs	r2, #0
 8007a50:	701a      	strb	r2, [r3, #0]
}
 8007a52:	bf00      	nop
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr
 8007a5c:	200006e4 	.word	0x200006e4
 8007a60:	200002b8 	.word	0x200002b8
 8007a64:	200002b4 	.word	0x200002b4

08007a68 <log_flag_on>:
		f_Duty_L,f_Duty_R);
*/
}

void log_flag_on(void)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 8007a6c:	4b03      	ldr	r3, [pc, #12]	; (8007a7c <log_flag_on+0x14>)
 8007a6e:	2201      	movs	r2, #1
 8007a70:	701a      	strb	r2, [r3, #0]
}
 8007a72:	bf00      	nop
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr
 8007a7c:	2000028d 	.word	0x2000028d

08007a80 <log_flag_off>:

void log_flag_off(void)
{
 8007a80:	b480      	push	{r7}
 8007a82:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 8007a84:	4b03      	ldr	r3, [pc, #12]	; (8007a94 <log_flag_off+0x14>)
 8007a86:	2200      	movs	r2, #0
 8007a88:	701a      	strb	r2, [r3, #0]
}
 8007a8a:	bf00      	nop
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr
 8007a94:	2000028d 	.word	0x2000028d

08007a98 <SYS_start>:
uint8_t now_mode = mode_1;

enMODE		en_Mode;		//

void SYS_start( void )
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 8007a9c:	4809      	ldr	r0, [pc, #36]	; (8007ac4 <SYS_start+0x2c>)
 8007a9e:	f006 fddf 	bl	800e660 <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 8007aa2:	4809      	ldr	r0, [pc, #36]	; (8007ac8 <SYS_start+0x30>)
 8007aa4:	f006 fddc 	bl	800e660 <puts>
	printf(" | Developer  : sho sato      |\r\n");
 8007aa8:	4808      	ldr	r0, [pc, #32]	; (8007acc <SYS_start+0x34>)
 8007aaa:	f006 fdd9 	bl	800e660 <puts>
	printf(" | Version    : ver1          |\r\n");
 8007aae:	4808      	ldr	r0, [pc, #32]	; (8007ad0 <SYS_start+0x38>)
 8007ab0:	f006 fdd6 	bl	800e660 <puts>
	printf(" | Project By : RT Corporation|\r\n");
 8007ab4:	4807      	ldr	r0, [pc, #28]	; (8007ad4 <SYS_start+0x3c>)
 8007ab6:	f006 fdd3 	bl	800e660 <puts>
	printf(" ------------------------------\r\n");
 8007aba:	4802      	ldr	r0, [pc, #8]	; (8007ac4 <SYS_start+0x2c>)
 8007abc:	f006 fdd0 	bl	800e660 <puts>
	PARAM_makeSra( (float)SEARCH_SPEED, 250.0f, 2500.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 6000.0f, SLA_135 );		// [mm/s][rad/s^2]G[mm/s^2]
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 7000.0f, SLA_N90 );		// [mm/s][rad/s^2]G[mm/s^2]
*/

}
 8007ac0:	bf00      	nop
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	080133e0 	.word	0x080133e0
 8007ac8:	08013404 	.word	0x08013404
 8007acc:	08013428 	.word	0x08013428
 8007ad0:	0801344c 	.word	0x0801344c
 8007ad4:	08013470 	.word	0x08013470

08007ad8 <MODE_inc>:

void MODE_inc( void )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	af00      	add	r7, sp, #0
	en_Mode++;		// 
 8007adc:	4b35      	ldr	r3, [pc, #212]	; (8007bb4 <MODE_inc+0xdc>)
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	3301      	adds	r3, #1
 8007ae2:	b2da      	uxtb	r2, r3
 8007ae4:	4b33      	ldr	r3, [pc, #204]	; (8007bb4 <MODE_inc+0xdc>)
 8007ae6:	701a      	strb	r2, [r3, #0]

	/*  */
	if( MODE_MAX == en_Mode ){
 8007ae8:	4b32      	ldr	r3, [pc, #200]	; (8007bb4 <MODE_inc+0xdc>)
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d102      	bne.n	8007af6 <MODE_inc+0x1e>
		en_Mode = MODE_0;
 8007af0:	4b30      	ldr	r3, [pc, #192]	; (8007bb4 <MODE_inc+0xdc>)
 8007af2:	2200      	movs	r2, #0
 8007af4:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 8007af6:	4b2f      	ldr	r3, [pc, #188]	; (8007bb4 <MODE_inc+0xdc>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	2b07      	cmp	r3, #7
 8007afc:	d857      	bhi.n	8007bae <MODE_inc+0xd6>
 8007afe:	a201      	add	r2, pc, #4	; (adr r2, 8007b04 <MODE_inc+0x2c>)
 8007b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b04:	08007b25 	.word	0x08007b25
 8007b08:	08007b31 	.word	0x08007b31
 8007b0c:	08007b43 	.word	0x08007b43
 8007b10:	08007b55 	.word	0x08007b55
 8007b14:	08007b67 	.word	0x08007b67
 8007b18:	08007b79 	.word	0x08007b79
 8007b1c:	08007b8b 	.word	0x08007b8b
 8007b20:	08007b9d 	.word	0x08007b9d

		case MODE_0:
			SetLED(0x00 | now_mode);
 8007b24:	4b24      	ldr	r3, [pc, #144]	; (8007bb8 <MODE_inc+0xe0>)
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7fa f9c9 	bl	8001ec0 <SetLED>
			break;
 8007b2e:	e03f      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | now_mode);
 8007b30:	4b21      	ldr	r3, [pc, #132]	; (8007bb8 <MODE_inc+0xe0>)
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	f043 0302 	orr.w	r3, r3, #2
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7fa f9c0 	bl	8001ec0 <SetLED>
			break;
 8007b40:	e036      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | now_mode);
 8007b42:	4b1d      	ldr	r3, [pc, #116]	; (8007bb8 <MODE_inc+0xe0>)
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	f043 0304 	orr.w	r3, r3, #4
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f7fa f9b7 	bl	8001ec0 <SetLED>
			break;
 8007b52:	e02d      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | now_mode);
 8007b54:	4b18      	ldr	r3, [pc, #96]	; (8007bb8 <MODE_inc+0xe0>)
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	f043 0306 	orr.w	r3, r3, #6
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7fa f9ae 	bl	8001ec0 <SetLED>
			break;
 8007b64:	e024      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | now_mode);
 8007b66:	4b14      	ldr	r3, [pc, #80]	; (8007bb8 <MODE_inc+0xe0>)
 8007b68:	781b      	ldrb	r3, [r3, #0]
 8007b6a:	f043 0308 	orr.w	r3, r3, #8
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7fa f9a5 	bl	8001ec0 <SetLED>
			break;
 8007b76:	e01b      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | now_mode);
 8007b78:	4b0f      	ldr	r3, [pc, #60]	; (8007bb8 <MODE_inc+0xe0>)
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	f043 030a 	orr.w	r3, r3, #10
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fa f99c 	bl	8001ec0 <SetLED>
			break;
 8007b88:	e012      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | now_mode);
 8007b8a:	4b0b      	ldr	r3, [pc, #44]	; (8007bb8 <MODE_inc+0xe0>)
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	f043 030c 	orr.w	r3, r3, #12
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	4618      	mov	r0, r3
 8007b96:	f7fa f993 	bl	8001ec0 <SetLED>
			break;
 8007b9a:	e009      	b.n	8007bb0 <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) & now_mode);
 8007b9c:	4b06      	ldr	r3, [pc, #24]	; (8007bb8 <MODE_inc+0xe0>)
 8007b9e:	781b      	ldrb	r3, [r3, #0]
 8007ba0:	f003 030e 	and.w	r3, r3, #14
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7fa f98a 	bl	8001ec0 <SetLED>
			break;
 8007bac:	e000      	b.n	8007bb0 <MODE_inc+0xd8>

		default:
			break;
 8007bae:	bf00      	nop
	}
}
 8007bb0:	bf00      	nop
 8007bb2:	bd80      	pop	{r7, pc}
 8007bb4:	20000fa8 	.word	0x20000fa8
 8007bb8:	2000000c 	.word	0x2000000c

08007bbc <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	af00      	add	r7, sp, #0
	enMAP_HEAD_DIR		en_endDir2;
	now_mode = mode_2;
 8007bc0:	4b1e      	ldr	r3, [pc, #120]	; (8007c3c <MODE_exe_m0+0x80>)
 8007bc2:	2210      	movs	r2, #16
 8007bc4:	701a      	strb	r2, [r3, #0]
	/*  */
	switch( en_Mode ){
 8007bc6:	4b1e      	ldr	r3, [pc, #120]	; (8007c40 <MODE_exe_m0+0x84>)
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	2b07      	cmp	r3, #7
 8007bcc:	d832      	bhi.n	8007c34 <MODE_exe_m0+0x78>
 8007bce:	a201      	add	r2, pc, #4	; (adr r2, 8007bd4 <MODE_exe_m0+0x18>)
 8007bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd4:	08007bf5 	.word	0x08007bf5
 8007bd8:	08007bfd 	.word	0x08007bfd
 8007bdc:	08007c05 	.word	0x08007c05
 8007be0:	08007c0d 	.word	0x08007c0d
 8007be4:	08007c15 	.word	0x08007c15
 8007be8:	08007c1d 	.word	0x08007c1d
 8007bec:	08007c25 	.word	0x08007c25
 8007bf0:	08007c2d 	.word	0x08007c2d

		case MODE_0:
			SetLED(0x0e);
 8007bf4:	200e      	movs	r0, #14
 8007bf6:	f7fa f963 	bl	8001ec0 <SetLED>
			break;
 8007bfa:	e01c      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_1:
			SetLED(0x0e);
 8007bfc:	200e      	movs	r0, #14
 8007bfe:	f7fa f95f 	bl	8001ec0 <SetLED>
			break;
 8007c02:	e018      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_2:
			SetLED(0x0e);
 8007c04:	200e      	movs	r0, #14
 8007c06:	f7fa f95b 	bl	8001ec0 <SetLED>
			break;
 8007c0a:	e014      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_3:
			SetLED(0x0e);
 8007c0c:	200e      	movs	r0, #14
 8007c0e:	f7fa f957 	bl	8001ec0 <SetLED>
			break;
 8007c12:	e010      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_4:
			SetLED(0x0e);
 8007c14:	200e      	movs	r0, #14
 8007c16:	f7fa f953 	bl	8001ec0 <SetLED>
			break;
 8007c1a:	e00c      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_5:
			SetLED(0x0e);
 8007c1c:	200e      	movs	r0, #14
 8007c1e:	f7fa f94f 	bl	8001ec0 <SetLED>
			break;
 8007c22:	e008      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_6:
			SetLED(0x0e);
 8007c24:	200e      	movs	r0, #14
 8007c26:	f7fa f94b 	bl	8001ec0 <SetLED>
			break;
 8007c2a:	e004      	b.n	8007c36 <MODE_exe_m0+0x7a>

		case MODE_7:
			SetLED(0x0e);
 8007c2c:	200e      	movs	r0, #14
 8007c2e:	f7fa f947 	bl	8001ec0 <SetLED>
			break;
 8007c32:	e000      	b.n	8007c36 <MODE_exe_m0+0x7a>

		default:
			break;
 8007c34:	bf00      	nop
	}
}
 8007c36:	bf00      	nop
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	2000000c 	.word	0x2000000c
 8007c40:	20000fa8 	.word	0x20000fa8

08007c44 <MODE_exe>:

void MODE_exe( void )
{
 8007c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af02      	add	r7, sp, #8
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	now_mode = mode_1;
 8007c4a:	4b94      	ldr	r3, [pc, #592]	; (8007e9c <MODE_exe+0x258>)
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 8007c50:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007c54:	f005 fdde 	bl	800d814 <LL_mDelay>
	GYRO_SetRef();
 8007c58:	f7ff fd98 	bl	800778c <GYRO_SetRef>
	ENC_setref();
 8007c5c:	f7ff fce4 	bl	8007628 <ENC_setref>
	Failsafe_flag_off();
 8007c60:	f7ff fb18 	bl	8007294 <Failsafe_flag_off>
//	log_flag_on();	//
	/*  */
	switch( en_Mode ){
 8007c64:	4b8e      	ldr	r3, [pc, #568]	; (8007ea0 <MODE_exe+0x25c>)
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	2b07      	cmp	r3, #7
 8007c6a:	f200 8112 	bhi.w	8007e92 <MODE_exe+0x24e>
 8007c6e:	a201      	add	r2, pc, #4	; (adr r2, 8007c74 <MODE_exe+0x30>)
 8007c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c74:	08007c95 	.word	0x08007c95
 8007c78:	08007cfb 	.word	0x08007cfb
 8007c7c:	08007d3f 	.word	0x08007d3f
 8007c80:	08007d6b 	.word	0x08007d6b
 8007c84:	08007df5 	.word	0x08007df5
 8007c88:	08007e3f 	.word	0x08007e3f
 8007c8c:	08007e83 	.word	0x08007e83
 8007c90:	08007e8b 	.word	0x08007e8b

		case MODE_0:	//
			SetLED(0x0e);
 8007c94:	200e      	movs	r0, #14
 8007c96:	f7fa f913 	bl	8001ec0 <SetLED>
			en_Mode = MODE_0;	//MODE_incen_Modeen_Mode
 8007c9a:	4b81      	ldr	r3, [pc, #516]	; (8007ea0 <MODE_exe+0x25c>)
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 8007ca0:	2064      	movs	r0, #100	; 0x64
 8007ca2:	f005 fdb7 	bl	800d814 <LL_mDelay>
			SetLED(0x00);
 8007ca6:	2000      	movs	r0, #0
 8007ca8:	f7fa f90a 	bl	8001ec0 <SetLED>
			while(1){
				if ( SW_IsOn_1() == SW_ON ){
 8007cac:	f7fa f986 	bl	8001fbc <SW_IsOn_1>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d108      	bne.n	8007cc8 <MODE_exe+0x84>
					MODE_inc();								// 1
 8007cb6:	f7ff ff0f 	bl	8007ad8 <MODE_inc>
					LL_mDelay(200);			// SW
 8007cba:	20c8      	movs	r0, #200	; 0xc8
 8007cbc:	f005 fdaa 	bl	800d814 <LL_mDelay>
					printf("mode selecting_0\r\n");
 8007cc0:	4878      	ldr	r0, [pc, #480]	; (8007ea4 <MODE_exe+0x260>)
 8007cc2:	f006 fccd 	bl	800e660 <puts>
 8007cc6:	e7f1      	b.n	8007cac <MODE_exe+0x68>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 8007cc8:	f7fa f96c 	bl	8001fa4 <SW_IsOn_0>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d004      	beq.n	8007cdc <MODE_exe+0x98>
 8007cd2:	f000 f94d 	bl	8007f70 <MODE_CheckExe>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d0e7      	beq.n	8007cac <MODE_exe+0x68>
					MODE_exe_m0();								// 
 8007cdc:	f7ff ff6e 	bl	8007bbc <MODE_exe_m0>
					LL_mDelay(200);				// SW
 8007ce0:	20c8      	movs	r0, #200	; 0xc8
 8007ce2:	f005 fd97 	bl	800d814 <LL_mDelay>
					if (en_Mode == MODE_7)break;
 8007ce6:	4b6e      	ldr	r3, [pc, #440]	; (8007ea0 <MODE_exe+0x25c>)
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	2b07      	cmp	r3, #7
 8007cec:	d000      	beq.n	8007cf0 <MODE_exe+0xac>
				if ( SW_IsOn_1() == SW_ON ){
 8007cee:	e7dd      	b.n	8007cac <MODE_exe+0x68>
					if (en_Mode == MODE_7)break;
 8007cf0:	bf00      	nop
				}

			}
			en_Mode = MODE_0;
 8007cf2:	4b6b      	ldr	r3, [pc, #428]	; (8007ea0 <MODE_exe+0x25c>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	701a      	strb	r2, [r3, #0]
			break;
 8007cf8:	e0cc      	b.n	8007e94 <MODE_exe+0x250>

		case MODE_1:
			SetLED(0x0e);
 8007cfa:	200e      	movs	r0, #14
 8007cfc:	f7fa f8e0 	bl	8001ec0 <SetLED>
			LL_mDelay(500);
 8007d00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007d04:	f005 fd86 	bl	800d814 <LL_mDelay>
			MOT_setTrgtSpeed(300.0);
 8007d08:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8007ea8 <MODE_exe+0x264>
 8007d0c:	f001 fb66 	bl	80093dc <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 300.0 );							// 
 8007d10:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8007ea8 <MODE_exe+0x264>
 8007d14:	f001 fb52 	bl	80093bc <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007d18:	2101      	movs	r1, #1
 8007d1a:	2015      	movs	r0, #21
 8007d1c:	f7fa fcc8 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007d20:	2101      	movs	r1, #1
 8007d22:	2016      	movs	r0, #22
 8007d24:	f7fa fcc4 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007d28:	2101      	movs	r1, #1
 8007d2a:	2017      	movs	r0, #23
 8007d2c:	f7fa fcc0 	bl	80026b0 <PARAM_setSpeedType>
			MOT_goBlock_FinSpeed( 3.0, 0.0);
 8007d30:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8007eac <MODE_exe+0x268>
 8007d34:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8007d38:	f001 f80c 	bl	8008d54 <MOT_goBlock_FinSpeed>
			
			break;
 8007d3c:	e0aa      	b.n	8007e94 <MODE_exe+0x250>

		case MODE_2:
			SetLED(0x0e);
 8007d3e:	200e      	movs	r0, #14
 8007d40:	f7fa f8be 	bl	8001ec0 <SetLED>
			LL_mDelay(500);
 8007d44:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007d48:	f005 fd64 	bl	800d814 <LL_mDelay>
//			MOT_setTrgtSpeed(300.0);
//			MOT_setSuraStaSpeed( 300.0 );							// 
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007d4c:	2101      	movs	r1, #1
 8007d4e:	2015      	movs	r0, #21
 8007d50:	f7fa fcae 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007d54:	2101      	movs	r1, #1
 8007d56:	2016      	movs	r0, #22
 8007d58:	f7fa fcaa 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	2017      	movs	r0, #23
 8007d60:	f7fa fca6 	bl	80026b0 <PARAM_setSpeedType>
			turntable();
 8007d64:	f001 ffc2 	bl	8009cec <turntable>
			break;
 8007d68:	e094      	b.n	8007e94 <MODE_exe+0x250>

		case MODE_3:
			SetLED(0x0e);
 8007d6a:	200e      	movs	r0, #14
 8007d6c:	f7fa f8a8 	bl	8001ec0 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007d70:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8007ea8 <MODE_exe+0x264>
 8007d74:	f001 fb32 	bl	80093dc <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007d78:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 8007ea8 <MODE_exe+0x264>
 8007d7c:	f001 fb1e 	bl	80093bc <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007d80:	2101      	movs	r1, #1
 8007d82:	2015      	movs	r0, #21
 8007d84:	f7fa fc94 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007d88:	2101      	movs	r1, #1
 8007d8a:	2016      	movs	r0, #22
 8007d8c:	f7fa fc90 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007d90:	2101      	movs	r1, #1
 8007d92:	2017      	movs	r0, #23
 8007d94:	f7fa fc8c 	bl	80026b0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007d98:	2000      	movs	r0, #0
 8007d9a:	f7fa f891 	bl	8001ec0 <SetLED>
			LL_mDelay(100);
 8007d9e:	2064      	movs	r0, #100	; 0x64
 8007da0:	f005 fd38 	bl	800d814 <LL_mDelay>
			PARAM_makeSra( SEARCH_SPEED, 200.0f, 2500.0f, SLA_90 );		// [mm/s][rad/s^2]G[mm/s^2]
 8007da4:	2000      	movs	r0, #0
 8007da6:	ed9f 1a42 	vldr	s2, [pc, #264]	; 8007eb0 <MODE_exe+0x26c>
 8007daa:	eddf 0a42 	vldr	s1, [pc, #264]	; 8007eb4 <MODE_exe+0x270>
 8007dae:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8007ea8 <MODE_exe+0x264>
 8007db2:	f7fa fd95 	bl	80028e0 <PARAM_makeSra>
			MAP_Goalsize(1);
 8007db6:	2001      	movs	r0, #1
 8007db8:	f003 fe62 	bl	800ba80 <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							// 
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	f002 fe17 	bl	800a9f4 <MAP_setPos>

			MAP_searchGoal(3, 3, SEARCH, SEARCH_SURA );			// 
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	2200      	movs	r2, #0
 8007dca:	2103      	movs	r1, #3
 8007dcc:	2003      	movs	r0, #3
 8007dce:	f003 ff87 	bl	800bce0 <MAP_searchGoal>


			/*  */
			SetLED(0x0e);
 8007dd2:	200e      	movs	r0, #14
 8007dd4:	f7fa f874 	bl	8001ec0 <SetLED>
			MOT_setTrgtSpeed(250);
 8007dd8:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8007eb8 <MODE_exe+0x274>
 8007ddc:	f001 fafe 	bl	80093dc <MOT_setTrgtSpeed>
			MAP_Goalsize(1);
 8007de0:	2001      	movs	r0, #1
 8007de2:	f003 fe4d 	bl	800ba80 <MAP_Goalsize>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 8007de6:	2301      	movs	r3, #1
 8007de8:	2200      	movs	r2, #0
 8007dea:	2100      	movs	r1, #0
 8007dec:	2000      	movs	r0, #0
 8007dee:	f003 ff77 	bl	800bce0 <MAP_searchGoal>
			break;
 8007df2:	e04f      	b.n	8007e94 <MODE_exe+0x250>

		case MODE_4:
			SetLED(0x0e);
 8007df4:	200e      	movs	r0, #14
 8007df6:	f7fa f863 	bl	8001ec0 <SetLED>
			CTRL_clrData();
 8007dfa:	f7fd fc07 	bl	800560c <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			GYRO_SetRef();
 8007dfe:	f7ff fcc5 	bl	800778c <GYRO_SetRef>
			while(1){
				printf("  gyro%5.2f ref%5.2f \r", 
					GYRO_getNowAngle(),GYRO_getRef()
 8007e02:	f7ff fd3f 	bl	8007884 <GYRO_getNowAngle>
 8007e06:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7f8 fbc4 	bl	8000598 <__aeabi_f2d>
 8007e10:	4605      	mov	r5, r0
 8007e12:	460e      	mov	r6, r1
					GYRO_getNowAngle(),GYRO_getRef()
 8007e14:	f7ff fd44 	bl	80078a0 <GYRO_getRef>
 8007e18:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f7f8 fbbb 	bl	8000598 <__aeabi_f2d>
 8007e22:	4603      	mov	r3, r0
 8007e24:	460c      	mov	r4, r1
 8007e26:	e9cd 3400 	strd	r3, r4, [sp]
 8007e2a:	462a      	mov	r2, r5
 8007e2c:	4633      	mov	r3, r6
 8007e2e:	4823      	ldr	r0, [pc, #140]	; (8007ebc <MODE_exe+0x278>)
 8007e30:	f006 fba2 	bl	800e578 <iprintf>
				);
				LL_mDelay( 500 );
 8007e34:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007e38:	f005 fcec 	bl	800d814 <LL_mDelay>
				printf("  gyro%5.2f ref%5.2f \r", 
 8007e3c:	e7e1      	b.n	8007e02 <MODE_exe+0x1be>
			}
			break;

		case MODE_5:
			SetLED(0x0e);
 8007e3e:	200e      	movs	r0, #14
 8007e40:	f7fa f83e 	bl	8001ec0 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8007e44:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007ea8 <MODE_exe+0x264>
 8007e48:	f001 fac8 	bl	80093dc <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// 
 8007e4c:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8007ea8 <MODE_exe+0x264>
 8007e50:	f001 fab4 	bl	80093bc <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							// [] 
 8007e54:	2101      	movs	r1, #1
 8007e56:	2015      	movs	r0, #21
 8007e58:	f7fa fc2a 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							// [] 
 8007e5c:	2101      	movs	r1, #1
 8007e5e:	2016      	movs	r0, #22
 8007e60:	f7fa fc26 	bl	80026b0 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] 
 8007e64:	2101      	movs	r1, #1
 8007e66:	2017      	movs	r0, #23
 8007e68:	f7fa fc22 	bl	80026b0 <PARAM_setSpeedType>
			SetLED(0x00);
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	f7fa f827 	bl	8001ec0 <SetLED>
			LL_mDelay(500);
 8007e72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007e76:	f005 fccd 	bl	800d814 <LL_mDelay>
			MOT_turn(MOT_R90);
 8007e7a:	2000      	movs	r0, #0
 8007e7c:	f000 fff8 	bl	8008e70 <MOT_turn>
			LL_mDelay(500);
			MOT_turn(MOT_R180);
			LL_mDelay(500);
			MOT_turn(MOT_L180);
*/
			break;
 8007e80:	e008      	b.n	8007e94 <MODE_exe+0x250>

		case MODE_6:
			SetLED(0x0e);
 8007e82:	200e      	movs	r0, #14
 8007e84:	f7fa f81c 	bl	8001ec0 <SetLED>
			break;
 8007e88:	e004      	b.n	8007e94 <MODE_exe+0x250>

		case MODE_7:
			SetLED(0x0e);
 8007e8a:	200e      	movs	r0, #14
 8007e8c:	f7fa f818 	bl	8001ec0 <SetLED>
			break;
 8007e90:	e000      	b.n	8007e94 <MODE_exe+0x250>

		default:
			break;
 8007e92:	bf00      	nop
	}
}
 8007e94:	bf00      	nop
 8007e96:	3704      	adds	r7, #4
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e9c:	2000000c 	.word	0x2000000c
 8007ea0:	20000fa8 	.word	0x20000fa8
 8007ea4:	08013494 	.word	0x08013494
 8007ea8:	43960000 	.word	0x43960000
 8007eac:	00000000 	.word	0x00000000
 8007eb0:	451c4000 	.word	0x451c4000
 8007eb4:	43480000 	.word	0x43480000
 8007eb8:	437a0000 	.word	0x437a0000
 8007ebc:	080134a8 	.word	0x080134a8

08007ec0 <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 8007ec6:	2000      	movs	r0, #0
 8007ec8:	f002 f8c8 	bl	800a05c <DIST_getNowVal>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 1200 ){
 8007ed0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007ed4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8007ed8:	db02      	blt.n	8007ee0 <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 8007eda:	2301      	movs	r3, #1
 8007edc:	71fb      	strb	r3, [r7, #7]
 8007ede:	e001      	b.n	8007ee4 <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8007ee4:	79fb      	ldrb	r3, [r7, #7]
}
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	3708      	adds	r7, #8
 8007eea:	46bd      	mov	sp, r7
 8007eec:	bd80      	pop	{r7, pc}

08007eee <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 8007eee:	b580      	push	{r7, lr}
 8007ef0:	b082      	sub	sp, #8
 8007ef2:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	f002 f8b1 	bl	800a05c <DIST_getNowVal>
 8007efa:	4603      	mov	r3, r0
 8007efc:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 1200 ){
 8007efe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007f02:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8007f06:	db02      	blt.n	8007f0e <MODE_DistLeftCheck+0x20>
		bl_check = TRUE;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	71fb      	strb	r3, [r7, #7]
 8007f0c:	e001      	b.n	8007f12 <MODE_DistLeftCheck+0x24>

	}else{
		bl_check = FALSE;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 8007f12:	79fb      	ldrb	r3, [r7, #7]
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3708      	adds	r7, #8
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// 
 8007f22:	f7ff ffcd 	bl	8007ec0 <MODE_DistRightCheck>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d002      	beq.n	8007f32 <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 8007f2c:	2008      	movs	r0, #8
 8007f2e:	f7f9 ffc7 	bl	8001ec0 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// 
 8007f32:	f7ff ffdc 	bl	8007eee <MODE_DistLeftCheck>
 8007f36:	4603      	mov	r3, r0
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d002      	beq.n	8007f42 <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 8007f3c:	2002      	movs	r0, #2
 8007f3e:	f7f9 ffbf 	bl	8001ec0 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 8007f42:	f7ff ffbd 	bl	8007ec0 <MODE_DistRightCheck>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00a      	beq.n	8007f62 <MODE_setWaitCheck+0x46>
 8007f4c:	f7ff ffcf 	bl	8007eee <MODE_DistLeftCheck>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d005      	beq.n	8007f62 <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 8007f56:	200e      	movs	r0, #14
 8007f58:	f7f9 ffb2 	bl	8001ec0 <SetLED>
		bl_check = TRUE;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	71fb      	strb	r3, [r7, #7]
 8007f60:	e001      	b.n	8007f66 <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 8007f62:	2300      	movs	r3, #0
 8007f64:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 8007f66:	79fb      	ldrb	r3, [r7, #7]
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3708      	adds	r7, #8
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <MODE_CheckExe>:

bool MODE_CheckExe(void){
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 8007f76:	f7ff ffd1 	bl	8007f1c <MODE_setWaitCheck>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d017      	beq.n	8007fb0 <MODE_CheckExe+0x40>
		LL_mDelay(200);
 8007f80:	20c8      	movs	r0, #200	; 0xc8
 8007f82:	f005 fc47 	bl	800d814 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 8007f86:	f7ff ffc9 	bl	8007f1c <MODE_setWaitCheck>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f083 0301 	eor.w	r3, r3, #1
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d009      	beq.n	8007faa <MODE_CheckExe+0x3a>
			SetLED(0x00);
 8007f96:	2000      	movs	r0, #0
 8007f98:	f7f9 ff92 	bl	8001ec0 <SetLED>
			LL_mDelay(1000);
 8007f9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007fa0:	f005 fc38 	bl	800d814 <LL_mDelay>
			bl_check = TRUE;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	71fb      	strb	r3, [r7, #7]
 8007fa8:	e004      	b.n	8007fb4 <MODE_CheckExe+0x44>

		}else{
			bl_check = FALSE;
 8007faa:	2300      	movs	r3, #0
 8007fac:	71fb      	strb	r3, [r7, #7]
 8007fae:	e001      	b.n	8007fb4 <MODE_CheckExe+0x44>

		}

	}else{

		bl_check = FALSE;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8007fb4:	79fb      	ldrb	r3, [r7, #7]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <MOT_getAcc1>:
float			f_WallEdgeAddDist = 0;				// 



float MOT_getAcc1( void )
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_acc;
 8007fc2:	2015      	movs	r0, #21
 8007fc4:	f7fa fba0 	bl	8002708 <PARAM_getSpeed>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	ee07 3a90 	vmov	s15, r3
}
 8007fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8007fd4:	bd80      	pop	{r7, pc}

08007fd6 <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_dec;
 8007fda:	2015      	movs	r0, #21
 8007fdc:	f7fa fb94 	bl	8002708 <PARAM_getSpeed>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	ee07 3a90 	vmov	s15, r3
}
 8007fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8007fec:	bd80      	pop	{r7, pc}
	...

08007ff0 <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 8007ff0:	b5b0      	push	{r4, r5, r7, lr}
 8007ff2:	b08e      	sub	sp, #56	; 0x38
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	ed87 0a01 	vstr	s0, [r7, #4]
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	460a      	mov	r2, r1
 8007ffe:	70fb      	strb	r3, [r7, #3]
 8008000:	4613      	mov	r3, r2
 8008002:	70bb      	strb	r3, [r7, #2]

	stCTRL_DATA		st_data;					// 
//	printf(" %f  %f\r\n",st_Info.f_trgt,st_Info.f_dist);
	GYRO_staErrChkAngle();
 8008004:	f7ff fcc0 	bl	8007988 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 8008008:	78fb      	ldrb	r3, [r7, #3]
 800800a:	2b05      	cmp	r3, #5
 800800c:	d051      	beq.n	80080b2 <MOT_goBlock_AccConstDec+0xc2>
 800800e:	78fb      	ldrb	r3, [r7, #3]
 8008010:	2b06      	cmp	r3, #6
 8008012:	d04e      	beq.n	80080b2 <MOT_goBlock_AccConstDec+0xc2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008014:	78bb      	ldrb	r3, [r7, #2]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d102      	bne.n	8008020 <MOT_goBlock_AccConstDec+0x30>
			st_data.en_type		= CTRL_ACC;
 800801a:	2300      	movs	r3, #0
 800801c:	723b      	strb	r3, [r7, #8]
 800801e:	e001      	b.n	8008024 <MOT_goBlock_AccConstDec+0x34>
		}
		else{
			st_data.en_type		= CTRL_SKEW_ACC;
 8008020:	2303      	movs	r3, #3
 8008022:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc1;		// 
 8008024:	4bb8      	ldr	r3, [pc, #736]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_now;		// 
 800802a:	4bb7      	ldr	r3, [pc, #732]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_trgt;		// 
 8008030:	4bb5      	ldr	r3, [pc, #724]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;				// 
 8008036:	f04f 0300 	mov.w	r3, #0
 800803a:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_l1;			// 
 800803c:	4bb2      	ldr	r3, [pc, #712]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 800803e:	69db      	ldr	r3, [r3, #28]
 8008040:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;				// 
 8008042:	f04f 0300 	mov.w	r3, #0
 8008046:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;				// 
 8008048:	f04f 0300 	mov.w	r3, #0
 800804c:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;				// 
 800804e:	f04f 0300 	mov.w	r3, #0
 8008052:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;				// 
 8008054:	f04f 0300 	mov.w	r3, #0
 8008058:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;				// 
 800805a:	f04f 0300 	mov.w	r3, #0
 800805e:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;				//  [sec]  
 8008060:	f04f 0300 	mov.w	r3, #0
 8008064:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 8008066:	f7fd fad1 	bl	800560c <CTRL_clrData>
		CTRL_setData( &st_data );						// 
 800806a:	f107 0308 	add.w	r3, r7, #8
 800806e:	4618      	mov	r0, r3
 8008070:	f7fd fb48 	bl	8005704 <CTRL_setData>
//		printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
		DCM_staMotAll();							// ON
 8008074:	f7ff f974 	bl	8007360 <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 8008078:	e00f      	b.n	800809a <MOT_goBlock_AccConstDec+0xaa>
			if( SYS_isOutOfCtrl() == TRUE ){
 800807a:	f7ff f917 	bl	80072ac <SYS_isOutOfCtrl>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d008      	beq.n	8008096 <MOT_goBlock_AccConstDec+0xa6>
				CTRL_stop();
 8008084:	f7fd fab2 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8008088:	2000      	movs	r0, #0
 800808a:	f7ff f945 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800808e:	2001      	movs	r0, #1
 8008090:	f7ff f942 	bl	8007318 <DCM_brakeMot>
				break;
 8008094:	e00d      	b.n	80080b2 <MOT_goBlock_AccConstDec+0xc2>
			}				// 
			MOT_setWallEdgeDist();
 8008096:	f001 fe85 	bl	8009da4 <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_l1 ){					// 
 800809a:	f7fd fa2f 	bl	80054fc <Get_NowDist>
 800809e:	eeb0 7a40 	vmov.f32	s14, s0
 80080a2:	4b99      	ldr	r3, [pc, #612]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 80080a4:	edd3 7a07 	vldr	s15, [r3, #28]
 80080a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080b0:	d4e3      	bmi.n	800807a <MOT_goBlock_AccConstDec+0x8a>
	}

	/* ------ */
	/*    */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 80080b2:	78bb      	ldrb	r3, [r7, #2]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d102      	bne.n	80080be <MOT_goBlock_AccConstDec+0xce>
		st_data.en_type		= CTRL_CONST;
 80080b8:	2301      	movs	r3, #1
 80080ba:	723b      	strb	r3, [r7, #8]
 80080bc:	e001      	b.n	80080c2 <MOT_goBlock_AccConstDec+0xd2>
	}
	else{
		st_data.en_type		= CTRL_SKEW_CONST;
 80080be:	2304      	movs	r3, #4
 80080c0:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_acc			= 0;					// 
 80080c2:	f04f 0300 	mov.w	r3, #0
 80080c6:	613b      	str	r3, [r7, #16]
	st_data.f_now			= st_Info.f_trgt;			// 
 80080c8:	4b8f      	ldr	r3, [pc, #572]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= st_Info.f_trgt;			// 
 80080ce:	4b8e      	ldr	r3, [pc, #568]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 80080d0:	691b      	ldr	r3, [r3, #16]
 80080d2:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= st_Info.f_l1;				// 
 80080d4:	4b8c      	ldr	r3, [pc, #560]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 80080d6:	69db      	ldr	r3, [r3, #28]
 80080d8:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= st_Info.f_l1_2;			// 
 80080da:	4b8b      	ldr	r3, [pc, #556]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;					// 
 80080e0:	f04f 0300 	mov.w	r3, #0
 80080e4:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;					// 
 80080e6:	f04f 0300 	mov.w	r3, #0
 80080ea:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;					// 
 80080ec:	f04f 0300 	mov.w	r3, #0
 80080f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;					// 
 80080f2:	f04f 0300 	mov.w	r3, #0
 80080f6:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= 0;					// 
 80080f8:	f04f 0300 	mov.w	r3, #0
 80080fc:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;					//  [sec]  
 80080fe:	f04f 0300 	mov.w	r3, #0
 8008102:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 8008104:	78fb      	ldrb	r3, [r7, #3]
 8008106:	2b05      	cmp	r3, #5
 8008108:	d002      	beq.n	8008110 <MOT_goBlock_AccConstDec+0x120>
 800810a:	78fb      	ldrb	r3, [r7, #3]
 800810c:	2b06      	cmp	r3, #6
 800810e:	d101      	bne.n	8008114 <MOT_goBlock_AccConstDec+0x124>
		CTRL_clrData();										// 
 8008110:	f7fd fa7c 	bl	800560c <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// 
 8008114:	f107 0308 	add.w	r3, r7, #8
 8008118:	4618      	mov	r0, r3
 800811a:	f7fd faf3 	bl	8005704 <CTRL_setData>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 800811e:	e00f      	b.n	8008140 <MOT_goBlock_AccConstDec+0x150>
		if( SYS_isOutOfCtrl() == TRUE ){
 8008120:	f7ff f8c4 	bl	80072ac <SYS_isOutOfCtrl>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d008      	beq.n	800813c <MOT_goBlock_AccConstDec+0x14c>
			CTRL_stop();
 800812a:	f7fd fa5f 	bl	80055ec <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800812e:	2000      	movs	r0, #0
 8008130:	f7ff f8f2 	bl	8007318 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8008134:	2001      	movs	r0, #1
 8008136:	f7ff f8ef 	bl	8007318 <DCM_brakeMot>
			break;
 800813a:	e00d      	b.n	8008158 <MOT_goBlock_AccConstDec+0x168>
		}				// 
		MOT_setWallEdgeDist();
 800813c:	f001 fe32 	bl	8009da4 <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// 
 8008140:	f7fd f9dc 	bl	80054fc <Get_NowDist>
 8008144:	eeb0 7a40 	vmov.f32	s14, s0
 8008148:	4b6f      	ldr	r3, [pc, #444]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 800814a:	edd3 7a08 	vldr	s15, [r3, #32]
 800814e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008156:	d4e3      	bmi.n	8008120 <MOT_goBlock_AccConstDec+0x130>
//	printf(" %f \r\n",f_NowDist);

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 8008158:	78fb      	ldrb	r3, [r7, #3]
 800815a:	2b03      	cmp	r3, #3
 800815c:	d06e      	beq.n	800823c <MOT_goBlock_AccConstDec+0x24c>
 800815e:	78fb      	ldrb	r3, [r7, #3]
 8008160:	2b04      	cmp	r3, #4
 8008162:	d06b      	beq.n	800823c <MOT_goBlock_AccConstDec+0x24c>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8008164:	78bb      	ldrb	r3, [r7, #2]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d102      	bne.n	8008170 <MOT_goBlock_AccConstDec+0x180>
			st_data.en_type		= CTRL_DEC;
 800816a:	2302      	movs	r3, #2
 800816c:	723b      	strb	r3, [r7, #8]
 800816e:	e001      	b.n	8008174 <MOT_goBlock_AccConstDec+0x184>
		}
		else{
			st_data.en_type		= CTRL_SKEW_DEC;
 8008170:	2305      	movs	r3, #5
 8008172:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc3;			// 
 8008174:	4b64      	ldr	r3, [pc, #400]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_trgt;			// 
 800817a:	4b63      	ldr	r3, [pc, #396]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008180:	4b61      	ldr	r3, [pc, #388]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= st_Info.f_l1_2;			// 
 8008186:	4b60      	ldr	r3, [pc, #384]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_dist;			// 
 800818c:	4b5e      	ldr	r3, [pc, #376]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 800818e:	699b      	ldr	r3, [r3, #24]
 8008190:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008192:	f04f 0300 	mov.w	r3, #0
 8008196:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;						// 
 800819e:	f04f 0300 	mov.w	r3, #0
 80081a2:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 80081a4:	f04f 0300 	mov.w	r3, #0
 80081a8:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 80081aa:	f04f 0300 	mov.w	r3, #0
 80081ae:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 80081b0:	f04f 0300 	mov.w	r3, #0
 80081b4:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 80081b6:	f107 0308 	add.w	r3, r7, #8
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7fd faa2 	bl	8005704 <CTRL_setData>
//		printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
		while( Get_NowDist() < ( st_Info.f_dist - 0.2 ) ){		// 
 80081c0:	e01e      	b.n	8008200 <MOT_goBlock_AccConstDec+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 80081c2:	f7ff f873 	bl	80072ac <SYS_isOutOfCtrl>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d008      	beq.n	80081de <MOT_goBlock_AccConstDec+0x1ee>
				CTRL_stop();
 80081cc:	f7fd fa0e 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80081d0:	2000      	movs	r0, #0
 80081d2:	f7ff f8a1 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80081d6:	2001      	movs	r0, #1
 80081d8:	f7ff f89e 	bl	8007318 <DCM_brakeMot>
				break;
 80081dc:	e02e      	b.n	800823c <MOT_goBlock_AccConstDec+0x24c>
			}				// 
			MOT_setWallEdgeDist();
 80081de:	f001 fde1 	bl	8009da4 <MOT_setWallEdgeDist>
			if((straight_wait>2.0)&&(search_flag == TRUE))break;
 80081e2:	4b4a      	ldr	r3, [pc, #296]	; (800830c <MOT_goBlock_AccConstDec+0x31c>)
 80081e4:	edd3 7a00 	vldr	s15, [r3]
 80081e8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80081ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081f4:	dc00      	bgt.n	80081f8 <MOT_goBlock_AccConstDec+0x208>
 80081f6:	e003      	b.n	8008200 <MOT_goBlock_AccConstDec+0x210>
 80081f8:	4b45      	ldr	r3, [pc, #276]	; (8008310 <MOT_goBlock_AccConstDec+0x320>)
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d11c      	bne.n	800823a <MOT_goBlock_AccConstDec+0x24a>
		while( Get_NowDist() < ( st_Info.f_dist - 0.2 ) ){		// 
 8008200:	f7fd f97c 	bl	80054fc <Get_NowDist>
 8008204:	ee10 3a10 	vmov	r3, s0
 8008208:	4618      	mov	r0, r3
 800820a:	f7f8 f9c5 	bl	8000598 <__aeabi_f2d>
 800820e:	4604      	mov	r4, r0
 8008210:	460d      	mov	r5, r1
 8008212:	4b3d      	ldr	r3, [pc, #244]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008214:	699b      	ldr	r3, [r3, #24]
 8008216:	4618      	mov	r0, r3
 8008218:	f7f8 f9be 	bl	8000598 <__aeabi_f2d>
 800821c:	a338      	add	r3, pc, #224	; (adr r3, 8008300 <MOT_goBlock_AccConstDec+0x310>)
 800821e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008222:	f7f8 f859 	bl	80002d8 <__aeabi_dsub>
 8008226:	4602      	mov	r2, r0
 8008228:	460b      	mov	r3, r1
 800822a:	4620      	mov	r0, r4
 800822c:	4629      	mov	r1, r5
 800822e:	f7f8 fc7d 	bl	8000b2c <__aeabi_dcmplt>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1c4      	bne.n	80081c2 <MOT_goBlock_AccConstDec+0x1d2>
 8008238:	e000      	b.n	800823c <MOT_goBlock_AccConstDec+0x24c>
			if((straight_wait>2.0)&&(search_flag == TRUE))break;
 800823a:	bf00      	nop

	/* -------------------- */
	/*    */
	/* -------------------- */
	/*  */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800823c:	4b35      	ldr	r3, [pc, #212]	; (8008314 <MOT_goBlock_AccConstDec+0x324>)
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d06e      	beq.n	8008322 <MOT_goBlock_AccConstDec+0x332>
 8008244:	4b34      	ldr	r3, [pc, #208]	; (8008318 <MOT_goBlock_AccConstDec+0x328>)
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	f083 0301 	eor.w	r3, r3, #1
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	d067      	beq.n	8008322 <MOT_goBlock_AccConstDec+0x332>

		st_data.en_type			= CTRL_CONST;
 8008252:	2301      	movs	r3, #1
 8008254:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 8008256:	f04f 0300 	mov.w	r3, #0
 800825a:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 800825c:	4b2a      	ldr	r3, [pc, #168]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 800825e:	695b      	ldr	r3, [r3, #20]
 8008260:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008262:	4b29      	ldr	r3, [pc, #164]	; (8008308 <MOT_goBlock_AccConstDec+0x318>)
 8008264:	695b      	ldr	r3, [r3, #20]
 8008266:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= Get_NowDist();				// 
 8008268:	f7fd f948 	bl	80054fc <Get_NowDist>
 800826c:	eef0 7a40 	vmov.f32	s15, s0
 8008270:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_dist			= Get_NowDist() + 45.0f;		// 45.0ff_NowDist
 8008274:	f7fd f942 	bl	80054fc <Get_NowDist>
 8008278:	eeb0 7a40 	vmov.f32	s14, s0
 800827c:	eddf 7a27 	vldr	s15, [pc, #156]	; 800831c <MOT_goBlock_AccConstDec+0x32c>
 8008280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008284:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008288:	f04f 0300 	mov.w	r3, #0
 800828c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800828e:	f04f 0300 	mov.w	r3, #0
 8008292:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8008294:	f04f 0300 	mov.w	r3, #0
 8008298:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800829a:	f04f 0300 	mov.w	r3, #0
 800829e:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 80082a0:	f04f 0300 	mov.w	r3, #0
 80082a4:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 80082a6:	f04f 0300 	mov.w	r3, #0
 80082aa:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 80082ac:	f7fd f9ae 	bl	800560c <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 80082b0:	f107 0308 	add.w	r3, r7, #8
 80082b4:	4618      	mov	r0, r3
 80082b6:	f7fd fa25 	bl	8005704 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80082ba:	e012      	b.n	80082e2 <MOT_goBlock_AccConstDec+0x2f2>
			if( SYS_isOutOfCtrl() == TRUE ){
 80082bc:	f7fe fff6 	bl	80072ac <SYS_isOutOfCtrl>
 80082c0:	4603      	mov	r3, r0
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d008      	beq.n	80082d8 <MOT_goBlock_AccConstDec+0x2e8>
				CTRL_stop();
 80082c6:	f7fd f991 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80082ca:	2000      	movs	r0, #0
 80082cc:	f7ff f824 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80082d0:	2001      	movs	r0, #1
 80082d2:	f7ff f821 	bl	8007318 <DCM_brakeMot>
				break;
 80082d6:	e024      	b.n	8008322 <MOT_goBlock_AccConstDec+0x332>
			}				// 
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 80082d8:	f001 fda6 	bl	8009e28 <MOT_setWallEdgeDist_LoopWait>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d11e      	bne.n	8008320 <MOT_goBlock_AccConstDec+0x330>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80082e2:	f7fd f90b 	bl	80054fc <Get_NowDist>
 80082e6:	eeb0 7a40 	vmov.f32	s14, s0
 80082ea:	edd7 7a08 	vldr	s15, [r7, #32]
 80082ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80082f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082f6:	d4e1      	bmi.n	80082bc <MOT_goBlock_AccConstDec+0x2cc>
 80082f8:	e013      	b.n	8008322 <MOT_goBlock_AccConstDec+0x332>
 80082fa:	bf00      	nop
 80082fc:	f3af 8000 	nop.w
 8008300:	9999999a 	.word	0x9999999a
 8008304:	3fc99999 	.word	0x3fc99999
 8008308:	20000fac 	.word	0x20000fac
 800830c:	200002d0 	.word	0x200002d0
 8008310:	200002d6 	.word	0x200002d6
 8008314:	2000029c 	.word	0x2000029c
 8008318:	2000029d 	.word	0x2000029d
 800831c:	42340000 	.word	0x42340000
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 8008320:	bf00      	nop
		}
	}
	/*  */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 8008322:	78bb      	ldrb	r3, [r7, #2]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d152      	bne.n	80083ce <MOT_goBlock_AccConstDec+0x3de>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008328:	4b36      	ldr	r3, [pc, #216]	; (8008404 <MOT_goBlock_AccConstDec+0x414>)
 800832a:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800832e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008336:	d04a      	beq.n	80083ce <MOT_goBlock_AccConstDec+0x3de>
		( f_WallEdgeAddDist != 0.0f ) &&
 8008338:	edd7 7a01 	vldr	s15, [r7, #4]
 800833c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008344:	d043      	beq.n	80083ce <MOT_goBlock_AccConstDec+0x3de>
		( f_fin != 0.0f )
	){
		st_data.en_type			= CTRL_CONST;
 8008346:	2301      	movs	r3, #1
 8008348:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// 
 800834a:	f04f 0300 	mov.w	r3, #0
 800834e:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8008350:	4b2d      	ldr	r3, [pc, #180]	; (8008408 <MOT_goBlock_AccConstDec+0x418>)
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8008356:	4b2c      	ldr	r3, [pc, #176]	; (8008408 <MOT_goBlock_AccConstDec+0x418>)
 8008358:	695b      	ldr	r3, [r3, #20]
 800835a:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;						// 
 800835c:	f04f 0300 	mov.w	r3, #0
 8008360:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= f_WallEdgeAddDist;		// 
 8008362:	4b28      	ldr	r3, [pc, #160]	; (8008404 <MOT_goBlock_AccConstDec+0x414>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8008368:	f04f 0300 	mov.w	r3, #0
 800836c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800836e:	f04f 0300 	mov.w	r3, #0
 8008372:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8008374:	f04f 0300 	mov.w	r3, #0
 8008378:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800837a:	f04f 0300 	mov.w	r3, #0
 800837e:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8008380:	f04f 0300 	mov.w	r3, #0
 8008384:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						//  [sec]  
 8008386:	f04f 0300 	mov.w	r3, #0
 800838a:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800838c:	f7fd f93e 	bl	800560c <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 8008390:	f107 0308 	add.w	r3, r7, #8
 8008394:	4618      	mov	r0, r3
 8008396:	f7fd f9b5 	bl	8005704 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// 
 800839a:	e00d      	b.n	80083b8 <MOT_goBlock_AccConstDec+0x3c8>
			if( SYS_isOutOfCtrl() == TRUE ){
 800839c:	f7fe ff86 	bl	80072ac <SYS_isOutOfCtrl>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d008      	beq.n	80083b8 <MOT_goBlock_AccConstDec+0x3c8>
				CTRL_stop();
 80083a6:	f7fd f921 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80083aa:	2000      	movs	r0, #0
 80083ac:	f7fe ffb4 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80083b0:	2001      	movs	r0, #1
 80083b2:	f7fe ffb1 	bl	8007318 <DCM_brakeMot>
				break;
 80083b6:	e00a      	b.n	80083ce <MOT_goBlock_AccConstDec+0x3de>
		while( Get_NowDist() < st_data.f_dist ){				// 
 80083b8:	f7fd f8a0 	bl	80054fc <Get_NowDist>
 80083bc:	eeb0 7a40 	vmov.f32	s14, s0
 80083c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80083c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80083c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083cc:	d4e6      	bmi.n	800839c <MOT_goBlock_AccConstDec+0x3ac>
			}				// 
		}
	}

	/*  */
	if( 0.0f == f_fin ){
 80083ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80083d2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80083d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083da:	d10a      	bne.n	80083f2 <MOT_goBlock_AccConstDec+0x402>
		LL_mDelay(100);			// 
 80083dc:	2064      	movs	r0, #100	; 0x64
 80083de:	f005 fa19 	bl	800d814 <LL_mDelay>
	 	CTRL_stop();				// 
 80083e2:	f7fd f903 	bl	80055ec <CTRL_stop>
		DCM_brakeMot( DCM_R );		// 
 80083e6:	2000      	movs	r0, #0
 80083e8:	f7fe ff96 	bl	8007318 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );		// 
 80083ec:	2001      	movs	r0, #1
 80083ee:	f7fe ff93 	bl	8007318 <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;			// 
 80083f2:	4a06      	ldr	r2, [pc, #24]	; (800840c <MOT_goBlock_AccConstDec+0x41c>)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 80083f8:	f7ff fad8 	bl	80079ac <GYRO_endErrChkAngle>
}
 80083fc:	bf00      	nop
 80083fe:	3738      	adds	r7, #56	; 0x38
 8008400:	46bd      	mov	sp, r7
 8008402:	bdb0      	pop	{r4, r5, r7, pc}
 8008404:	200002a0 	.word	0x200002a0
 8008408:	20000fac 	.word	0x20000fac
 800840c:	20000290 	.word	0x20000290

08008410 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
 8008416:	ed87 0a03 	vstr	s0, [r7, #12]
 800841a:	edc7 0a02 	vstr	s1, [r7, #8]
 800841e:	4603      	mov	r3, r0
 8008420:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[mm]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008422:	79fb      	ldrb	r3, [r7, #7]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d102      	bne.n	800842e <MOT_setData_ACC_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 8008428:	4b35      	ldr	r3, [pc, #212]	; (8008500 <MOT_setData_ACC_CONST_DEC+0xf0>)
 800842a:	617b      	str	r3, [r7, #20]
 800842c:	e001      	b.n	8008432 <MOT_setData_ACC_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800842e:	4b35      	ldr	r3, [pc, #212]	; (8008504 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8008430:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 8008432:	f7ff fdc4 	bl	8007fbe <MOT_getAcc1>
 8008436:	eef0 7a40 	vmov.f32	s15, s0
 800843a:	4b33      	ldr	r3, [pc, #204]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800843c:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 8008440:	f7ff fdc9 	bl	8007fd6 <MOT_getAcc3>
 8008444:	eef0 7a40 	vmov.f32	s15, s0
 8008448:	4b2f      	ldr	r3, [pc, #188]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800844a:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;								// 
 800844e:	4b2f      	ldr	r3, [pc, #188]	; (800850c <MOT_setData_ACC_CONST_DEC+0xfc>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a2d      	ldr	r2, [pc, #180]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008454:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotTrgtSpeed;								// 
 8008456:	4b2e      	ldr	r3, [pc, #184]	; (8008510 <MOT_setData_ACC_CONST_DEC+0x100>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a2b      	ldr	r2, [pc, #172]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800845c:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;									// 
 800845e:	4a2a      	ldr	r2, [pc, #168]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008464:	ed97 7a03 	vldr	s14, [r7, #12]
 8008468:	edd7 7a05 	vldr	s15, [r7, #20]
 800846c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008470:	4b25      	ldr	r3, [pc, #148]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 8008472:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 8008476:	4b26      	ldr	r3, [pc, #152]	; (8008510 <MOT_setData_ACC_CONST_DEC+0x100>)
 8008478:	ed93 7a00 	vldr	s14, [r3]
 800847c:	4b24      	ldr	r3, [pc, #144]	; (8008510 <MOT_setData_ACC_CONST_DEC+0x100>)
 800847e:	edd3 7a00 	vldr	s15, [r3]
 8008482:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008486:	4b21      	ldr	r3, [pc, #132]	; (800850c <MOT_setData_ACC_CONST_DEC+0xfc>)
 8008488:	edd3 6a00 	vldr	s13, [r3]
 800848c:	4b1f      	ldr	r3, [pc, #124]	; (800850c <MOT_setData_ACC_CONST_DEC+0xfc>)
 800848e:	edd3 7a00 	vldr	s15, [r3]
 8008492:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008496:	ee77 6a67 	vsub.f32	s13, s14, s15
 800849a:	4b1b      	ldr	r3, [pc, #108]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 800849c:	edd3 7a01 	vldr	s15, [r3, #4]
 80084a0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80084a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084a8:	4b17      	ldr	r3, [pc, #92]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084aa:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 3[mm]
 80084ae:	ed97 7a02 	vldr	s14, [r7, #8]
 80084b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80084b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80084ba:	4b15      	ldr	r3, [pc, #84]	; (8008510 <MOT_setData_ACC_CONST_DEC+0x100>)
 80084bc:	edd3 6a00 	vldr	s13, [r3]
 80084c0:	4b13      	ldr	r3, [pc, #76]	; (8008510 <MOT_setData_ACC_CONST_DEC+0x100>)
 80084c2:	edd3 7a00 	vldr	s15, [r3]
 80084c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084ca:	ee77 6a67 	vsub.f32	s13, s14, s15
 80084ce:	4b0e      	ldr	r3, [pc, #56]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80084d4:	eef1 7a67 	vneg.f32	s15, s15
 80084d8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80084dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084e0:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[mm]
 80084e4:	4b08      	ldr	r3, [pc, #32]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80084ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80084ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084f2:	4b05      	ldr	r3, [pc, #20]	; (8008508 <MOT_setData_ACC_CONST_DEC+0xf8>)
 80084f4:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 80084f8:	bf00      	nop
 80084fa:	3718      	adds	r7, #24
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	42b40000 	.word	0x42b40000
 8008504:	42fe8f5c 	.word	0x42fe8f5c
 8008508:	20000fac 	.word	0x20000fac
 800850c:	20000290 	.word	0x20000290
 8008510:	20000294 	.word	0x20000294

08008514 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008514:	b590      	push	{r4, r7, lr}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	ed87 0a03 	vstr	s0, [r7, #12]
 800851e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008522:	4603      	mov	r3, r0
 8008524:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[mm]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008526:	79fb      	ldrb	r3, [r7, #7]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d102      	bne.n	8008532 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 800852c:	4b5e      	ldr	r3, [pc, #376]	; (80086a8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x194>)
 800852e:	617b      	str	r3, [r7, #20]
 8008530:	e001      	b.n	8008536 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008532:	4b5e      	ldr	r3, [pc, #376]	; (80086ac <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x198>)
 8008534:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();								// 1[mm/s^2]
 8008536:	f7ff fd42 	bl	8007fbe <MOT_getAcc1>
 800853a:	eef0 7a40 	vmov.f32	s15, s0
 800853e:	4b5c      	ldr	r3, [pc, #368]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008540:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// 3[mm/s^2]
 8008544:	f7ff fd47 	bl	8007fd6 <MOT_getAcc3>
 8008548:	eef0 7a40 	vmov.f32	s15, s0
 800854c:	4b58      	ldr	r3, [pc, #352]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800854e:	edc3 7a02 	vstr	s15, [r3, #8]


	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008552:	ed97 7a03 	vldr	s14, [r7, #12]
 8008556:	edd7 7a05 	vldr	s15, [r7, #20]
 800855a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800855e:	4b54      	ldr	r3, [pc, #336]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008560:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;												// 
 8008564:	4b53      	ldr	r3, [pc, #332]	; (80086b4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a51      	ldr	r2, [pc, #324]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800856a:	60d3      	str	r3, [r2, #12]
	st_Info.f_last		= f_fin;													// 
 800856c:	4a50      	ldr	r2, [pc, #320]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	6153      	str	r3, [r2, #20]
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 8008572:	4b4f      	ldr	r3, [pc, #316]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008574:	edd3 7a02 	vldr	s15, [r3, #8]
 8008578:	eeb1 7a67 	vneg.f32	s14, s15
 800857c:	4b4c      	ldr	r3, [pc, #304]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800857e:	edd3 7a01 	vldr	s15, [r3, #4]
 8008582:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008586:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800858a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 800858e:	4b48      	ldr	r3, [pc, #288]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008590:	edd3 7a01 	vldr	s15, [r3, #4]
 8008594:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8008598:	4b45      	ldr	r3, [pc, #276]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800859a:	edd3 7a02 	vldr	s15, [r3, #8]
 800859e:	eef1 7a67 	vneg.f32	s15, s15
 80085a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80085a6:	4b42      	ldr	r3, [pc, #264]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085a8:	edd3 7a06 	vldr	s15, [r3, #24]
 80085ac:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80085b0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80085b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 80085b8:	4b3d      	ldr	r3, [pc, #244]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80085be:	eeb1 6a67 	vneg.f32	s12, s15
 80085c2:	4b3c      	ldr	r3, [pc, #240]	; (80086b4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 80085c4:	edd3 7a00 	vldr	s15, [r3]
 80085c8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80085cc:	4b39      	ldr	r3, [pc, #228]	; (80086b4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 80085ce:	edd3 7a00 	vldr	s15, [r3]
 80085d2:	ee66 7a27 	vmul.f32	s15, s12, s15
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 80085d6:	ee76 6aa7 	vadd.f32	s13, s13, s15
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 80085da:	4b35      	ldr	r3, [pc, #212]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 80085dc:	ed93 6a01 	vldr	s12, [r3, #4]
 80085e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80085e4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80085e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80085ec:	ee66 7a27 	vmul.f32	s15, s12, s15
 80085f0:	ee76 7ae7 	vsub.f32	s15, s13, s15
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 80085f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085f8:	ee17 0a90 	vmov	r0, s15
 80085fc:	f7f7 ffcc 	bl	8000598 <__aeabi_f2d>
 8008600:	4603      	mov	r3, r0
 8008602:	460c      	mov	r4, r1
 8008604:	ec44 3b10 	vmov	d0, r3, r4
 8008608:	f009 fcee 	bl	8011fe8 <sqrt>
 800860c:	ec54 3b10 	vmov	r3, r4, d0
 8008610:	4618      	mov	r0, r3
 8008612:	4621      	mov	r1, r4
 8008614:	f7f8 fb10 	bl	8000c38 <__aeabi_d2f>
 8008618:	4602      	mov	r2, r0
 800861a:	4b25      	ldr	r3, [pc, #148]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800861c:	611a      	str	r2, [r3, #16]

	st_Info.f_l1		= ( st_Info.f_trgt * st_Info.f_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 800861e:	4b24      	ldr	r3, [pc, #144]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008620:	ed93 7a04 	vldr	s14, [r3, #16]
 8008624:	4b22      	ldr	r3, [pc, #136]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008626:	edd3 7a04 	vldr	s15, [r3, #16]
 800862a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800862e:	4b21      	ldr	r3, [pc, #132]	; (80086b4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008630:	edd3 6a00 	vldr	s13, [r3]
 8008634:	4b1f      	ldr	r3, [pc, #124]	; (80086b4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1a0>)
 8008636:	edd3 7a00 	vldr	s15, [r3]
 800863a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800863e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008642:	4b1b      	ldr	r3, [pc, #108]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008644:	edd3 7a01 	vldr	s15, [r3, #4]
 8008648:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800864c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008650:	4b17      	ldr	r3, [pc, #92]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008652:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - st_Info.f_trgt * st_Info.f_trgt ) / ( ( st_Info.f_acc3  * -1 ) * 2 );			// 3[mm]
 8008656:	ed97 7a02 	vldr	s14, [r7, #8]
 800865a:	edd7 7a02 	vldr	s15, [r7, #8]
 800865e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008662:	4b13      	ldr	r3, [pc, #76]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008664:	edd3 6a04 	vldr	s13, [r3, #16]
 8008668:	4b11      	ldr	r3, [pc, #68]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800866a:	edd3 7a04 	vldr	s15, [r3, #16]
 800866e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008672:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008676:	4b0e      	ldr	r3, [pc, #56]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 8008678:	edd3 7a02 	vldr	s15, [r3, #8]
 800867c:	eef1 7a67 	vneg.f32	s15, s15
 8008680:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008688:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[mm]
 800868c:	4b08      	ldr	r3, [pc, #32]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800868e:	ed93 7a06 	vldr	s14, [r3, #24]
 8008692:	edd7 7a04 	vldr	s15, [r7, #16]
 8008696:	ee77 7a67 	vsub.f32	s15, s14, s15
 800869a:	4b05      	ldr	r3, [pc, #20]	; (80086b0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x19c>)
 800869c:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 80086a0:	bf00      	nop
 80086a2:	371c      	adds	r7, #28
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd90      	pop	{r4, r7, pc}
 80086a8:	42b40000 	.word	0x42b40000
 80086ac:	42fe8f5c 	.word	0x42fe8f5c
 80086b0:	20000fac 	.word	0x20000fac
 80086b4:	20000290 	.word	0x20000290

080086b8 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b086      	sub	sp, #24
 80086bc:	af00      	add	r7, sp, #0
 80086be:	ed87 0a03 	vstr	s0, [r7, #12]
 80086c2:	edc7 0a02 	vstr	s1, [r7, #8]
 80086c6:	4603      	mov	r3, r0
 80086c8:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80086ca:	79fb      	ldrb	r3, [r7, #7]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d102      	bne.n	80086d6 <MOT_setData_MOT_ACC_CONST+0x1e>
		f_1blockDist = BLOCK;
 80086d0:	4b22      	ldr	r3, [pc, #136]	; (800875c <MOT_setData_MOT_ACC_CONST+0xa4>)
 80086d2:	617b      	str	r3, [r7, #20]
 80086d4:	e001      	b.n	80086da <MOT_setData_MOT_ACC_CONST+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 80086d6:	4b22      	ldr	r3, [pc, #136]	; (8008760 <MOT_setData_MOT_ACC_CONST+0xa8>)
 80086d8:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= MOT_getAcc1();													// 1[mm/s^2]
 80086da:	f7ff fc70 	bl	8007fbe <MOT_getAcc1>
 80086de:	eef0 7a40 	vmov.f32	s15, s0
 80086e2:	4b20      	ldr	r3, [pc, #128]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 80086e4:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 80086e8:	4b1e      	ldr	r3, [pc, #120]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 80086f0:	4b1d      	ldr	r3, [pc, #116]	; (8008768 <MOT_setData_MOT_ACC_CONST+0xb0>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a1b      	ldr	r2, [pc, #108]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 80086f6:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 80086f8:	4a1a      	ldr	r2, [pc, #104]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 80086fe:	4b19      	ldr	r3, [pc, #100]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008700:	f04f 0200 	mov.w	r2, #0
 8008704:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 8008706:	ed97 7a03 	vldr	s14, [r7, #12]
 800870a:	edd7 7a05 	vldr	s15, [r7, #20]
 800870e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008712:	4b14      	ldr	r3, [pc, #80]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008714:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 8008718:	ed97 7a02 	vldr	s14, [r7, #8]
 800871c:	edd7 7a02 	vldr	s15, [r7, #8]
 8008720:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008724:	4b10      	ldr	r3, [pc, #64]	; (8008768 <MOT_setData_MOT_ACC_CONST+0xb0>)
 8008726:	edd3 6a00 	vldr	s13, [r3]
 800872a:	4b0f      	ldr	r3, [pc, #60]	; (8008768 <MOT_setData_MOT_ACC_CONST+0xb0>)
 800872c:	edd3 7a00 	vldr	s15, [r3]
 8008730:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008734:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008738:	4b0a      	ldr	r3, [pc, #40]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 800873a:	edd3 7a01 	vldr	s15, [r3, #4]
 800873e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008742:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008746:	4b07      	ldr	r3, [pc, #28]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008748:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[mm]
 800874c:	4b05      	ldr	r3, [pc, #20]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 800874e:	699b      	ldr	r3, [r3, #24]
 8008750:	4a04      	ldr	r2, [pc, #16]	; (8008764 <MOT_setData_MOT_ACC_CONST+0xac>)
 8008752:	6213      	str	r3, [r2, #32]
}
 8008754:	bf00      	nop
 8008756:	3718      	adds	r7, #24
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}
 800875c:	42b40000 	.word	0x42b40000
 8008760:	42fe8f5c 	.word	0x42fe8f5c
 8008764:	20000fac 	.word	0x20000fac
 8008768:	20000290 	.word	0x20000290

0800876c <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800876c:	b480      	push	{r7}
 800876e:	b087      	sub	sp, #28
 8008770:	af00      	add	r7, sp, #0
 8008772:	ed87 0a03 	vstr	s0, [r7, #12]
 8008776:	edc7 0a02 	vstr	s1, [r7, #8]
 800877a:	4603      	mov	r3, r0
 800877c:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800877e:	79fb      	ldrb	r3, [r7, #7]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d102      	bne.n	800878a <MOT_setData_MOT_ACC_CONST_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 8008784:	4b2f      	ldr	r3, [pc, #188]	; (8008844 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xd8>)
 8008786:	617b      	str	r3, [r7, #20]
 8008788:	e001      	b.n	800878e <MOT_setData_MOT_ACC_CONST_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800878a:	4b2f      	ldr	r3, [pc, #188]	; (8008848 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xdc>)
 800878c:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 800878e:	4b2f      	ldr	r3, [pc, #188]	; (800884c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a2f      	ldr	r2, [pc, #188]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008794:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 8008796:	4a2e      	ldr	r2, [pc, #184]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 800879c:	4b2c      	ldr	r3, [pc, #176]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 800879e:	f04f 0200 	mov.w	r2, #0
 80087a2:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 80087a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80087a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80087ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087b0:	4b27      	ldr	r3, [pc, #156]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087b2:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f );	// 1[mm/s^2]
 80087b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80087ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80087be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087c2:	4b22      	ldr	r3, [pc, #136]	; (800884c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 80087c4:	edd3 6a00 	vldr	s13, [r3]
 80087c8:	4b20      	ldr	r3, [pc, #128]	; (800884c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 80087ca:	edd3 7a00 	vldr	s15, [r3]
 80087ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80087d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80087d6:	4b1e      	ldr	r3, [pc, #120]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087d8:	edd3 7a06 	vldr	s15, [r3, #24]
 80087dc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80087e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80087e4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80087e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087ec:	4b18      	ldr	r3, [pc, #96]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087ee:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// 3[mm/s^2]()
 80087f2:	4b17      	ldr	r3, [pc, #92]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 80087f4:	f04f 0200 	mov.w	r2, #0
 80087f8:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[mm]
 80087fa:	ed97 7a02 	vldr	s14, [r7, #8]
 80087fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8008802:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008806:	4b11      	ldr	r3, [pc, #68]	; (800884c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 8008808:	edd3 6a00 	vldr	s13, [r3]
 800880c:	4b0f      	ldr	r3, [pc, #60]	; (800884c <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe0>)
 800880e:	edd3 7a00 	vldr	s15, [r3]
 8008812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008816:	ee77 6a67 	vsub.f32	s13, s14, s15
 800881a:	4b0d      	ldr	r3, [pc, #52]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 800881c:	edd3 7a01 	vldr	s15, [r3, #4]
 8008820:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008824:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008828:	4b09      	ldr	r3, [pc, #36]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 800882a:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[mm]
 800882e:	4b08      	ldr	r3, [pc, #32]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008830:	699b      	ldr	r3, [r3, #24]
 8008832:	4a07      	ldr	r2, [pc, #28]	; (8008850 <MOT_setData_MOT_ACC_CONST_CUSTOM+0xe4>)
 8008834:	6213      	str	r3, [r2, #32]
}
 8008836:	bf00      	nop
 8008838:	371c      	adds	r7, #28
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	42b40000 	.word	0x42b40000
 8008848:	42fe8f5c 	.word	0x42fe8f5c
 800884c:	20000290 	.word	0x20000290
 8008850:	20000fac 	.word	0x20000fac

08008854 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b086      	sub	sp, #24
 8008858:	af00      	add	r7, sp, #0
 800885a:	ed87 0a03 	vstr	s0, [r7, #12]
 800885e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008862:	4603      	mov	r3, r0
 8008864:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008866:	79fb      	ldrb	r3, [r7, #7]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d102      	bne.n	8008872 <MOT_setData_MOT_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 800886c:	4b25      	ldr	r3, [pc, #148]	; (8008904 <MOT_setData_MOT_CONST_DEC+0xb0>)
 800886e:	617b      	str	r3, [r7, #20]
 8008870:	e001      	b.n	8008876 <MOT_setData_MOT_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008872:	4b25      	ldr	r3, [pc, #148]	; (8008908 <MOT_setData_MOT_CONST_DEC+0xb4>)
 8008874:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 8008876:	4b25      	ldr	r3, [pc, #148]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008878:	f04f 0200 	mov.w	r2, #0
 800887c:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();													// 3[mm/s^2]
 800887e:	f7ff fbaa 	bl	8007fd6 <MOT_getAcc3>
 8008882:	eef0 7a40 	vmov.f32	s15, s0
 8008886:	4b21      	ldr	r3, [pc, #132]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008888:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 800888c:	4b20      	ldr	r3, [pc, #128]	; (8008910 <MOT_setData_MOT_CONST_DEC+0xbc>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a1e      	ldr	r2, [pc, #120]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 8008892:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;													// 
 8008894:	4b1e      	ldr	r3, [pc, #120]	; (8008910 <MOT_setData_MOT_CONST_DEC+0xbc>)
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a1c      	ldr	r2, [pc, #112]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 800889a:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// ()
 800889c:	4a1b      	ldr	r2, [pc, #108]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [mm]
 80088a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80088a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80088aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088ae:	4b17      	ldr	r3, [pc, #92]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088b0:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= 0;																// 1[mm]
 80088b4:	4b15      	ldr	r3, [pc, #84]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088b6:	f04f 0200 	mov.w	r2, #0
 80088ba:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[mm]
 80088bc:	4b13      	ldr	r3, [pc, #76]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088be:	ed93 7a06 	vldr	s14, [r3, #24]
 80088c2:	edd7 6a02 	vldr	s13, [r7, #8]
 80088c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80088ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80088ce:	4b10      	ldr	r3, [pc, #64]	; (8008910 <MOT_setData_MOT_CONST_DEC+0xbc>)
 80088d0:	ed93 6a00 	vldr	s12, [r3]
 80088d4:	4b0e      	ldr	r3, [pc, #56]	; (8008910 <MOT_setData_MOT_CONST_DEC+0xbc>)
 80088d6:	edd3 7a00 	vldr	s15, [r3]
 80088da:	ee66 7a27 	vmul.f32	s15, s12, s15
 80088de:	ee36 6ae7 	vsub.f32	s12, s13, s15
 80088e2:	4b0a      	ldr	r3, [pc, #40]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80088e8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80088ec:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80088f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088f4:	4b05      	ldr	r3, [pc, #20]	; (800890c <MOT_setData_MOT_CONST_DEC+0xb8>)
 80088f6:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80088fa:	bf00      	nop
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
 8008902:	bf00      	nop
 8008904:	42b40000 	.word	0x42b40000
 8008908:	42fe8f5c 	.word	0x42fe8f5c
 800890c:	20000fac 	.word	0x20000fac
 8008910:	20000290 	.word	0x20000290

08008914 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008914:	b480      	push	{r7}
 8008916:	b087      	sub	sp, #28
 8008918:	af00      	add	r7, sp, #0
 800891a:	ed87 0a03 	vstr	s0, [r7, #12]
 800891e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008922:	4603      	mov	r3, r0
 8008924:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008926:	79fb      	ldrb	r3, [r7, #7]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d102      	bne.n	8008932 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 800892c:	4b32      	ldr	r3, [pc, #200]	; (80089f8 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xe4>)
 800892e:	617b      	str	r3, [r7, #20]
 8008930:	e001      	b.n	8008936 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8008932:	4b32      	ldr	r3, [pc, #200]	; (80089fc <MOT_setData_MOT_CONST_DEC_CUSTOM+0xe8>)
 8008934:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;									// 
 8008936:	4b32      	ldr	r3, [pc, #200]	; (8008a00 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a32      	ldr	r2, [pc, #200]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 800893c:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;									// 
 800893e:	4b30      	ldr	r3, [pc, #192]	; (8008a00 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a30      	ldr	r2, [pc, #192]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008944:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// 
 8008946:	4a2f      	ldr	r2, [pc, #188]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;									// [mm]
 800894c:	ed97 7a03 	vldr	s14, [r7, #12]
 8008950:	edd7 7a05 	vldr	s15, [r7, #20]
 8008954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008958:	4b2a      	ldr	r3, [pc, #168]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 800895a:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_acc1 		= 0;																// 1[mm/s^2]()
 800895e:	4b29      	ldr	r3, [pc, #164]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008960:	f04f 0200 	mov.w	r2, #0
 8008964:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f ) * -1;	// 3[mm/s^2]
 8008966:	ed97 7a02 	vldr	s14, [r7, #8]
 800896a:	edd7 7a02 	vldr	s15, [r7, #8]
 800896e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008972:	4b23      	ldr	r3, [pc, #140]	; (8008a00 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 8008974:	edd3 6a00 	vldr	s13, [r3]
 8008978:	4b21      	ldr	r3, [pc, #132]	; (8008a00 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 800897a:	edd3 7a00 	vldr	s15, [r3]
 800897e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008982:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008986:	4b1f      	ldr	r3, [pc, #124]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 8008988:	edd3 7a06 	vldr	s15, [r3, #24]
 800898c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008990:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008994:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8008998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800899c:	eef1 7a67 	vneg.f32	s15, s15
 80089a0:	4b18      	ldr	r3, [pc, #96]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089a2:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_l1		= 0;																// 1[mm]
 80089a6:	4b17      	ldr	r3, [pc, #92]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089a8:	f04f 0200 	mov.w	r2, #0
 80089ac:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[mm]
 80089ae:	4b15      	ldr	r3, [pc, #84]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089b0:	ed93 7a06 	vldr	s14, [r3, #24]
 80089b4:	edd7 6a02 	vldr	s13, [r7, #8]
 80089b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80089bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80089c0:	4b0f      	ldr	r3, [pc, #60]	; (8008a00 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 80089c2:	ed93 6a00 	vldr	s12, [r3]
 80089c6:	4b0e      	ldr	r3, [pc, #56]	; (8008a00 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xec>)
 80089c8:	edd3 7a00 	vldr	s15, [r3]
 80089cc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80089d0:	ee36 6ae7 	vsub.f32	s12, s13, s15
 80089d4:	4b0b      	ldr	r3, [pc, #44]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80089da:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80089de:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80089e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089e6:	4b07      	ldr	r3, [pc, #28]	; (8008a04 <MOT_setData_MOT_CONST_DEC_CUSTOM+0xf0>)
 80089e8:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80089ec:	bf00      	nop
 80089ee:	371c      	adds	r7, #28
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr
 80089f8:	42b40000 	.word	0x42b40000
 80089fc:	42fe8f5c 	.word	0x42fe8f5c
 8008a00:	20000290 	.word	0x20000290
 8008a04:	20000fac 	.word	0x20000fac

08008a08 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b08e      	sub	sp, #56	; 0x38
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	ed87 0a03 	vstr	s0, [r7, #12]
 8008a12:	edc7 0a02 	vstr	s1, [r7, #8]
 8008a16:	4603      	mov	r3, r0
 8008a18:	71fb      	strb	r3, [r7, #7]
	float f_l1;							//
	float f_l3;							//
	float f_total;							// [mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8008a1a:	79fb      	ldrb	r3, [r7, #7]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d108      	bne.n	8008a32 <MOT_getStType+0x2a>
		f_total	= f_num * BLOCK;
 8008a20:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a24:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8008c24 <MOT_getStType+0x21c>
 8008a28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a2c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8008a30:	e007      	b.n	8008a42 <MOT_getStType+0x3a>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 8008a32:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a36:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8008c28 <MOT_getStType+0x220>
 8008a3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a3e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34


	/* ================ */
	/*    */
	/* ================ */
	f_v1Div		= f_fin - f_MotNowSpeed;
 8008a42:	4b7a      	ldr	r3, [pc, #488]	; (8008c2c <MOT_getStType+0x224>)
 8008a44:	edd3 7a00 	vldr	s15, [r3]
 8008a48:	ed97 7a02 	vldr	s14, [r7, #8]
 8008a4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a50:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_acc1		= MOT_getAcc1();				// 1[mm/s^2]
 8008a54:	f7ff fab3 	bl	8007fbe <MOT_getAcc1>
 8008a58:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	f_t1		= f_v1Div / f_acc1;
 8008a5c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008a60:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a68:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;
 8008a6c:	4b6f      	ldr	r3, [pc, #444]	; (8008c2c <MOT_getStType+0x224>)
 8008a6e:	ed93 7a00 	vldr	s14, [r3]
 8008a72:	edd7 7a02 	vldr	s15, [r7, #8]
 8008a76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a7a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a82:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a8a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	/*  */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 8008a8e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008a92:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8008a96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a9a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008a9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aa6:	d810      	bhi.n	8008aca <MOT_getStType+0xc2>

		/*  */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 8008aa8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008aac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008ab0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ab4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008ab8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ac0:	d501      	bpl.n	8008ac6 <MOT_getStType+0xbe>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4
 8008ac2:	2304      	movs	r3, #4
 8008ac4:	e0a9      	b.n	8008c1a <MOT_getStType+0x212>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e0a7      	b.n	8008c1a <MOT_getStType+0x212>
	}

	/* ================ */
	/*    */
	/* ================ */
	f_v3Div		= f_fin - f_MotNowSpeed;
 8008aca:	4b58      	ldr	r3, [pc, #352]	; (8008c2c <MOT_getStType+0x224>)
 8008acc:	edd3 7a00 	vldr	s15, [r3]
 8008ad0:	ed97 7a02 	vldr	s14, [r7, #8]
 8008ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008ad8:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();				// 3[mm/s^2]
 8008adc:	f7ff fa7b 	bl	8007fd6 <MOT_getAcc3>
 8008ae0:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= f_v3Div / ( f_acc3 * -1 );
 8008ae4:	edd7 7a07 	vldr	s15, [r7, #28]
 8008ae8:	eeb1 7a67 	vneg.f32	s14, s15
 8008aec:	edd7 6a08 	vldr	s13, [r7, #32]
 8008af0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008af4:	edc7 7a06 	vstr	s15, [r7, #24]

	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;
 8008af8:	4b4c      	ldr	r3, [pc, #304]	; (8008c2c <MOT_getStType+0x224>)
 8008afa:	ed93 7a00 	vldr	s14, [r3]
 8008afe:	edd7 7a02 	vldr	s15, [r7, #8]
 8008b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008b0e:	ed97 7a06 	vldr	s14, [r7, #24]
 8008b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b16:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 8008b1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b1e:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 8008b22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b26:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b32:	d810      	bhi.n	8008b56 <MOT_getStType+0x14e>

		/*  */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 8008b34:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b38:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008b3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b40:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008b44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b4c:	d501      	bpl.n	8008b52 <MOT_getStType+0x14a>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6
 8008b4e:	2306      	movs	r3, #6
 8008b50:	e063      	b.n	8008c1a <MOT_getStType+0x212>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5
 8008b52:	2305      	movs	r3, #5
 8008b54:	e061      	b.n	8008c1a <MOT_getStType+0x212>
	}

	/* ========== */
	/*    */
	/* ========== */
	f_v1Div		= f_MotTrgtSpeed - f_MotNowSpeed;					// 
 8008b56:	4b36      	ldr	r3, [pc, #216]	; (8008c30 <MOT_getStType+0x228>)
 8008b58:	ed93 7a00 	vldr	s14, [r3]
 8008b5c:	4b33      	ldr	r3, [pc, #204]	; (8008c2c <MOT_getStType+0x224>)
 8008b5e:	edd3 7a00 	vldr	s15, [r3]
 8008b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b66:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_t1		= f_v1Div / f_acc1;
 8008b6a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8008b6e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008b72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b76:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_l1		= ( f_MotNowSpeed + f_MotTrgtSpeed ) * 0.5f * f_t1;
 8008b7a:	4b2c      	ldr	r3, [pc, #176]	; (8008c2c <MOT_getStType+0x224>)
 8008b7c:	ed93 7a00 	vldr	s14, [r3]
 8008b80:	4b2b      	ldr	r3, [pc, #172]	; (8008c30 <MOT_getStType+0x228>)
 8008b82:	edd3 7a00 	vldr	s15, [r3]
 8008b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b8a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008b92:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b9a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	f_v3Div		= f_fin - f_MotTrgtSpeed;							// 
 8008b9e:	4b24      	ldr	r3, [pc, #144]	; (8008c30 <MOT_getStType+0x228>)
 8008ba0:	edd3 7a00 	vldr	s15, [r3]
 8008ba4:	ed97 7a02 	vldr	s14, [r7, #8]
 8008ba8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008bac:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();									// 3[mm/s^2]
 8008bb0:	f7ff fa11 	bl	8007fd6 <MOT_getAcc3>
 8008bb4:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// 
 8008bb8:	edd7 7a08 	vldr	s15, [r7, #32]
 8008bbc:	eef1 6a67 	vneg.f32	s13, s15
 8008bc0:	ed97 7a07 	vldr	s14, [r7, #28]
 8008bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bc8:	edc7 7a06 	vstr	s15, [r7, #24]
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
 8008bcc:	4b18      	ldr	r3, [pc, #96]	; (8008c30 <MOT_getStType+0x228>)
 8008bce:	ed93 7a00 	vldr	s14, [r3]
 8008bd2:	edd7 7a02 	vldr	s15, [r7, #8]
 8008bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bda:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008be2:	ed97 7a06 	vldr	s14, [r7, #24]
 8008be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bea:	edc7 7a05 	vstr	s15, [r7, #20]

	/*  */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 8008bee:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008bf2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008bf6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008bfa:	edd7 7a05 	vldr	s15, [r7, #20]
 8008bfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c02:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008c06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c12:	db01      	blt.n	8008c18 <MOT_getStType+0x210>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1
 8008c14:	2301      	movs	r3, #1
 8008c16:	e000      	b.n	8008c1a <MOT_getStType+0x212>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2
 8008c18:	2302      	movs	r3, #2
	}
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3738      	adds	r7, #56	; 0x38
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	42b40000 	.word	0x42b40000
 8008c28:	42fe8f5c 	.word	0x42fe8f5c
 8008c2c:	20000290 	.word	0x20000290
 8008c30:	20000294 	.word	0x20000294

08008c34 <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b086      	sub	sp, #24
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	ed87 0a03 	vstr	s0, [r7, #12]
 8008c3e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008c42:	4603      	mov	r3, r0
 8008c44:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// 
 8008c46:	79fb      	ldrb	r3, [r7, #7]
 8008c48:	4618      	mov	r0, r3
 8008c4a:	edd7 0a02 	vldr	s1, [r7, #8]
 8008c4e:	ed97 0a03 	vldr	s0, [r7, #12]
 8008c52:	f7ff fed9 	bl	8008a08 <MOT_getStType>
 8008c56:	4603      	mov	r3, r0
 8008c58:	75fb      	strb	r3, [r7, #23]

	/*  */
	switch( en_type ){
 8008c5a:	7dfb      	ldrb	r3, [r7, #23]
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	2b05      	cmp	r3, #5
 8008c60:	d873      	bhi.n	8008d4a <MOT_go_FinSpeed+0x116>
 8008c62:	a201      	add	r2, pc, #4	; (adr r2, 8008c68 <MOT_go_FinSpeed+0x34>)
 8008c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c68:	08008c81 	.word	0x08008c81
 8008c6c:	08008ca3 	.word	0x08008ca3
 8008c70:	08008cc5 	.word	0x08008cc5
 8008c74:	08008ce7 	.word	0x08008ce7
 8008c78:	08008d07 	.word	0x08008d07
 8008c7c:	08008d29 	.word	0x08008d29

		case MOT_ACC_CONST_DEC:				// [01] 
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// 
 8008c80:	79fb      	ldrb	r3, [r7, #7]
 8008c82:	4618      	mov	r0, r3
 8008c84:	edd7 0a02 	vldr	s1, [r7, #8]
 8008c88:	ed97 0a03 	vldr	s0, [r7, #12]
 8008c8c:	f7ff fbc0 	bl	8008410 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008c90:	79fa      	ldrb	r2, [r7, #7]
 8008c92:	7dfb      	ldrb	r3, [r7, #23]
 8008c94:	4611      	mov	r1, r2
 8008c96:	4618      	mov	r0, r3
 8008c98:	ed97 0a02 	vldr	s0, [r7, #8]
 8008c9c:	f7ff f9a8 	bl	8007ff0 <MOT_goBlock_AccConstDec>
			break;
 8008ca0:	e054      	b.n	8008d4c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] 
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// 
 8008ca2:	79fb      	ldrb	r3, [r7, #7]
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	edd7 0a02 	vldr	s1, [r7, #8]
 8008caa:	ed97 0a03 	vldr	s0, [r7, #12]
 8008cae:	f7ff fc31 	bl	8008514 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008cb2:	79fa      	ldrb	r2, [r7, #7]
 8008cb4:	7dfb      	ldrb	r3, [r7, #23]
 8008cb6:	4611      	mov	r1, r2
 8008cb8:	4618      	mov	r0, r3
 8008cba:	ed97 0a02 	vldr	s0, [r7, #8]
 8008cbe:	f7ff f997 	bl	8007ff0 <MOT_goBlock_AccConstDec>
			break;
 8008cc2:	e043      	b.n	8008d4c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] 
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// 
 8008cc4:	79fb      	ldrb	r3, [r7, #7]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	edd7 0a02 	vldr	s1, [r7, #8]
 8008ccc:	ed97 0a03 	vldr	s0, [r7, #12]
 8008cd0:	f7ff fcf2 	bl	80086b8 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008cd4:	79fa      	ldrb	r2, [r7, #7]
 8008cd6:	7dfb      	ldrb	r3, [r7, #23]
 8008cd8:	4611      	mov	r1, r2
 8008cda:	4618      	mov	r0, r3
 8008cdc:	ed97 0a02 	vldr	s0, [r7, #8]
 8008ce0:	f7ff f986 	bl	8007ff0 <MOT_goBlock_AccConstDec>
			break;
 8008ce4:	e032      	b.n	8008d4c <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] 
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// 
 8008ce6:	79fb      	ldrb	r3, [r7, #7]
 8008ce8:	4618      	mov	r0, r3
 8008cea:	edd7 0a02 	vldr	s1, [r7, #8]
 8008cee:	ed97 0a03 	vldr	s0, [r7, #12]
 8008cf2:	f7ff fd3b 	bl	800876c <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// 
 8008cf6:	7dfb      	ldrb	r3, [r7, #23]
 8008cf8:	2100      	movs	r1, #0
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d00:	f7ff f976 	bl	8007ff0 <MOT_goBlock_AccConstDec>
			break;
 8008d04:	e022      	b.n	8008d4c <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] 
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// 
 8008d06:	79fb      	ldrb	r3, [r7, #7]
 8008d08:	4618      	mov	r0, r3
 8008d0a:	edd7 0a02 	vldr	s1, [r7, #8]
 8008d0e:	ed97 0a03 	vldr	s0, [r7, #12]
 8008d12:	f7ff fd9f 	bl	8008854 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008d16:	79fa      	ldrb	r2, [r7, #7]
 8008d18:	7dfb      	ldrb	r3, [r7, #23]
 8008d1a:	4611      	mov	r1, r2
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d22:	f7ff f965 	bl	8007ff0 <MOT_goBlock_AccConstDec>
			break;
 8008d26:	e011      	b.n	8008d4c <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] 
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// 
 8008d28:	79fb      	ldrb	r3, [r7, #7]
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	edd7 0a02 	vldr	s1, [r7, #8]
 8008d30:	ed97 0a03 	vldr	s0, [r7, #12]
 8008d34:	f7ff fdee 	bl	8008914 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 8008d38:	79fa      	ldrb	r2, [r7, #7]
 8008d3a:	7dfb      	ldrb	r3, [r7, #23]
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	4618      	mov	r0, r3
 8008d40:	ed97 0a02 	vldr	s0, [r7, #8]
 8008d44:	f7ff f954 	bl	8007ff0 <MOT_goBlock_AccConstDec>
			break;
 8008d48:	e000      	b.n	8008d4c <MOT_go_FinSpeed+0x118>

		default:
			break;
 8008d4a:	bf00      	nop
	}

}
 8008d4c:	bf00      	nop
 8008d4e:	3718      	adds	r7, #24
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b082      	sub	sp, #8
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	ed87 0a01 	vstr	s0, [r7, #4]
 8008d5e:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 8008d62:	2000      	movs	r0, #0
 8008d64:	edd7 0a00 	vldr	s1, [r7]
 8008d68:	ed97 0a01 	vldr	s0, [r7, #4]
 8008d6c:	f7ff ff62 	bl	8008c34 <MOT_go_FinSpeed>
}
 8008d70:	bf00      	nop
 8008d72:	3708      	adds	r7, #8
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <MOT_goBlock_Const>:
{
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
}

void MOT_goBlock_Const(float f_num)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b0a0      	sub	sp, #128	; 0x80
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 8008d82:	f7fe fe01 	bl	8007988 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_dist		= f_num * BLOCK;													// [mm]
 8008d86:	edd7 7a01 	vldr	s15, [r7, #4]
 8008d8a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8008e38 <MOT_goBlock_Const+0xc0>
 8008d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008d92:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24


	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_CONST;
 8008d96:	2301      	movs	r3, #1
 8008d98:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	st_data.f_acc			= 0;					// 
 8008d9c:	f04f 0300 	mov.w	r3, #0
 8008da0:	65bb      	str	r3, [r7, #88]	; 0x58
	st_data.f_now			= f_MotNowSpeed;			// 
 8008da2:	4b26      	ldr	r3, [pc, #152]	; (8008e3c <MOT_goBlock_Const+0xc4>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	65fb      	str	r3, [r7, #92]	; 0x5c
	st_data.f_trgt			= f_MotNowSpeed;			// 
 8008da8:	4b24      	ldr	r3, [pc, #144]	; (8008e3c <MOT_goBlock_Const+0xc4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	663b      	str	r3, [r7, #96]	; 0x60
	st_data.f_nowDist		= 0;				// 
 8008dae:	f04f 0300 	mov.w	r3, #0
 8008db2:	667b      	str	r3, [r7, #100]	; 0x64
	st_data.f_dist			= st_info.f_dist;			// 
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	66bb      	str	r3, [r7, #104]	; 0x68
	st_data.f_accAngleS		= 0;					// 
 8008db8:	f04f 0300 	mov.w	r3, #0
 8008dbc:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_data.f_nowAngleS		= 0;					// 
 8008dbe:	f04f 0300 	mov.w	r3, #0
 8008dc2:	673b      	str	r3, [r7, #112]	; 0x70
	st_data.f_trgtAngleS		= 0;					// 
 8008dc4:	f04f 0300 	mov.w	r3, #0
 8008dc8:	677b      	str	r3, [r7, #116]	; 0x74
	st_data.f_nowAngle		= 0;					// 
 8008dca:	f04f 0300 	mov.w	r3, #0
 8008dce:	67bb      	str	r3, [r7, #120]	; 0x78
	st_data.f_angle			= 0;					// 
 8008dd0:	f04f 0300 	mov.w	r3, #0
 8008dd4:	67fb      	str	r3, [r7, #124]	; 0x7c
	st_data.f_time 			= 0;					//  [sec]  
 8008dd6:	f04f 0300 	mov.w	r3, #0
 8008dda:	657b      	str	r3, [r7, #84]	; 0x54
	CTRL_clrData();										// 
 8008ddc:	f7fc fc16 	bl	800560c <CTRL_clrData>
	CTRL_setData( &st_data );						// 
 8008de0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8008de4:	4618      	mov	r0, r3
 8008de6:	f7fc fc8d 	bl	8005704 <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 8008dea:	4b14      	ldr	r3, [pc, #80]	; (8008e3c <MOT_goBlock_Const+0xc4>)
 8008dec:	edd3 7a00 	vldr	s15, [r3]
 8008df0:	eeb0 0a67 	vmov.f32	s0, s15
 8008df4:	f7fc fb90 	bl	8005518 <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_dist ){				// 
 8008df8:	e00d      	b.n	8008e16 <MOT_goBlock_Const+0x9e>
		if( SYS_isOutOfCtrl() == TRUE ){
 8008dfa:	f7fe fa57 	bl	80072ac <SYS_isOutOfCtrl>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d008      	beq.n	8008e16 <MOT_goBlock_Const+0x9e>
				CTRL_stop();
 8008e04:	f7fc fbf2 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8008e08:	2000      	movs	r0, #0
 8008e0a:	f7fe fa85 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8008e0e:	2001      	movs	r0, #1
 8008e10:	f7fe fa82 	bl	8007318 <DCM_brakeMot>
				break;
 8008e14:	e00a      	b.n	8008e2c <MOT_goBlock_Const+0xb4>
	while( Get_NowDist() < st_info.f_dist ){				// 
 8008e16:	f7fc fb71 	bl	80054fc <Get_NowDist>
 8008e1a:	eeb0 7a40 	vmov.f32	s14, s0
 8008e1e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8008e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e2a:	d4e6      	bmi.n	8008dfa <MOT_goBlock_Const+0x82>
			}				// 
	}

	GYRO_endErrChkAngle();
 8008e2c:	f7fe fdbe 	bl	80079ac <GYRO_endErrChkAngle>
}
 8008e30:	bf00      	nop
 8008e32:	3780      	adds	r7, #128	; 0x80
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	42b40000 	.word	0x42b40000
 8008e3c:	20000290 	.word	0x20000290

08008e40 <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_accAngle;
 8008e44:	2016      	movs	r0, #22
 8008e46:	f7f9 fc5f 	bl	8002708 <PARAM_getSpeed>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	ee07 3a90 	vmov	s15, r3
}
 8008e52:	eeb0 0a67 	vmov.f32	s0, s15
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_decAngle;
 8008e5c:	2016      	movs	r0, #22
 8008e5e:	f7f9 fc53 	bl	8002708 <PARAM_getSpeed>
 8008e62:	4603      	mov	r3, r0
 8008e64:	68db      	ldr	r3, [r3, #12]
 8008e66:	ee07 3a90 	vmov	s15, r3
}
 8008e6a:	eeb0 0a67 	vmov.f32	s0, s15
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	ed2d 8b02 	vpush	{d8}
 8008e76:	b0a2      	sub	sp, #136	; 0x88
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	71fb      	strb	r3, [r7, #7]
//	float		f_angle2 = A2_MIN;	//2[rad]
	float		f_angle1;	//1[rad]
	float		f_angle3;	//3[rad]
	float		us_trgtAngleS;	//[rad/s]

	us_trgtAngleS = 500;
 8008e7e:	4bb3      	ldr	r3, [pc, #716]	; (800914c <MOT_turn+0x2dc>)
 8008e80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_accAngleS1= MOT_getAccAngle1();												// 1[rad/s^2]
 8008e84:	f7ff ffdc 	bl	8008e40 <MOT_getAccAngle1>
 8008e88:	eef0 7a40 	vmov.f32	s15, s0
 8008e8c:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	st_info.f_accAngleS3= MOT_getAccAngle3();												// 3[rad/s^2]
 8008e90:	f7ff ffe2 	bl	8008e58 <MOT_getAccAngle3>
 8008e94:	eef0 7a40 	vmov.f32	s15, s0
 8008e98:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	/*  */
	st_info.f_nowAngleS	= 0;																// 
 8008e9c:	f04f 0300 	mov.w	r3, #0
 8008ea0:	667b      	str	r3, [r7, #100]	; 0x64
	st_info.f_trgtAngleS= (float)us_trgtAngleS;												// 
 8008ea2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008ea6:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_lastAngleS= 0;																// 
 8008ea8:	f04f 0300 	mov.w	r3, #0
 8008eac:	66fb      	str	r3, [r7, #108]	; 0x6c

	/*  */
	switch( en_type ){
 8008eae:	79fb      	ldrb	r3, [r7, #7]
 8008eb0:	2b05      	cmp	r3, #5
 8008eb2:	d821      	bhi.n	8008ef8 <MOT_turn+0x88>
 8008eb4:	a201      	add	r2, pc, #4	; (adr r2, 8008ebc <MOT_turn+0x4c>)
 8008eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eba:	bf00      	nop
 8008ebc:	08008ed5 	.word	0x08008ed5
 8008ec0:	08008edb 	.word	0x08008edb
 8008ec4:	08008ee1 	.word	0x08008ee1
 8008ec8:	08008ee7 	.word	0x08008ee7
 8008ecc:	08008eed 	.word	0x08008eed
 8008ed0:	08008ef3 	.word	0x08008ef3
		case MOT_R90:	st_info.f_angle =  -90 - ANGLE_OFFSET1_R;	break;					// [rad]
 8008ed4:	4b9e      	ldr	r3, [pc, #632]	; (8009150 <MOT_turn+0x2e0>)
 8008ed6:	673b      	str	r3, [r7, #112]	; 0x70
 8008ed8:	e012      	b.n	8008f00 <MOT_turn+0x90>
		case MOT_L90:	st_info.f_angle =   90 + ANGLE_OFFSET1;		break;					// [rad]
 8008eda:	4b9e      	ldr	r3, [pc, #632]	; (8009154 <MOT_turn+0x2e4>)
 8008edc:	673b      	str	r3, [r7, #112]	; 0x70
 8008ede:	e00f      	b.n	8008f00 <MOT_turn+0x90>
		case MOT_R180:	st_info.f_angle = -180 - ANGLE_OFFSET2_R;	break;					// [rad]
 8008ee0:	4b9d      	ldr	r3, [pc, #628]	; (8009158 <MOT_turn+0x2e8>)
 8008ee2:	673b      	str	r3, [r7, #112]	; 0x70
 8008ee4:	e00c      	b.n	8008f00 <MOT_turn+0x90>
		case MOT_L180:	st_info.f_angle =  180 + ANGLE_OFFSET2;		break;					// [rad]
 8008ee6:	4b9d      	ldr	r3, [pc, #628]	; (800915c <MOT_turn+0x2ec>)
 8008ee8:	673b      	str	r3, [r7, #112]	; 0x70
 8008eea:	e009      	b.n	8008f00 <MOT_turn+0x90>
		case MOT_R360:	st_info.f_angle = -360 - ANGLE_OFFSET3;		break;					// [rad]
 8008eec:	4b9c      	ldr	r3, [pc, #624]	; (8009160 <MOT_turn+0x2f0>)
 8008eee:	673b      	str	r3, [r7, #112]	; 0x70
 8008ef0:	e006      	b.n	8008f00 <MOT_turn+0x90>
		case MOT_L360:	st_info.f_angle =  360 + ANGLE_OFFSET3;		break;					// [rad]
 8008ef2:	4b9c      	ldr	r3, [pc, #624]	; (8009164 <MOT_turn+0x2f4>)
 8008ef4:	673b      	str	r3, [r7, #112]	; 0x70
 8008ef6:	e003      	b.n	8008f00 <MOT_turn+0x90>
		default:
			printf("error\r\n");
 8008ef8:	489b      	ldr	r0, [pc, #620]	; (8009168 <MOT_turn+0x2f8>)
 8008efa:	f005 fbb1 	bl	800e660 <puts>
			break;
 8008efe:	bf00      	nop
	}
	f_angle3 = ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / 2 * ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / st_info.f_accAngleS3;						// 3[rad]
 8008f00:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8008f04:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8008f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f0c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008f10:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008f14:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8008f18:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8008f1c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008f20:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008f24:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8008f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f2c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	f_angle1 = ( 0 - st_info.f_trgtAngleS) / 2 * ( 0 - st_info.f_trgtAngleS ) / st_info.f_accAngleS1;
 8008f30:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8008f34:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800916c <MOT_turn+0x2fc>
 8008f38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f3c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008f40:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008f44:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8008f48:	eddf 6a88 	vldr	s13, [pc, #544]	; 800916c <MOT_turn+0x2fc>
 8008f4c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008f50:	ee67 6a27 	vmul.f32	s13, s14, s15
 8008f54:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8008f58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f5c:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c


	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8008f60:	79fb      	ldrb	r3, [r7, #7]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d005      	beq.n	8008f72 <MOT_turn+0x102>
 8008f66:	79fb      	ldrb	r3, [r7, #7]
 8008f68:	2b02      	cmp	r3, #2
 8008f6a:	d002      	beq.n	8008f72 <MOT_turn+0x102>
 8008f6c:	79fb      	ldrb	r3, [r7, #7]
 8008f6e:	2b04      	cmp	r3, #4
 8008f70:	d12a      	bne.n	8008fc8 <MOT_turn+0x158>
		st_info.f_trgtAngleS*= -1;															// 
 8008f72:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8008f76:	eef1 7a67 	vneg.f32	s15, s15
 8008f7a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		f_angle1			*= -1;
 8008f7e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8008f82:	eef1 7a67 	vneg.f32	s15, s15
 8008f86:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
//		f_angle2 			*= -1;															// 
		f_angle3 			*= -1;															// 
 8008f8a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8008f8e:	eef1 7a67 	vneg.f32	s15, s15
 8008f92:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8008f96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008f98:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 8008f9a:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8008f9e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8008fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fa6:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Right;
 8008faa:	4b71      	ldr	r3, [pc, #452]	; (8009170 <MOT_turn+0x300>)
 8008fac:	2200      	movs	r2, #0
 8008fae:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8008fb0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8008fb4:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 8008fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fc0:	dd1a      	ble.n	8008ff8 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN * -1;
 8008fc2:	4b6c      	ldr	r3, [pc, #432]	; (8009174 <MOT_turn+0x304>)
 8008fc4:	677b      	str	r3, [r7, #116]	; 0x74
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 8008fc6:	e017      	b.n	8008ff8 <MOT_turn+0x188>
		}
	}
	else{
		st_info.f_angle1	= f_angle1;						// 1[rad]
 8008fc8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008fca:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 8008fcc:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8008fd0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8008fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fd8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Left;
 8008fdc:	4b64      	ldr	r3, [pc, #400]	; (8009170 <MOT_turn+0x300>)
 8008fde:	2201      	movs	r2, #1
 8008fe0:	701a      	strb	r2, [r3, #0]

		/*  */
		if( st_info.f_angle1 < A1_MIN ){
 8008fe2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8008fe6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8008fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ff2:	d501      	bpl.n	8008ff8 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN;
 8008ff4:	4b60      	ldr	r3, [pc, #384]	; (8009178 <MOT_turn+0x308>)
 8008ff6:	677b      	str	r3, [r7, #116]	; 0x74
		}
	}


	GYRO_staErrChkAngle();			// 
 8008ff8:	f7fe fcc6 	bl	8007988 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_ACC_TRUN;
 8008ffc:	2307      	movs	r3, #7
 8008ffe:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 8009000:	f04f 0300 	mov.w	r3, #0
 8009004:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 8009006:	f04f 0300 	mov.w	r3, #0
 800900a:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800900c:	f04f 0300 	mov.w	r3, #0
 8009010:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 8009012:	f04f 0300 	mov.w	r3, #0
 8009016:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 8009018:	f04f 0300 	mov.w	r3, #0
 800901c:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800901e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009020:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;						// 
 8009022:	f04f 0300 	mov.w	r3, #0
 8009026:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009028:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800902a:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;						// 
 800902c:	f04f 0300 	mov.w	r3, #0
 8009030:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1;			// 
 8009032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009034:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009036:	f04f 0300 	mov.w	r3, #0
 800903a:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 800903c:	f7fc fae6 	bl	800560c <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8009040:	f107 0308 	add.w	r3, r7, #8
 8009044:	4618      	mov	r0, r3
 8009046:	f7fc fb5d 	bl	8005704 <CTRL_setData>
	DCM_staMotAll();									// ON
 800904a:	f7fe f989 	bl	8007360 <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800904e:	79fb      	ldrb	r3, [r7, #7]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d015      	beq.n	8009080 <MOT_turn+0x210>
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	2b02      	cmp	r3, #2
 8009058:	d012      	beq.n	8009080 <MOT_turn+0x210>
 800905a:	79fb      	ldrb	r3, [r7, #7]
 800905c:	2b04      	cmp	r3, #4
 800905e:	d129      	bne.n	80090b4 <MOT_turn+0x244>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 8009060:	e00e      	b.n	8009080 <MOT_turn+0x210>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 8009062:	f7fe f923 	bl	80072ac <SYS_isOutOfCtrl>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d009      	beq.n	8009080 <MOT_turn+0x210>
				CTRL_stop();
 800906c:	f7fc fabe 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009070:	2000      	movs	r0, #0
 8009072:	f7fe f951 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009076:	2001      	movs	r0, #1
 8009078:	f7fe f94e 	bl	8007318 <DCM_brakeMot>
				break;
 800907c:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 800907e:	e024      	b.n	80090ca <MOT_turn+0x25a>
		while( Get_NowAngle() > st_info.f_angle1 ){			// 
 8009080:	f7fc fa5a 	bl	8005538 <Get_NowAngle>
 8009084:	eeb0 7a40 	vmov.f32	s14, s0
 8009088:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800908c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009094:	dce5      	bgt.n	8009062 <MOT_turn+0x1f2>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009096:	e018      	b.n	80090ca <MOT_turn+0x25a>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 8009098:	f7fe f908 	bl	80072ac <SYS_isOutOfCtrl>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d008      	beq.n	80090b4 <MOT_turn+0x244>
				CTRL_stop();
 80090a2:	f7fc faa3 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80090a6:	2000      	movs	r0, #0
 80090a8:	f7fe f936 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80090ac:	2001      	movs	r0, #1
 80090ae:	f7fe f933 	bl	8007318 <DCM_brakeMot>
				break;
 80090b2:	e00a      	b.n	80090ca <MOT_turn+0x25a>
		while( Get_NowAngle() < st_info.f_angle1 ){			// 
 80090b4:	f7fc fa40 	bl	8005538 <Get_NowAngle>
 80090b8:	eeb0 7a40 	vmov.f32	s14, s0
 80090bc:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80090c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090c8:	d4e6      	bmi.n	8009098 <MOT_turn+0x228>
//	printf("finish\n");

	/* ------ */
	/*    */
	/* ------ */
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80090ca:	79fb      	ldrb	r3, [r7, #7]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d005      	beq.n	80090dc <MOT_turn+0x26c>
 80090d0:	79fb      	ldrb	r3, [r7, #7]
 80090d2:	2b02      	cmp	r3, #2
 80090d4:	d002      	beq.n	80090dc <MOT_turn+0x26c>
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	2b04      	cmp	r3, #4
 80090da:	d151      	bne.n	8009180 <MOT_turn+0x310>
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 80090dc:	f7fc fa3a 	bl	8005554 <Get_TrgtAngleS>
 80090e0:	eeb0 7a40 	vmov.f32	s14, s0
 80090e4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80090e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090ec:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80090f0:	ee87 8a87 	vdiv.f32	s16, s15, s14
 80090f4:	f7fc fa2e 	bl	8005554 <Get_TrgtAngleS>
 80090f8:	eeb0 7a40 	vmov.f32	s14, s0
 80090fc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009104:	ee68 6a27 	vmul.f32	s13, s16, s15
 8009108:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800910c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009110:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		f_angle3			= -1 * f_angle3;
 8009114:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009118:	eef1 7a67 	vneg.f32	s15, s15
 800911c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 > A3_MIN*-1 ) f_angle3 = A3_MIN * -1;																	// 
 8009120:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009124:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8009128:	eef4 7ac7 	vcmpe.f32	s15, s14
 800912c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009130:	dd02      	ble.n	8009138 <MOT_turn+0x2c8>
 8009132:	4b12      	ldr	r3, [pc, #72]	; (800917c <MOT_turn+0x30c>)
 8009134:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;// 1+2[rad]
 8009138:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800913c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009140:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009144:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 8009148:	e04a      	b.n	80091e0 <MOT_turn+0x370>
 800914a:	bf00      	nop
 800914c:	43fa0000 	.word	0x43fa0000
 8009150:	c2b40000 	.word	0xc2b40000
 8009154:	42b40000 	.word	0x42b40000
 8009158:	c3340000 	.word	0xc3340000
 800915c:	43340000 	.word	0x43340000
 8009160:	c3b40000 	.word	0xc3b40000
 8009164:	43b40000 	.word	0x43b40000
 8009168:	080134c0 	.word	0x080134c0
 800916c:	00000000 	.word	0x00000000
 8009170:	200002cc 	.word	0x200002cc
 8009174:	c1c80000 	.word	0xc1c80000
 8009178:	41c80000 	.word	0x41c80000
 800917c:	c1a00000 	.word	0xc1a00000

	}
	else{
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 8009180:	f7fc f9e8 	bl	8005554 <Get_TrgtAngleS>
 8009184:	eeb0 7a40 	vmov.f32	s14, s0
 8009188:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800918c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009190:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8009194:	ee87 8a87 	vdiv.f32	s16, s15, s14
 8009198:	f7fc f9dc 	bl	8005554 <Get_TrgtAngleS>
 800919c:	eeb0 7a40 	vmov.f32	s14, s0
 80091a0:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80091a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091a8:	ee68 6a27 	vmul.f32	s13, s16, s15
 80091ac:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80091b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091b4:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 < A3_MIN ) f_angle3 = A3_MIN;																			// 
 80091b8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80091bc:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80091c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091c8:	d502      	bpl.n	80091d0 <MOT_turn+0x360>
 80091ca:	4b7b      	ldr	r3, [pc, #492]	; (80093b8 <MOT_turn+0x548>)
 80091cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;																// 1+2[rad]
 80091d0:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80091d4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80091d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091dc:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
	st_data.en_type			= CTRL_CONST_TRUN;
 80091e0:	2308      	movs	r3, #8
 80091e2:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 80091e4:	f04f 0300 	mov.w	r3, #0
 80091e8:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 80091ea:	f04f 0300 	mov.w	r3, #0
 80091ee:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 80091f0:	f04f 0300 	mov.w	r3, #0
 80091f4:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 80091f6:	f04f 0300 	mov.w	r3, #0
 80091fa:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 80091fc:	f04f 0300 	mov.w	r3, #0
 8009200:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;						// 
 8009202:	f04f 0300 	mov.w	r3, #0
 8009206:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 8009208:	f7fc f9a4 	bl	8005554 <Get_TrgtAngleS>
 800920c:	eef0 7a40 	vmov.f32	s15, s0
 8009210:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= Get_TrgtAngleS();				// 
 8009214:	f7fc f99e 	bl	8005554 <Get_TrgtAngleS>
 8009218:	eef0 7a40 	vmov.f32	s15, s0
 800921c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 8009220:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009222:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1_2;			// 
 8009224:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009226:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 8009228:	f04f 0300 	mov.w	r3, #0
 800922c:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 800922e:	f107 0308 	add.w	r3, r7, #8
 8009232:	4618      	mov	r0, r3
 8009234:	f7fc fa66 	bl	8005704 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009238:	79fb      	ldrb	r3, [r7, #7]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d015      	beq.n	800926a <MOT_turn+0x3fa>
 800923e:	79fb      	ldrb	r3, [r7, #7]
 8009240:	2b02      	cmp	r3, #2
 8009242:	d012      	beq.n	800926a <MOT_turn+0x3fa>
 8009244:	79fb      	ldrb	r3, [r7, #7]
 8009246:	2b04      	cmp	r3, #4
 8009248:	d129      	bne.n	800929e <MOT_turn+0x42e>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800924a:	e00e      	b.n	800926a <MOT_turn+0x3fa>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800924c:	f7fe f82e 	bl	80072ac <SYS_isOutOfCtrl>
 8009250:	4603      	mov	r3, r0
 8009252:	2b00      	cmp	r3, #0
 8009254:	d009      	beq.n	800926a <MOT_turn+0x3fa>
				CTRL_stop();
 8009256:	f7fc f9c9 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800925a:	2000      	movs	r0, #0
 800925c:	f7fe f85c 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009260:	2001      	movs	r0, #1
 8009262:	f7fe f859 	bl	8007318 <DCM_brakeMot>
				break;
 8009266:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009268:	e024      	b.n	80092b4 <MOT_turn+0x444>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// 
 800926a:	f7fc f965 	bl	8005538 <Get_NowAngle>
 800926e:	eeb0 7a40 	vmov.f32	s14, s0
 8009272:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800927a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800927e:	dce5      	bgt.n	800924c <MOT_turn+0x3dc>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009280:	e018      	b.n	80092b4 <MOT_turn+0x444>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 8009282:	f7fe f813 	bl	80072ac <SYS_isOutOfCtrl>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d008      	beq.n	800929e <MOT_turn+0x42e>
				CTRL_stop();
 800928c:	f7fc f9ae 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009290:	2000      	movs	r0, #0
 8009292:	f7fe f841 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009296:	2001      	movs	r0, #1
 8009298:	f7fe f83e 	bl	8007318 <DCM_brakeMot>
				break;
 800929c:	e00a      	b.n	80092b4 <MOT_turn+0x444>
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// 
 800929e:	f7fc f94b 	bl	8005538 <Get_NowAngle>
 80092a2:	eeb0 7a40 	vmov.f32	s14, s0
 80092a6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80092aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092b2:	d4e6      	bmi.n	8009282 <MOT_turn+0x412>
//	printf("finish2\n");

	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_DEC_TRUN;
 80092b4:	2309      	movs	r3, #9
 80092b6:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// 
 80092b8:	f04f 0300 	mov.w	r3, #0
 80092bc:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 80092be:	f04f 0300 	mov.w	r3, #0
 80092c2:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 80092c4:	f04f 0300 	mov.w	r3, #0
 80092c8:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// 
 80092ca:	f04f 0300 	mov.w	r3, #0
 80092ce:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// 
 80092d0:	f04f 0300 	mov.w	r3, #0
 80092d4:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 80092d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80092d8:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 80092da:	f7fc f93b 	bl	8005554 <Get_TrgtAngleS>
 80092de:	eef0 7a40 	vmov.f32	s15, s0
 80092e2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;						// 
 80092e6:	f04f 0300 	mov.w	r3, #0
 80092ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 80092ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092ee:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle;			// 
 80092f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80092f2:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						//  [sec]  
 80092f4:	f04f 0300 	mov.w	r3, #0
 80092f8:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 80092fa:	f107 0308 	add.w	r3, r7, #8
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fc fa00 	bl	8005704 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009304:	79fb      	ldrb	r3, [r7, #7]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d015      	beq.n	8009336 <MOT_turn+0x4c6>
 800930a:	79fb      	ldrb	r3, [r7, #7]
 800930c:	2b02      	cmp	r3, #2
 800930e:	d012      	beq.n	8009336 <MOT_turn+0x4c6>
 8009310:	79fb      	ldrb	r3, [r7, #7]
 8009312:	2b04      	cmp	r3, #4
 8009314:	d12d      	bne.n	8009372 <MOT_turn+0x502>
		while( Get_NowAngle() > ( st_info.f_angle + 1 ) ){		// 
 8009316:	e00e      	b.n	8009336 <MOT_turn+0x4c6>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 8009318:	f7fd ffc8 	bl	80072ac <SYS_isOutOfCtrl>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d009      	beq.n	8009336 <MOT_turn+0x4c6>
				CTRL_stop();
 8009322:	f7fc f963 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009326:	2000      	movs	r0, #0
 8009328:	f7fd fff6 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800932c:	2001      	movs	r0, #1
 800932e:	f7fd fff3 	bl	8007318 <DCM_brakeMot>
				break;
 8009332:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009334:	e02c      	b.n	8009390 <MOT_turn+0x520>
		while( Get_NowAngle() > ( st_info.f_angle + 1 ) ){		// 
 8009336:	f7fc f8ff 	bl	8005538 <Get_NowAngle>
 800933a:	eef0 6a40 	vmov.f32	s13, s0
 800933e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8009342:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009346:	ee77 7a87 	vadd.f32	s15, s15, s14
 800934a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800934e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009352:	dce1      	bgt.n	8009318 <MOT_turn+0x4a8>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8009354:	e01c      	b.n	8009390 <MOT_turn+0x520>
	}
	else{
		while( Get_NowAngle() < ( st_info.f_angle - 1 ) ){		// 
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 8009356:	f7fd ffa9 	bl	80072ac <SYS_isOutOfCtrl>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d008      	beq.n	8009372 <MOT_turn+0x502>
				CTRL_stop();
 8009360:	f7fc f944 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009364:	2000      	movs	r0, #0
 8009366:	f7fd ffd7 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800936a:	2001      	movs	r0, #1
 800936c:	f7fd ffd4 	bl	8007318 <DCM_brakeMot>
				break;
 8009370:	e00e      	b.n	8009390 <MOT_turn+0x520>
		while( Get_NowAngle() < ( st_info.f_angle - 1 ) ){		// 
 8009372:	f7fc f8e1 	bl	8005538 <Get_NowAngle>
 8009376:	eef0 6a40 	vmov.f32	s13, s0
 800937a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800937e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009382:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009386:	eef4 6ae7 	vcmpe.f32	s13, s15
 800938a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800938e:	d4e2      	bmi.n	8009356 <MOT_turn+0x4e6>
//			log_in(f_TrgtAngle);
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// 
 8009390:	20c8      	movs	r0, #200	; 0xc8
 8009392:	f004 fa3f 	bl	800d814 <LL_mDelay>
	CTRL_stop();			// 
 8009396:	f7fc f929 	bl	80055ec <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800939a:	2000      	movs	r0, #0
 800939c:	f7fd ffbc 	bl	8007318 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80093a0:	2001      	movs	r0, #1
 80093a2:	f7fd ffb9 	bl	8007318 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 80093a6:	f7fe fb01 	bl	80079ac <GYRO_endErrChkAngle>
}
 80093aa:	bf00      	nop
 80093ac:	3788      	adds	r7, #136	; 0x88
 80093ae:	46bd      	mov	sp, r7
 80093b0:	ecbd 8b02 	vpop	{d8}
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	41a00000 	.word	0x41a00000

080093bc <MOT_setSuraStaSpeed>:

void MOT_setSuraStaSpeed( float f_speed )
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotSuraStaSpeed = f_speed;
 80093c6:	4a04      	ldr	r2, [pc, #16]	; (80093d8 <MOT_setSuraStaSpeed+0x1c>)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6013      	str	r3, [r2, #0]

}
 80093cc:	bf00      	nop
 80093ce:	370c      	adds	r7, #12
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr
 80093d8:	20000298 	.word	0x20000298

080093dc <MOT_setTrgtSpeed>:
{
	return f_MotSuraStaSpeed;
}

float MOT_setTrgtSpeed(float f_speed)
{
 80093dc:	b480      	push	{r7}
 80093de:	b083      	sub	sp, #12
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 80093e6:	4a07      	ldr	r2, [pc, #28]	; (8009404 <MOT_setTrgtSpeed+0x28>)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 80093ec:	4b05      	ldr	r3, [pc, #20]	; (8009404 <MOT_setTrgtSpeed+0x28>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	ee07 3a90 	vmov	s15, r3
}
 80093f4:	eeb0 0a67 	vmov.f32	s0, s15
 80093f8:	370c      	adds	r7, #12
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop
 8009404:	20000294 	.word	0x20000294

08009408 <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 8009412:	4a04      	ldr	r2, [pc, #16]	; (8009424 <MOT_setNowSpeed+0x1c>)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6013      	str	r3, [r2, #0]
}
 8009418:	bf00      	nop
 800941a:	370c      	adds	r7, #12
 800941c:	46bd      	mov	sp, r7
 800941e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009422:	4770      	bx	lr
 8009424:	20000290 	.word	0x20000290

08009428 <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b09e      	sub	sp, #120	; 0x78
 800942c:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1= 1200;												// 1[rad/s^2]												// 3[rad/s^2]
 800942e:	4b23      	ldr	r3, [pc, #140]	; (80094bc <MOT_goHitBackWall+0x94>)
 8009430:	63bb      	str	r3, [r7, #56]	; 0x38

	GYRO_staErrChkAngle();			// 
 8009432:	f7fe faa9 	bl	8007988 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_HIT_WALL;
 8009436:	2306      	movs	r3, #6
 8009438:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= st_info.f_acc1;						// 
 800943a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800943c:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800943e:	f04f 0300 	mov.w	r3, #0
 8009442:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 8009444:	f04f 0300 	mov.w	r3, #0
 8009448:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// 
 800944a:	f04f 0300 	mov.w	r3, #0
 800944e:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// 
 8009450:	f04f 0300 	mov.w	r3, #0
 8009454:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 8009456:	f04f 0300 	mov.w	r3, #0
 800945a:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 800945c:	f04f 0300 	mov.w	r3, #0
 8009460:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 8009462:	f04f 0300 	mov.w	r3, #0
 8009466:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 8009468:	f04f 0300 	mov.w	r3, #0
 800946c:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 800946e:	f04f 0300 	mov.w	r3, #0
 8009472:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						//  [sec]  
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 800947a:	f7fc f8c7 	bl	800560c <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 800947e:	1d3b      	adds	r3, r7, #4
 8009480:	4618      	mov	r0, r3
 8009482:	f7fc f93f 	bl	8005704 <CTRL_setData>
	DCM_staMotAll();									// ON
 8009486:	f7fd ff6b 	bl	8007360 <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// 
 800948a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800948e:	f004 f9c1 	bl	800d814 <LL_mDelay>
	CTRL_stop();			// 
 8009492:	f7fc f8ab 	bl	80055ec <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 8009496:	2000      	movs	r0, #0
 8009498:	f7fd ff3e 	bl	8007318 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800949c:	2001      	movs	r0, #1
 800949e:	f7fd ff3b 	bl	8007318 <DCM_brakeMot>

	LL_mDelay(100);
 80094a2:	2064      	movs	r0, #100	; 0x64
 80094a4:	f004 f9b6 	bl	800d814 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 80094a8:	4b05      	ldr	r3, [pc, #20]	; (80094c0 <MOT_goHitBackWall+0x98>)
 80094aa:	f04f 0200 	mov.w	r2, #0
 80094ae:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// 
 80094b0:	f7fe fa7c 	bl	80079ac <GYRO_endErrChkAngle>

}
 80094b4:	bf00      	nop
 80094b6:	3778      	adds	r7, #120	; 0x78
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}
 80094bc:	44960000 	.word	0x44960000
 80094c0:	20000290 	.word	0x20000290
 80094c4:	00000000 	.word	0x00000000

080094c8 <MOT_goSla>:

void MOT_goSla( enMOT_SURA_CMD en_type, stSLA* p_sla )
{
 80094c8:	b5b0      	push	{r4, r5, r7, lr}
 80094ca:	b0a2      	sub	sp, #136	; 0x88
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	4603      	mov	r3, r0
 80094d0:	6039      	str	r1, [r7, #0]
 80094d2:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_acc1 		= 0;																// 1[mm/s^2]
 80094d4:	f04f 0300 	mov.w	r3, #0
 80094d8:	643b      	str	r3, [r7, #64]	; 0x40
	st_info.f_acc3 		= 0;																// 3[mm/s^2]
 80094da:	f04f 0300 	mov.w	r3, #0
 80094de:	647b      	str	r3, [r7, #68]	; 0x44

	/*  */
	st_info.f_now		= p_sla->f_speed;													// 
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	64bb      	str	r3, [r7, #72]	; 0x48
	st_info.f_trgt		= p_sla->f_speed;													// 
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	st_info.f_last		= p_sla->f_speed;													// 
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	653b      	str	r3, [r7, #80]	; 0x50

	/*  */
	st_info.f_dist		= 0;																// 
 80094f2:	f04f 0300 	mov.w	r3, #0
 80094f6:	657b      	str	r3, [r7, #84]	; 0x54
	st_info.f_l1		= 0;																// 1[mm]
 80094f8:	f04f 0300 	mov.w	r3, #0
 80094fc:	65bb      	str	r3, [r7, #88]	; 0x58
	st_info.f_l1_2		= 0;																// 1+2[mm]
 80094fe:	f04f 0300 	mov.w	r3, #0
 8009502:	65fb      	str	r3, [r7, #92]	; 0x5c

	/*  */
	st_info.f_accAngleS1= p_sla->f_angAcc;													// 1[deg/s^2]
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	663b      	str	r3, [r7, #96]	; 0x60
	st_info.f_accAngleS3= p_sla->f_angAcc;													// 3[deg/s^2]
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	667b      	str	r3, [r7, #100]	; 0x64

	/*  */
	st_info.f_nowAngleS	= 0;																// [deg/s]
 8009510:	f04f 0300 	mov.w	r3, #0
 8009514:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_trgtAngleS= p_sla->f_angvel;													// 
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_info.f_lastAngleS= 0;																// 
 800951c:	f04f 0300 	mov.w	r3, #0
 8009520:	673b      	str	r3, [r7, #112]	; 0x70

	/*  */
	st_info.f_angle		= p_sla->f_ang_Total;												// [deg]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	6a1b      	ldr	r3, [r3, #32]
 8009526:	677b      	str	r3, [r7, #116]	; 0x74
	st_info.f_angle1	= p_sla->f_ang_AccEnd;												// 1[deg]
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	67bb      	str	r3, [r7, #120]	; 0x78
	st_info.f_angle1_2	= p_sla->f_ang_ConstEnd;											// 1+2[deg]
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	69db      	ldr	r3, [r3, #28]
 8009532:	67fb      	str	r3, [r7, #124]	; 0x7c

	/*  */
	if( ( en_type == MOT_R90S ) ||
 8009534:	79fb      	ldrb	r3, [r7, #7]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d00e      	beq.n	8009558 <MOT_goSla+0x90>
 800953a:	79fb      	ldrb	r3, [r7, #7]
 800953c:	2b02      	cmp	r3, #2
 800953e:	d00b      	beq.n	8009558 <MOT_goSla+0x90>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 8009540:	79fb      	ldrb	r3, [r7, #7]
 8009542:	2b04      	cmp	r3, #4
 8009544:	d008      	beq.n	8009558 <MOT_goSla+0x90>
 8009546:	79fb      	ldrb	r3, [r7, #7]
 8009548:	2b06      	cmp	r3, #6
 800954a:	d005      	beq.n	8009558 <MOT_goSla+0x90>
		( en_type == MOT_R90S_N ) ||
 800954c:	79fb      	ldrb	r3, [r7, #7]
 800954e:	2b08      	cmp	r3, #8
 8009550:	d002      	beq.n	8009558 <MOT_goSla+0x90>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 8009552:	79fb      	ldrb	r3, [r7, #7]
 8009554:	2b0a      	cmp	r3, #10
 8009556:	d11e      	bne.n	8009596 <MOT_goSla+0xce>
	){
		st_info.f_accAngleS1 *= -1;
 8009558:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800955c:	eef1 7a67 	vneg.f32	s15, s15
 8009560:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		st_info.f_trgtAngleS *= -1;
 8009564:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8009568:	eef1 7a67 	vneg.f32	s15, s15
 800956c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		st_info.f_angle      *= -1;
 8009570:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8009574:	eef1 7a67 	vneg.f32	s15, s15
 8009578:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		st_info.f_angle1     *= -1;
 800957c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009580:	eef1 7a67 	vneg.f32	s15, s15
 8009584:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		st_info.f_angle1_2   *= -1;
 8009588:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800958c:	eef1 7a67 	vneg.f32	s15, s15
 8009590:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 8009594:	e005      	b.n	80095a2 <MOT_goSla+0xda>
	}
	else{
		st_info.f_accAngleS3 *= -1;
 8009596:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800959a:	eef1 7a67 	vneg.f32	s15, s15
 800959e:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	}

	/*  */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// 
 80095a2:	79fb      	ldrb	r3, [r7, #7]
 80095a4:	2b04      	cmp	r3, #4
 80095a6:	d008      	beq.n	80095ba <MOT_goSla+0xf2>
 80095a8:	79fb      	ldrb	r3, [r7, #7]
 80095aa:	2b05      	cmp	r3, #5
 80095ac:	d005      	beq.n	80095ba <MOT_goSla+0xf2>
 80095ae:	79fb      	ldrb	r3, [r7, #7]
 80095b0:	2b0a      	cmp	r3, #10
 80095b2:	d002      	beq.n	80095ba <MOT_goSla+0xf2>
 80095b4:	79fb      	ldrb	r3, [r7, #7]
 80095b6:	2b0b      	cmp	r3, #11
 80095b8:	d108      	bne.n	80095cc <MOT_goSla+0x104>
		f_entryLen  = p_sla->f_escapeLen;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	691b      	ldr	r3, [r3, #16]
 80095be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_entryLen;
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80095ca:	e007      	b.n	80095dc <MOT_goSla+0x114>
	}
	else{		// 
		f_entryLen  = p_sla->f_entryLen;
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_escapeLen;
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	691b      	ldr	r3, [r3, #16]
 80095d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	}

	GYRO_staErrChkAngle();			// 
 80095dc:	f7fe f9d4 	bl	8007988 <GYRO_staErrChkAngle>
	/*            */
	/* ================ */
	/* ------------------------ */
	/*    */
	/* ------------------------ */
	st_data.en_type			= CTRL_ENTRY_SURA;
 80095e0:	230a      	movs	r3, #10
 80095e2:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 80095e4:	f04f 0300 	mov.w	r3, #0
 80095e8:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 80095ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095ec:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 80095ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095f0:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= 0;						// 
 80095f2:	f04f 0300 	mov.w	r3, #0
 80095f6:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen;				// 
 80095f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80095fc:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 80095fe:	f04f 0300 	mov.w	r3, #0
 8009602:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= 0;						// 
 800960a:	f04f 0300 	mov.w	r3, #0
 800960e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009610:	f04f 0300 	mov.w	r3, #0
 8009614:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 8009616:	f04f 0300 	mov.w	r3, #0
 800961a:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 800961c:	f04f 0300 	mov.w	r3, #0
 8009620:	613b      	str	r3, [r7, #16]
	CTRL_clrData();										// /
 8009622:	f7fb fff3 	bl	800560c <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8009626:	f107 030c 	add.w	r3, r7, #12
 800962a:	4618      	mov	r0, r3
 800962c:	f7fc f86a 	bl	8005704 <CTRL_setData>
	DCM_staMotAll();									// ON
 8009630:	f7fd fe96 	bl	8007360 <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 8009634:	e019      	b.n	800966a <MOT_goSla+0x1a2>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>100)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>90))break;
 8009636:	2000      	movs	r0, #0
 8009638:	f000 fd10 	bl	800a05c <DIST_getNowVal>
 800963c:	4603      	mov	r3, r0
 800963e:	2b64      	cmp	r3, #100	; 0x64
 8009640:	dd05      	ble.n	800964e <MOT_goSla+0x186>
 8009642:	2001      	movs	r0, #1
 8009644:	f000 fd0a 	bl	800a05c <DIST_getNowVal>
 8009648:	4603      	mov	r3, r0
 800964a:	2b5a      	cmp	r3, #90	; 0x5a
 800964c:	dc21      	bgt.n	8009692 <MOT_goSla+0x1ca>
		if( SYS_isOutOfCtrl() == TRUE ){
 800964e:	f7fd fe2d 	bl	80072ac <SYS_isOutOfCtrl>
 8009652:	4603      	mov	r3, r0
 8009654:	2b00      	cmp	r3, #0
 8009656:	d008      	beq.n	800966a <MOT_goSla+0x1a2>
			CTRL_stop();
 8009658:	f7fb ffc8 	bl	80055ec <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800965c:	2000      	movs	r0, #0
 800965e:	f7fd fe5b 	bl	8007318 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8009662:	2001      	movs	r0, #1
 8009664:	f7fd fe58 	bl	8007318 <DCM_brakeMot>
			break;
 8009668:	e014      	b.n	8009694 <MOT_goSla+0x1cc>
	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// 
 800966a:	f7fb ff47 	bl	80054fc <Get_NowDist>
 800966e:	eef0 6a40 	vmov.f32	s13, s0
 8009672:	4bb9      	ldr	r3, [pc, #740]	; (8009958 <MOT_goSla+0x490>)
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	ee07 3a90 	vmov	s15, r3
 800967a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800967e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009682:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009686:	eef4 6ae7 	vcmpe.f32	s13, s15
 800968a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800968e:	d4d2      	bmi.n	8009636 <MOT_goSla+0x16e>
 8009690:	e000      	b.n	8009694 <MOT_goSla+0x1cc>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>100)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>90))break;
 8009692:	bf00      	nop
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_ACC_SURA;
 8009694:	230b      	movs	r3, #11
 8009696:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009698:	f04f 0300 	mov.w	r3, #0
 800969c:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800969e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096a0:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 80096a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096a4:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen;				//
 80096a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80096aa:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;		// 
 80096ac:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80096b0:	f7f6 ff72 	bl	8000598 <__aeabi_f2d>
 80096b4:	4604      	mov	r4, r0
 80096b6:	460d      	mov	r5, r1
 80096b8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	8a9b      	ldrh	r3, [r3, #20]
 80096c0:	ee07 3a90 	vmov	s15, r3
 80096c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80096c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096cc:	ee17 0a90 	vmov	r0, s15
 80096d0:	f7f6 ff62 	bl	8000598 <__aeabi_f2d>
 80096d4:	a39e      	add	r3, pc, #632	; (adr r3, 8009950 <MOT_goSla+0x488>)
 80096d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096da:	f7f6 ffb5 	bl	8000648 <__aeabi_dmul>
 80096de:	4602      	mov	r2, r0
 80096e0:	460b      	mov	r3, r1
 80096e2:	4620      	mov	r0, r4
 80096e4:	4629      	mov	r1, r5
 80096e6:	f7f6 fdf9 	bl	80002dc <__adddf3>
 80096ea:	4603      	mov	r3, r0
 80096ec:	460c      	mov	r4, r1
 80096ee:	4618      	mov	r0, r3
 80096f0:	4621      	mov	r1, r4
 80096f2:	f7f7 faa1 	bl	8000c38 <__aeabi_d2f>
 80096f6:	4603      	mov	r3, r0
 80096f8:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 80096fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80096fc:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 80096fe:	f04f 0300 	mov.w	r3, #0
 8009702:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 8009704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009706:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009708:	f04f 0300 	mov.w	r3, #0
 800970c:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1;			// 
 800970e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009710:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	8a9b      	ldrh	r3, [r3, #20]
 8009716:	4618      	mov	r0, r3
 8009718:	f7f6 ff2c 	bl	8000574 <__aeabi_i2d>
 800971c:	a38c      	add	r3, pc, #560	; (adr r3, 8009950 <MOT_goSla+0x488>)
 800971e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009722:	f7f6 ff91 	bl	8000648 <__aeabi_dmul>
 8009726:	4603      	mov	r3, r0
 8009728:	460c      	mov	r4, r1
 800972a:	4618      	mov	r0, r3
 800972c:	4621      	mov	r1, r4
 800972e:	f7f7 fa83 	bl	8000c38 <__aeabi_d2f>
 8009732:	4603      	mov	r3, r0
 8009734:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009736:	f107 030c 	add.w	r3, r7, #12
 800973a:	4618      	mov	r0, r3
 800973c:	f7fb ffe2 	bl	8005704 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009740:	79fb      	ldrb	r3, [r7, #7]
 8009742:	f003 0301 	and.w	r3, r3, #1
 8009746:	b2db      	uxtb	r3, r3
 8009748:	2b00      	cmp	r3, #0
 800974a:	d133      	bne.n	80097b4 <MOT_goSla+0x2ec>
		while( ( Get_NowAngle() > st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 800974c:	e00d      	b.n	800976a <MOT_goSla+0x2a2>
			if( SYS_isOutOfCtrl() == TRUE ){
 800974e:	f7fd fdad 	bl	80072ac <SYS_isOutOfCtrl>
 8009752:	4603      	mov	r3, r0
 8009754:	2b00      	cmp	r3, #0
 8009756:	d008      	beq.n	800976a <MOT_goSla+0x2a2>
				CTRL_stop();
 8009758:	f7fb ff48 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800975c:	2000      	movs	r0, #0
 800975e:	f7fd fddb 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009762:	2001      	movs	r0, #1
 8009764:	f7fd fdd8 	bl	8007318 <DCM_brakeMot>
				break;
 8009768:	e03a      	b.n	80097e0 <MOT_goSla+0x318>
		while( ( Get_NowAngle() > st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 800976a:	f7fb fee5 	bl	8005538 <Get_NowAngle>
 800976e:	eeb0 7a40 	vmov.f32	s14, s0
 8009772:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8009776:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800977a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800977e:	dce6      	bgt.n	800974e <MOT_goSla+0x286>
 8009780:	f7fb febc 	bl	80054fc <Get_NowDist>
 8009784:	eeb0 7a40 	vmov.f32	s14, s0
 8009788:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800978c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009794:	d4db      	bmi.n	800974e <MOT_goSla+0x286>
 8009796:	e023      	b.n	80097e0 <MOT_goSla+0x318>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009798:	f7fd fd88 	bl	80072ac <SYS_isOutOfCtrl>
 800979c:	4603      	mov	r3, r0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d008      	beq.n	80097b4 <MOT_goSla+0x2ec>
				CTRL_stop();
 80097a2:	f7fb ff23 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80097a6:	2000      	movs	r0, #0
 80097a8:	f7fd fdb6 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80097ac:	2001      	movs	r0, #1
 80097ae:	f7fd fdb3 	bl	8007318 <DCM_brakeMot>
				break;
 80097b2:	e015      	b.n	80097e0 <MOT_goSla+0x318>
		while( ( Get_NowAngle() < st_info.f_angle1 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 80097b4:	f7fb fec0 	bl	8005538 <Get_NowAngle>
 80097b8:	eeb0 7a40 	vmov.f32	s14, s0
 80097bc:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80097c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097c8:	d4e6      	bmi.n	8009798 <MOT_goSla+0x2d0>
 80097ca:	f7fb fe97 	bl	80054fc <Get_NowDist>
 80097ce:	eeb0 7a40 	vmov.f32	s14, s0
 80097d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80097d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097de:	d4db      	bmi.n	8009798 <MOT_goSla+0x2d0>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_CONST_SURA;
 80097e0:	230c      	movs	r3, #12
 80097e2:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 80097e4:	f04f 0300 	mov.w	r3, #0
 80097e8:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 80097ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097ec:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 80097ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097f0:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;
 80097f2:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80097f6:	f7f6 fecf 	bl	8000598 <__aeabi_f2d>
 80097fa:	4604      	mov	r4, r0
 80097fc:	460d      	mov	r5, r1
 80097fe:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	8a9b      	ldrh	r3, [r3, #20]
 8009806:	ee07 3a90 	vmov	s15, r3
 800980a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800980e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009812:	ee17 0a90 	vmov	r0, s15
 8009816:	f7f6 febf 	bl	8000598 <__aeabi_f2d>
 800981a:	a34d      	add	r3, pc, #308	; (adr r3, 8009950 <MOT_goSla+0x488>)
 800981c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009820:	f7f6 ff12 	bl	8000648 <__aeabi_dmul>
 8009824:	4602      	mov	r2, r0
 8009826:	460b      	mov	r3, r1
 8009828:	4620      	mov	r0, r4
 800982a:	4629      	mov	r1, r5
 800982c:	f7f6 fd56 	bl	80002dc <__adddf3>
 8009830:	4603      	mov	r3, r0
 8009832:	460c      	mov	r4, r1
 8009834:	4618      	mov	r0, r3
 8009836:	4621      	mov	r1, r4
 8009838:	f7f7 f9fe 	bl	8000c38 <__aeabi_d2f>
 800983c:	4603      	mov	r3, r0
 800983e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;		// 
 8009840:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009844:	f7f6 fea8 	bl	8000598 <__aeabi_f2d>
 8009848:	4604      	mov	r4, r0
 800984a:	460d      	mov	r5, r1
 800984c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	8adb      	ldrh	r3, [r3, #22]
 8009854:	461a      	mov	r2, r3
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	8a9b      	ldrh	r3, [r3, #20]
 800985a:	4413      	add	r3, r2
 800985c:	ee07 3a90 	vmov	s15, r3
 8009860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009864:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009868:	ee17 0a90 	vmov	r0, s15
 800986c:	f7f6 fe94 	bl	8000598 <__aeabi_f2d>
 8009870:	a337      	add	r3, pc, #220	; (adr r3, 8009950 <MOT_goSla+0x488>)
 8009872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009876:	f7f6 fee7 	bl	8000648 <__aeabi_dmul>
 800987a:	4602      	mov	r2, r0
 800987c:	460b      	mov	r3, r1
 800987e:	4620      	mov	r0, r4
 8009880:	4629      	mov	r1, r5
 8009882:	f7f6 fd2b 	bl	80002dc <__adddf3>
 8009886:	4603      	mov	r3, r0
 8009888:	460c      	mov	r4, r1
 800988a:	4618      	mov	r0, r3
 800988c:	4621      	mov	r1, r4
 800988e:	f7f7 f9d3 	bl	8000c38 <__aeabi_d2f>
 8009892:	4603      	mov	r3, r0
 8009894:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 8009896:	f04f 0300 	mov.w	r3, #0
 800989a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800989c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800989e:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= st_info.f_trgtAngleS;		// 
 80098a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098a2:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 80098a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80098a6:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1_2;		// 
 80098a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80098aa:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_constAngvelTime * 0.001;		// [msec]  [sec]
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	8adb      	ldrh	r3, [r3, #22]
 80098b0:	4618      	mov	r0, r3
 80098b2:	f7f6 fe5f 	bl	8000574 <__aeabi_i2d>
 80098b6:	a326      	add	r3, pc, #152	; (adr r3, 8009950 <MOT_goSla+0x488>)
 80098b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098bc:	f7f6 fec4 	bl	8000648 <__aeabi_dmul>
 80098c0:	4603      	mov	r3, r0
 80098c2:	460c      	mov	r4, r1
 80098c4:	4618      	mov	r0, r3
 80098c6:	4621      	mov	r1, r4
 80098c8:	f7f7 f9b6 	bl	8000c38 <__aeabi_d2f>
 80098cc:	4603      	mov	r3, r0
 80098ce:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 80098d0:	f107 030c 	add.w	r3, r7, #12
 80098d4:	4618      	mov	r0, r3
 80098d6:	f7fb ff15 	bl	8005704 <CTRL_setData>

	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 80098da:	79fb      	ldrb	r3, [r7, #7]
 80098dc:	f003 0301 	and.w	r3, r3, #1
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d13a      	bne.n	800995c <MOT_goSla+0x494>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
 80098e6:	e00d      	b.n	8009904 <MOT_goSla+0x43c>
			if( SYS_isOutOfCtrl() == TRUE ){
 80098e8:	f7fd fce0 	bl	80072ac <SYS_isOutOfCtrl>
 80098ec:	4603      	mov	r3, r0
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d008      	beq.n	8009904 <MOT_goSla+0x43c>
				CTRL_stop();
 80098f2:	f7fb fe7b 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80098f6:	2000      	movs	r0, #0
 80098f8:	f7fd fd0e 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80098fc:	2001      	movs	r0, #1
 80098fe:	f7fd fd0b 	bl	8007318 <DCM_brakeMot>
				break;
 8009902:	e041      	b.n	8009988 <MOT_goSla+0x4c0>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
 8009904:	f7fb fe18 	bl	8005538 <Get_NowAngle>
 8009908:	eeb0 7a40 	vmov.f32	s14, s0
 800990c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009910:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009918:	dce6      	bgt.n	80098e8 <MOT_goSla+0x420>
 800991a:	f7fb fdef 	bl	80054fc <Get_NowDist>
 800991e:	eeb0 7a40 	vmov.f32	s14, s0
 8009922:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009926:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800992a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800992e:	d4db      	bmi.n	80098e8 <MOT_goSla+0x420>
 8009930:	e02a      	b.n	8009988 <MOT_goSla+0x4c0>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009932:	f7fd fcbb 	bl	80072ac <SYS_isOutOfCtrl>
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00f      	beq.n	800995c <MOT_goSla+0x494>
				CTRL_stop();
 800993c:	f7fb fe56 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009940:	2000      	movs	r0, #0
 8009942:	f7fd fce9 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009946:	2001      	movs	r0, #1
 8009948:	f7fd fce6 	bl	8007318 <DCM_brakeMot>
				break;
 800994c:	e01c      	b.n	8009988 <MOT_goSla+0x4c0>
 800994e:	bf00      	nop
 8009950:	d2f1a9fc 	.word	0xd2f1a9fc
 8009954:	3f50624d 	.word	0x3f50624d
 8009958:	20000ef4 	.word	0x20000ef4
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) || ( Get_NowDist() < st_data.f_dist ) ){		// 
 800995c:	f7fb fdec 	bl	8005538 <Get_NowAngle>
 8009960:	eeb0 7a40 	vmov.f32	s14, s0
 8009964:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8009968:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800996c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009970:	d4df      	bmi.n	8009932 <MOT_goSla+0x46a>
 8009972:	f7fb fdc3 	bl	80054fc <Get_NowDist>
 8009976:	eeb0 7a40 	vmov.f32	s14, s0
 800997a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800997e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009986:	d4d4      	bmi.n	8009932 <MOT_goSla+0x46a>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_type			= CTRL_DEC_SURA;
 8009988:	230d      	movs	r3, #13
 800998a:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 800998c:	f04f 0300 	mov.w	r3, #0
 8009990:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009994:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009998:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;
 800999a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800999e:	f7f6 fdfb 	bl	8000598 <__aeabi_f2d>
 80099a2:	4604      	mov	r4, r0
 80099a4:	460d      	mov	r5, r1
 80099a6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	8adb      	ldrh	r3, [r3, #22]
 80099ae:	461a      	mov	r2, r3
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	8a9b      	ldrh	r3, [r3, #20]
 80099b4:	4413      	add	r3, r2
 80099b6:	ee07 3a90 	vmov	s15, r3
 80099ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099c2:	ee17 0a90 	vmov	r0, s15
 80099c6:	f7f6 fde7 	bl	8000598 <__aeabi_f2d>
 80099ca:	a3c2      	add	r3, pc, #776	; (adr r3, 8009cd4 <MOT_goSla+0x80c>)
 80099cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d0:	f7f6 fe3a 	bl	8000648 <__aeabi_dmul>
 80099d4:	4602      	mov	r2, r0
 80099d6:	460b      	mov	r3, r1
 80099d8:	4620      	mov	r0, r4
 80099da:	4629      	mov	r1, r5
 80099dc:	f7f6 fc7e 	bl	80002dc <__adddf3>
 80099e0:	4603      	mov	r3, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	4618      	mov	r0, r3
 80099e6:	4621      	mov	r1, r4
 80099e8:	f7f7 f926 	bl	8000c38 <__aeabi_d2f>
 80099ec:	4603      	mov	r3, r0
 80099ee:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;		// 
 80099f0:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80099f4:	f7f6 fdd0 	bl	8000598 <__aeabi_f2d>
 80099f8:	4604      	mov	r4, r0
 80099fa:	460d      	mov	r5, r1
 80099fc:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	8adb      	ldrh	r3, [r3, #22]
 8009a04:	461a      	mov	r2, r3
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	8a9b      	ldrh	r3, [r3, #20]
 8009a0a:	005b      	lsls	r3, r3, #1
 8009a0c:	4413      	add	r3, r2
 8009a0e:	ee07 3a90 	vmov	s15, r3
 8009a12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a1a:	ee17 0a90 	vmov	r0, s15
 8009a1e:	f7f6 fdbb 	bl	8000598 <__aeabi_f2d>
 8009a22:	a3ac      	add	r3, pc, #688	; (adr r3, 8009cd4 <MOT_goSla+0x80c>)
 8009a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a28:	f7f6 fe0e 	bl	8000648 <__aeabi_dmul>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	4620      	mov	r0, r4
 8009a32:	4629      	mov	r1, r5
 8009a34:	f7f6 fc52 	bl	80002dc <__adddf3>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	4621      	mov	r1, r4
 8009a40:	f7f7 f8fa 	bl	8000c38 <__aeabi_d2f>
 8009a44:	4603      	mov	r3, r0
 8009a46:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 8009a48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a4a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 8009a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;				// 
 8009a50:	f04f 0300 	mov.w	r3, #0
 8009a54:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 8009a56:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009a58:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle;			// 
 8009a5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a5c:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time			= p_sla->us_accAngvelTime * 0.001;			// [msec]  [sec]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	8a9b      	ldrh	r3, [r3, #20]
 8009a62:	4618      	mov	r0, r3
 8009a64:	f7f6 fd86 	bl	8000574 <__aeabi_i2d>
 8009a68:	a39a      	add	r3, pc, #616	; (adr r3, 8009cd4 <MOT_goSla+0x80c>)
 8009a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6e:	f7f6 fdeb 	bl	8000648 <__aeabi_dmul>
 8009a72:	4603      	mov	r3, r0
 8009a74:	460c      	mov	r4, r1
 8009a76:	4618      	mov	r0, r3
 8009a78:	4621      	mov	r1, r4
 8009a7a:	f7f7 f8dd 	bl	8000c38 <__aeabi_d2f>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009a82:	f107 030c 	add.w	r3, r7, #12
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fb fe3c 	bl	8005704 <CTRL_setData>
//	LED = LED_ALL_ON;
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8009a8c:	79fb      	ldrb	r3, [r7, #7]
 8009a8e:	f003 0301 	and.w	r3, r3, #1
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d143      	bne.n	8009b20 <MOT_goSla+0x658>
		while( ( Get_NowAngle() > st_info.f_angle + 0.4 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009a98:	e00d      	b.n	8009ab6 <MOT_goSla+0x5ee>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009a9a:	f7fd fc07 	bl	80072ac <SYS_isOutOfCtrl>
 8009a9e:	4603      	mov	r3, r0
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d008      	beq.n	8009ab6 <MOT_goSla+0x5ee>
				CTRL_stop();
 8009aa4:	f7fb fda2 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009aa8:	2000      	movs	r0, #0
 8009aaa:	f7fd fc35 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009aae:	2001      	movs	r0, #1
 8009ab0:	f7fd fc32 	bl	8007318 <DCM_brakeMot>
				break;
 8009ab4:	e05a      	b.n	8009b6c <MOT_goSla+0x6a4>
		while( ( Get_NowAngle() > st_info.f_angle + 0.4 ) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009ab6:	f7fb fd3f 	bl	8005538 <Get_NowAngle>
 8009aba:	ee10 3a10 	vmov	r3, s0
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7f6 fd6a 	bl	8000598 <__aeabi_f2d>
 8009ac4:	4604      	mov	r4, r0
 8009ac6:	460d      	mov	r5, r1
 8009ac8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009aca:	4618      	mov	r0, r3
 8009acc:	f7f6 fd64 	bl	8000598 <__aeabi_f2d>
 8009ad0:	a382      	add	r3, pc, #520	; (adr r3, 8009cdc <MOT_goSla+0x814>)
 8009ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad6:	f7f6 fc01 	bl	80002dc <__adddf3>
 8009ada:	4602      	mov	r2, r0
 8009adc:	460b      	mov	r3, r1
 8009ade:	4620      	mov	r0, r4
 8009ae0:	4629      	mov	r1, r5
 8009ae2:	f7f7 f841 	bl	8000b68 <__aeabi_dcmpgt>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d1d6      	bne.n	8009a9a <MOT_goSla+0x5d2>
 8009aec:	f7fb fd06 	bl	80054fc <Get_NowDist>
 8009af0:	eeb0 7a40 	vmov.f32	s14, s0
 8009af4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009af8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b00:	d4cb      	bmi.n	8009a9a <MOT_goSla+0x5d2>
 8009b02:	e033      	b.n	8009b6c <MOT_goSla+0x6a4>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle - 0.4) || ( Get_NowDist() < st_data.f_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8009b04:	f7fd fbd2 	bl	80072ac <SYS_isOutOfCtrl>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d008      	beq.n	8009b20 <MOT_goSla+0x658>
				CTRL_stop();
 8009b0e:	f7fb fd6d 	bl	80055ec <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009b12:	2000      	movs	r0, #0
 8009b14:	f7fd fc00 	bl	8007318 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009b18:	2001      	movs	r0, #1
 8009b1a:	f7fd fbfd 	bl	8007318 <DCM_brakeMot>
				break;
 8009b1e:	e025      	b.n	8009b6c <MOT_goSla+0x6a4>
		while( ( Get_NowAngle() < st_info.f_angle - 0.4) || ( Get_NowDist() < st_data.f_dist ) ){			// 
 8009b20:	f7fb fd0a 	bl	8005538 <Get_NowAngle>
 8009b24:	ee10 3a10 	vmov	r3, s0
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f7f6 fd35 	bl	8000598 <__aeabi_f2d>
 8009b2e:	4604      	mov	r4, r0
 8009b30:	460d      	mov	r5, r1
 8009b32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7f6 fd2f 	bl	8000598 <__aeabi_f2d>
 8009b3a:	a368      	add	r3, pc, #416	; (adr r3, 8009cdc <MOT_goSla+0x814>)
 8009b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b40:	f7f6 fbca 	bl	80002d8 <__aeabi_dsub>
 8009b44:	4602      	mov	r2, r0
 8009b46:	460b      	mov	r3, r1
 8009b48:	4620      	mov	r0, r4
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	f7f6 ffee 	bl	8000b2c <__aeabi_dcmplt>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1d6      	bne.n	8009b04 <MOT_goSla+0x63c>
 8009b56:	f7fb fcd1 	bl	80054fc <Get_NowDist>
 8009b5a:	eeb0 7a40 	vmov.f32	s14, s0
 8009b5e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009b62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b6a:	d4cb      	bmi.n	8009b04 <MOT_goSla+0x63c>

//	LED_on(LED1);
	/* ------------------------ */
	/*    */
	/* ------------------------ */
	st_data.en_type			= CTRL_EXIT_SURA;
 8009b6c:	230e      	movs	r3, #14
 8009b6e:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// 
 8009b70:	f04f 0300 	mov.w	r3, #0
 8009b74:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 8009b76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b78:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 8009b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b7c:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;
 8009b7e:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8009b82:	f7f6 fd09 	bl	8000598 <__aeabi_f2d>
 8009b86:	4604      	mov	r4, r0
 8009b88:	460d      	mov	r5, r1
 8009b8a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	8adb      	ldrh	r3, [r3, #22]
 8009b92:	461a      	mov	r2, r3
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	8a9b      	ldrh	r3, [r3, #20]
 8009b98:	005b      	lsls	r3, r3, #1
 8009b9a:	4413      	add	r3, r2
 8009b9c:	ee07 3a90 	vmov	s15, r3
 8009ba0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ba8:	ee17 0a90 	vmov	r0, s15
 8009bac:	f7f6 fcf4 	bl	8000598 <__aeabi_f2d>
 8009bb0:	a348      	add	r3, pc, #288	; (adr r3, 8009cd4 <MOT_goSla+0x80c>)
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	f7f6 fd47 	bl	8000648 <__aeabi_dmul>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	4629      	mov	r1, r5
 8009bc2:	f7f6 fb8b 	bl	80002dc <__adddf3>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	460c      	mov	r4, r1
 8009bca:	4618      	mov	r0, r3
 8009bcc:	4621      	mov	r1, r4
 8009bce:	f7f7 f833 	bl	8000c38 <__aeabi_d2f>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_escapeLen + f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;	// 
 8009bd6:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8009bda:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8009bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009be2:	ee17 0a90 	vmov	r0, s15
 8009be6:	f7f6 fcd7 	bl	8000598 <__aeabi_f2d>
 8009bea:	4604      	mov	r4, r0
 8009bec:	460d      	mov	r5, r1
 8009bee:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	8adb      	ldrh	r3, [r3, #22]
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	8a9b      	ldrh	r3, [r3, #20]
 8009bfc:	005b      	lsls	r3, r3, #1
 8009bfe:	4413      	add	r3, r2
 8009c00:	ee07 3a90 	vmov	s15, r3
 8009c04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c0c:	ee17 0a90 	vmov	r0, s15
 8009c10:	f7f6 fcc2 	bl	8000598 <__aeabi_f2d>
 8009c14:	a32f      	add	r3, pc, #188	; (adr r3, 8009cd4 <MOT_goSla+0x80c>)
 8009c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c1a:	f7f6 fd15 	bl	8000648 <__aeabi_dmul>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	460b      	mov	r3, r1
 8009c22:	4620      	mov	r0, r4
 8009c24:	4629      	mov	r1, r5
 8009c26:	f7f6 fb59 	bl	80002dc <__adddf3>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	460c      	mov	r4, r1
 8009c2e:	4618      	mov	r0, r3
 8009c30:	4621      	mov	r1, r4
 8009c32:	f7f7 f801 	bl	8000c38 <__aeabi_d2f>
 8009c36:	4603      	mov	r3, r0
 8009c38:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 8009c3a:	f04f 0300 	mov.w	r3, #0
 8009c3e:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 8009c40:	f04f 0300 	mov.w	r3, #0
 8009c44:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;						// 
 8009c46:	f04f 0300 	mov.w	r3, #0
 8009c4a:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 8009c4c:	f04f 0300 	mov.w	r3, #0
 8009c50:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 8009c52:	f04f 0300 	mov.w	r3, #0
 8009c56:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						//  [sec]  
 8009c58:	f04f 0300 	mov.w	r3, #0
 8009c5c:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// 
 8009c5e:	f107 030c 	add.w	r3, r7, #12
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7fb fd4e 	bl	8005704 <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_dist - 0.01 ) ){	// 
 8009c68:	e00d      	b.n	8009c86 <MOT_goSla+0x7be>
		if( SYS_isOutOfCtrl() == TRUE ){
 8009c6a:	f7fd fb1f 	bl	80072ac <SYS_isOutOfCtrl>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d008      	beq.n	8009c86 <MOT_goSla+0x7be>
			CTRL_stop();
 8009c74:	f7fb fcba 	bl	80055ec <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8009c78:	2000      	movs	r0, #0
 8009c7a:	f7fd fb4d 	bl	8007318 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8009c7e:	2001      	movs	r0, #1
 8009c80:	f7fd fb4a 	bl	8007318 <DCM_brakeMot>
			break;
 8009c84:	e01a      	b.n	8009cbc <MOT_goSla+0x7f4>
	while( Get_NowDist() < ( st_data.f_dist - 0.01 ) ){	// 
 8009c86:	f7fb fc39 	bl	80054fc <Get_NowDist>
 8009c8a:	ee10 3a10 	vmov	r3, s0
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f7f6 fc82 	bl	8000598 <__aeabi_f2d>
 8009c94:	4604      	mov	r4, r0
 8009c96:	460d      	mov	r5, r1
 8009c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	f7f6 fc7c 	bl	8000598 <__aeabi_f2d>
 8009ca0:	a310      	add	r3, pc, #64	; (adr r3, 8009ce4 <MOT_goSla+0x81c>)
 8009ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca6:	f7f6 fb17 	bl	80002d8 <__aeabi_dsub>
 8009caa:	4602      	mov	r2, r0
 8009cac:	460b      	mov	r3, r1
 8009cae:	4620      	mov	r0, r4
 8009cb0:	4629      	mov	r1, r5
 8009cb2:	f7f6 ff3b 	bl	8000b2c <__aeabi_dcmplt>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d1d6      	bne.n	8009c6a <MOT_goSla+0x7a2>
		}				// 
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_now;			// 
 8009cbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009cbe:	4a04      	ldr	r2, [pc, #16]	; (8009cd0 <MOT_goSla+0x808>)
 8009cc0:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// 
 8009cc2:	f7fd fe73 	bl	80079ac <GYRO_endErrChkAngle>

}
 8009cc6:	bf00      	nop
 8009cc8:	3788      	adds	r7, #136	; 0x88
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bdb0      	pop	{r4, r5, r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	20000290 	.word	0x20000290
 8009cd4:	d2f1a9fc 	.word	0xd2f1a9fc
 8009cd8:	3f50624d 	.word	0x3f50624d
 8009cdc:	9999999a 	.word	0x9999999a
 8009ce0:	3fd99999 	.word	0x3fd99999
 8009ce4:	47ae147b 	.word	0x47ae147b
 8009ce8:	3f847ae1 	.word	0x3f847ae1

08009cec <turntable>:

void turntable(void)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b08c      	sub	sp, #48	; 0x30
 8009cf0:	af00      	add	r7, sp, #0
	stCTRL_DATA test;
		test.en_type = CTRL_CONST;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	703b      	strb	r3, [r7, #0]
		test.f_acc			= 0;						// 
 8009cf6:	f04f 0300 	mov.w	r3, #0
 8009cfa:	60bb      	str	r3, [r7, #8]
		test.f_now			= 0;			// 
 8009cfc:	f04f 0300 	mov.w	r3, #0
 8009d00:	60fb      	str	r3, [r7, #12]
		test.f_trgt			= 0;			// 
 8009d02:	f04f 0300 	mov.w	r3, #0
 8009d06:	613b      	str	r3, [r7, #16]
		test.f_nowDist			= 0;
 8009d08:	f04f 0300 	mov.w	r3, #0
 8009d0c:	617b      	str	r3, [r7, #20]
		test.f_dist			= 0;
 8009d0e:	f04f 0300 	mov.w	r3, #0
 8009d12:	61bb      	str	r3, [r7, #24]
		test.f_accAngleS		= 0;						// 
 8009d14:	f04f 0300 	mov.w	r3, #0
 8009d18:	61fb      	str	r3, [r7, #28]
		test.f_nowAngleS		= GYRO_getSpeedErr();						// 
 8009d1a:	f7fd fd65 	bl	80077e8 <GYRO_getSpeedErr>
 8009d1e:	eef0 7a40 	vmov.f32	s15, s0
 8009d22:	edc7 7a08 	vstr	s15, [r7, #32]
		test.f_trgtAngleS		= 0;						// 
 8009d26:	f04f 0300 	mov.w	r3, #0
 8009d2a:	627b      	str	r3, [r7, #36]	; 0x24
		test.f_nowAngle			= GYRO_getNowAngle();						// 
 8009d2c:	f7fd fdaa 	bl	8007884 <GYRO_getNowAngle>
 8009d30:	eef0 7a40 	vmov.f32	s15, s0
 8009d34:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		test.f_angle			= 0;						// 
 8009d38:	f04f 0300 	mov.w	r3, #0
 8009d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
		test.f_time 			= 0;						//  [sec]  
 8009d3e:	f04f 0300 	mov.w	r3, #0
 8009d42:	607b      	str	r3, [r7, #4]

	CTRL_clrData();
 8009d44:	f7fb fc62 	bl	800560c <CTRL_clrData>
	CTRL_setData(&test);
 8009d48:	463b      	mov	r3, r7
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f7fb fcda 	bl	8005704 <CTRL_setData>
	DCM_staMotAll();									// ON
 8009d50:	f7fd fb06 	bl	8007360 <DCM_staMotAll>
	while( 1 ){	// 
		if ( SW_ON == SW_IsOn_0() ){
 8009d54:	f7f8 f926 	bl	8001fa4 <SW_IsOn_0>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d1fa      	bne.n	8009d54 <turntable+0x68>
			CTRL_stop();
 8009d5e:	f7fb fc45 	bl	80055ec <CTRL_stop>
			break;
 8009d62:	bf00      	nop
		}
	}
}
 8009d64:	bf00      	nop
 8009d66:	3730      	adds	r7, #48	; 0x30
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <MOT_getWallEdgeType>:
	bl_IsWallEdge = FALSE;			// 

}

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	af00      	add	r7, sp, #0
	return en_WallEdge;
 8009d70:	4b03      	ldr	r3, [pc, #12]	; (8009d80 <MOT_getWallEdgeType+0x14>)
 8009d72:	781b      	ldrb	r3, [r3, #0]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr
 8009d7e:	bf00      	nop
 8009d80:	2000029c 	.word	0x2000029c

08009d84 <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 8009d8e:	4a04      	ldr	r2, [pc, #16]	; (8009da0 <MOT_setWallEdge+0x1c>)
 8009d90:	79fb      	ldrb	r3, [r7, #7]
 8009d92:	7013      	strb	r3, [r2, #0]

}
 8009d94:	bf00      	nop
 8009d96:	370c      	adds	r7, #12
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr
 8009da0:	2000029d 	.word	0x2000029d

08009da4 <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b082      	sub	sp, #8
 8009da8:	af00      	add	r7, sp, #0
	float f_addDist;

	/*  */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// 
 8009daa:	4b1b      	ldr	r3, [pc, #108]	; (8009e18 <MOT_setWallEdgeDist+0x74>)
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	f083 0301 	eor.w	r3, r3, #1
 8009db2:	b2db      	uxtb	r3, r3
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d103      	bne.n	8009dc0 <MOT_setWallEdgeDist+0x1c>
 8009db8:	4b18      	ldr	r3, [pc, #96]	; (8009e1c <MOT_setWallEdgeDist+0x78>)
 8009dba:	781b      	ldrb	r3, [r3, #0]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d101      	bne.n	8009dc4 <MOT_setWallEdgeDist+0x20>

		return FALSE;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	e024      	b.n	8009e0e <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 8009dc4:	f7fb fb9a 	bl	80054fc <Get_NowDist>
 8009dc8:	eeb0 7a40 	vmov.f32	s14, s0
 8009dcc:	eef3 7a0c 	vmov.f32	s15, #60	; 0x41e00000  28.0
 8009dd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009dd4:	edc7 7a01 	vstr	s15, [r7, #4]

	/*  */
	if( f_addDist > st_Info.f_dist ){
 8009dd8:	4b11      	ldr	r3, [pc, #68]	; (8009e20 <MOT_setWallEdgeDist+0x7c>)
 8009dda:	edd3 7a06 	vldr	s15, [r3, #24]
 8009dde:	ed97 7a01 	vldr	s14, [r7, #4]
 8009de2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dea:	dd09      	ble.n	8009e00 <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_dist;
 8009dec:	4b0c      	ldr	r3, [pc, #48]	; (8009e20 <MOT_setWallEdgeDist+0x7c>)
 8009dee:	edd3 7a06 	vldr	s15, [r3, #24]
 8009df2:	ed97 7a01 	vldr	s14, [r7, #4]
 8009df6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009dfa:	4b0a      	ldr	r3, [pc, #40]	; (8009e24 <MOT_setWallEdgeDist+0x80>)
 8009dfc:	edc3 7a00 	vstr	s15, [r3]
	}

	/*  */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// 
 8009e00:	4b06      	ldr	r3, [pc, #24]	; (8009e1c <MOT_setWallEdgeDist+0x78>)
 8009e02:	2200      	movs	r2, #0
 8009e04:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// 
 8009e06:	4b04      	ldr	r3, [pc, #16]	; (8009e18 <MOT_setWallEdgeDist+0x74>)
 8009e08:	2200      	movs	r2, #0
 8009e0a:	701a      	strb	r2, [r3, #0]

	return TRUE;
 8009e0c:	2301      	movs	r3, #1
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	2000029d 	.word	0x2000029d
 8009e1c:	2000029c 	.word	0x2000029c
 8009e20:	20000fac 	.word	0x20000fac
 8009e24:	200002a0 	.word	0x200002a0

08009e28 <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 8009e28:	b480      	push	{r7}
 8009e2a:	af00      	add	r7, sp, #0
	/*  */
	if( bl_IsWallEdge == FALSE ){		// 
 8009e2c:	4b08      	ldr	r3, [pc, #32]	; (8009e50 <MOT_setWallEdgeDist_LoopWait+0x28>)
 8009e2e:	781b      	ldrb	r3, [r3, #0]
 8009e30:	f083 0301 	eor.w	r3, r3, #1
 8009e34:	b2db      	uxtb	r3, r3
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	e003      	b.n	8009e46 <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 8009e3e:	4b05      	ldr	r3, [pc, #20]	; (8009e54 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 8009e40:	4a05      	ldr	r2, [pc, #20]	; (8009e58 <MOT_setWallEdgeDist_LoopWait+0x30>)
 8009e42:	601a      	str	r2, [r3, #0]

	return TRUE;
 8009e44:	2301      	movs	r3, #1
}
 8009e46:	4618      	mov	r0, r3
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr
 8009e50:	2000029d 	.word	0x2000029d
 8009e54:	200002a0 	.word	0x200002a0
 8009e58:	41e00000 	.word	0x41e00000

08009e5c <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 8009e60:	4b2d      	ldr	r3, [pc, #180]	; (8009f18 <BAT_Pol+0xbc>)
 8009e62:	88da      	ldrh	r2, [r3, #6]
 8009e64:	4b2c      	ldr	r3, [pc, #176]	; (8009f18 <BAT_Pol+0xbc>)
 8009e66:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 8009e68:	4b2b      	ldr	r3, [pc, #172]	; (8009f18 <BAT_Pol+0xbc>)
 8009e6a:	889a      	ldrh	r2, [r3, #4]
 8009e6c:	4b2a      	ldr	r3, [pc, #168]	; (8009f18 <BAT_Pol+0xbc>)
 8009e6e:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 8009e70:	4b29      	ldr	r3, [pc, #164]	; (8009f18 <BAT_Pol+0xbc>)
 8009e72:	885a      	ldrh	r2, [r3, #2]
 8009e74:	4b28      	ldr	r3, [pc, #160]	; (8009f18 <BAT_Pol+0xbc>)
 8009e76:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 8009e78:	4b27      	ldr	r3, [pc, #156]	; (8009f18 <BAT_Pol+0xbc>)
 8009e7a:	881a      	ldrh	r2, [r3, #0]
 8009e7c:	4b26      	ldr	r3, [pc, #152]	; (8009f18 <BAT_Pol+0xbc>)
 8009e7e:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 8009e80:	f7f7 fc7c 	bl	800177c <GetBatVal>
 8009e84:	4603      	mov	r3, r0
 8009e86:	461a      	mov	r2, r3
 8009e88:	4b23      	ldr	r3, [pc, #140]	; (8009f18 <BAT_Pol+0xbc>)
 8009e8a:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 8009e8c:	4b22      	ldr	r3, [pc, #136]	; (8009f18 <BAT_Pol+0xbc>)
 8009e8e:	881b      	ldrh	r3, [r3, #0]
 8009e90:	461a      	mov	r2, r3
 8009e92:	4b21      	ldr	r3, [pc, #132]	; (8009f18 <BAT_Pol+0xbc>)
 8009e94:	885b      	ldrh	r3, [r3, #2]
 8009e96:	4413      	add	r3, r2
 8009e98:	4a1f      	ldr	r2, [pc, #124]	; (8009f18 <BAT_Pol+0xbc>)
 8009e9a:	8892      	ldrh	r2, [r2, #4]
 8009e9c:	4413      	add	r3, r2
 8009e9e:	4a1e      	ldr	r2, [pc, #120]	; (8009f18 <BAT_Pol+0xbc>)
 8009ea0:	88d2      	ldrh	r2, [r2, #6]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	4a1c      	ldr	r2, [pc, #112]	; (8009f18 <BAT_Pol+0xbc>)
 8009ea6:	8912      	ldrh	r2, [r2, #8]
 8009ea8:	4413      	add	r3, r2
 8009eaa:	4a1c      	ldr	r2, [pc, #112]	; (8009f1c <BAT_Pol+0xc0>)
 8009eac:	fb82 1203 	smull	r1, r2, r2, r3
 8009eb0:	1052      	asrs	r2, r2, #1
 8009eb2:	17db      	asrs	r3, r3, #31
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	4b19      	ldr	r3, [pc, #100]	; (8009f20 <BAT_Pol+0xc4>)
 8009eba:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 8009ebc:	4b18      	ldr	r3, [pc, #96]	; (8009f20 <BAT_Pol+0xc4>)
 8009ebe:	881b      	ldrh	r3, [r3, #0]
 8009ec0:	f640 22a9 	movw	r2, #2729	; 0xaa9
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d803      	bhi.n	8009ed0 <BAT_Pol+0x74>
		SetBatLED(0);
 8009ec8:	2000      	movs	r0, #0
 8009eca:	f7f8 f851 	bl	8001f70 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 8009ece:	e021      	b.n	8009f14 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 8009ed0:	4b13      	ldr	r3, [pc, #76]	; (8009f20 <BAT_Pol+0xc4>)
 8009ed2:	881b      	ldrh	r3, [r3, #0]
 8009ed4:	f640 32f3 	movw	r2, #3059	; 0xbf3
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d818      	bhi.n	8009f0e <BAT_Pol+0xb2>
		if( i>=100){
 8009edc:	4b11      	ldr	r3, [pc, #68]	; (8009f24 <BAT_Pol+0xc8>)
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	2b63      	cmp	r3, #99	; 0x63
 8009ee2:	d906      	bls.n	8009ef2 <BAT_Pol+0x96>
			SetBatLED(1);
 8009ee4:	2001      	movs	r0, #1
 8009ee6:	f7f8 f843 	bl	8001f70 <SetBatLED>
			i=0;
 8009eea:	4b0e      	ldr	r3, [pc, #56]	; (8009f24 <BAT_Pol+0xc8>)
 8009eec:	2200      	movs	r2, #0
 8009eee:	701a      	strb	r2, [r3, #0]
 8009ef0:	e006      	b.n	8009f00 <BAT_Pol+0xa4>
		else if(i>=50){
 8009ef2:	4b0c      	ldr	r3, [pc, #48]	; (8009f24 <BAT_Pol+0xc8>)
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	2b31      	cmp	r3, #49	; 0x31
 8009ef8:	d902      	bls.n	8009f00 <BAT_Pol+0xa4>
			SetBatLED(0);
 8009efa:	2000      	movs	r0, #0
 8009efc:	f7f8 f838 	bl	8001f70 <SetBatLED>
		i++;
 8009f00:	4b08      	ldr	r3, [pc, #32]	; (8009f24 <BAT_Pol+0xc8>)
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	3301      	adds	r3, #1
 8009f06:	b2da      	uxtb	r2, r3
 8009f08:	4b06      	ldr	r3, [pc, #24]	; (8009f24 <BAT_Pol+0xc8>)
 8009f0a:	701a      	strb	r2, [r3, #0]
}
 8009f0c:	e002      	b.n	8009f14 <BAT_Pol+0xb8>
		SetBatLED(1);
 8009f0e:	2001      	movs	r0, #1
 8009f10:	f7f8 f82e 	bl	8001f70 <SetBatLED>
}
 8009f14:	bf00      	nop
 8009f16:	bd80      	pop	{r7, pc}
 8009f18:	20000010 	.word	0x20000010
 8009f1c:	66666667 	.word	0x66666667
 8009f20:	2000000e 	.word	0x2000000e
 8009f24:	200002a4 	.word	0x200002a4

08009f28 <get_battLv>:

float get_battLv(void){
 8009f28:	b598      	push	{r3, r4, r7, lr}
 8009f2a:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.990+1.005)/1.990/4095.000*3.300;
 8009f2c:	4b22      	ldr	r3, [pc, #136]	; (8009fb8 <get_battLv+0x90>)
 8009f2e:	881b      	ldrh	r3, [r3, #0]
 8009f30:	ee07 3a90 	vmov	s15, r3
 8009f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f38:	ee17 0a90 	vmov	r0, s15
 8009f3c:	f7f6 fb2c 	bl	8000598 <__aeabi_f2d>
 8009f40:	a315      	add	r3, pc, #84	; (adr r3, 8009f98 <get_battLv+0x70>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f7f6 fb7f 	bl	8000648 <__aeabi_dmul>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	460c      	mov	r4, r1
 8009f4e:	4618      	mov	r0, r3
 8009f50:	4621      	mov	r1, r4
 8009f52:	a313      	add	r3, pc, #76	; (adr r3, 8009fa0 <get_battLv+0x78>)
 8009f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f58:	f7f6 fca0 	bl	800089c <__aeabi_ddiv>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	460c      	mov	r4, r1
 8009f60:	4618      	mov	r0, r3
 8009f62:	4621      	mov	r1, r4
 8009f64:	a310      	add	r3, pc, #64	; (adr r3, 8009fa8 <get_battLv+0x80>)
 8009f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f6a:	f7f6 fc97 	bl	800089c <__aeabi_ddiv>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	460c      	mov	r4, r1
 8009f72:	4618      	mov	r0, r3
 8009f74:	4621      	mov	r1, r4
 8009f76:	a30e      	add	r3, pc, #56	; (adr r3, 8009fb0 <get_battLv+0x88>)
 8009f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f7c:	f7f6 fb64 	bl	8000648 <__aeabi_dmul>
 8009f80:	4603      	mov	r3, r0
 8009f82:	460c      	mov	r4, r1
 8009f84:	4618      	mov	r0, r3
 8009f86:	4621      	mov	r1, r4
 8009f88:	f7f6 fe56 	bl	8000c38 <__aeabi_d2f>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	ee07 3a90 	vmov	s15, r3
}
 8009f92:	eeb0 0a67 	vmov.f32	s0, s15
 8009f96:	bd98      	pop	{r3, r4, r7, pc}
 8009f98:	8f5c28f6 	.word	0x8f5c28f6
 8009f9c:	4007f5c2 	.word	0x4007f5c2
 8009fa0:	3d70a3d7 	.word	0x3d70a3d7
 8009fa4:	3fffd70a 	.word	0x3fffd70a
 8009fa8:	00000000 	.word	0x00000000
 8009fac:	40affe00 	.word	0x40affe00
 8009fb0:	66666666 	.word	0x66666666
 8009fb4:	400a6666 	.word	0x400a6666
 8009fb8:	2000000e 	.word	0x2000000e

08009fbc <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 8009fc0:	2238      	movs	r2, #56	; 0x38
 8009fc2:	2100      	movs	r1, #0
 8009fc4:	4823      	ldr	r0, [pc, #140]	; (800a054 <DIST_init+0x98>)
 8009fc6:	f003 fc90 	bl	800d8ea <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 8009fca:	4b22      	ldr	r3, [pc, #136]	; (800a054 <DIST_init+0x98>)
 8009fcc:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8009fd0:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 8009fd2:	4b20      	ldr	r3, [pc, #128]	; (800a054 <DIST_init+0x98>)
 8009fd4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009fd8:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 8009fda:	4b1e      	ldr	r3, [pc, #120]	; (800a054 <DIST_init+0x98>)
 8009fdc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009fe0:	845a      	strh	r2, [r3, #34]	; 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 8009fe2:	4b1c      	ldr	r3, [pc, #112]	; (800a054 <DIST_init+0x98>)
 8009fe4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009fe8:	861a      	strh	r2, [r3, #48]	; 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 8009fea:	4b1a      	ldr	r3, [pc, #104]	; (800a054 <DIST_init+0x98>)
 8009fec:	f640 52ac 	movw	r2, #3500	; 0xdac
 8009ff0:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 8009ff2:	4b18      	ldr	r3, [pc, #96]	; (800a054 <DIST_init+0x98>)
 8009ff4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009ff8:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 8009ffa:	4b16      	ldr	r3, [pc, #88]	; (800a054 <DIST_init+0x98>)
 8009ffc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a000:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 800a002:	4b14      	ldr	r3, [pc, #80]	; (800a054 <DIST_init+0x98>)
 800a004:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a008:	85da      	strh	r2, [r3, #46]	; 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 800a00a:	4b13      	ldr	r3, [pc, #76]	; (800a058 <DIST_init+0x9c>)
 800a00c:	2250      	movs	r2, #80	; 0x50
 800a00e:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 800a010:	4b11      	ldr	r3, [pc, #68]	; (800a058 <DIST_init+0x9c>)
 800a012:	2246      	movs	r2, #70	; 0x46
 800a014:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 800a016:	4b10      	ldr	r3, [pc, #64]	; (800a058 <DIST_init+0x9c>)
 800a018:	22c0      	movs	r2, #192	; 0xc0
 800a01a:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 800a01c:	4b0e      	ldr	r3, [pc, #56]	; (800a058 <DIST_init+0x9c>)
 800a01e:	22a0      	movs	r2, #160	; 0xa0
 800a020:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 800a022:	4b0d      	ldr	r3, [pc, #52]	; (800a058 <DIST_init+0x9c>)
 800a024:	22fa      	movs	r2, #250	; 0xfa
 800a026:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 800a028:	4b0b      	ldr	r3, [pc, #44]	; (800a058 <DIST_init+0x9c>)
 800a02a:	22fa      	movs	r2, #250	; 0xfa
 800a02c:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 800a02e:	4b09      	ldr	r3, [pc, #36]	; (800a054 <DIST_init+0x98>)
 800a030:	f640 52ac 	movw	r2, #3500	; 0xdac
 800a034:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 800a036:	4b07      	ldr	r3, [pc, #28]	; (800a054 <DIST_init+0x98>)
 800a038:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a03c:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 800a03e:	4b05      	ldr	r3, [pc, #20]	; (800a054 <DIST_init+0x98>)
 800a040:	f640 52ac 	movw	r2, #3500	; 0xdac
 800a044:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 800a046:	4b03      	ldr	r3, [pc, #12]	; (800a054 <DIST_init+0x98>)
 800a048:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800a04c:	831a      	strh	r2, [r3, #24]

}
 800a04e:	bf00      	nop
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	20001010 	.word	0x20001010
 800a058:	20000ff0 	.word	0x20000ff0

0800a05c <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	4603      	mov	r3, r0
 800a064:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 800a066:	79fa      	ldrb	r2, [r7, #7]
 800a068:	4906      	ldr	r1, [pc, #24]	; (800a084 <DIST_getNowVal+0x28>)
 800a06a:	4613      	mov	r3, r2
 800a06c:	00db      	lsls	r3, r3, #3
 800a06e:	1a9b      	subs	r3, r3, r2
 800a070:	005b      	lsls	r3, r3, #1
 800a072:	440b      	add	r3, r1
 800a074:	881b      	ldrh	r3, [r3, #0]
 800a076:	b21b      	sxth	r3, r3
}
 800a078:	4618      	mov	r0, r3
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr
 800a084:	20001010 	.word	0x20001010

0800a088 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 800a090:	2300      	movs	r3, #0
 800a092:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 800a094:	2300      	movs	r3, #0
 800a096:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 800a098:	4b55      	ldr	r3, [pc, #340]	; (800a1f0 <DIST_getErr+0x168>)
 800a09a:	8b9a      	ldrh	r2, [r3, #28]
 800a09c:	4b54      	ldr	r3, [pc, #336]	; (800a1f0 <DIST_getErr+0x168>)
 800a09e:	8bdb      	ldrh	r3, [r3, #30]
 800a0a0:	1ad3      	subs	r3, r2, r3
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800a0a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a0aa:	f113 0f96 	cmn.w	r3, #150	; 0x96
 800a0ae:	db03      	blt.n	800a0b8 <DIST_getErr+0x30>
 800a0b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a0b4:	2b96      	cmp	r3, #150	; 0x96
 800a0b6:	dd06      	ble.n	800a0c6 <DIST_getErr+0x3e>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 800a0b8:	4b4d      	ldr	r3, [pc, #308]	; (800a1f0 <DIST_getErr+0x168>)
 800a0ba:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a0bc:	3305      	adds	r3, #5
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	b21b      	sxth	r3, r3
 800a0c2:	81bb      	strh	r3, [r7, #12]
 800a0c4:	e003      	b.n	800a0ce <DIST_getErr+0x46>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 800a0c6:	4b4a      	ldr	r3, [pc, #296]	; (800a1f0 <DIST_getErr+0x168>)
 800a0c8:	8c1b      	ldrh	r3, [r3, #32]
 800a0ca:	b21b      	sxth	r3, r3
 800a0cc:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 800a0ce:	4b48      	ldr	r3, [pc, #288]	; (800a1f0 <DIST_getErr+0x168>)
 800a0d0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a0d2:	4b47      	ldr	r3, [pc, #284]	; (800a1f0 <DIST_getErr+0x168>)
 800a0d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a0d6:	1ad3      	subs	r3, r2, r3
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800a0dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a0e0:	f113 0f96 	cmn.w	r3, #150	; 0x96
 800a0e4:	db03      	blt.n	800a0ee <DIST_getErr+0x66>
 800a0e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a0ea:	2b96      	cmp	r3, #150	; 0x96
 800a0ec:	dd06      	ble.n	800a0fc <DIST_getErr+0x74>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 800a0ee:	4b40      	ldr	r3, [pc, #256]	; (800a1f0 <DIST_getErr+0x168>)
 800a0f0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a0f2:	3305      	adds	r3, #5
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	b21b      	sxth	r3, r3
 800a0f8:	817b      	strh	r3, [r7, #10]
 800a0fa:	e003      	b.n	800a104 <DIST_getErr+0x7c>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 800a0fc:	4b3c      	ldr	r3, [pc, #240]	; (800a1f0 <DIST_getErr+0x168>)
 800a0fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a100:	b21b      	sxth	r3, r3
 800a102:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2200      	movs	r2, #0
 800a108:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800a10a:	4b39      	ldr	r3, [pc, #228]	; (800a1f0 <DIST_getErr+0x168>)
 800a10c:	881a      	ldrh	r2, [r3, #0]
 800a10e:	4b38      	ldr	r3, [pc, #224]	; (800a1f0 <DIST_getErr+0x168>)
 800a110:	899b      	ldrh	r3, [r3, #12]
 800a112:	429a      	cmp	r2, r3
 800a114:	d909      	bls.n	800a12a <DIST_getErr+0xa2>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 800a116:	4b36      	ldr	r3, [pc, #216]	; (800a1f0 <DIST_getErr+0x168>)
 800a118:	89da      	ldrh	r2, [r3, #14]
 800a11a:	4b35      	ldr	r3, [pc, #212]	; (800a1f0 <DIST_getErr+0x168>)
 800a11c:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800a11e:	429a      	cmp	r2, r3
 800a120:	d903      	bls.n	800a12a <DIST_getErr+0xa2>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	601a      	str	r2, [r3, #0]
 800a128:	e05b      	b.n	800a1e2 <DIST_getErr+0x15a>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800a12a:	4b31      	ldr	r3, [pc, #196]	; (800a1f0 <DIST_getErr+0x168>)
 800a12c:	881a      	ldrh	r2, [r3, #0]
 800a12e:	4b30      	ldr	r3, [pc, #192]	; (800a1f0 <DIST_getErr+0x168>)
 800a130:	895b      	ldrh	r3, [r3, #10]
 800a132:	429a      	cmp	r2, r3
 800a134:	d915      	bls.n	800a162 <DIST_getErr+0xda>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 800a136:	4b2e      	ldr	r3, [pc, #184]	; (800a1f0 <DIST_getErr+0x168>)
 800a138:	89da      	ldrh	r2, [r3, #14]
 800a13a:	4b2d      	ldr	r3, [pc, #180]	; (800a1f0 <DIST_getErr+0x168>)
 800a13c:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800a13e:	429a      	cmp	r2, r3
 800a140:	d90f      	bls.n	800a162 <DIST_getErr+0xda>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800a142:	4b2b      	ldr	r3, [pc, #172]	; (800a1f0 <DIST_getErr+0x168>)
 800a144:	89db      	ldrh	r3, [r3, #14]
 800a146:	461a      	mov	r2, r3
 800a148:	4b29      	ldr	r3, [pc, #164]	; (800a1f0 <DIST_getErr+0x168>)
 800a14a:	8a9b      	ldrh	r3, [r3, #20]
 800a14c:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 800a14e:	4b28      	ldr	r3, [pc, #160]	; (800a1f0 <DIST_getErr+0x168>)
 800a150:	881b      	ldrh	r3, [r3, #0]
 800a152:	4619      	mov	r1, r3
 800a154:	4b26      	ldr	r3, [pc, #152]	; (800a1f0 <DIST_getErr+0x168>)
 800a156:	88db      	ldrh	r3, [r3, #6]
 800a158:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800a15a:	1ad2      	subs	r2, r2, r3
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	601a      	str	r2, [r3, #0]
 800a160:	e03f      	b.n	800a1e2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 800a162:	89bb      	ldrh	r3, [r7, #12]
 800a164:	b21b      	sxth	r3, r3
 800a166:	461a      	mov	r2, r3
 800a168:	4b21      	ldr	r3, [pc, #132]	; (800a1f0 <DIST_getErr+0x168>)
 800a16a:	8b9b      	ldrh	r3, [r3, #28]
 800a16c:	429a      	cmp	r2, r3
 800a16e:	da16      	bge.n	800a19e <DIST_getErr+0x116>
 800a170:	897b      	ldrh	r3, [r7, #10]
 800a172:	b21b      	sxth	r3, r3
 800a174:	461a      	mov	r2, r3
 800a176:	4b1e      	ldr	r3, [pc, #120]	; (800a1f0 <DIST_getErr+0x168>)
 800a178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a17a:	429a      	cmp	r2, r3
 800a17c:	da0f      	bge.n	800a19e <DIST_getErr+0x116>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800a17e:	4b1c      	ldr	r3, [pc, #112]	; (800a1f0 <DIST_getErr+0x168>)
 800a180:	8b9b      	ldrh	r3, [r3, #28]
 800a182:	461a      	mov	r2, r3
 800a184:	4b1a      	ldr	r3, [pc, #104]	; (800a1f0 <DIST_getErr+0x168>)
 800a186:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a188:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 800a18a:	4b19      	ldr	r3, [pc, #100]	; (800a1f0 <DIST_getErr+0x168>)
 800a18c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a18e:	4619      	mov	r1, r3
 800a190:	4b17      	ldr	r3, [pc, #92]	; (800a1f0 <DIST_getErr+0x168>)
 800a192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a194:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800a196:	441a      	add	r2, r3
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	601a      	str	r2, [r3, #0]
 800a19c:	e021      	b.n	800a1e2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 800a19e:	89bb      	ldrh	r3, [r7, #12]
 800a1a0:	b21b      	sxth	r3, r3
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	4b12      	ldr	r3, [pc, #72]	; (800a1f0 <DIST_getErr+0x168>)
 800a1a6:	8b9b      	ldrh	r3, [r3, #28]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	da09      	bge.n	800a1c0 <DIST_getErr+0x138>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 800a1ac:	4b10      	ldr	r3, [pc, #64]	; (800a1f0 <DIST_getErr+0x168>)
 800a1ae:	8b9b      	ldrh	r3, [r3, #28]
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	4b0f      	ldr	r3, [pc, #60]	; (800a1f0 <DIST_getErr+0x168>)
 800a1b4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800a1b6:	1ad3      	subs	r3, r2, r3
 800a1b8:	005a      	lsls	r2, r3, #1
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	601a      	str	r2, [r3, #0]
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
//		printf("[Val]%6d  	\n\r", *p_err);
	}
}
 800a1be:	e010      	b.n	800a1e2 <DIST_getErr+0x15a>
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 800a1c0:	897b      	ldrh	r3, [r7, #10]
 800a1c2:	b21b      	sxth	r3, r3
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	4b0a      	ldr	r3, [pc, #40]	; (800a1f0 <DIST_getErr+0x168>)
 800a1c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	da09      	bge.n	800a1e2 <DIST_getErr+0x15a>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 800a1ce:	4b08      	ldr	r3, [pc, #32]	; (800a1f0 <DIST_getErr+0x168>)
 800a1d0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	4b06      	ldr	r3, [pc, #24]	; (800a1f0 <DIST_getErr+0x168>)
 800a1d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a1d8:	1ad3      	subs	r3, r2, r3
 800a1da:	005a      	lsls	r2, r3, #1
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	601a      	str	r2, [r3, #0]
}
 800a1e0:	e7ff      	b.n	800a1e2 <DIST_getErr+0x15a>
 800a1e2:	bf00      	nop
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	20001010 	.word	0x20001010

0800a1f4 <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
	*p_err =0;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 800a202:	4b22      	ldr	r3, [pc, #136]	; (800a28c <DIST_getErrSkew+0x98>)
 800a204:	881a      	ldrh	r2, [r3, #0]
 800a206:	4b22      	ldr	r3, [pc, #136]	; (800a290 <DIST_getErrSkew+0x9c>)
 800a208:	88db      	ldrh	r3, [r3, #6]
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d904      	bls.n	800a218 <DIST_getErrSkew+0x24>
		*p_err = 300;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a214:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 800a216:	e032      	b.n	800a27e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 800a218:	4b1c      	ldr	r3, [pc, #112]	; (800a28c <DIST_getErrSkew+0x98>)
 800a21a:	89da      	ldrh	r2, [r3, #14]
 800a21c:	4b1c      	ldr	r3, [pc, #112]	; (800a290 <DIST_getErrSkew+0x9c>)
 800a21e:	89db      	ldrh	r3, [r3, #14]
 800a220:	429a      	cmp	r2, r3
 800a222:	d903      	bls.n	800a22c <DIST_getErrSkew+0x38>
		*p_err = -300;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	4a1b      	ldr	r2, [pc, #108]	; (800a294 <DIST_getErrSkew+0xa0>)
 800a228:	601a      	str	r2, [r3, #0]
}
 800a22a:	e028      	b.n	800a27e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 800a22c:	4b17      	ldr	r3, [pc, #92]	; (800a28c <DIST_getErrSkew+0x98>)
 800a22e:	881a      	ldrh	r2, [r3, #0]
 800a230:	4b17      	ldr	r3, [pc, #92]	; (800a290 <DIST_getErrSkew+0x9c>)
 800a232:	889b      	ldrh	r3, [r3, #4]
 800a234:	429a      	cmp	r2, r3
 800a236:	d903      	bls.n	800a240 <DIST_getErrSkew+0x4c>
		*p_err = 200;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	22c8      	movs	r2, #200	; 0xc8
 800a23c:	601a      	str	r2, [r3, #0]
}
 800a23e:	e01e      	b.n	800a27e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 800a240:	4b12      	ldr	r3, [pc, #72]	; (800a28c <DIST_getErrSkew+0x98>)
 800a242:	89da      	ldrh	r2, [r3, #14]
 800a244:	4b12      	ldr	r3, [pc, #72]	; (800a290 <DIST_getErrSkew+0x9c>)
 800a246:	899b      	ldrh	r3, [r3, #12]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d904      	bls.n	800a256 <DIST_getErrSkew+0x62>
		*p_err = -200;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 800a252:	601a      	str	r2, [r3, #0]
}
 800a254:	e013      	b.n	800a27e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 800a256:	4b0d      	ldr	r3, [pc, #52]	; (800a28c <DIST_getErrSkew+0x98>)
 800a258:	881a      	ldrh	r2, [r3, #0]
 800a25a:	4b0d      	ldr	r3, [pc, #52]	; (800a290 <DIST_getErrSkew+0x9c>)
 800a25c:	885b      	ldrh	r3, [r3, #2]
 800a25e:	429a      	cmp	r2, r3
 800a260:	d903      	bls.n	800a26a <DIST_getErrSkew+0x76>
		*p_err = 100;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2264      	movs	r2, #100	; 0x64
 800a266:	601a      	str	r2, [r3, #0]
}
 800a268:	e009      	b.n	800a27e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 800a26a:	4b08      	ldr	r3, [pc, #32]	; (800a28c <DIST_getErrSkew+0x98>)
 800a26c:	89da      	ldrh	r2, [r3, #14]
 800a26e:	4b08      	ldr	r3, [pc, #32]	; (800a290 <DIST_getErrSkew+0x9c>)
 800a270:	895b      	ldrh	r3, [r3, #10]
 800a272:	429a      	cmp	r2, r3
 800a274:	d903      	bls.n	800a27e <DIST_getErrSkew+0x8a>
		*p_err = -100;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800a27c:	601a      	str	r2, [r3, #0]
}
 800a27e:	bf00      	nop
 800a280:	370c      	adds	r7, #12
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	20001010 	.word	0x20001010
 800a290:	20000ff0 	.word	0x20000ff0
 800a294:	fffffed4 	.word	0xfffffed4

0800a298 <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 800a29e:	f7f7 f9f7 	bl	8001690 <GetSensor_FL>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	461a      	mov	r2, r3
 800a2a6:	4b13      	ldr	r3, [pc, #76]	; (800a2f4 <DIST_Pol_FL+0x5c>)
 800a2a8:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800a2aa:	2001      	movs	r0, #1
 800a2ac:	f7f7 fe92 	bl	8001fd4 <Set_SenFL>

	for(uint16_t i=0;i<500;i++);
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	80fb      	strh	r3, [r7, #6]
 800a2b4:	e002      	b.n	800a2bc <DIST_Pol_FL+0x24>
 800a2b6:	88fb      	ldrh	r3, [r7, #6]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	80fb      	strh	r3, [r7, #6]
 800a2bc:	88fb      	ldrh	r3, [r7, #6]
 800a2be:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a2c2:	d3f8      	bcc.n	800a2b6 <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 800a2c4:	4b0b      	ldr	r3, [pc, #44]	; (800a2f4 <DIST_Pol_FL+0x5c>)
 800a2c6:	89da      	ldrh	r2, [r3, #14]
 800a2c8:	4b0a      	ldr	r3, [pc, #40]	; (800a2f4 <DIST_Pol_FL+0x5c>)
 800a2ca:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 800a2cc:	f7f7 f9e0 	bl	8001690 <GetSensor_FL>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	4b07      	ldr	r3, [pc, #28]	; (800a2f4 <DIST_Pol_FL+0x5c>)
 800a2d6:	8adb      	ldrh	r3, [r3, #22]
 800a2d8:	1ad3      	subs	r3, r2, r3
 800a2da:	b29a      	uxth	r2, r3
 800a2dc:	4b05      	ldr	r3, [pc, #20]	; (800a2f4 <DIST_Pol_FL+0x5c>)
 800a2de:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 800a2e0:	f7f7 f9ee 	bl	80016c0 <ADC3_clearEOS>

	Set_SenFL(0);
 800a2e4:	2000      	movs	r0, #0
 800a2e6:	f7f7 fe75 	bl	8001fd4 <Set_SenFL>
}
 800a2ea:	bf00      	nop
 800a2ec:	3708      	adds	r7, #8
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}
 800a2f2:	bf00      	nop
 800a2f4:	20001010 	.word	0x20001010

0800a2f8 <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b082      	sub	sp, #8
 800a2fc:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 800a2fe:	f7f7 fa23 	bl	8001748 <GetSensor_FR>
 800a302:	4603      	mov	r3, r0
 800a304:	461a      	mov	r2, r3
 800a306:	4b13      	ldr	r3, [pc, #76]	; (800a354 <DIST_Pol_FR+0x5c>)
 800a308:	811a      	strh	r2, [r3, #8]
	
	Set_SenFR(1);
 800a30a:	2001      	movs	r0, #1
 800a30c:	f7f7 feaa 	bl	8002064 <Set_SenFR>

	for(uint16_t i=0;i<500;i++);
 800a310:	2300      	movs	r3, #0
 800a312:	80fb      	strh	r3, [r7, #6]
 800a314:	e002      	b.n	800a31c <DIST_Pol_FR+0x24>
 800a316:	88fb      	ldrh	r3, [r7, #6]
 800a318:	3301      	adds	r3, #1
 800a31a:	80fb      	strh	r3, [r7, #6]
 800a31c:	88fb      	ldrh	r3, [r7, #6]
 800a31e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a322:	d3f8      	bcc.n	800a316 <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 800a324:	4b0b      	ldr	r3, [pc, #44]	; (800a354 <DIST_Pol_FR+0x5c>)
 800a326:	881a      	ldrh	r2, [r3, #0]
 800a328:	4b0a      	ldr	r3, [pc, #40]	; (800a354 <DIST_Pol_FR+0x5c>)
 800a32a:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 800a32c:	f7f7 fa0c 	bl	8001748 <GetSensor_FR>
 800a330:	4603      	mov	r3, r0
 800a332:	461a      	mov	r2, r3
 800a334:	4b07      	ldr	r3, [pc, #28]	; (800a354 <DIST_Pol_FR+0x5c>)
 800a336:	891b      	ldrh	r3, [r3, #8]
 800a338:	1ad3      	subs	r3, r2, r3
 800a33a:	b29a      	uxth	r2, r3
 800a33c:	4b05      	ldr	r3, [pc, #20]	; (800a354 <DIST_Pol_FR+0x5c>)
 800a33e:	801a      	strh	r2, [r3, #0]
	ADC1_clearEOS();
 800a340:	f7f7 f9c8 	bl	80016d4 <ADC1_clearEOS>

	Set_SenFR(0);
 800a344:	2000      	movs	r0, #0
 800a346:	f7f7 fe8d 	bl	8002064 <Set_SenFR>

}
 800a34a:	bf00      	nop
 800a34c:	3708      	adds	r7, #8
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	20001010 	.word	0x20001010

0800a358 <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 800a35e:	f7f7 f9c1 	bl	80016e4 <GetSensor_SL>
 800a362:	4603      	mov	r3, r0
 800a364:	461a      	mov	r2, r3
 800a366:	4b12      	ldr	r3, [pc, #72]	; (800a3b0 <DIST_Pol_SL+0x58>)
 800a368:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800a36a:	2001      	movs	r0, #1
 800a36c:	f7f7 fe49 	bl	8002002 <Set_SenSL>

	for(uint16_t i=0;i<500;i++);
 800a370:	2300      	movs	r3, #0
 800a372:	80fb      	strh	r3, [r7, #6]
 800a374:	e002      	b.n	800a37c <DIST_Pol_SL+0x24>
 800a376:	88fb      	ldrh	r3, [r7, #6]
 800a378:	3301      	adds	r3, #1
 800a37a:	80fb      	strh	r3, [r7, #6]
 800a37c:	88fb      	ldrh	r3, [r7, #6]
 800a37e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a382:	d3f8      	bcc.n	800a376 <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 800a384:	4b0a      	ldr	r3, [pc, #40]	; (800a3b0 <DIST_Pol_SL+0x58>)
 800a386:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a388:	4b09      	ldr	r3, [pc, #36]	; (800a3b0 <DIST_Pol_SL+0x58>)
 800a38a:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800a38c:	f7f7 f9aa 	bl	80016e4 <GetSensor_SL>
 800a390:	4603      	mov	r3, r0
 800a392:	461a      	mov	r2, r3
 800a394:	4b06      	ldr	r3, [pc, #24]	; (800a3b0 <DIST_Pol_SL+0x58>)
 800a396:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a398:	1ad3      	subs	r3, r2, r3
 800a39a:	b29a      	uxth	r2, r3
 800a39c:	4b04      	ldr	r3, [pc, #16]	; (800a3b0 <DIST_Pol_SL+0x58>)
 800a39e:	855a      	strh	r2, [r3, #42]	; 0x2a

	Set_SenSL(0);
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	f7f7 fe2e 	bl	8002002 <Set_SenSL>

}
 800a3a6:	bf00      	nop
 800a3a8:	3708      	adds	r7, #8
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	20001010 	.word	0x20001010

0800a3b4 <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b082      	sub	sp, #8
 800a3b8:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800a3ba:	f7f7 f9ac 	bl	8001716 <GetSensor_SR>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	4b12      	ldr	r3, [pc, #72]	; (800a40c <DIST_Pol_SR+0x58>)
 800a3c4:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 800a3c6:	2001      	movs	r0, #1
 800a3c8:	f7f7 fe32 	bl	8002030 <Set_SenSR>

	for(uint16_t i=0;i<500;i++);
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	80fb      	strh	r3, [r7, #6]
 800a3d0:	e002      	b.n	800a3d8 <DIST_Pol_SR+0x24>
 800a3d2:	88fb      	ldrh	r3, [r7, #6]
 800a3d4:	3301      	adds	r3, #1
 800a3d6:	80fb      	strh	r3, [r7, #6]
 800a3d8:	88fb      	ldrh	r3, [r7, #6]
 800a3da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a3de:	d3f8      	bcc.n	800a3d2 <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 800a3e0:	4b0a      	ldr	r3, [pc, #40]	; (800a40c <DIST_Pol_SR+0x58>)
 800a3e2:	8b9a      	ldrh	r2, [r3, #28]
 800a3e4:	4b09      	ldr	r3, [pc, #36]	; (800a40c <DIST_Pol_SR+0x58>)
 800a3e6:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 800a3e8:	f7f7 f995 	bl	8001716 <GetSensor_SR>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	4b06      	ldr	r3, [pc, #24]	; (800a40c <DIST_Pol_SR+0x58>)
 800a3f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a3f4:	1ad3      	subs	r3, r2, r3
 800a3f6:	b29a      	uxth	r2, r3
 800a3f8:	4b04      	ldr	r3, [pc, #16]	; (800a40c <DIST_Pol_SR+0x58>)
 800a3fa:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	f7f7 fe17 	bl	8002030 <Set_SenSR>

}
 800a402:	bf00      	nop
 800a404:	3708      	adds	r7, #8
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	20001010 	.word	0x20001010

0800a410 <Get_Sen_Nowdata>:

void Get_Sen_Nowdata(void){
 800a410:	b580      	push	{r7, lr}
 800a412:	b082      	sub	sp, #8
 800a414:	af02      	add	r7, sp, #8
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a416:	4b09      	ldr	r3, [pc, #36]	; (800a43c <Get_Sen_Nowdata+0x2c>)
 800a418:	89db      	ldrh	r3, [r3, #14]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a41a:	4619      	mov	r1, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a41c:	4b07      	ldr	r3, [pc, #28]	; (800a43c <Get_Sen_Nowdata+0x2c>)
 800a41e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a420:	461a      	mov	r2, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a422:	4b06      	ldr	r3, [pc, #24]	; (800a43c <Get_Sen_Nowdata+0x2c>)
 800a424:	8b9b      	ldrh	r3, [r3, #28]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a426:	4618      	mov	r0, r3
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
 800a428:	4b04      	ldr	r3, [pc, #16]	; (800a43c <Get_Sen_Nowdata+0x2c>)
 800a42a:	881b      	ldrh	r3, [r3, #0]
	printf("FL %4d SL %4d SR %4d FR %4d\r",
 800a42c:	9300      	str	r3, [sp, #0]
 800a42e:	4603      	mov	r3, r0
 800a430:	4803      	ldr	r0, [pc, #12]	; (800a440 <Get_Sen_Nowdata+0x30>)
 800a432:	f004 f8a1 	bl	800e578 <iprintf>
}
 800a436:	bf00      	nop
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	20001010 	.word	0x20001010
 800a440:	080134c8 	.word	0x080134c8

0800a444 <DIST_isWall_FRONT>:

bool DIST_isWall_FRONT( void )
{
 800a444:	b480      	push	{r7}
 800a446:	b083      	sub	sp, #12
 800a448:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a44a:	2300      	movs	r3, #0
 800a44c:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800a44e:	4b0a      	ldr	r3, [pc, #40]	; (800a478 <DIST_isWall_FRONT+0x34>)
 800a450:	881a      	ldrh	r2, [r3, #0]
 800a452:	4b09      	ldr	r3, [pc, #36]	; (800a478 <DIST_isWall_FRONT+0x34>)
 800a454:	889b      	ldrh	r3, [r3, #4]
 800a456:	429a      	cmp	r2, r3
 800a458:	d805      	bhi.n	800a466 <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 800a45a:	4b07      	ldr	r3, [pc, #28]	; (800a478 <DIST_isWall_FRONT+0x34>)
 800a45c:	89da      	ldrh	r2, [r3, #14]
 800a45e:	4b06      	ldr	r3, [pc, #24]	; (800a478 <DIST_isWall_FRONT+0x34>)
 800a460:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800a462:	429a      	cmp	r2, r3
 800a464:	d901      	bls.n	800a46a <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 800a466:	2301      	movs	r3, #1
 800a468:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a46a:	79fb      	ldrb	r3, [r7, #7]
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	370c      	adds	r7, #12
 800a470:	46bd      	mov	sp, r7
 800a472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a476:	4770      	bx	lr
 800a478:	20001010 	.word	0x20001010

0800a47c <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 800a47c:	b480      	push	{r7}
 800a47e:	b083      	sub	sp, #12
 800a480:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a482:	2300      	movs	r3, #0
 800a484:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 800a486:	4b07      	ldr	r3, [pc, #28]	; (800a4a4 <DIST_isWall_R_SIDE+0x28>)
 800a488:	8b9a      	ldrh	r2, [r3, #28]
 800a48a:	4b06      	ldr	r3, [pc, #24]	; (800a4a4 <DIST_isWall_R_SIDE+0x28>)
 800a48c:	8c1b      	ldrh	r3, [r3, #32]
 800a48e:	429a      	cmp	r2, r3
 800a490:	d901      	bls.n	800a496 <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 800a492:	2301      	movs	r3, #1
 800a494:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a496:	79fb      	ldrb	r3, [r7, #7]
}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr
 800a4a4:	20001010 	.word	0x20001010

0800a4a8 <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b083      	sub	sp, #12
 800a4ac:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 800a4b2:	4b07      	ldr	r3, [pc, #28]	; (800a4d0 <DIST_isWall_L_SIDE+0x28>)
 800a4b4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a4b6:	4b06      	ldr	r3, [pc, #24]	; (800a4d0 <DIST_isWall_L_SIDE+0x28>)
 800a4b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4ba:	429a      	cmp	r2, r3
 800a4bc:	d901      	bls.n	800a4c2 <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800a4c2:	79fb      	ldrb	r3, [r7, #7]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	20001010 	.word	0x20001010

0800a4d4 <MAP_setCmdPos>:
	
	return bl_wallCut;
}

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b083      	sub	sp, #12
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	4603      	mov	r3, r0
 800a4dc:	71fb      	strb	r3, [r7, #7]
 800a4de:	460b      	mov	r3, r1
 800a4e0:	71bb      	strb	r3, [r7, #6]
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 800a4e6:	79fb      	ldrb	r3, [r7, #7]
 800a4e8:	ee07 3a90 	vmov	s15, r3
 800a4ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4f0:	4b0b      	ldr	r3, [pc, #44]	; (800a520 <MAP_setCmdPos+0x4c>)
 800a4f2:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 800a4f6:	79bb      	ldrb	r3, [r7, #6]
 800a4f8:	ee07 3a90 	vmov	s15, r3
 800a4fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a500:	4b07      	ldr	r3, [pc, #28]	; (800a520 <MAP_setCmdPos+0x4c>)
 800a502:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// isi[0]k [1]k [2] [3] [4] [5] [6] [7]k jA2{xlv
 800a506:	797b      	ldrb	r3, [r7, #5]
 800a508:	b29b      	uxth	r3, r3
 800a50a:	005b      	lsls	r3, r3, #1
 800a50c:	b29b      	uxth	r3, r3
 800a50e:	b21a      	sxth	r2, r3
 800a510:	4b04      	ldr	r3, [pc, #16]	; (800a524 <MAP_setCmdPos+0x50>)
 800a512:	801a      	strh	r2, [r3, #0]
}
 800a514:	bf00      	nop
 800a516:	370c      	adds	r7, #12
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr
 800a520:	200020c4 	.word	0x200020c4
 800a524:	200020c0 	.word	0x200020c0

0800a528 <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] JnYW
	enMAP_HEAD_DIR en_staDir,		///< [in] Jn
	uint8_t uc_endX,					///< [in] IXW
	uint8_t uc_endY,					///< [in] IYW
	enMAP_HEAD_DIR* en_endDir		///< [out] I
) {
 800a528:	b490      	push	{r4, r7}
 800a52a:	b084      	sub	sp, #16
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	4604      	mov	r4, r0
 800a530:	4608      	mov	r0, r1
 800a532:	4611      	mov	r1, r2
 800a534:	461a      	mov	r2, r3
 800a536:	4623      	mov	r3, r4
 800a538:	71fb      	strb	r3, [r7, #7]
 800a53a:	4603      	mov	r3, r0
 800a53c:	71bb      	strb	r3, [r7, #6]
 800a53e:	460b      	mov	r3, r1
 800a540:	717b      	strb	r3, [r7, #5]
 800a542:	4613      	mov	r3, r2
 800a544:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// }EX
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/* OiXebv */
	uc_goStep = 0;
 800a546:	2300      	movs	r3, #0
 800a548:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 800a54a:	2300      	movs	r3, #0
 800a54c:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/* HR}h */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX] - 1;
 800a54e:	79ba      	ldrb	r2, [r7, #6]
 800a550:	79fb      	ldrb	r3, [r7, #7]
 800a552:	49a8      	ldr	r1, [pc, #672]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a554:	0152      	lsls	r2, r2, #5
 800a556:	4413      	add	r3, r2
 800a558:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a55c:	3b01      	subs	r3, #1
 800a55e:	817b      	strh	r3, [r7, #10]
		if ((g_sysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 800a560:	79ba      	ldrb	r2, [r7, #6]
 800a562:	79fb      	ldrb	r3, [r7, #7]
 800a564:	49a4      	ldr	r1, [pc, #656]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a566:	0152      	lsls	r2, r2, #5
 800a568:	440a      	add	r2, r1
 800a56a:	4413      	add	r3, r2
 800a56c:	781b      	ldrb	r3, [r3, #0]
 800a56e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a572:	2bf0      	cmp	r3, #240	; 0xf0
 800a574:	d006      	beq.n	800a584 <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 800a576:	4aa1      	ldr	r2, [pc, #644]	; (800a7fc <MAP_searchCmdList+0x2d4>)
 800a578:	79fb      	ldrb	r3, [r7, #7]
 800a57a:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 800a57c:	4aa0      	ldr	r2, [pc, #640]	; (800a800 <MAP_searchCmdList+0x2d8>)
 800a57e:	79bb      	ldrb	r3, [r7, #6]
 800a580:	7013      	strb	r3, [r2, #0]
			break;
 800a582:	e1dd      	b.n	800a940 <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 800a584:	797b      	ldrb	r3, [r7, #5]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d164      	bne.n	800a654 <MAP_searchCmdList+0x12c>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a58a:	79ba      	ldrb	r2, [r7, #6]
 800a58c:	79fb      	ldrb	r3, [r7, #7]
 800a58e:	499a      	ldr	r1, [pc, #616]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a590:	0152      	lsls	r2, r2, #5
 800a592:	440a      	add	r2, r1
 800a594:	4413      	add	r3, r2
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	f003 0311 	and.w	r3, r3, #17
 800a59c:	2b10      	cmp	r3, #16
 800a59e:	d10d      	bne.n	800a5bc <MAP_searchCmdList+0x94>
 800a5a0:	79bb      	ldrb	r3, [r7, #6]
 800a5a2:	1c5a      	adds	r2, r3, #1
 800a5a4:	79fb      	ldrb	r3, [r7, #7]
 800a5a6:	4993      	ldr	r1, [pc, #588]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a5a8:	0152      	lsls	r2, r2, #5
 800a5aa:	4413      	add	r3, r2
 800a5ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a5b0:	897a      	ldrh	r2, [r7, #10]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d102      	bne.n	800a5bc <MAP_searchCmdList+0x94>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	73fb      	strb	r3, [r7, #15]
 800a5ba:	e18b      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a5bc:	79ba      	ldrb	r2, [r7, #6]
 800a5be:	79fb      	ldrb	r3, [r7, #7]
 800a5c0:	498d      	ldr	r1, [pc, #564]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a5c2:	0152      	lsls	r2, r2, #5
 800a5c4:	440a      	add	r2, r1
 800a5c6:	4413      	add	r3, r2
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a5ce:	2b20      	cmp	r3, #32
 800a5d0:	d10d      	bne.n	800a5ee <MAP_searchCmdList+0xc6>
 800a5d2:	79ba      	ldrb	r2, [r7, #6]
 800a5d4:	79fb      	ldrb	r3, [r7, #7]
 800a5d6:	3301      	adds	r3, #1
 800a5d8:	4986      	ldr	r1, [pc, #536]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a5da:	0152      	lsls	r2, r2, #5
 800a5dc:	4413      	add	r3, r2
 800a5de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a5e2:	897a      	ldrh	r2, [r7, #10]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d102      	bne.n	800a5ee <MAP_searchCmdList+0xc6>
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	73fb      	strb	r3, [r7, #15]
 800a5ec:	e172      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a5ee:	79ba      	ldrb	r2, [r7, #6]
 800a5f0:	79fb      	ldrb	r3, [r7, #7]
 800a5f2:	4981      	ldr	r1, [pc, #516]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a5f4:	0152      	lsls	r2, r2, #5
 800a5f6:	440a      	add	r2, r1
 800a5f8:	4413      	add	r3, r2
 800a5fa:	781b      	ldrb	r3, [r3, #0]
 800a5fc:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a600:	2b80      	cmp	r3, #128	; 0x80
 800a602:	d10d      	bne.n	800a620 <MAP_searchCmdList+0xf8>
 800a604:	79ba      	ldrb	r2, [r7, #6]
 800a606:	79fb      	ldrb	r3, [r7, #7]
 800a608:	3b01      	subs	r3, #1
 800a60a:	497a      	ldr	r1, [pc, #488]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a60c:	0152      	lsls	r2, r2, #5
 800a60e:	4413      	add	r3, r2
 800a610:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a614:	897a      	ldrh	r2, [r7, #10]
 800a616:	429a      	cmp	r2, r3
 800a618:	d102      	bne.n	800a620 <MAP_searchCmdList+0xf8>
 800a61a:	2303      	movs	r3, #3
 800a61c:	73fb      	strb	r3, [r7, #15]
 800a61e:	e159      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a620:	79ba      	ldrb	r2, [r7, #6]
 800a622:	79fb      	ldrb	r3, [r7, #7]
 800a624:	4974      	ldr	r1, [pc, #464]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a626:	0152      	lsls	r2, r2, #5
 800a628:	440a      	add	r2, r1
 800a62a:	4413      	add	r3, r2
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a632:	2b40      	cmp	r3, #64	; 0x40
 800a634:	d10d      	bne.n	800a652 <MAP_searchCmdList+0x12a>
 800a636:	79bb      	ldrb	r3, [r7, #6]
 800a638:	1e5a      	subs	r2, r3, #1
 800a63a:	79fb      	ldrb	r3, [r7, #7]
 800a63c:	496d      	ldr	r1, [pc, #436]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a63e:	0152      	lsls	r2, r2, #5
 800a640:	4413      	add	r3, r2
 800a642:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a646:	897a      	ldrh	r2, [r7, #10]
 800a648:	429a      	cmp	r2, r3
 800a64a:	d102      	bne.n	800a652 <MAP_searchCmdList+0x12a>
 800a64c:	2302      	movs	r3, #2
 800a64e:	73fb      	strb	r3, [r7, #15]
 800a650:	e140      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a652:	e7fe      	b.n	800a652 <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 800a654:	797b      	ldrb	r3, [r7, #5]
 800a656:	2b01      	cmp	r3, #1
 800a658:	d164      	bne.n	800a724 <MAP_searchCmdList+0x1fc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a65a:	79ba      	ldrb	r2, [r7, #6]
 800a65c:	79fb      	ldrb	r3, [r7, #7]
 800a65e:	4966      	ldr	r1, [pc, #408]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a660:	0152      	lsls	r2, r2, #5
 800a662:	440a      	add	r2, r1
 800a664:	4413      	add	r3, r2
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a66c:	2b20      	cmp	r3, #32
 800a66e:	d10d      	bne.n	800a68c <MAP_searchCmdList+0x164>
 800a670:	79ba      	ldrb	r2, [r7, #6]
 800a672:	79fb      	ldrb	r3, [r7, #7]
 800a674:	3301      	adds	r3, #1
 800a676:	495f      	ldr	r1, [pc, #380]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a678:	0152      	lsls	r2, r2, #5
 800a67a:	4413      	add	r3, r2
 800a67c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a680:	897a      	ldrh	r2, [r7, #10]
 800a682:	429a      	cmp	r2, r3
 800a684:	d102      	bne.n	800a68c <MAP_searchCmdList+0x164>
 800a686:	2301      	movs	r3, #1
 800a688:	73fb      	strb	r3, [r7, #15]
 800a68a:	e123      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a68c:	79ba      	ldrb	r2, [r7, #6]
 800a68e:	79fb      	ldrb	r3, [r7, #7]
 800a690:	4959      	ldr	r1, [pc, #356]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a692:	0152      	lsls	r2, r2, #5
 800a694:	440a      	add	r2, r1
 800a696:	4413      	add	r3, r2
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	f003 0311 	and.w	r3, r3, #17
 800a69e:	2b10      	cmp	r3, #16
 800a6a0:	d10d      	bne.n	800a6be <MAP_searchCmdList+0x196>
 800a6a2:	79bb      	ldrb	r3, [r7, #6]
 800a6a4:	1c5a      	adds	r2, r3, #1
 800a6a6:	79fb      	ldrb	r3, [r7, #7]
 800a6a8:	4952      	ldr	r1, [pc, #328]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a6aa:	0152      	lsls	r2, r2, #5
 800a6ac:	4413      	add	r3, r2
 800a6ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a6b2:	897a      	ldrh	r2, [r7, #10]
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d102      	bne.n	800a6be <MAP_searchCmdList+0x196>
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	73fb      	strb	r3, [r7, #15]
 800a6bc:	e10a      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a6be:	79ba      	ldrb	r2, [r7, #6]
 800a6c0:	79fb      	ldrb	r3, [r7, #7]
 800a6c2:	494d      	ldr	r1, [pc, #308]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a6c4:	0152      	lsls	r2, r2, #5
 800a6c6:	440a      	add	r2, r1
 800a6c8:	4413      	add	r3, r2
 800a6ca:	781b      	ldrb	r3, [r3, #0]
 800a6cc:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a6d0:	2b40      	cmp	r3, #64	; 0x40
 800a6d2:	d10d      	bne.n	800a6f0 <MAP_searchCmdList+0x1c8>
 800a6d4:	79bb      	ldrb	r3, [r7, #6]
 800a6d6:	1e5a      	subs	r2, r3, #1
 800a6d8:	79fb      	ldrb	r3, [r7, #7]
 800a6da:	4946      	ldr	r1, [pc, #280]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a6dc:	0152      	lsls	r2, r2, #5
 800a6de:	4413      	add	r3, r2
 800a6e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a6e4:	897a      	ldrh	r2, [r7, #10]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d102      	bne.n	800a6f0 <MAP_searchCmdList+0x1c8>
 800a6ea:	2302      	movs	r3, #2
 800a6ec:	73fb      	strb	r3, [r7, #15]
 800a6ee:	e0f1      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a6f0:	79ba      	ldrb	r2, [r7, #6]
 800a6f2:	79fb      	ldrb	r3, [r7, #7]
 800a6f4:	4940      	ldr	r1, [pc, #256]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a6f6:	0152      	lsls	r2, r2, #5
 800a6f8:	440a      	add	r2, r1
 800a6fa:	4413      	add	r3, r2
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a702:	2b80      	cmp	r3, #128	; 0x80
 800a704:	d10d      	bne.n	800a722 <MAP_searchCmdList+0x1fa>
 800a706:	79ba      	ldrb	r2, [r7, #6]
 800a708:	79fb      	ldrb	r3, [r7, #7]
 800a70a:	3b01      	subs	r3, #1
 800a70c:	4939      	ldr	r1, [pc, #228]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a70e:	0152      	lsls	r2, r2, #5
 800a710:	4413      	add	r3, r2
 800a712:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a716:	897a      	ldrh	r2, [r7, #10]
 800a718:	429a      	cmp	r2, r3
 800a71a:	d102      	bne.n	800a722 <MAP_searchCmdList+0x1fa>
 800a71c:	2303      	movs	r3, #3
 800a71e:	73fb      	strb	r3, [r7, #15]
 800a720:	e0d8      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a722:	e7fe      	b.n	800a722 <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 800a724:	797b      	ldrb	r3, [r7, #5]
 800a726:	2b02      	cmp	r3, #2
 800a728:	d16c      	bne.n	800a804 <MAP_searchCmdList+0x2dc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a72a:	79ba      	ldrb	r2, [r7, #6]
 800a72c:	79fb      	ldrb	r3, [r7, #7]
 800a72e:	4932      	ldr	r1, [pc, #200]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a730:	0152      	lsls	r2, r2, #5
 800a732:	440a      	add	r2, r1
 800a734:	4413      	add	r3, r2
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a73c:	2b40      	cmp	r3, #64	; 0x40
 800a73e:	d10d      	bne.n	800a75c <MAP_searchCmdList+0x234>
 800a740:	79bb      	ldrb	r3, [r7, #6]
 800a742:	1e5a      	subs	r2, r3, #1
 800a744:	79fb      	ldrb	r3, [r7, #7]
 800a746:	492b      	ldr	r1, [pc, #172]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a748:	0152      	lsls	r2, r2, #5
 800a74a:	4413      	add	r3, r2
 800a74c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a750:	897a      	ldrh	r2, [r7, #10]
 800a752:	429a      	cmp	r2, r3
 800a754:	d102      	bne.n	800a75c <MAP_searchCmdList+0x234>
 800a756:	2302      	movs	r3, #2
 800a758:	73fb      	strb	r3, [r7, #15]
 800a75a:	e0bb      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a75c:	79ba      	ldrb	r2, [r7, #6]
 800a75e:	79fb      	ldrb	r3, [r7, #7]
 800a760:	4925      	ldr	r1, [pc, #148]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a762:	0152      	lsls	r2, r2, #5
 800a764:	440a      	add	r2, r1
 800a766:	4413      	add	r3, r2
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a76e:	2b20      	cmp	r3, #32
 800a770:	d10d      	bne.n	800a78e <MAP_searchCmdList+0x266>
 800a772:	79ba      	ldrb	r2, [r7, #6]
 800a774:	79fb      	ldrb	r3, [r7, #7]
 800a776:	3301      	adds	r3, #1
 800a778:	491e      	ldr	r1, [pc, #120]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a77a:	0152      	lsls	r2, r2, #5
 800a77c:	4413      	add	r3, r2
 800a77e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a782:	897a      	ldrh	r2, [r7, #10]
 800a784:	429a      	cmp	r2, r3
 800a786:	d102      	bne.n	800a78e <MAP_searchCmdList+0x266>
 800a788:	2301      	movs	r3, #1
 800a78a:	73fb      	strb	r3, [r7, #15]
 800a78c:	e0a2      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a78e:	79ba      	ldrb	r2, [r7, #6]
 800a790:	79fb      	ldrb	r3, [r7, #7]
 800a792:	4919      	ldr	r1, [pc, #100]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a794:	0152      	lsls	r2, r2, #5
 800a796:	440a      	add	r2, r1
 800a798:	4413      	add	r3, r2
 800a79a:	781b      	ldrb	r3, [r3, #0]
 800a79c:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a7a0:	2b80      	cmp	r3, #128	; 0x80
 800a7a2:	d10d      	bne.n	800a7c0 <MAP_searchCmdList+0x298>
 800a7a4:	79ba      	ldrb	r2, [r7, #6]
 800a7a6:	79fb      	ldrb	r3, [r7, #7]
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	4912      	ldr	r1, [pc, #72]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a7ac:	0152      	lsls	r2, r2, #5
 800a7ae:	4413      	add	r3, r2
 800a7b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a7b4:	897a      	ldrh	r2, [r7, #10]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d102      	bne.n	800a7c0 <MAP_searchCmdList+0x298>
 800a7ba:	2303      	movs	r3, #3
 800a7bc:	73fb      	strb	r3, [r7, #15]
 800a7be:	e089      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a7c0:	79ba      	ldrb	r2, [r7, #6]
 800a7c2:	79fb      	ldrb	r3, [r7, #7]
 800a7c4:	490c      	ldr	r1, [pc, #48]	; (800a7f8 <MAP_searchCmdList+0x2d0>)
 800a7c6:	0152      	lsls	r2, r2, #5
 800a7c8:	440a      	add	r2, r1
 800a7ca:	4413      	add	r3, r2
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	f003 0311 	and.w	r3, r3, #17
 800a7d2:	2b10      	cmp	r3, #16
 800a7d4:	d10d      	bne.n	800a7f2 <MAP_searchCmdList+0x2ca>
 800a7d6:	79bb      	ldrb	r3, [r7, #6]
 800a7d8:	1c5a      	adds	r2, r3, #1
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	4905      	ldr	r1, [pc, #20]	; (800a7f4 <MAP_searchCmdList+0x2cc>)
 800a7de:	0152      	lsls	r2, r2, #5
 800a7e0:	4413      	add	r3, r2
 800a7e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a7e6:	897a      	ldrh	r2, [r7, #10]
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d102      	bne.n	800a7f2 <MAP_searchCmdList+0x2ca>
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	73fb      	strb	r3, [r7, #15]
 800a7f0:	e070      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a7f2:	e7fe      	b.n	800a7f2 <MAP_searchCmdList+0x2ca>
 800a7f4:	200006f4 	.word	0x200006f4
 800a7f8:	200002d8 	.word	0x200002d8
 800a7fc:	200002b5 	.word	0x200002b5
 800a800:	200002b9 	.word	0x200002b9
		}
		else if (en_staDir == WEST) {
 800a804:	797b      	ldrb	r3, [r7, #5]
 800a806:	2b03      	cmp	r3, #3
 800a808:	d164      	bne.n	800a8d4 <MAP_searchCmdList+0x3ac>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800a80a:	79ba      	ldrb	r2, [r7, #6]
 800a80c:	79fb      	ldrb	r3, [r7, #7]
 800a80e:	4950      	ldr	r1, [pc, #320]	; (800a950 <MAP_searchCmdList+0x428>)
 800a810:	0152      	lsls	r2, r2, #5
 800a812:	440a      	add	r2, r1
 800a814:	4413      	add	r3, r2
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800a81c:	2b80      	cmp	r3, #128	; 0x80
 800a81e:	d10d      	bne.n	800a83c <MAP_searchCmdList+0x314>
 800a820:	79ba      	ldrb	r2, [r7, #6]
 800a822:	79fb      	ldrb	r3, [r7, #7]
 800a824:	3b01      	subs	r3, #1
 800a826:	494b      	ldr	r1, [pc, #300]	; (800a954 <MAP_searchCmdList+0x42c>)
 800a828:	0152      	lsls	r2, r2, #5
 800a82a:	4413      	add	r3, r2
 800a82c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a830:	897a      	ldrh	r2, [r7, #10]
 800a832:	429a      	cmp	r2, r3
 800a834:	d102      	bne.n	800a83c <MAP_searchCmdList+0x314>
 800a836:	2303      	movs	r3, #3
 800a838:	73fb      	strb	r3, [r7, #15]
 800a83a:	e04b      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800a83c:	79ba      	ldrb	r2, [r7, #6]
 800a83e:	79fb      	ldrb	r3, [r7, #7]
 800a840:	4943      	ldr	r1, [pc, #268]	; (800a950 <MAP_searchCmdList+0x428>)
 800a842:	0152      	lsls	r2, r2, #5
 800a844:	440a      	add	r2, r1
 800a846:	4413      	add	r3, r2
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	f003 0311 	and.w	r3, r3, #17
 800a84e:	2b10      	cmp	r3, #16
 800a850:	d10d      	bne.n	800a86e <MAP_searchCmdList+0x346>
 800a852:	79bb      	ldrb	r3, [r7, #6]
 800a854:	1c5a      	adds	r2, r3, #1
 800a856:	79fb      	ldrb	r3, [r7, #7]
 800a858:	493e      	ldr	r1, [pc, #248]	; (800a954 <MAP_searchCmdList+0x42c>)
 800a85a:	0152      	lsls	r2, r2, #5
 800a85c:	4413      	add	r3, r2
 800a85e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a862:	897a      	ldrh	r2, [r7, #10]
 800a864:	429a      	cmp	r2, r3
 800a866:	d102      	bne.n	800a86e <MAP_searchCmdList+0x346>
 800a868:	2300      	movs	r3, #0
 800a86a:	73fb      	strb	r3, [r7, #15]
 800a86c:	e032      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800a86e:	79ba      	ldrb	r2, [r7, #6]
 800a870:	79fb      	ldrb	r3, [r7, #7]
 800a872:	4937      	ldr	r1, [pc, #220]	; (800a950 <MAP_searchCmdList+0x428>)
 800a874:	0152      	lsls	r2, r2, #5
 800a876:	440a      	add	r2, r1
 800a878:	4413      	add	r3, r2
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800a880:	2b40      	cmp	r3, #64	; 0x40
 800a882:	d10d      	bne.n	800a8a0 <MAP_searchCmdList+0x378>
 800a884:	79bb      	ldrb	r3, [r7, #6]
 800a886:	1e5a      	subs	r2, r3, #1
 800a888:	79fb      	ldrb	r3, [r7, #7]
 800a88a:	4932      	ldr	r1, [pc, #200]	; (800a954 <MAP_searchCmdList+0x42c>)
 800a88c:	0152      	lsls	r2, r2, #5
 800a88e:	4413      	add	r3, r2
 800a890:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a894:	897a      	ldrh	r2, [r7, #10]
 800a896:	429a      	cmp	r2, r3
 800a898:	d102      	bne.n	800a8a0 <MAP_searchCmdList+0x378>
 800a89a:	2302      	movs	r3, #2
 800a89c:	73fb      	strb	r3, [r7, #15]
 800a89e:	e019      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800a8a0:	79ba      	ldrb	r2, [r7, #6]
 800a8a2:	79fb      	ldrb	r3, [r7, #7]
 800a8a4:	492a      	ldr	r1, [pc, #168]	; (800a950 <MAP_searchCmdList+0x428>)
 800a8a6:	0152      	lsls	r2, r2, #5
 800a8a8:	440a      	add	r2, r1
 800a8aa:	4413      	add	r3, r2
 800a8ac:	781b      	ldrb	r3, [r3, #0]
 800a8ae:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800a8b2:	2b20      	cmp	r3, #32
 800a8b4:	d10d      	bne.n	800a8d2 <MAP_searchCmdList+0x3aa>
 800a8b6:	79ba      	ldrb	r2, [r7, #6]
 800a8b8:	79fb      	ldrb	r3, [r7, #7]
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	4925      	ldr	r1, [pc, #148]	; (800a954 <MAP_searchCmdList+0x42c>)
 800a8be:	0152      	lsls	r2, r2, #5
 800a8c0:	4413      	add	r3, r2
 800a8c2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a8c6:	897a      	ldrh	r2, [r7, #10]
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d102      	bne.n	800a8d2 <MAP_searchCmdList+0x3aa>
 800a8cc:	2301      	movs	r3, #1
 800a8ce:	73fb      	strb	r3, [r7, #15]
 800a8d0:	e000      	b.n	800a8d4 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800a8d2:	e7fe      	b.n	800a8d2 <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// XV
 800a8d4:	7bfa      	ldrb	r2, [r7, #15]
 800a8d6:	797b      	ldrb	r3, [r7, #5]
 800a8d8:	1ad3      	subs	r3, r2, r3
 800a8da:	b2db      	uxtb	r3, r3
 800a8dc:	f003 0303 	and.w	r3, r3, #3
 800a8e0:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 800a8e2:	7bfb      	ldrb	r3, [r7, #15]
 800a8e4:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800a8e6:	7bfb      	ldrb	r3, [r7, #15]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d103      	bne.n	800a8f4 <MAP_searchCmdList+0x3cc>
 800a8ec:	79bb      	ldrb	r3, [r7, #6]
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	71bb      	strb	r3, [r7, #6]
 800a8f2:	e013      	b.n	800a91c <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800a8f4:	7bfb      	ldrb	r3, [r7, #15]
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d103      	bne.n	800a902 <MAP_searchCmdList+0x3da>
 800a8fa:	79fb      	ldrb	r3, [r7, #7]
 800a8fc:	3301      	adds	r3, #1
 800a8fe:	71fb      	strb	r3, [r7, #7]
 800a900:	e00c      	b.n	800a91c <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800a902:	7bfb      	ldrb	r3, [r7, #15]
 800a904:	2b02      	cmp	r3, #2
 800a906:	d103      	bne.n	800a910 <MAP_searchCmdList+0x3e8>
 800a908:	79bb      	ldrb	r3, [r7, #6]
 800a90a:	3b01      	subs	r3, #1
 800a90c:	71bb      	strb	r3, [r7, #6]
 800a90e:	e005      	b.n	800a91c <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800a910:	7bfb      	ldrb	r3, [r7, #15]
 800a912:	2b03      	cmp	r3, #3
 800a914:	d102      	bne.n	800a91c <MAP_searchCmdList+0x3f4>
 800a916:	79fb      	ldrb	r3, [r7, #7]
 800a918:	3b01      	subs	r3, #1
 800a91a:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 800a91c:	7bfb      	ldrb	r3, [r7, #15]
 800a91e:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_cmap[uc_staY][uc_staX] == 0) {
 800a920:	79ba      	ldrb	r2, [r7, #6]
 800a922:	79fb      	ldrb	r3, [r7, #7]
 800a924:	490b      	ldr	r1, [pc, #44]	; (800a954 <MAP_searchCmdList+0x42c>)
 800a926:	0152      	lsls	r2, r2, #5
 800a928:	4413      	add	r3, r2
 800a92a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	f47f ae0d 	bne.w	800a54e <MAP_searchCmdList+0x26>
			Return_X = 0;
 800a934:	4b08      	ldr	r3, [pc, #32]	; (800a958 <MAP_searchCmdList+0x430>)
 800a936:	2200      	movs	r2, #0
 800a938:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 800a93a:	4b08      	ldr	r3, [pc, #32]	; (800a95c <MAP_searchCmdList+0x434>)
 800a93c:	2200      	movs	r2, #0
 800a93e:	701a      	strb	r2, [r3, #0]
		}
	}


	/* II */
	*en_endDir = en_staDir;
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	797a      	ldrb	r2, [r7, #5]
 800a944:	701a      	strb	r2, [r3, #0]
}
 800a946:	bf00      	nop
 800a948:	3710      	adds	r7, #16
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bc90      	pop	{r4, r7}
 800a94e:	4770      	bx	lr
 800a950:	200002d8 	.word	0x200002d8
 800a954:	200006f4 	.word	0x200006f4
 800a958:	200002b5 	.word	0x200002b5
 800a95c:	200002b9 	.word	0x200002b9

0800a960 <map_write>:


#include "search/map_flash.h"

void map_write(void)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b082      	sub	sp, #8
 800a964:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_sysMap;
 800a966:	4b08      	ldr	r3, [pc, #32]	; (800a988 <map_write+0x28>)
 800a968:	607b      	str	r3, [r7, #4]
	
	//DataFlashC[X
    FLASH_Erase(0x7F);  //reg127
 800a96a:	207f      	movs	r0, #127	; 0x7f
 800a96c:	f7f7 f860 	bl	8001a30 <FLASH_Erase>
	//}bvf[^DataFlash
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 800a970:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	4905      	ldr	r1, [pc, #20]	; (800a98c <map_write+0x2c>)
 800a978:	207f      	movs	r0, #127	; 0x7f
 800a97a:	f7f7 f8c5 	bl	8001b08 <FLASH_WriteData>
}
 800a97e:	bf00      	nop
 800a980:	3708      	adds	r7, #8
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	200002d8 	.word	0x200002d8
 800a98c:	0807f800 	.word	0x0807f800

0800a990 <MAP_init>:
stMAP_KNOWN		st_known = { 0,FALSE };

uint8_t			SLA_count = 4;

void MAP_init( void )
{
 800a990:	b580      	push	{r7, lr}
 800a992:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// Hf[^

	/* WAAH */
	en_Head		= NORTH;
 800a994:	4b09      	ldr	r3, [pc, #36]	; (800a9bc <MAP_init+0x2c>)
 800a996:	2200      	movs	r2, #0
 800a998:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 800a99a:	4b09      	ldr	r3, [pc, #36]	; (800a9c0 <MAP_init+0x30>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	701a      	strb	r2, [r3, #0]
	my		= 0;
 800a9a0:	4b08      	ldr	r3, [pc, #32]	; (800a9c4 <MAP_init+0x34>)
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 800a9a6:	f000 f847 	bl	800aa38 <MAP_clearMap>
	
	/* spp[^ */
	f_MoveBackDist = 0;
 800a9aa:	4b07      	ldr	r3, [pc, #28]	; (800a9c8 <MAP_init+0x38>)
 800a9ac:	f04f 0200 	mov.w	r2, #0
 800a9b0:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800a9b2:	4b06      	ldr	r3, [pc, #24]	; (800a9cc <MAP_init+0x3c>)
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	701a      	strb	r2, [r3, #0]

}
 800a9b8:	bf00      	nop
 800a9ba:	bd80      	pop	{r7, pc}
 800a9bc:	2000458c 	.word	0x2000458c
 800a9c0:	2000458f 	.word	0x2000458f
 800a9c4:	20004585 	.word	0x20004585
 800a9c8:	20004588 	.word	0x20004588
 800a9cc:	200002a5 	.word	0x200002a5

0800a9d0 <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_def;
 800a9d4:	4b05      	ldr	r3, [pc, #20]	; (800a9ec <MAP_Goal_init+0x1c>)
 800a9d6:	2209      	movs	r2, #9
 800a9d8:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_def;
 800a9da:	4b05      	ldr	r3, [pc, #20]	; (800a9f0 <MAP_Goal_init+0x20>)
 800a9dc:	2209      	movs	r2, #9
 800a9de:	701a      	strb	r2, [r3, #0]
}
 800a9e0:	bf00      	nop
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e8:	4770      	bx	lr
 800a9ea:	bf00      	nop
 800a9ec:	20004584 	.word	0x20004584
 800a9f0:	2000458d 	.word	0x2000458d

0800a9f4 <MAP_setPos>:

//	Storage_Clear( sizeof(g_sysMap), ADR_MAP );			// f[^Z[u
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b082      	sub	sp, #8
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	71fb      	strb	r3, [r7, #7]
 800a9fe:	460b      	mov	r3, r1
 800aa00:	71bb      	strb	r3, [r7, #6]
 800aa02:	4613      	mov	r3, r2
 800aa04:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 800aa06:	4a09      	ldr	r2, [pc, #36]	; (800aa2c <MAP_setPos+0x38>)
 800aa08:	79fb      	ldrb	r3, [r7, #7]
 800aa0a:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 800aa0c:	4a08      	ldr	r2, [pc, #32]	; (800aa30 <MAP_setPos+0x3c>)
 800aa0e:	79bb      	ldrb	r3, [r7, #6]
 800aa10:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 800aa12:	4a08      	ldr	r2, [pc, #32]	; (800aa34 <MAP_setPos+0x40>)
 800aa14:	797b      	ldrb	r3, [r7, #5]
 800aa16:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 800aa18:	797a      	ldrb	r2, [r7, #5]
 800aa1a:	79b9      	ldrb	r1, [r7, #6]
 800aa1c:	79fb      	ldrb	r3, [r7, #7]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f7ff fd58 	bl	800a4d4 <MAP_setCmdPos>

}
 800aa24:	bf00      	nop
 800aa26:	3708      	adds	r7, #8
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	2000458f 	.word	0x2000458f
 800aa30:	20004585 	.word	0x20004585
 800aa34:	2000458c 	.word	0x2000458c

0800aa38 <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b083      	sub	sp, #12
 800aa3c:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/* }bvf[^T */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800aa3e:	2300      	movs	r3, #0
 800aa40:	80bb      	strh	r3, [r7, #4]
 800aa42:	e059      	b.n	800aaf8 <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 800aa44:	2300      	movs	r3, #0
 800aa46:	80fb      	strh	r3, [r7, #6]
 800aa48:	e050      	b.n	800aaec <MAP_clearMap+0xb4>
			uc_data = 0x00;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 800aa4e:	88fb      	ldrh	r3, [r7, #6]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d105      	bne.n	800aa60 <MAP_clearMap+0x28>
 800aa54:	88bb      	ldrh	r3, [r7, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d102      	bne.n	800aa60 <MAP_clearMap+0x28>
 800aa5a:	23fe      	movs	r3, #254	; 0xfe
 800aa5c:	70fb      	strb	r3, [r7, #3]
 800aa5e:	e03a      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 800aa60:	88fb      	ldrh	r3, [r7, #6]
 800aa62:	2b01      	cmp	r3, #1
 800aa64:	d105      	bne.n	800aa72 <MAP_clearMap+0x3a>
 800aa66:	88bb      	ldrh	r3, [r7, #4]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d102      	bne.n	800aa72 <MAP_clearMap+0x3a>
 800aa6c:	23cc      	movs	r3, #204	; 0xcc
 800aa6e:	70fb      	strb	r3, [r7, #3]
 800aa70:	e031      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 800aa72:	88fb      	ldrh	r3, [r7, #6]
 800aa74:	2b1f      	cmp	r3, #31
 800aa76:	d105      	bne.n	800aa84 <MAP_clearMap+0x4c>
 800aa78:	88bb      	ldrh	r3, [r7, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d102      	bne.n	800aa84 <MAP_clearMap+0x4c>
 800aa7e:	2366      	movs	r3, #102	; 0x66
 800aa80:	70fb      	strb	r3, [r7, #3]
 800aa82:	e028      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 800aa84:	88fb      	ldrh	r3, [r7, #6]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d105      	bne.n	800aa96 <MAP_clearMap+0x5e>
 800aa8a:	88bb      	ldrh	r3, [r7, #4]
 800aa8c:	2b1f      	cmp	r3, #31
 800aa8e:	d102      	bne.n	800aa96 <MAP_clearMap+0x5e>
 800aa90:	2399      	movs	r3, #153	; 0x99
 800aa92:	70fb      	strb	r3, [r7, #3]
 800aa94:	e01f      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 800aa96:	88fb      	ldrh	r3, [r7, #6]
 800aa98:	2b1f      	cmp	r3, #31
 800aa9a:	d105      	bne.n	800aaa8 <MAP_clearMap+0x70>
 800aa9c:	88bb      	ldrh	r3, [r7, #4]
 800aa9e:	2b1f      	cmp	r3, #31
 800aaa0:	d102      	bne.n	800aaa8 <MAP_clearMap+0x70>
 800aaa2:	2333      	movs	r3, #51	; 0x33
 800aaa4:	70fb      	strb	r3, [r7, #3]
 800aaa6:	e016      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 800aaa8:	88fb      	ldrh	r3, [r7, #6]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d102      	bne.n	800aab4 <MAP_clearMap+0x7c>
 800aaae:	2388      	movs	r3, #136	; 0x88
 800aab0:	70fb      	strb	r3, [r7, #3]
 800aab2:	e010      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 800aab4:	88fb      	ldrh	r3, [r7, #6]
 800aab6:	2b1f      	cmp	r3, #31
 800aab8:	d102      	bne.n	800aac0 <MAP_clearMap+0x88>
 800aaba:	2322      	movs	r3, #34	; 0x22
 800aabc:	70fb      	strb	r3, [r7, #3]
 800aabe:	e00a      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 800aac0:	88bb      	ldrh	r3, [r7, #4]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d102      	bne.n	800aacc <MAP_clearMap+0x94>
 800aac6:	2344      	movs	r3, #68	; 0x44
 800aac8:	70fb      	strb	r3, [r7, #3]
 800aaca:	e004      	b.n	800aad6 <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 800aacc:	88bb      	ldrh	r3, [r7, #4]
 800aace:	2b1f      	cmp	r3, #31
 800aad0:	d101      	bne.n	800aad6 <MAP_clearMap+0x9e>
 800aad2:	2311      	movs	r3, #17
 800aad4:	70fb      	strb	r3, [r7, #3]
			g_sysMap[y][x] = uc_data;
 800aad6:	88ba      	ldrh	r2, [r7, #4]
 800aad8:	88fb      	ldrh	r3, [r7, #6]
 800aada:	490c      	ldr	r1, [pc, #48]	; (800ab0c <MAP_clearMap+0xd4>)
 800aadc:	0152      	lsls	r2, r2, #5
 800aade:	440a      	add	r2, r1
 800aae0:	4413      	add	r3, r2
 800aae2:	78fa      	ldrb	r2, [r7, #3]
 800aae4:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 800aae6:	88fb      	ldrh	r3, [r7, #6]
 800aae8:	3301      	adds	r3, #1
 800aaea:	80fb      	strh	r3, [r7, #6]
 800aaec:	88fb      	ldrh	r3, [r7, #6]
 800aaee:	2b1f      	cmp	r3, #31
 800aaf0:	d9ab      	bls.n	800aa4a <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800aaf2:	88bb      	ldrh	r3, [r7, #4]
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	80bb      	strh	r3, [r7, #4]
 800aaf8:	88bb      	ldrh	r3, [r7, #4]
 800aafa:	2b1f      	cmp	r3, #31
 800aafc:	d9a2      	bls.n	800aa44 <MAP_clearMap+0xc>
		}
	}

}
 800aafe:	bf00      	nop
 800ab00:	370c      	adds	r7, #12
 800ab02:	46bd      	mov	sp, r7
 800ab04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab08:	4770      	bx	lr
 800ab0a:	bf00      	nop
 800ab0c:	200002d8 	.word	0x200002d8

0800ab10 <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b082      	sub	sp, #8
 800ab14:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// ZT
	uc_wall = 0;
 800ab16:	2300      	movs	r3, #0
 800ab18:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 800ab1a:	f7ff fc93 	bl	800a444 <DIST_isWall_FRONT>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d003      	beq.n	800ab2c <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 800ab24:	79fb      	ldrb	r3, [r7, #7]
 800ab26:	f043 0311 	orr.w	r3, r3, #17
 800ab2a:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 800ab2c:	f7ff fcbc 	bl	800a4a8 <DIST_isWall_L_SIDE>
 800ab30:	4603      	mov	r3, r0
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d003      	beq.n	800ab3e <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 800ab36:	79fb      	ldrb	r3, [r7, #7]
 800ab38:	f063 0377 	orn	r3, r3, #119	; 0x77
 800ab3c:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 800ab3e:	f7ff fc9d 	bl	800a47c <DIST_isWall_R_SIDE>
 800ab42:	4603      	mov	r3, r0
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d003      	beq.n	800ab50 <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 800ab48:	79fb      	ldrb	r3, [r7, #7]
 800ab4a:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 800ab4e:	71fb      	strb	r3, [r7, #7]
	}

	// }EXisZTf[^f[^
	if		( en_Head == EAST ){
 800ab50:	4b0f      	ldr	r3, [pc, #60]	; (800ab90 <MAP_getWallData+0x80>)
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d103      	bne.n	800ab60 <MAP_getWallData+0x50>
		uc_wall = uc_wall >> 3;
 800ab58:	79fb      	ldrb	r3, [r7, #7]
 800ab5a:	08db      	lsrs	r3, r3, #3
 800ab5c:	71fb      	strb	r3, [r7, #7]
 800ab5e:	e00e      	b.n	800ab7e <MAP_getWallData+0x6e>
	}
	else if ( en_Head == SOUTH ){
 800ab60:	4b0b      	ldr	r3, [pc, #44]	; (800ab90 <MAP_getWallData+0x80>)
 800ab62:	781b      	ldrb	r3, [r3, #0]
 800ab64:	2b02      	cmp	r3, #2
 800ab66:	d103      	bne.n	800ab70 <MAP_getWallData+0x60>
		uc_wall = uc_wall >> 2;
 800ab68:	79fb      	ldrb	r3, [r7, #7]
 800ab6a:	089b      	lsrs	r3, r3, #2
 800ab6c:	71fb      	strb	r3, [r7, #7]
 800ab6e:	e006      	b.n	800ab7e <MAP_getWallData+0x6e>
	}
	else if ( en_Head == WEST ){
 800ab70:	4b07      	ldr	r3, [pc, #28]	; (800ab90 <MAP_getWallData+0x80>)
 800ab72:	781b      	ldrb	r3, [r3, #0]
 800ab74:	2b03      	cmp	r3, #3
 800ab76:	d102      	bne.n	800ab7e <MAP_getWallData+0x6e>
		uc_wall = uc_wall >> 1;
 800ab78:	79fb      	ldrb	r3, [r7, #7]
 800ab7a:	085b      	lsrs	r3, r3, #1
 800ab7c:	71fb      	strb	r3, [r7, #7]
	}

	//	TtO
	return ( uc_wall | 0xf0 );
 800ab7e:	79fb      	ldrb	r3, [r7, #7]
 800ab80:	f063 030f 	orn	r3, r3, #15
 800ab84:	b2db      	uxtb	r3, r3
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3708      	adds	r7, #8
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	2000458c 	.word	0x2000458c

0800ab94 <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b082      	sub	sp, #8
 800ab98:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	sH
	if ( ( mx == 0 ) && ( my == 0 ) ){
 800ab9a:	4b66      	ldr	r3, [pc, #408]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d106      	bne.n	800abb0 <MAP_makeMapData+0x1c>
 800aba2:	4b65      	ldr	r3, [pc, #404]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d102      	bne.n	800abb0 <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 800abaa:	23fe      	movs	r3, #254	; 0xfe
 800abac:	71fb      	strb	r3, [r7, #7]
 800abae:	e003      	b.n	800abb8 <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 800abb0:	f7ff ffae 	bl	800ab10 <MAP_getWallData>
 800abb4:	4603      	mov	r3, r0
 800abb6:	71fb      	strb	r3, [r7, #7]
	}
	g_sysMap[my][mx] = uc_wall;
 800abb8:	4b5f      	ldr	r3, [pc, #380]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800abba:	781b      	ldrb	r3, [r3, #0]
 800abbc:	4618      	mov	r0, r3
 800abbe:	4b5d      	ldr	r3, [pc, #372]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	4619      	mov	r1, r3
 800abc4:	4a5d      	ldr	r2, [pc, #372]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800abc6:	0143      	lsls	r3, r0, #5
 800abc8:	4413      	add	r3, r2
 800abca:	440b      	add	r3, r1
 800abcc:	79fa      	ldrb	r2, [r7, #7]
 800abce:	701a      	strb	r2, [r3, #0]

	//	l`of[^XV
	if ( mx != (MAP_X_SIZE-1) ){
 800abd0:	4b58      	ldr	r3, [pc, #352]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800abd2:	781b      	ldrb	r3, [r3, #0]
 800abd4:	2b1f      	cmp	r3, #31
 800abd6:	d026      	beq.n	800ac26 <MAP_makeMapData+0x92>
		g_sysMap[my][mx+1] = ( g_sysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 800abd8:	4b57      	ldr	r3, [pc, #348]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	461a      	mov	r2, r3
 800abde:	4b55      	ldr	r3, [pc, #340]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	3301      	adds	r3, #1
 800abe4:	4955      	ldr	r1, [pc, #340]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800abe6:	0152      	lsls	r2, r2, #5
 800abe8:	440a      	add	r2, r1
 800abea:	4413      	add	r3, r2
 800abec:	781b      	ldrb	r3, [r3, #0]
 800abee:	b25b      	sxtb	r3, r3
 800abf0:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800abf4:	b25b      	sxtb	r3, r3
 800abf6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800abfa:	b25a      	sxtb	r2, r3
 800abfc:	79fb      	ldrb	r3, [r7, #7]
 800abfe:	009b      	lsls	r3, r3, #2
 800ac00:	b25b      	sxtb	r3, r3
 800ac02:	f003 0308 	and.w	r3, r3, #8
 800ac06:	b25b      	sxtb	r3, r3
 800ac08:	4313      	orrs	r3, r2
 800ac0a:	b259      	sxtb	r1, r3
 800ac0c:	4b4a      	ldr	r3, [pc, #296]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800ac0e:	781b      	ldrb	r3, [r3, #0]
 800ac10:	461a      	mov	r2, r3
 800ac12:	4b48      	ldr	r3, [pc, #288]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ac14:	781b      	ldrb	r3, [r3, #0]
 800ac16:	3301      	adds	r3, #1
 800ac18:	b2c8      	uxtb	r0, r1
 800ac1a:	4948      	ldr	r1, [pc, #288]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800ac1c:	0152      	lsls	r2, r2, #5
 800ac1e:	440a      	add	r2, r1
 800ac20:	4413      	add	r3, r2
 800ac22:	4602      	mov	r2, r0
 800ac24:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 800ac26:	4b43      	ldr	r3, [pc, #268]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ac28:	781b      	ldrb	r3, [r3, #0]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d027      	beq.n	800ac7e <MAP_makeMapData+0xea>
		g_sysMap[my][mx-1] = ( g_sysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 800ac2e:	4b42      	ldr	r3, [pc, #264]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	4b3f      	ldr	r3, [pc, #252]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	4940      	ldr	r1, [pc, #256]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800ac3c:	0152      	lsls	r2, r2, #5
 800ac3e:	440a      	add	r2, r1
 800ac40:	4413      	add	r3, r2
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	b25b      	sxtb	r3, r3
 800ac46:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ac4a:	b25b      	sxtb	r3, r3
 800ac4c:	f043 0320 	orr.w	r3, r3, #32
 800ac50:	b25a      	sxtb	r2, r3
 800ac52:	79fb      	ldrb	r3, [r7, #7]
 800ac54:	089b      	lsrs	r3, r3, #2
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	b25b      	sxtb	r3, r3
 800ac5a:	f003 0302 	and.w	r3, r3, #2
 800ac5e:	b25b      	sxtb	r3, r3
 800ac60:	4313      	orrs	r3, r2
 800ac62:	b259      	sxtb	r1, r3
 800ac64:	4b34      	ldr	r3, [pc, #208]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	461a      	mov	r2, r3
 800ac6a:	4b32      	ldr	r3, [pc, #200]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ac6c:	781b      	ldrb	r3, [r3, #0]
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	b2c8      	uxtb	r0, r1
 800ac72:	4932      	ldr	r1, [pc, #200]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800ac74:	0152      	lsls	r2, r2, #5
 800ac76:	440a      	add	r2, r1
 800ac78:	4413      	add	r3, r2
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 800ac7e:	4b2e      	ldr	r3, [pc, #184]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800ac80:	781b      	ldrb	r3, [r3, #0]
 800ac82:	2b1f      	cmp	r3, #31
 800ac84:	d026      	beq.n	800acd4 <MAP_makeMapData+0x140>
		g_sysMap[my+1][mx] = ( g_sysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 800ac86:	4b2c      	ldr	r3, [pc, #176]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	4a29      	ldr	r2, [pc, #164]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ac8e:	7812      	ldrb	r2, [r2, #0]
 800ac90:	4611      	mov	r1, r2
 800ac92:	4a2a      	ldr	r2, [pc, #168]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800ac94:	015b      	lsls	r3, r3, #5
 800ac96:	4413      	add	r3, r2
 800ac98:	440b      	add	r3, r1
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	b25b      	sxtb	r3, r3
 800ac9e:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800aca2:	b25b      	sxtb	r3, r3
 800aca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aca8:	b25a      	sxtb	r2, r3
 800acaa:	79fb      	ldrb	r3, [r7, #7]
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	b25b      	sxtb	r3, r3
 800acb0:	f003 0304 	and.w	r3, r3, #4
 800acb4:	b25b      	sxtb	r3, r3
 800acb6:	4313      	orrs	r3, r2
 800acb8:	b259      	sxtb	r1, r3
 800acba:	4b1f      	ldr	r3, [pc, #124]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	3301      	adds	r3, #1
 800acc0:	4a1c      	ldr	r2, [pc, #112]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800acc2:	7812      	ldrb	r2, [r2, #0]
 800acc4:	4610      	mov	r0, r2
 800acc6:	b2c9      	uxtb	r1, r1
 800acc8:	4a1c      	ldr	r2, [pc, #112]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800acca:	015b      	lsls	r3, r3, #5
 800accc:	4413      	add	r3, r2
 800acce:	4403      	add	r3, r0
 800acd0:	460a      	mov	r2, r1
 800acd2:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 800acd4:	4b18      	ldr	r3, [pc, #96]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d027      	beq.n	800ad2c <MAP_makeMapData+0x198>
		g_sysMap[my-1][mx] = ( g_sysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 800acdc:	4b16      	ldr	r3, [pc, #88]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	3b01      	subs	r3, #1
 800ace2:	4a14      	ldr	r2, [pc, #80]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ace4:	7812      	ldrb	r2, [r2, #0]
 800ace6:	4611      	mov	r1, r2
 800ace8:	4a14      	ldr	r2, [pc, #80]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800acea:	015b      	lsls	r3, r3, #5
 800acec:	4413      	add	r3, r2
 800acee:	440b      	add	r3, r1
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	b25b      	sxtb	r3, r3
 800acf4:	f023 0311 	bic.w	r3, r3, #17
 800acf8:	b25b      	sxtb	r3, r3
 800acfa:	f043 0310 	orr.w	r3, r3, #16
 800acfe:	b25a      	sxtb	r2, r3
 800ad00:	79fb      	ldrb	r3, [r7, #7]
 800ad02:	089b      	lsrs	r3, r3, #2
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	b25b      	sxtb	r3, r3
 800ad08:	f003 0301 	and.w	r3, r3, #1
 800ad0c:	b25b      	sxtb	r3, r3
 800ad0e:	4313      	orrs	r3, r2
 800ad10:	b259      	sxtb	r1, r3
 800ad12:	4b09      	ldr	r3, [pc, #36]	; (800ad38 <MAP_makeMapData+0x1a4>)
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	3b01      	subs	r3, #1
 800ad18:	4a06      	ldr	r2, [pc, #24]	; (800ad34 <MAP_makeMapData+0x1a0>)
 800ad1a:	7812      	ldrb	r2, [r2, #0]
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	b2c9      	uxtb	r1, r1
 800ad20:	4a06      	ldr	r2, [pc, #24]	; (800ad3c <MAP_makeMapData+0x1a8>)
 800ad22:	015b      	lsls	r3, r3, #5
 800ad24:	4413      	add	r3, r2
 800ad26:	4403      	add	r3, r0
 800ad28:	460a      	mov	r2, r1
 800ad2a:	701a      	strb	r2, [r3, #0]
	}

}
 800ad2c:	bf00      	nop
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	2000458f 	.word	0x2000458f
 800ad38:	20004585 	.word	0x20004585
 800ad3c:	200002d8 	.word	0x200002d8

0800ad40 <setStep>:
	}
	while( uc_level != 0 );
	
}

void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	4603      	mov	r3, r0
 800ad48:	71fb      	strb	r3, [r7, #7]
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	71bb      	strb	r3, [r7, #6]
 800ad4e:	4613      	mov	r3, r2
 800ad50:	80bb      	strh	r3, [r7, #4]
	/* (x, y)  */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 800ad52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	db0b      	blt.n	800ad72 <setStep+0x32>
 800ad5a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	db07      	blt.n	800ad72 <setStep+0x32>
 800ad62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad66:	2b1f      	cmp	r3, #31
 800ad68:	dc03      	bgt.n	800ad72 <setStep+0x32>
 800ad6a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ad6e:	2b1f      	cmp	r3, #31
 800ad70:	dd03      	ble.n	800ad7a <setStep+0x3a>
		printf( "referred to out of field\r\n");
 800ad72:	4808      	ldr	r0, [pc, #32]	; (800ad94 <setStep+0x54>)
 800ad74:	f003 fc74 	bl	800e660 <puts>
		return;
 800ad78:	e009      	b.n	800ad8e <setStep+0x4e>
	}
	us_cmap[y][x] = step;
 800ad7a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800ad7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad82:	4905      	ldr	r1, [pc, #20]	; (800ad98 <setStep+0x58>)
 800ad84:	0152      	lsls	r2, r2, #5
 800ad86:	4413      	add	r3, r2
 800ad88:	88ba      	ldrh	r2, [r7, #4]
 800ad8a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800ad8e:	3708      	adds	r7, #8
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}
 800ad94:	080135bc 	.word	0x080135bc
 800ad98:	200006f4 	.word	0x200006f4

0800ad9c <MAP_makeContourMap_kai2>:

void  MAP_makeContourMap_kai2(
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 800ad9c:	b590      	push	{r4, r7, lr}
 800ad9e:	b0cd      	sub	sp, #308	; 0x134
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	4604      	mov	r4, r0
 800ada4:	4608      	mov	r0, r1
 800ada6:	4611      	mov	r1, r2
 800ada8:	1dfb      	adds	r3, r7, #7
 800adaa:	4622      	mov	r2, r4
 800adac:	701a      	strb	r2, [r3, #0]
 800adae:	1dbb      	adds	r3, r7, #6
 800adb0:	4602      	mov	r2, r0
 800adb2:	701a      	strb	r2, [r3, #0]
 800adb4:	1d7b      	adds	r3, r7, #5
 800adb6:	460a      	mov	r2, r1
 800adb8:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// 
 800adba:	1d7b      	adds	r3, r7, #5
 800adbc:	1d7a      	adds	r2, r7, #5
 800adbe:	7812      	ldrb	r2, [r2, #0]
 800adc0:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 800adc2:	f107 0310 	add.w	r3, r7, #16
 800adc6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 800adca:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800adce:	f7f8 f925 	bl	800301c <initQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800add2:	2300      	movs	r3, #0
 800add4:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800add8:	e014      	b.n	800ae04 <MAP_makeContourMap_kai2+0x68>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800adda:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800adde:	095b      	lsrs	r3, r3, #5
 800ade0:	b29b      	uxth	r3, r3
 800ade2:	461a      	mov	r2, r3
 800ade4:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ade8:	f003 031f 	and.w	r3, r3, #31
 800adec:	49ba      	ldr	r1, [pc, #744]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800adee:	0152      	lsls	r2, r2, #5
 800adf0:	4413      	add	r3, r2
 800adf2:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800adf6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800adfa:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800adfe:	3301      	adds	r3, #1
 800ae00:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800ae04:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ae08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae0c:	d3e5      	bcc.n	800adda <MAP_makeContourMap_kai2+0x3e>
	/*  */
//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0 */
	setStep(uc_goalX, uc_goalY, 0);
 800ae0e:	1dfb      	adds	r3, r7, #7
 800ae10:	f993 0000 	ldrsb.w	r0, [r3]
 800ae14:	1dbb      	adds	r3, r7, #6
 800ae16:	f993 3000 	ldrsb.w	r3, [r3]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	f7ff ff8f 	bl	800ad40 <setStep>
	st_pos.x = uc_goalX;
 800ae22:	1dfb      	adds	r3, r7, #7
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = uc_goalY;
 800ae2a:	1dbb      	adds	r3, r7, #6
 800ae2c:	781b      	ldrb	r3, [r3, #0]
 800ae2e:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 800ae32:	2300      	movs	r3, #0
 800ae34:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 800ae38:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800ae3c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ae40:	f7f8 f91c 	bl	800307c <enqueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 800ae44:	e13b      	b.n	800b0be <MAP_makeContourMap_kai2+0x322>
		const stPOSITION focus = dequeue(pQueue);
 800ae46:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ae4a:	f7f8 f953 	bl	80030f4 <dequeue>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	f107 030c 	add.w	r3, r7, #12
 800ae54:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 800ae56:	f107 030c 	add.w	r3, r7, #12
 800ae5a:	885b      	ldrh	r3, [r3, #2]
 800ae5c:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 800ae60:	f107 030c 	add.w	r3, r7, #12
 800ae64:	781b      	ldrb	r3, [r3, #0]
 800ae66:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 800ae6a:	f107 030c 	add.w	r3, r7, #12
 800ae6e:	785b      	ldrb	r3, [r3, #1]
 800ae70:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 800ae74:	f107 0308 	add.w	r3, r7, #8
 800ae78:	f107 020c 	add.w	r2, r7, #12
 800ae7c:	6812      	ldr	r2, [r2, #0]
 800ae7e:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 800ae80:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800ae84:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ae88:	4994      	ldr	r1, [pc, #592]	; (800b0dc <MAP_makeContourMap_kai2+0x340>)
 800ae8a:	0152      	lsls	r2, r2, #5
 800ae8c:	440a      	add	r2, r1
 800ae8e:	4413      	add	r3, r2
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800ae96:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d13e      	bne.n	800af20 <MAP_makeContourMap_kai2+0x184>
 800aea2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800aea6:	2b1f      	cmp	r3, #31
 800aea8:	d03a      	beq.n	800af20 <MAP_makeContourMap_kai2+0x184>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 800aeaa:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800aeae:	1c5a      	adds	r2, r3, #1
 800aeb0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800aeb4:	4988      	ldr	r1, [pc, #544]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800aeb6:	0152      	lsls	r2, r2, #5
 800aeb8:	4413      	add	r3, r2
 800aeba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800aebe:	461a      	mov	r2, r3
 800aec0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800aec4:	3301      	adds	r3, #1
 800aec6:	429a      	cmp	r2, r3
 800aec8:	dd2a      	ble.n	800af20 <MAP_makeContourMap_kai2+0x184>
				next.step = focus_step + 1;
 800aeca:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800aece:	3301      	adds	r3, #1
 800aed0:	b29a      	uxth	r2, r3
 800aed2:	f107 0308 	add.w	r3, r7, #8
 800aed6:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 800aed8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800aedc:	1c5a      	adds	r2, r3, #1
 800aede:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800aee2:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800aee6:	3101      	adds	r1, #1
 800aee8:	b288      	uxth	r0, r1
 800aeea:	497b      	ldr	r1, [pc, #492]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800aeec:	0152      	lsls	r2, r2, #5
 800aeee:	4413      	add	r3, r2
 800aef0:	4602      	mov	r2, r0
 800aef2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800aef6:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800aefa:	b2da      	uxtb	r2, r3
 800aefc:	f107 0308 	add.w	r3, r7, #8
 800af00:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 800af02:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800af06:	b2db      	uxtb	r3, r3
 800af08:	3301      	adds	r3, #1
 800af0a:	b2da      	uxtb	r2, r3
 800af0c:	f107 0308 	add.w	r3, r7, #8
 800af10:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 800af12:	f107 0308 	add.w	r3, r7, #8
 800af16:	6819      	ldr	r1, [r3, #0]
 800af18:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800af1c:	f7f8 f8ae 	bl	800307c <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800af20:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800af24:	f003 0302 	and.w	r3, r3, #2
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d13e      	bne.n	800afaa <MAP_makeContourMap_kai2+0x20e>
 800af2c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af30:	2b1f      	cmp	r3, #31
 800af32:	d03a      	beq.n	800afaa <MAP_makeContourMap_kai2+0x20e>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 800af34:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800af38:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af3c:	3301      	adds	r3, #1
 800af3e:	4966      	ldr	r1, [pc, #408]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800af40:	0152      	lsls	r2, r2, #5
 800af42:	4413      	add	r3, r2
 800af44:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800af48:	461a      	mov	r2, r3
 800af4a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800af4e:	3301      	adds	r3, #1
 800af50:	429a      	cmp	r2, r3
 800af52:	dd2a      	ble.n	800afaa <MAP_makeContourMap_kai2+0x20e>
				next.step = focus_step + 1;
 800af54:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800af58:	3301      	adds	r3, #1
 800af5a:	b29a      	uxth	r2, r3
 800af5c:	f107 0308 	add.w	r3, r7, #8
 800af60:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 800af62:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800af66:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af6a:	3301      	adds	r3, #1
 800af6c:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800af70:	3101      	adds	r1, #1
 800af72:	b288      	uxth	r0, r1
 800af74:	4958      	ldr	r1, [pc, #352]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800af76:	0152      	lsls	r2, r2, #5
 800af78:	4413      	add	r3, r2
 800af7a:	4602      	mov	r2, r0
 800af7c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 800af80:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800af84:	b2db      	uxtb	r3, r3
 800af86:	3301      	adds	r3, #1
 800af88:	b2da      	uxtb	r2, r3
 800af8a:	f107 0308 	add.w	r3, r7, #8
 800af8e:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800af90:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800af94:	b2da      	uxtb	r2, r3
 800af96:	f107 0308 	add.w	r3, r7, #8
 800af9a:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800af9c:	f107 0308 	add.w	r3, r7, #8
 800afa0:	6819      	ldr	r1, [r3, #0]
 800afa2:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800afa6:	f7f8 f869 	bl	800307c <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800afaa:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800afae:	f003 0304 	and.w	r3, r3, #4
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d13e      	bne.n	800b034 <MAP_makeContourMap_kai2+0x298>
 800afb6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d03a      	beq.n	800b034 <MAP_makeContourMap_kai2+0x298>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 800afbe:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800afc2:	1e5a      	subs	r2, r3, #1
 800afc4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800afc8:	4943      	ldr	r1, [pc, #268]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800afca:	0152      	lsls	r2, r2, #5
 800afcc:	4413      	add	r3, r2
 800afce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800afd2:	461a      	mov	r2, r3
 800afd4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800afd8:	3301      	adds	r3, #1
 800afda:	429a      	cmp	r2, r3
 800afdc:	dd2a      	ble.n	800b034 <MAP_makeContourMap_kai2+0x298>
				next.step = focus_step + 1;
 800afde:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800afe2:	3301      	adds	r3, #1
 800afe4:	b29a      	uxth	r2, r3
 800afe6:	f107 0308 	add.w	r3, r7, #8
 800afea:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 800afec:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800aff0:	1e5a      	subs	r2, r3, #1
 800aff2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800aff6:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800affa:	3101      	adds	r1, #1
 800affc:	b288      	uxth	r0, r1
 800affe:	4936      	ldr	r1, [pc, #216]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800b000:	0152      	lsls	r2, r2, #5
 800b002:	4413      	add	r3, r2
 800b004:	4602      	mov	r2, r0
 800b006:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800b00a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b00e:	b2da      	uxtb	r2, r3
 800b010:	f107 0308 	add.w	r3, r7, #8
 800b014:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 800b016:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	3b01      	subs	r3, #1
 800b01e:	b2da      	uxtb	r2, r3
 800b020:	f107 0308 	add.w	r3, r7, #8
 800b024:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b026:	f107 0308 	add.w	r3, r7, #8
 800b02a:	6819      	ldr	r1, [r3, #0]
 800b02c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b030:	f7f8 f824 	bl	800307c <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800b034:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800b038:	f003 0308 	and.w	r3, r3, #8
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d13e      	bne.n	800b0be <MAP_makeContourMap_kai2+0x322>
 800b040:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b044:	2b00      	cmp	r3, #0
 800b046:	d03a      	beq.n	800b0be <MAP_makeContourMap_kai2+0x322>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 800b048:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b04c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b050:	3b01      	subs	r3, #1
 800b052:	4921      	ldr	r1, [pc, #132]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800b054:	0152      	lsls	r2, r2, #5
 800b056:	4413      	add	r3, r2
 800b058:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b05c:	461a      	mov	r2, r3
 800b05e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b062:	3301      	adds	r3, #1
 800b064:	429a      	cmp	r2, r3
 800b066:	dd2a      	ble.n	800b0be <MAP_makeContourMap_kai2+0x322>
				next.step = focus_step + 1;
 800b068:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800b06c:	3301      	adds	r3, #1
 800b06e:	b29a      	uxth	r2, r3
 800b070:	f107 0308 	add.w	r3, r7, #8
 800b074:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 800b076:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800b07a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b07e:	3b01      	subs	r3, #1
 800b080:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800b084:	3101      	adds	r1, #1
 800b086:	b288      	uxth	r0, r1
 800b088:	4913      	ldr	r1, [pc, #76]	; (800b0d8 <MAP_makeContourMap_kai2+0x33c>)
 800b08a:	0152      	lsls	r2, r2, #5
 800b08c:	4413      	add	r3, r2
 800b08e:	4602      	mov	r2, r0
 800b090:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 800b094:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800b098:	b2db      	uxtb	r3, r3
 800b09a:	3b01      	subs	r3, #1
 800b09c:	b2da      	uxtb	r2, r3
 800b09e:	f107 0308 	add.w	r3, r7, #8
 800b0a2:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800b0a4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800b0a8:	b2da      	uxtb	r2, r3
 800b0aa:	f107 0308 	add.w	r3, r7, #8
 800b0ae:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800b0b0:	f107 0308 	add.w	r3, r7, #8
 800b0b4:	6819      	ldr	r1, [r3, #0]
 800b0b6:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800b0ba:	f7f7 ffdf 	bl	800307c <enqueue>
	while (pQueue->flag != EMPTY) {
 800b0be:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0c2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	f47f aebd 	bne.w	800ae46 <MAP_makeContourMap_kai2+0xaa>
			}
		}

	}

}
 800b0cc:	bf00      	nop
 800b0ce:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd90      	pop	{r4, r7, pc}
 800b0d6:	bf00      	nop
 800b0d8:	200006f4 	.word	0x200006f4
 800b0dc:	200002d8 	.word	0x200002d8

0800b0e0 <MAP_calcMouseDir>:
}

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] vZ@
	enMAP_HEAD_DIR* 	p_head			///< [out] isilj
){
 800b0e0:	b480      	push	{r7}
 800b0e2:	b085      	sub	sp, #20
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	6039      	str	r1, [r7, #0]
 800b0ea:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/* vZ */
	// MAP@
	if( CONTOUR_SYSTEM == en_calcType ){
 800b0ec:	79fb      	ldrb	r3, [r7, #7]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	f040 80ee 	bne.w	800b2d0 <MAP_calcMouseDir+0x1f0>
		// 4InZoB
		// AAIB
		// @T,i AT, BT,i CT,
		uc_wall = g_sysMap[my][mx];
 800b0f4:	4b7b      	ldr	r3, [pc, #492]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	4b7b      	ldr	r3, [pc, #492]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	4619      	mov	r1, r3
 800b100:	4a7a      	ldr	r2, [pc, #488]	; (800b2ec <MAP_calcMouseDir+0x20c>)
 800b102:	0143      	lsls	r3, r0, #5
 800b104:	4413      	add	r3, r2
 800b106:	440b      	add	r3, r1
 800b108:	781b      	ldrb	r3, [r3, #0]
 800b10a:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[]~16[]~4[]
 800b10c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b110:	81fb      	strh	r3, [r7, #14]

		/* 4r */
		//	kmF
		if ( ( uc_wall & 1 ) == 0 ){
 800b112:	7abb      	ldrb	r3, [r7, #10]
 800b114:	f003 0301 	and.w	r3, r3, #1
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d12f      	bne.n	800b17c <MAP_calcMouseDir+0x9c>
			us_new = us_cmap[my+1][mx] * 4 + 4;
 800b11c:	4b71      	ldr	r3, [pc, #452]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	3301      	adds	r3, #1
 800b122:	4a71      	ldr	r2, [pc, #452]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b124:	7812      	ldrb	r2, [r2, #0]
 800b126:	4611      	mov	r1, r2
 800b128:	4a71      	ldr	r2, [pc, #452]	; (800b2f0 <MAP_calcMouseDir+0x210>)
 800b12a:	015b      	lsls	r3, r3, #5
 800b12c:	440b      	add	r3, r1
 800b12e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b132:	3301      	adds	r3, #1
 800b134:	b29b      	uxth	r3, r3
 800b136:	009b      	lsls	r3, r3, #2
 800b138:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b13a:	4b6a      	ldr	r3, [pc, #424]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	3301      	adds	r3, #1
 800b140:	4a69      	ldr	r2, [pc, #420]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b142:	7812      	ldrb	r2, [r2, #0]
 800b144:	4611      	mov	r1, r2
 800b146:	4a69      	ldr	r2, [pc, #420]	; (800b2ec <MAP_calcMouseDir+0x20c>)
 800b148:	015b      	lsls	r3, r3, #5
 800b14a:	4413      	add	r3, r2
 800b14c:	440b      	add	r3, r1
 800b14e:	781b      	ldrb	r3, [r3, #0]
 800b150:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b154:	2bf0      	cmp	r3, #240	; 0xf0
 800b156:	d002      	beq.n	800b15e <MAP_calcMouseDir+0x7e>
 800b158:	89bb      	ldrh	r3, [r7, #12]
 800b15a:	3b02      	subs	r3, #2
 800b15c:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 800b15e:	4b65      	ldr	r3, [pc, #404]	; (800b2f4 <MAP_calcMouseDir+0x214>)
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d102      	bne.n	800b16c <MAP_calcMouseDir+0x8c>
 800b166:	89bb      	ldrh	r3, [r7, #12]
 800b168:	3b01      	subs	r3, #1
 800b16a:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b16c:	89ba      	ldrh	r2, [r7, #12]
 800b16e:	89fb      	ldrh	r3, [r7, #14]
 800b170:	429a      	cmp	r2, r3
 800b172:	d203      	bcs.n	800b17c <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 800b174:	89bb      	ldrh	r3, [r7, #12]
 800b176:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 800b178:	2300      	movs	r3, #0
 800b17a:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 2 ) == 0 ){
 800b17c:	7abb      	ldrb	r3, [r7, #10]
 800b17e:	f003 0302 	and.w	r3, r3, #2
 800b182:	2b00      	cmp	r3, #0
 800b184:	d12f      	bne.n	800b1e6 <MAP_calcMouseDir+0x106>
			us_new = us_cmap[my][mx+1] * 4 + 4;
 800b186:	4b57      	ldr	r3, [pc, #348]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b188:	781b      	ldrb	r3, [r3, #0]
 800b18a:	461a      	mov	r2, r3
 800b18c:	4b56      	ldr	r3, [pc, #344]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	3301      	adds	r3, #1
 800b192:	4957      	ldr	r1, [pc, #348]	; (800b2f0 <MAP_calcMouseDir+0x210>)
 800b194:	0152      	lsls	r2, r2, #5
 800b196:	4413      	add	r3, r2
 800b198:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b19c:	3301      	adds	r3, #1
 800b19e:	b29b      	uxth	r3, r3
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b1a4:	4b4f      	ldr	r3, [pc, #316]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	4b4f      	ldr	r3, [pc, #316]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b1ac:	781b      	ldrb	r3, [r3, #0]
 800b1ae:	3301      	adds	r3, #1
 800b1b0:	494e      	ldr	r1, [pc, #312]	; (800b2ec <MAP_calcMouseDir+0x20c>)
 800b1b2:	0152      	lsls	r2, r2, #5
 800b1b4:	440a      	add	r2, r1
 800b1b6:	4413      	add	r3, r2
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1be:	2bf0      	cmp	r3, #240	; 0xf0
 800b1c0:	d002      	beq.n	800b1c8 <MAP_calcMouseDir+0xe8>
 800b1c2:	89bb      	ldrh	r3, [r7, #12]
 800b1c4:	3b02      	subs	r3, #2
 800b1c6:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 800b1c8:	4b4a      	ldr	r3, [pc, #296]	; (800b2f4 <MAP_calcMouseDir+0x214>)
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d102      	bne.n	800b1d6 <MAP_calcMouseDir+0xf6>
 800b1d0:	89bb      	ldrh	r3, [r7, #12]
 800b1d2:	3b01      	subs	r3, #1
 800b1d4:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b1d6:	89ba      	ldrh	r2, [r7, #12]
 800b1d8:	89fb      	ldrh	r3, [r7, #14]
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d203      	bcs.n	800b1e6 <MAP_calcMouseDir+0x106>
				us_base = us_new;
 800b1de:	89bb      	ldrh	r3, [r7, #12]
 800b1e0:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 4 ) == 0 ){
 800b1e6:	7abb      	ldrb	r3, [r7, #10]
 800b1e8:	f003 0304 	and.w	r3, r3, #4
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d12f      	bne.n	800b250 <MAP_calcMouseDir+0x170>
			us_new = us_cmap[my-1][mx] * 4 + 4;
 800b1f0:	4b3c      	ldr	r3, [pc, #240]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b1f2:	781b      	ldrb	r3, [r3, #0]
 800b1f4:	3b01      	subs	r3, #1
 800b1f6:	4a3c      	ldr	r2, [pc, #240]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b1f8:	7812      	ldrb	r2, [r2, #0]
 800b1fa:	4611      	mov	r1, r2
 800b1fc:	4a3c      	ldr	r2, [pc, #240]	; (800b2f0 <MAP_calcMouseDir+0x210>)
 800b1fe:	015b      	lsls	r3, r3, #5
 800b200:	440b      	add	r3, r1
 800b202:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b206:	3301      	adds	r3, #1
 800b208:	b29b      	uxth	r3, r3
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 800b20e:	4b35      	ldr	r3, [pc, #212]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	3b01      	subs	r3, #1
 800b214:	4a34      	ldr	r2, [pc, #208]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b216:	7812      	ldrb	r2, [r2, #0]
 800b218:	4611      	mov	r1, r2
 800b21a:	4a34      	ldr	r2, [pc, #208]	; (800b2ec <MAP_calcMouseDir+0x20c>)
 800b21c:	015b      	lsls	r3, r3, #5
 800b21e:	4413      	add	r3, r2
 800b220:	440b      	add	r3, r1
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b228:	2bf0      	cmp	r3, #240	; 0xf0
 800b22a:	d002      	beq.n	800b232 <MAP_calcMouseDir+0x152>
 800b22c:	89bb      	ldrh	r3, [r7, #12]
 800b22e:	3b02      	subs	r3, #2
 800b230:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 800b232:	4b30      	ldr	r3, [pc, #192]	; (800b2f4 <MAP_calcMouseDir+0x214>)
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	2b02      	cmp	r3, #2
 800b238:	d102      	bne.n	800b240 <MAP_calcMouseDir+0x160>
 800b23a:	89bb      	ldrh	r3, [r7, #12]
 800b23c:	3b01      	subs	r3, #1
 800b23e:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b240:	89ba      	ldrh	r2, [r7, #12]
 800b242:	89fb      	ldrh	r3, [r7, #14]
 800b244:	429a      	cmp	r2, r3
 800b246:	d203      	bcs.n	800b250 <MAP_calcMouseDir+0x170>
				us_base = us_new;
 800b248:	89bb      	ldrh	r3, [r7, #12]
 800b24a:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 800b24c:	2302      	movs	r3, #2
 800b24e:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	mF
		if ( ( uc_wall & 8 ) == 0 ){
 800b250:	7abb      	ldrb	r3, [r7, #10]
 800b252:	f003 0308 	and.w	r3, r3, #8
 800b256:	2b00      	cmp	r3, #0
 800b258:	d12f      	bne.n	800b2ba <MAP_calcMouseDir+0x1da>
			us_new = us_cmap[my][mx-1] * 4 + 4;
 800b25a:	4b22      	ldr	r3, [pc, #136]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b25c:	781b      	ldrb	r3, [r3, #0]
 800b25e:	461a      	mov	r2, r3
 800b260:	4b21      	ldr	r3, [pc, #132]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	3b01      	subs	r3, #1
 800b266:	4922      	ldr	r1, [pc, #136]	; (800b2f0 <MAP_calcMouseDir+0x210>)
 800b268:	0152      	lsls	r2, r2, #5
 800b26a:	4413      	add	r3, r2
 800b26c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800b270:	3301      	adds	r3, #1
 800b272:	b29b      	uxth	r3, r3
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800b278:	4b1a      	ldr	r3, [pc, #104]	; (800b2e4 <MAP_calcMouseDir+0x204>)
 800b27a:	781b      	ldrb	r3, [r3, #0]
 800b27c:	461a      	mov	r2, r3
 800b27e:	4b1a      	ldr	r3, [pc, #104]	; (800b2e8 <MAP_calcMouseDir+0x208>)
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	3b01      	subs	r3, #1
 800b284:	4919      	ldr	r1, [pc, #100]	; (800b2ec <MAP_calcMouseDir+0x20c>)
 800b286:	0152      	lsls	r2, r2, #5
 800b288:	440a      	add	r2, r1
 800b28a:	4413      	add	r3, r2
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b292:	2bf0      	cmp	r3, #240	; 0xf0
 800b294:	d002      	beq.n	800b29c <MAP_calcMouseDir+0x1bc>
 800b296:	89bb      	ldrh	r3, [r7, #12]
 800b298:	3b02      	subs	r3, #2
 800b29a:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 800b29c:	4b15      	ldr	r3, [pc, #84]	; (800b2f4 <MAP_calcMouseDir+0x214>)
 800b29e:	781b      	ldrb	r3, [r3, #0]
 800b2a0:	2b03      	cmp	r3, #3
 800b2a2:	d102      	bne.n	800b2aa <MAP_calcMouseDir+0x1ca>
 800b2a4:	89bb      	ldrh	r3, [r7, #12]
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800b2aa:	89ba      	ldrh	r2, [r7, #12]
 800b2ac:	89fb      	ldrh	r3, [r7, #14]
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d203      	bcs.n	800b2ba <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 800b2b2:	89bb      	ldrh	r3, [r7, #12]
 800b2b4:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 800b2b6:	2303      	movs	r3, #3
 800b2b8:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// 
 800b2ba:	4b0e      	ldr	r3, [pc, #56]	; (800b2f4 <MAP_calcMouseDir+0x214>)
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	7afa      	ldrb	r2, [r7, #11]
 800b2c0:	1ad3      	subs	r3, r2, r3
 800b2c2:	b2db      	uxtb	r3, r3
 800b2c4:	f003 0303 	and.w	r3, r3, #3
 800b2c8:	b2da      	uxtb	r2, r3
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	701a      	strb	r2, [r3, #0]
	// @w
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 800b2ce:	e002      	b.n	800b2d6 <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	701a      	strb	r2, [r3, #0]
}
 800b2d6:	bf00      	nop
 800b2d8:	3714      	adds	r7, #20
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr
 800b2e2:	bf00      	nop
 800b2e4:	20004585 	.word	0x20004585
 800b2e8:	2000458f 	.word	0x2000458f
 800b2ec:	200002d8 	.word	0x200002d8
 800b2f0:	200006f4 	.word	0x200006f4
 800b2f4:	2000458c 	.word	0x2000458c

0800b2f8 <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] is
){
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	4603      	mov	r3, r0
 800b300:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 800b302:	79fb      	ldrb	r3, [r7, #7]
 800b304:	2b03      	cmp	r3, #3
 800b306:	d827      	bhi.n	800b358 <MAP_refMousePos+0x60>
 800b308:	a201      	add	r2, pc, #4	; (adr r2, 800b310 <MAP_refMousePos+0x18>)
 800b30a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b30e:	bf00      	nop
 800b310:	0800b321 	.word	0x0800b321
 800b314:	0800b32f 	.word	0x0800b32f
 800b318:	0800b33d 	.word	0x0800b33d
 800b31c:	0800b34b 	.word	0x0800b34b
		case NORTH:
			my = my + 1;
 800b320:	4b11      	ldr	r3, [pc, #68]	; (800b368 <MAP_refMousePos+0x70>)
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	3301      	adds	r3, #1
 800b326:	b2da      	uxtb	r2, r3
 800b328:	4b0f      	ldr	r3, [pc, #60]	; (800b368 <MAP_refMousePos+0x70>)
 800b32a:	701a      	strb	r2, [r3, #0]
			break;
 800b32c:	e015      	b.n	800b35a <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 800b32e:	4b0f      	ldr	r3, [pc, #60]	; (800b36c <MAP_refMousePos+0x74>)
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	3301      	adds	r3, #1
 800b334:	b2da      	uxtb	r2, r3
 800b336:	4b0d      	ldr	r3, [pc, #52]	; (800b36c <MAP_refMousePos+0x74>)
 800b338:	701a      	strb	r2, [r3, #0]
			break;
 800b33a:	e00e      	b.n	800b35a <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 800b33c:	4b0a      	ldr	r3, [pc, #40]	; (800b368 <MAP_refMousePos+0x70>)
 800b33e:	781b      	ldrb	r3, [r3, #0]
 800b340:	3b01      	subs	r3, #1
 800b342:	b2da      	uxtb	r2, r3
 800b344:	4b08      	ldr	r3, [pc, #32]	; (800b368 <MAP_refMousePos+0x70>)
 800b346:	701a      	strb	r2, [r3, #0]
			break;
 800b348:	e007      	b.n	800b35a <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 800b34a:	4b08      	ldr	r3, [pc, #32]	; (800b36c <MAP_refMousePos+0x74>)
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	3b01      	subs	r3, #1
 800b350:	b2da      	uxtb	r2, r3
 800b352:	4b06      	ldr	r3, [pc, #24]	; (800b36c <MAP_refMousePos+0x74>)
 800b354:	701a      	strb	r2, [r3, #0]
			break;
 800b356:	e000      	b.n	800b35a <MAP_refMousePos+0x62>
		default:
			break;
 800b358:	bf00      	nop
	}
}
 800b35a:	bf00      	nop
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr
 800b366:	bf00      	nop
 800b368:	20004585 	.word	0x20004585
 800b36c:	2000458f 	.word	0x2000458f

0800b370 <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type			///< [in] FALSE: POiATURE:Oi
){
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	4603      	mov	r3, r0
 800b378:	6039      	str	r1, [r7, #0]
 800b37a:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	2201      	movs	r2, #1
 800b380:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800b382:	4b4d      	ldr	r3, [pc, #308]	; (800b4b8 <MAP_moveNextBlock+0x148>)
 800b384:	f04f 0200 	mov.w	r2, #0
 800b388:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800b38a:	79fb      	ldrb	r3, [r7, #7]
 800b38c:	2b03      	cmp	r3, #3
 800b38e:	f200 8082 	bhi.w	800b496 <MAP_moveNextBlock+0x126>
 800b392:	a201      	add	r2, pc, #4	; (adr r2, 800b398 <MAP_moveNextBlock+0x28>)
 800b394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b398:	0800b3a9 	.word	0x0800b3a9
 800b39c:	0800b3b9 	.word	0x0800b3b9
 800b3a0:	0800b3e1 	.word	0x0800b3e1
 800b3a4:	0800b3cd 	.word	0x0800b3cd

		/* Oi */
		case NORTH:
			*p_type = FALSE;
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1Oi
 800b3ae:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b3b2:	f7fd fce1 	bl	8008d78 <MOT_goBlock_Const>
			break;
 800b3b6:	e071      	b.n	800b49c <MAP_moveNextBlock+0x12c>
		// E
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b3b8:	eddf 0a40 	vldr	s1, [pc, #256]	; 800b4bc <MAP_moveNextBlock+0x14c>
 800b3bc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b3c0:	f7fd fcc8 	bl	8008d54 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);									// E90x
 800b3c4:	2000      	movs	r0, #0
 800b3c6:	f7fd fd53 	bl	8008e70 <MOT_turn>
			break;
 800b3ca:	e067      	b.n	800b49c <MAP_moveNextBlock+0x12c>
		// 
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b3cc:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800b4bc <MAP_moveNextBlock+0x14c>
 800b3d0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b3d4:	f7fd fcbe 	bl	8008d54 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);									// E90x
 800b3d8:	2001      	movs	r0, #1
 800b3da:	f7fd fd49 	bl	8008e70 <MOT_turn>
			break;
 800b3de:	e05d      	b.n	800b49c <MAP_moveNextBlock+0x12c>
		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b3e0:	eddf 0a36 	vldr	s1, [pc, #216]	; 800b4bc <MAP_moveNextBlock+0x14c>
 800b3e4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b3e8:	f7fd fcb4 	bl	8008d54 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800b3ec:	2002      	movs	r0, #2
 800b3ee:	f7fd fd3f 	bl	8008e70 <MOT_turn>
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b3f2:	4b33      	ldr	r3, [pc, #204]	; (800b4c0 <MAP_moveNextBlock+0x150>)
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10e      	bne.n	800b418 <MAP_moveNextBlock+0xa8>
 800b3fa:	4b32      	ldr	r3, [pc, #200]	; (800b4c4 <MAP_moveNextBlock+0x154>)
 800b3fc:	781b      	ldrb	r3, [r3, #0]
 800b3fe:	4618      	mov	r0, r3
 800b400:	4b31      	ldr	r3, [pc, #196]	; (800b4c8 <MAP_moveNextBlock+0x158>)
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	4619      	mov	r1, r3
 800b406:	4a31      	ldr	r2, [pc, #196]	; (800b4cc <MAP_moveNextBlock+0x15c>)
 800b408:	0143      	lsls	r3, r0, #5
 800b40a:	4413      	add	r3, r2
 800b40c:	440b      	add	r3, r1
 800b40e:	781b      	ldrb	r3, [r3, #0]
 800b410:	f003 0301 	and.w	r3, r3, #1
 800b414:	2b00      	cmp	r3, #0
 800b416:	d138      	bne.n	800b48a <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b418:	4b29      	ldr	r3, [pc, #164]	; (800b4c0 <MAP_moveNextBlock+0x150>)
 800b41a:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b41c:	2b01      	cmp	r3, #1
 800b41e:	d10e      	bne.n	800b43e <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b420:	4b28      	ldr	r3, [pc, #160]	; (800b4c4 <MAP_moveNextBlock+0x154>)
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	4618      	mov	r0, r3
 800b426:	4b28      	ldr	r3, [pc, #160]	; (800b4c8 <MAP_moveNextBlock+0x158>)
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	4619      	mov	r1, r3
 800b42c:	4a27      	ldr	r2, [pc, #156]	; (800b4cc <MAP_moveNextBlock+0x15c>)
 800b42e:	0143      	lsls	r3, r0, #5
 800b430:	4413      	add	r3, r2
 800b432:	440b      	add	r3, r1
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	f003 0302 	and.w	r3, r3, #2
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d125      	bne.n	800b48a <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b43e:	4b20      	ldr	r3, [pc, #128]	; (800b4c0 <MAP_moveNextBlock+0x150>)
 800b440:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b442:	2b02      	cmp	r3, #2
 800b444:	d10e      	bne.n	800b464 <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b446:	4b1f      	ldr	r3, [pc, #124]	; (800b4c4 <MAP_moveNextBlock+0x154>)
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	4618      	mov	r0, r3
 800b44c:	4b1e      	ldr	r3, [pc, #120]	; (800b4c8 <MAP_moveNextBlock+0x158>)
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	4619      	mov	r1, r3
 800b452:	4a1e      	ldr	r2, [pc, #120]	; (800b4cc <MAP_moveNextBlock+0x15c>)
 800b454:	0143      	lsls	r3, r0, #5
 800b456:	4413      	add	r3, r2
 800b458:	440b      	add	r3, r1
 800b45a:	781b      	ldrb	r3, [r3, #0]
 800b45c:	f003 0304 	and.w	r3, r3, #4
 800b460:	2b00      	cmp	r3, #0
 800b462:	d112      	bne.n	800b48a <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b464:	4b16      	ldr	r3, [pc, #88]	; (800b4c0 <MAP_moveNextBlock+0x150>)
 800b466:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b468:	2b03      	cmp	r3, #3
 800b46a:	d116      	bne.n	800b49a <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b46c:	4b15      	ldr	r3, [pc, #84]	; (800b4c4 <MAP_moveNextBlock+0x154>)
 800b46e:	781b      	ldrb	r3, [r3, #0]
 800b470:	4618      	mov	r0, r3
 800b472:	4b15      	ldr	r3, [pc, #84]	; (800b4c8 <MAP_moveNextBlock+0x158>)
 800b474:	781b      	ldrb	r3, [r3, #0]
 800b476:	4619      	mov	r1, r3
 800b478:	4a14      	ldr	r2, [pc, #80]	; (800b4cc <MAP_moveNextBlock+0x15c>)
 800b47a:	0143      	lsls	r3, r0, #5
 800b47c:	4413      	add	r3, r2
 800b47e:	440b      	add	r3, r1
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	f003 0308 	and.w	r3, r3, #8
 800b486:	2b00      	cmp	r3, #0
 800b488:	d007      	beq.n	800b49a <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// obN
 800b48a:	f7fd ffcd 	bl	8009428 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b48e:	4b0a      	ldr	r3, [pc, #40]	; (800b4b8 <MAP_moveNextBlock+0x148>)
 800b490:	4a0f      	ldr	r2, [pc, #60]	; (800b4d0 <MAP_moveNextBlock+0x160>)
 800b492:	601a      	str	r2, [r3, #0]
			}
			break;
 800b494:	e001      	b.n	800b49a <MAP_moveNextBlock+0x12a>
		default:
			break;
 800b496:	bf00      	nop
 800b498:	e000      	b.n	800b49c <MAP_moveNextBlock+0x12c>
			break;
 800b49a:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock(en_head, p_type);					// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800b49c:	4b08      	ldr	r3, [pc, #32]	; (800b4c0 <MAP_moveNextBlock+0x150>)
 800b49e:	781a      	ldrb	r2, [r3, #0]
 800b4a0:	79fb      	ldrb	r3, [r7, #7]
 800b4a2:	4413      	add	r3, r2
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	f003 0303 	and.w	r3, r3, #3
 800b4aa:	b2da      	uxtb	r2, r3
 800b4ac:	4b04      	ldr	r3, [pc, #16]	; (800b4c0 <MAP_moveNextBlock+0x150>)
 800b4ae:	701a      	strb	r2, [r3, #0]
//	}
}
 800b4b0:	bf00      	nop
 800b4b2:	3708      	adds	r7, #8
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	20004588 	.word	0x20004588
 800b4bc:	00000000 	.word	0x00000000
 800b4c0:	2000458c 	.word	0x2000458c
 800b4c4:	20004585 	.word	0x20004585
 800b4c8:	2000458f 	.word	0x2000458f
 800b4cc:	200002d8 	.word	0x200002d8
 800b4d0:	3e75c28f 	.word	0x3e75c28f

0800b4d4 <MAP_moveNextBlock_Sura>:

void MAP_moveNextBlock_Sura( 
	enMAP_HEAD_DIR 	en_head,		///< [in] isi}EXiskj
	bool*			p_type,			///< [in] FALSE: POiATURE:Oi
	bool			bl_resume		///< [in] FALSE: W[ATURE:W[
){
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b082      	sub	sp, #8
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	4603      	mov	r3, r0
 800b4dc:	6039      	str	r1, [r7, #0]
 800b4de:	71fb      	strb	r3, [r7, #7]
 800b4e0:	4613      	mov	r3, r2
 800b4e2:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ZlNA
 800b4ea:	4ba6      	ldr	r3, [pc, #664]	; (800b784 <MAP_moveNextBlock_Sura+0x2b0>)
 800b4ec:	f04f 0200 	mov.w	r2, #0
 800b4f0:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 800b4f2:	79fb      	ldrb	r3, [r7, #7]
 800b4f4:	2b03      	cmp	r3, #3
 800b4f6:	f200 8244 	bhi.w	800b982 <MAP_moveNextBlock_Sura+0x4ae>
 800b4fa:	a201      	add	r2, pc, #4	; (adr r2, 800b500 <MAP_moveNextBlock_Sura+0x2c>)
 800b4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b500:	0800b511 	.word	0x0800b511
 800b504:	0800b535 	.word	0x0800b535
 800b508:	0800b8c1 	.word	0x0800b8c1
 800b50c:	0800b6e5 	.word	0x0800b6e5

		// Oi
		case NORTH:
			
			/* W[ */
			if( bl_resume == FALSE ){
 800b510:	79bb      	ldrb	r3, [r7, #6]
 800b512:	f083 0301 	eor.w	r3, r3, #1
 800b516:	b2db      	uxtb	r3, r3
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d004      	beq.n	800b526 <MAP_moveNextBlock_Sura+0x52>
		
				MOT_goBlock_Const( 1 );					// 1Oi
 800b51c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b520:	f7fd fc2a 	bl	8008d78 <MOT_goBlock_Const>
			/* W[ */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
//				uc_SlaCnt = 0;										// X[
			}
			break;
 800b524:	e22e      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// Oi(obN)
 800b526:	eddf 0a98 	vldr	s1, [pc, #608]	; 800b788 <MAP_moveNextBlock_Sura+0x2b4>
 800b52a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b52e:	f7fd fc11 	bl	8008d54 <MOT_goBlock_FinSpeed>
			break;
 800b532:	e227      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>

		// EX[
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b534:	4b95      	ldr	r3, [pc, #596]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d10e      	bne.n	800b55a <MAP_moveNextBlock_Sura+0x86>
 800b53c:	4b94      	ldr	r3, [pc, #592]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b53e:	781b      	ldrb	r3, [r3, #0]
 800b540:	4618      	mov	r0, r3
 800b542:	4b94      	ldr	r3, [pc, #592]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	4619      	mov	r1, r3
 800b548:	4a93      	ldr	r2, [pc, #588]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b54a:	0143      	lsls	r3, r0, #5
 800b54c:	4413      	add	r3, r2
 800b54e:	440b      	add	r3, r1
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	f003 0302 	and.w	r3, r3, #2
 800b556:	2b00      	cmp	r3, #0
 800b558:	d138      	bne.n	800b5cc <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b55a:	4b8c      	ldr	r3, [pc, #560]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b55c:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b55e:	2b01      	cmp	r3, #1
 800b560:	d10e      	bne.n	800b580 <MAP_moveNextBlock_Sura+0xac>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b562:	4b8b      	ldr	r3, [pc, #556]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b564:	781b      	ldrb	r3, [r3, #0]
 800b566:	4618      	mov	r0, r3
 800b568:	4b8a      	ldr	r3, [pc, #552]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b56a:	781b      	ldrb	r3, [r3, #0]
 800b56c:	4619      	mov	r1, r3
 800b56e:	4a8a      	ldr	r2, [pc, #552]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b570:	0143      	lsls	r3, r0, #5
 800b572:	4413      	add	r3, r2
 800b574:	440b      	add	r3, r1
 800b576:	781b      	ldrb	r3, [r3, #0]
 800b578:	f003 0304 	and.w	r3, r3, #4
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d125      	bne.n	800b5cc <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b580:	4b82      	ldr	r3, [pc, #520]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b582:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b584:	2b02      	cmp	r3, #2
 800b586:	d10e      	bne.n	800b5a6 <MAP_moveNextBlock_Sura+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b588:	4b81      	ldr	r3, [pc, #516]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	4618      	mov	r0, r3
 800b58e:	4b81      	ldr	r3, [pc, #516]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b590:	781b      	ldrb	r3, [r3, #0]
 800b592:	4619      	mov	r1, r3
 800b594:	4a80      	ldr	r2, [pc, #512]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b596:	0143      	lsls	r3, r0, #5
 800b598:	4413      	add	r3, r2
 800b59a:	440b      	add	r3, r1
 800b59c:	781b      	ldrb	r3, [r3, #0]
 800b59e:	f003 0308 	and.w	r3, r3, #8
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d112      	bne.n	800b5cc <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b5a6:	4b79      	ldr	r3, [pc, #484]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b5aa:	2b03      	cmp	r3, #3
 800b5ac:	d112      	bne.n	800b5d4 <MAP_moveNextBlock_Sura+0x100>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b5ae:	4b78      	ldr	r3, [pc, #480]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	4b77      	ldr	r3, [pc, #476]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	4a77      	ldr	r2, [pc, #476]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b5bc:	0143      	lsls	r3, r0, #5
 800b5be:	4413      	add	r3, r2
 800b5c0:	440b      	add	r3, r1
 800b5c2:	781b      	ldrb	r3, [r3, #0]
 800b5c4:	f003 0301 	and.w	r3, r3, #1
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d003      	beq.n	800b5d4 <MAP_moveNextBlock_Sura+0x100>
				){
				uc_dist_control = 10;
 800b5cc:	4b73      	ldr	r3, [pc, #460]	; (800b79c <MAP_moveNextBlock_Sura+0x2c8>)
 800b5ce:	220a      	movs	r2, #10
 800b5d0:	701a      	strb	r2, [r3, #0]
 800b5d2:	e002      	b.n	800b5da <MAP_moveNextBlock_Sura+0x106>
				}
			else{
				uc_dist_control = 0;
 800b5d4:	4b71      	ldr	r3, [pc, #452]	; (800b79c <MAP_moveNextBlock_Sura+0x2c8>)
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800b5da:	4b71      	ldr	r3, [pc, #452]	; (800b7a0 <MAP_moveNextBlock_Sura+0x2cc>)
 800b5dc:	781a      	ldrb	r2, [r3, #0]
 800b5de:	4b71      	ldr	r3, [pc, #452]	; (800b7a4 <MAP_moveNextBlock_Sura+0x2d0>)
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	429a      	cmp	r2, r3
 800b5e4:	d20e      	bcs.n	800b604 <MAP_moveNextBlock_Sura+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800b5e6:	2000      	movs	r0, #0
 800b5e8:	f7f7 fd04 	bl	8002ff4 <PARAM_getSra>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	4619      	mov	r1, r3
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	f7fd ff69 	bl	80094c8 <MOT_goSla>
				uc_SlaCnt++;
 800b5f6:	4b6a      	ldr	r3, [pc, #424]	; (800b7a0 <MAP_moveNextBlock_Sura+0x2cc>)
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	b2da      	uxtb	r2, r3
 800b5fe:	4b68      	ldr	r3, [pc, #416]	; (800b7a0 <MAP_moveNextBlock_Sura+0x2cc>)
 800b600:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
					uc_SlaCnt++;
				}
			}
			break;
 800b602:	e1bf      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b604:	4b61      	ldr	r3, [pc, #388]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d10e      	bne.n	800b62a <MAP_moveNextBlock_Sura+0x156>
 800b60c:	4b60      	ldr	r3, [pc, #384]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	4618      	mov	r0, r3
 800b612:	4b60      	ldr	r3, [pc, #384]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	4619      	mov	r1, r3
 800b618:	4a5f      	ldr	r2, [pc, #380]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b61a:	0143      	lsls	r3, r0, #5
 800b61c:	4413      	add	r3, r2
 800b61e:	440b      	add	r3, r1
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	f003 0308 	and.w	r3, r3, #8
 800b626:	2b00      	cmp	r3, #0
 800b628:	d138      	bne.n	800b69c <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b62a:	4b58      	ldr	r3, [pc, #352]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b62c:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d10e      	bne.n	800b650 <MAP_moveNextBlock_Sura+0x17c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b632:	4b57      	ldr	r3, [pc, #348]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	4618      	mov	r0, r3
 800b638:	4b56      	ldr	r3, [pc, #344]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b63a:	781b      	ldrb	r3, [r3, #0]
 800b63c:	4619      	mov	r1, r3
 800b63e:	4a56      	ldr	r2, [pc, #344]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b640:	0143      	lsls	r3, r0, #5
 800b642:	4413      	add	r3, r2
 800b644:	440b      	add	r3, r1
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	f003 0301 	and.w	r3, r3, #1
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d125      	bne.n	800b69c <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b650:	4b4e      	ldr	r3, [pc, #312]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b652:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b654:	2b02      	cmp	r3, #2
 800b656:	d10e      	bne.n	800b676 <MAP_moveNextBlock_Sura+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b658:	4b4d      	ldr	r3, [pc, #308]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	4618      	mov	r0, r3
 800b65e:	4b4d      	ldr	r3, [pc, #308]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b660:	781b      	ldrb	r3, [r3, #0]
 800b662:	4619      	mov	r1, r3
 800b664:	4a4c      	ldr	r2, [pc, #304]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b666:	0143      	lsls	r3, r0, #5
 800b668:	4413      	add	r3, r2
 800b66a:	440b      	add	r3, r1
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	f003 0302 	and.w	r3, r3, #2
 800b672:	2b00      	cmp	r3, #0
 800b674:	d112      	bne.n	800b69c <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b676:	4b45      	ldr	r3, [pc, #276]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b678:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b67a:	2b03      	cmp	r3, #3
 800b67c:	d123      	bne.n	800b6c6 <MAP_moveNextBlock_Sura+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b67e:	4b44      	ldr	r3, [pc, #272]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	4618      	mov	r0, r3
 800b684:	4b43      	ldr	r3, [pc, #268]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	4619      	mov	r1, r3
 800b68a:	4a43      	ldr	r2, [pc, #268]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b68c:	0143      	lsls	r3, r0, #5
 800b68e:	4413      	add	r3, r2
 800b690:	440b      	add	r3, r1
 800b692:	781b      	ldrb	r3, [r3, #0]
 800b694:	f003 0304 	and.w	r3, r3, #4
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d014      	beq.n	800b6c6 <MAP_moveNextBlock_Sura+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800b69c:	eddf 0a42 	vldr	s1, [pc, #264]	; 800b7a8 <MAP_moveNextBlock_Sura+0x2d4>
 800b6a0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b6a4:	f7fd fb56 	bl	8008d54 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// E90x
 800b6a8:	2000      	movs	r0, #0
 800b6aa:	f7fd fbe1 	bl	8008e70 <MOT_turn>
					uc_SlaCnt = 0;
 800b6ae:	4b3c      	ldr	r3, [pc, #240]	; (800b7a0 <MAP_moveNextBlock_Sura+0x2cc>)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800b6b4:	f7fd feb8 	bl	8009428 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b6b8:	4b32      	ldr	r3, [pc, #200]	; (800b784 <MAP_moveNextBlock_Sura+0x2b0>)
 800b6ba:	4a3c      	ldr	r2, [pc, #240]	; (800b7ac <MAP_moveNextBlock_Sura+0x2d8>)
 800b6bc:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	701a      	strb	r2, [r3, #0]
			break;
 800b6c4:	e15e      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800b6c6:	2000      	movs	r0, #0
 800b6c8:	f7f7 fc94 	bl	8002ff4 <PARAM_getSra>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	4619      	mov	r1, r3
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	f7fd fef9 	bl	80094c8 <MOT_goSla>
					uc_SlaCnt++;
 800b6d6:	4b32      	ldr	r3, [pc, #200]	; (800b7a0 <MAP_moveNextBlock_Sura+0x2cc>)
 800b6d8:	781b      	ldrb	r3, [r3, #0]
 800b6da:	3301      	adds	r3, #1
 800b6dc:	b2da      	uxtb	r2, r3
 800b6de:	4b30      	ldr	r3, [pc, #192]	; (800b7a0 <MAP_moveNextBlock_Sura+0x2cc>)
 800b6e0:	701a      	strb	r2, [r3, #0]
			break;
 800b6e2:	e14f      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>

		// X[
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b6e4:	4b29      	ldr	r3, [pc, #164]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b6e6:	781b      	ldrb	r3, [r3, #0]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d10e      	bne.n	800b70a <MAP_moveNextBlock_Sura+0x236>
 800b6ec:	4b28      	ldr	r3, [pc, #160]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b6ee:	781b      	ldrb	r3, [r3, #0]
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	4b28      	ldr	r3, [pc, #160]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b6f4:	781b      	ldrb	r3, [r3, #0]
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	4a27      	ldr	r2, [pc, #156]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b6fa:	0143      	lsls	r3, r0, #5
 800b6fc:	4413      	add	r3, r2
 800b6fe:	440b      	add	r3, r1
 800b700:	781b      	ldrb	r3, [r3, #0]
 800b702:	f003 0308 	and.w	r3, r3, #8
 800b706:	2b00      	cmp	r3, #0
 800b708:	d138      	bne.n	800b77c <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b70a:	4b20      	ldr	r3, [pc, #128]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b70c:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// k
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d10e      	bne.n	800b730 <MAP_moveNextBlock_Sura+0x25c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b712:	4b1f      	ldr	r3, [pc, #124]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	4618      	mov	r0, r3
 800b718:	4b1e      	ldr	r3, [pc, #120]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b71a:	781b      	ldrb	r3, [r3, #0]
 800b71c:	4619      	mov	r1, r3
 800b71e:	4a1e      	ldr	r2, [pc, #120]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b720:	0143      	lsls	r3, r0, #5
 800b722:	4413      	add	r3, r2
 800b724:	440b      	add	r3, r1
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	f003 0301 	and.w	r3, r3, #1
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d125      	bne.n	800b77c <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b730:	4b16      	ldr	r3, [pc, #88]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b732:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// k
 800b734:	2b02      	cmp	r3, #2
 800b736:	d10e      	bne.n	800b756 <MAP_moveNextBlock_Sura+0x282>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b738:	4b15      	ldr	r3, [pc, #84]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b73a:	781b      	ldrb	r3, [r3, #0]
 800b73c:	4618      	mov	r0, r3
 800b73e:	4b15      	ldr	r3, [pc, #84]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	4619      	mov	r1, r3
 800b744:	4a14      	ldr	r2, [pc, #80]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b746:	0143      	lsls	r3, r0, #5
 800b748:	4413      	add	r3, r2
 800b74a:	440b      	add	r3, r1
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	f003 0302 	and.w	r3, r3, #2
 800b752:	2b00      	cmp	r3, #0
 800b754:	d112      	bne.n	800b77c <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b756:	4b0d      	ldr	r3, [pc, #52]	; (800b78c <MAP_moveNextBlock_Sura+0x2b8>)
 800b758:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b75a:	2b03      	cmp	r3, #3
 800b75c:	d128      	bne.n	800b7b0 <MAP_moveNextBlock_Sura+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 800b75e:	4b0c      	ldr	r3, [pc, #48]	; (800b790 <MAP_moveNextBlock_Sura+0x2bc>)
 800b760:	781b      	ldrb	r3, [r3, #0]
 800b762:	4618      	mov	r0, r3
 800b764:	4b0b      	ldr	r3, [pc, #44]	; (800b794 <MAP_moveNextBlock_Sura+0x2c0>)
 800b766:	781b      	ldrb	r3, [r3, #0]
 800b768:	4619      	mov	r1, r3
 800b76a:	4a0b      	ldr	r2, [pc, #44]	; (800b798 <MAP_moveNextBlock_Sura+0x2c4>)
 800b76c:	0143      	lsls	r3, r0, #5
 800b76e:	4413      	add	r3, r2
 800b770:	440b      	add	r3, r1
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	f003 0304 	and.w	r3, r3, #4
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d019      	beq.n	800b7b0 <MAP_moveNextBlock_Sura+0x2dc>
				){
				uc_dist_control = 10;
 800b77c:	4b07      	ldr	r3, [pc, #28]	; (800b79c <MAP_moveNextBlock_Sura+0x2c8>)
 800b77e:	220a      	movs	r2, #10
 800b780:	701a      	strb	r2, [r3, #0]
 800b782:	e018      	b.n	800b7b6 <MAP_moveNextBlock_Sura+0x2e2>
 800b784:	20004588 	.word	0x20004588
 800b788:	43960000 	.word	0x43960000
 800b78c:	2000458c 	.word	0x2000458c
 800b790:	20004585 	.word	0x20004585
 800b794:	2000458f 	.word	0x2000458f
 800b798:	200002d8 	.word	0x200002d8
 800b79c:	20000ef4 	.word	0x20000ef4
 800b7a0:	200002a5 	.word	0x200002a5
 800b7a4:	2000001c 	.word	0x2000001c
 800b7a8:	00000000 	.word	0x00000000
 800b7ac:	3e75c28f 	.word	0x3e75c28f
				}
			else{
				uc_dist_control = 0;
 800b7b0:	4b7b      	ldr	r3, [pc, #492]	; (800b9a0 <MAP_moveNextBlock_Sura+0x4cc>)
 800b7b2:	2200      	movs	r2, #0
 800b7b4:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800b7b6:	4b7b      	ldr	r3, [pc, #492]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b7b8:	781a      	ldrb	r2, [r3, #0]
 800b7ba:	4b7b      	ldr	r3, [pc, #492]	; (800b9a8 <MAP_moveNextBlock_Sura+0x4d4>)
 800b7bc:	781b      	ldrb	r3, [r3, #0]
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d20e      	bcs.n	800b7e0 <MAP_moveNextBlock_Sura+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800b7c2:	2000      	movs	r0, #0
 800b7c4:	f7f7 fc16 	bl	8002ff4 <PARAM_getSra>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	4619      	mov	r1, r3
 800b7cc:	2001      	movs	r0, #1
 800b7ce:	f7fd fe7b 	bl	80094c8 <MOT_goSla>
				uc_SlaCnt++;
 800b7d2:	4b74      	ldr	r3, [pc, #464]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	b2da      	uxtb	r2, r3
 800b7da:	4b72      	ldr	r3, [pc, #456]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b7dc:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
					uc_SlaCnt++;
				}
			}
			break;
 800b7de:	e0d1      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b7e0:	4b72      	ldr	r3, [pc, #456]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b7e2:	781b      	ldrb	r3, [r3, #0]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d10e      	bne.n	800b806 <MAP_moveNextBlock_Sura+0x332>
 800b7e8:	4b71      	ldr	r3, [pc, #452]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	4b71      	ldr	r3, [pc, #452]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	4619      	mov	r1, r3
 800b7f4:	4a70      	ldr	r2, [pc, #448]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b7f6:	0143      	lsls	r3, r0, #5
 800b7f8:	4413      	add	r3, r2
 800b7fa:	440b      	add	r3, r1
 800b7fc:	781b      	ldrb	r3, [r3, #0]
 800b7fe:	f003 0302 	and.w	r3, r3, #2
 800b802:	2b00      	cmp	r3, #0
 800b804:	d138      	bne.n	800b878 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b806:	4b69      	ldr	r3, [pc, #420]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b808:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// k
 800b80a:	2b01      	cmp	r3, #1
 800b80c:	d10e      	bne.n	800b82c <MAP_moveNextBlock_Sura+0x358>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b80e:	4b68      	ldr	r3, [pc, #416]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b810:	781b      	ldrb	r3, [r3, #0]
 800b812:	4618      	mov	r0, r3
 800b814:	4b67      	ldr	r3, [pc, #412]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	4619      	mov	r1, r3
 800b81a:	4a67      	ldr	r2, [pc, #412]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b81c:	0143      	lsls	r3, r0, #5
 800b81e:	4413      	add	r3, r2
 800b820:	440b      	add	r3, r1
 800b822:	781b      	ldrb	r3, [r3, #0]
 800b824:	f003 0304 	and.w	r3, r3, #4
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d125      	bne.n	800b878 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b82c:	4b5f      	ldr	r3, [pc, #380]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b82e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b830:	2b02      	cmp	r3, #2
 800b832:	d10e      	bne.n	800b852 <MAP_moveNextBlock_Sura+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b834:	4b5e      	ldr	r3, [pc, #376]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b836:	781b      	ldrb	r3, [r3, #0]
 800b838:	4618      	mov	r0, r3
 800b83a:	4b5e      	ldr	r3, [pc, #376]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	4619      	mov	r1, r3
 800b840:	4a5d      	ldr	r2, [pc, #372]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b842:	0143      	lsls	r3, r0, #5
 800b844:	4413      	add	r3, r2
 800b846:	440b      	add	r3, r1
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	f003 0308 	and.w	r3, r3, #8
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d112      	bne.n	800b878 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b852:	4b56      	ldr	r3, [pc, #344]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b854:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 800b856:	2b03      	cmp	r3, #3
 800b858:	d123      	bne.n	800b8a2 <MAP_moveNextBlock_Sura+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// k
 800b85a:	4b55      	ldr	r3, [pc, #340]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	4618      	mov	r0, r3
 800b860:	4b54      	ldr	r3, [pc, #336]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b862:	781b      	ldrb	r3, [r3, #0]
 800b864:	4619      	mov	r1, r3
 800b866:	4a54      	ldr	r2, [pc, #336]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b868:	0143      	lsls	r3, r0, #5
 800b86a:	4413      	add	r3, r2
 800b86c:	440b      	add	r3, r1
 800b86e:	781b      	ldrb	r3, [r3, #0]
 800b870:	f003 0301 	and.w	r3, r3, #1
 800b874:	2b00      	cmp	r3, #0
 800b876:	d014      	beq.n	800b8a2 <MAP_moveNextBlock_Sura+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// Oi
 800b878:	eddf 0a50 	vldr	s1, [pc, #320]	; 800b9bc <MAP_moveNextBlock_Sura+0x4e8>
 800b87c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b880:	f7fd fa68 	bl	8008d54 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// E90x
 800b884:	2001      	movs	r0, #1
 800b886:	f7fd faf3 	bl	8008e70 <MOT_turn>
					uc_SlaCnt = 0;
 800b88a:	4b46      	ldr	r3, [pc, #280]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// obN
 800b890:	f7fd fdca 	bl	8009428 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b894:	4b4a      	ldr	r3, [pc, #296]	; (800b9c0 <MAP_moveNextBlock_Sura+0x4ec>)
 800b896:	4a4b      	ldr	r2, [pc, #300]	; (800b9c4 <MAP_moveNextBlock_Sura+0x4f0>)
 800b898:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// i{obNji
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	2201      	movs	r2, #1
 800b89e:	701a      	strb	r2, [r3, #0]
			break;
 800b8a0:	e070      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800b8a2:	2000      	movs	r0, #0
 800b8a4:	f7f7 fba6 	bl	8002ff4 <PARAM_getSra>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	2001      	movs	r0, #1
 800b8ae:	f7fd fe0b 	bl	80094c8 <MOT_goSla>
					uc_SlaCnt++;
 800b8b2:	4b3c      	ldr	r3, [pc, #240]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b8b4:	781b      	ldrb	r3, [r3, #0]
 800b8b6:	3301      	adds	r3, #1
 800b8b8:	b2da      	uxtb	r2, r3
 800b8ba:	4b3a      	ldr	r3, [pc, #232]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b8bc:	701a      	strb	r2, [r3, #0]
			break;
 800b8be:	e061      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>

		// ]
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800b8c0:	eddf 0a3e 	vldr	s1, [pc, #248]	; 800b9bc <MAP_moveNextBlock_Sura+0x4e8>
 800b8c4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b8c8:	f7fd fa44 	bl	8008d54 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// E180x
 800b8cc:	2002      	movs	r0, #2
 800b8ce:	f7fd facf 	bl	8008e70 <MOT_turn>
			uc_SlaCnt = 0;
 800b8d2:	4b34      	ldr	r3, [pc, #208]	; (800b9a4 <MAP_moveNextBlock_Sura+0x4d0>)
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	701a      	strb	r2, [r3, #0]
			
			/* piobN{Zj */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b8d8:	4b34      	ldr	r3, [pc, #208]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b8da:	781b      	ldrb	r3, [r3, #0]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d10e      	bne.n	800b8fe <MAP_moveNextBlock_Sura+0x42a>
 800b8e0:	4b33      	ldr	r3, [pc, #204]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	4b33      	ldr	r3, [pc, #204]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b8e8:	781b      	ldrb	r3, [r3, #0]
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	4a32      	ldr	r2, [pc, #200]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b8ee:	0143      	lsls	r3, r0, #5
 800b8f0:	4413      	add	r3, r2
 800b8f2:	440b      	add	r3, r1
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	f003 0301 	and.w	r3, r3, #1
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d138      	bne.n	800b970 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b8fe:	4b2b      	ldr	r3, [pc, #172]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b900:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// kk
 800b902:	2b01      	cmp	r3, #1
 800b904:	d10e      	bne.n	800b924 <MAP_moveNextBlock_Sura+0x450>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b906:	4b2a      	ldr	r3, [pc, #168]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b908:	781b      	ldrb	r3, [r3, #0]
 800b90a:	4618      	mov	r0, r3
 800b90c:	4b29      	ldr	r3, [pc, #164]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b90e:	781b      	ldrb	r3, [r3, #0]
 800b910:	4619      	mov	r1, r3
 800b912:	4a29      	ldr	r2, [pc, #164]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b914:	0143      	lsls	r3, r0, #5
 800b916:	4413      	add	r3, r2
 800b918:	440b      	add	r3, r1
 800b91a:	781b      	ldrb	r3, [r3, #0]
 800b91c:	f003 0302 	and.w	r3, r3, #2
 800b920:	2b00      	cmp	r3, #0
 800b922:	d125      	bne.n	800b970 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b924:	4b21      	ldr	r3, [pc, #132]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b926:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 800b928:	2b02      	cmp	r3, #2
 800b92a:	d10e      	bne.n	800b94a <MAP_moveNextBlock_Sura+0x476>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b92c:	4b20      	ldr	r3, [pc, #128]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b92e:	781b      	ldrb	r3, [r3, #0]
 800b930:	4618      	mov	r0, r3
 800b932:	4b20      	ldr	r3, [pc, #128]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	4619      	mov	r1, r3
 800b938:	4a1f      	ldr	r2, [pc, #124]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b93a:	0143      	lsls	r3, r0, #5
 800b93c:	4413      	add	r3, r2
 800b93e:	440b      	add	r3, r1
 800b940:	781b      	ldrb	r3, [r3, #0]
 800b942:	f003 0304 	and.w	r3, r3, #4
 800b946:	2b00      	cmp	r3, #0
 800b948:	d112      	bne.n	800b970 <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b94a:	4b18      	ldr	r3, [pc, #96]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b94c:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 800b94e:	2b03      	cmp	r3, #3
 800b950:	d113      	bne.n	800b97a <MAP_moveNextBlock_Sura+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 800b952:	4b17      	ldr	r3, [pc, #92]	; (800b9b0 <MAP_moveNextBlock_Sura+0x4dc>)
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	4618      	mov	r0, r3
 800b958:	4b16      	ldr	r3, [pc, #88]	; (800b9b4 <MAP_moveNextBlock_Sura+0x4e0>)
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	4619      	mov	r1, r3
 800b95e:	4a16      	ldr	r2, [pc, #88]	; (800b9b8 <MAP_moveNextBlock_Sura+0x4e4>)
 800b960:	0143      	lsls	r3, r0, #5
 800b962:	4413      	add	r3, r2
 800b964:	440b      	add	r3, r1
 800b966:	781b      	ldrb	r3, [r3, #0]
 800b968:	f003 0308 	and.w	r3, r3, #8
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d004      	beq.n	800b97a <MAP_moveNextBlock_Sura+0x4a6>
			){
				MOT_goHitBackWall();					// obN
 800b970:	f7fd fd5a 	bl	8009428 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// obN[]Z
 800b974:	4b12      	ldr	r3, [pc, #72]	; (800b9c0 <MAP_moveNextBlock_Sura+0x4ec>)
 800b976:	4a13      	ldr	r2, [pc, #76]	; (800b9c4 <MAP_moveNextBlock_Sura+0x4f0>)
 800b978:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// {obNi
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	2201      	movs	r2, #1
 800b97e:	701a      	strb	r2, [r3, #0]
			break;
 800b980:	e000      	b.n	800b984 <MAP_moveNextBlock_Sura+0x4b0>
			
		default:
			break;
 800b982:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP@isZo			 MAP
		MAP_moveNextBlock_Sura(en_head, p_type, TRUE );		// Pxoij
	}
	else{*/
		/* isXV */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800b984:	4b09      	ldr	r3, [pc, #36]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b986:	781a      	ldrb	r2, [r3, #0]
 800b988:	79fb      	ldrb	r3, [r7, #7]
 800b98a:	4413      	add	r3, r2
 800b98c:	b2db      	uxtb	r3, r3
 800b98e:	f003 0303 	and.w	r3, r3, #3
 800b992:	b2da      	uxtb	r2, r3
 800b994:	4b05      	ldr	r3, [pc, #20]	; (800b9ac <MAP_moveNextBlock_Sura+0x4d8>)
 800b996:	701a      	strb	r2, [r3, #0]
//	}
}
 800b998:	bf00      	nop
 800b99a:	3708      	adds	r7, #8
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	20000ef4 	.word	0x20000ef4
 800b9a4:	200002a5 	.word	0x200002a5
 800b9a8:	2000001c 	.word	0x2000001c
 800b9ac:	2000458c 	.word	0x2000458c
 800b9b0:	20004585 	.word	0x20004585
 800b9b4:	2000458f 	.word	0x2000458f
 800b9b8:	200002d8 	.word	0x200002d8
 800b9bc:	00000000 	.word	0x00000000
 800b9c0:	20004588 	.word	0x20004588
 800b9c4:	3e75c28f 	.word	0x3e75c28f

0800b9c8 <MAP_actGoal>:

void MAP_actGoal( void )
{	
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// Oi
 800b9cc:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800ba0c <MAP_actGoal+0x44>
 800b9d0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800b9d4:	f7fd f9be 	bl	8008d54 <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 800b9d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b9dc:	f001 ff1a 	bl	800d814 <LL_mDelay>
	MOT_turn(MOT_R180);										// E180x
 800b9e0:	2002      	movs	r0, #2
 800b9e2:	f7fd fa45 	bl	8008e70 <MOT_turn>
	LL_mDelay(500);
 800b9e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b9ea:	f001 ff13 	bl	800d814 <LL_mDelay>
	
//	MAP_SaveMapData();						// HobNAbv
	log_flag_off();
 800b9ee:	f7fc f847 	bl	8007a80 <log_flag_off>
	MAP_actGoalLED();
 800b9f2:	f000 f80f 	bl	800ba14 <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	isXV
 800b9f6:	4b06      	ldr	r3, [pc, #24]	; (800ba10 <MAP_actGoal+0x48>)
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	3302      	adds	r3, #2
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	f003 0303 	and.w	r3, r3, #3
 800ba02:	b2da      	uxtb	r2, r3
 800ba04:	4b02      	ldr	r3, [pc, #8]	; (800ba10 <MAP_actGoal+0x48>)
 800ba06:	701a      	strb	r2, [r3, #0]

}
 800ba08:	bf00      	nop
 800ba0a:	bd80      	pop	{r7, pc}
 800ba0c:	00000000 	.word	0x00000000
 800ba10:	2000458c 	.word	0x2000458c

0800ba14 <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b082      	sub	sp, #8
 800ba18:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	607b      	str	r3, [r7, #4]
 800ba1e:	e020      	b.n	800ba62 <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 800ba20:	2002      	movs	r0, #2
 800ba22:	f7f6 fa4d 	bl	8001ec0 <SetLED>
		LL_mDelay(100);
 800ba26:	2064      	movs	r0, #100	; 0x64
 800ba28:	f001 fef4 	bl	800d814 <LL_mDelay>
		SetLED(0x04);
 800ba2c:	2004      	movs	r0, #4
 800ba2e:	f7f6 fa47 	bl	8001ec0 <SetLED>
		LL_mDelay(100);
 800ba32:	2064      	movs	r0, #100	; 0x64
 800ba34:	f001 feee 	bl	800d814 <LL_mDelay>
		SetLED(0x08);
 800ba38:	2008      	movs	r0, #8
 800ba3a:	f7f6 fa41 	bl	8001ec0 <SetLED>
		LL_mDelay(100);
 800ba3e:	2064      	movs	r0, #100	; 0x64
 800ba40:	f001 fee8 	bl	800d814 <LL_mDelay>
		SetLED(0x04);
 800ba44:	2004      	movs	r0, #4
 800ba46:	f7f6 fa3b 	bl	8001ec0 <SetLED>
		LL_mDelay(100);
 800ba4a:	2064      	movs	r0, #100	; 0x64
 800ba4c:	f001 fee2 	bl	800d814 <LL_mDelay>
		SetLED(0x02);
 800ba50:	2002      	movs	r0, #2
 800ba52:	f7f6 fa35 	bl	8001ec0 <SetLED>
		LL_mDelay(100);
 800ba56:	2064      	movs	r0, #100	; 0x64
 800ba58:	f001 fedc 	bl	800d814 <LL_mDelay>
	for(i = 0;i<2;i++)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	607b      	str	r3, [r7, #4]
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	dddb      	ble.n	800ba20 <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 800ba68:	2064      	movs	r0, #100	; 0x64
 800ba6a:	f001 fed3 	bl	800d814 <LL_mDelay>
	map_write();
 800ba6e:	f7fe ff77 	bl	800a960 <map_write>
	SetLED(0x00);
 800ba72:	2000      	movs	r0, #0
 800ba74:	f7f6 fa24 	bl	8001ec0 <SetLED>
}
 800ba78:	bf00      	nop
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}

0800ba80 <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 800ba80:	b480      	push	{r7}
 800ba82:	b083      	sub	sp, #12
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	b2da      	uxtb	r2, r3
 800ba8c:	4b13      	ldr	r3, [pc, #76]	; (800badc <MAP_Goalsize+0x5c>)
 800ba8e:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2b04      	cmp	r3, #4
 800ba94:	d10c      	bne.n	800bab0 <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 800ba96:	4b12      	ldr	r3, [pc, #72]	; (800bae0 <MAP_Goalsize+0x60>)
 800ba98:	781b      	ldrb	r3, [r3, #0]
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	4b10      	ldr	r3, [pc, #64]	; (800bae0 <MAP_Goalsize+0x60>)
 800baa0:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 800baa2:	4b10      	ldr	r3, [pc, #64]	; (800bae4 <MAP_Goalsize+0x64>)
 800baa4:	781b      	ldrb	r3, [r3, #0]
 800baa6:	3301      	adds	r3, #1
 800baa8:	b2da      	uxtb	r2, r3
 800baaa:	4b0e      	ldr	r3, [pc, #56]	; (800bae4 <MAP_Goalsize+0x64>)
 800baac:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 800baae:	e00e      	b.n	800bace <MAP_Goalsize+0x4e>
	else if (size == 9) {
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b09      	cmp	r3, #9
 800bab4:	d10b      	bne.n	800bace <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 800bab6:	4b0a      	ldr	r3, [pc, #40]	; (800bae0 <MAP_Goalsize+0x60>)
 800bab8:	781b      	ldrb	r3, [r3, #0]
 800baba:	3302      	adds	r3, #2
 800babc:	b2da      	uxtb	r2, r3
 800babe:	4b08      	ldr	r3, [pc, #32]	; (800bae0 <MAP_Goalsize+0x60>)
 800bac0:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 800bac2:	4b08      	ldr	r3, [pc, #32]	; (800bae4 <MAP_Goalsize+0x64>)
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	3302      	adds	r3, #2
 800bac8:	b2da      	uxtb	r2, r3
 800baca:	4b06      	ldr	r3, [pc, #24]	; (800bae4 <MAP_Goalsize+0x64>)
 800bacc:	701a      	strb	r2, [r3, #0]
}
 800bace:	bf00      	nop
 800bad0:	370c      	adds	r7, #12
 800bad2:	46bd      	mov	sp, r7
 800bad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad8:	4770      	bx	lr
 800bada:	bf00      	nop
 800badc:	2000458e 	.word	0x2000458e
 800bae0:	2000001a 	.word	0x2000001a
 800bae4:	2000001b 	.word	0x2000001b

0800bae8 <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 800bae8:	b480      	push	{r7}
 800baea:	b087      	sub	sp, #28
 800baec:	af00      	add	r7, sp, #0
 800baee:	4603      	mov	r3, r0
 800baf0:	460a      	mov	r2, r1
 800baf2:	71fb      	strb	r3, [r7, #7]
 800baf4:	4613      	mov	r3, r2
 800baf6:	71bb      	strb	r3, [r7, #6]
	uint16_t		uc_new;			// Vl
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	/* }bv */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800baf8:	2300      	movs	r3, #0
 800bafa:	827b      	strh	r3, [r7, #18]
 800bafc:	e010      	b.n	800bb20 <MAP_makeReturnContourMap+0x38>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800bafe:	8a7b      	ldrh	r3, [r7, #18]
 800bb00:	095b      	lsrs	r3, r3, #5
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	461a      	mov	r2, r3
 800bb06:	8a7b      	ldrh	r3, [r7, #18]
 800bb08:	f003 031f 	and.w	r3, r3, #31
 800bb0c:	4972      	ldr	r1, [pc, #456]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bb0e:	0152      	lsls	r2, r2, #5
 800bb10:	4413      	add	r3, r2
 800bb12:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bb16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800bb1a:	8a7b      	ldrh	r3, [r7, #18]
 800bb1c:	3301      	adds	r3, #1
 800bb1e:	827b      	strh	r3, [r7, #18]
 800bb20:	8a7b      	ldrh	r3, [r7, #18]
 800bb22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb26:	d3ea      	bcc.n	800bafe <MAP_makeReturnContourMap+0x16>
	}
	/* Wn_0 */
	us_cmap[0][0] = 0;
 800bb28:	4b6b      	ldr	r3, [pc, #428]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	801a      	strh	r2, [r3, #0]

	/* }bv */
	uc_dase = 0;
 800bb2e:	2300      	movs	r3, #0
 800bb30:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 800bb32:	2300      	movs	r3, #0
 800bb34:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 800bb36:	8a3b      	ldrh	r3, [r7, #16]
 800bb38:	3301      	adds	r3, #1
 800bb3a:	81bb      	strh	r3, [r7, #12]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	82bb      	strh	r3, [r7, #20]
 800bb40:	e0b8      	b.n	800bcb4 <MAP_makeReturnContourMap+0x1cc>
			for (x = 0; x < MAP_X_SIZE; x++) {
 800bb42:	2300      	movs	r3, #0
 800bb44:	82fb      	strh	r3, [r7, #22]
 800bb46:	e0ac      	b.n	800bca2 <MAP_makeReturnContourMap+0x1ba>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800bb48:	79ba      	ldrb	r2, [r7, #6]
 800bb4a:	79fb      	ldrb	r3, [r7, #7]
 800bb4c:	4962      	ldr	r1, [pc, #392]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bb4e:	0152      	lsls	r2, r2, #5
 800bb50:	4413      	add	r3, r2
 800bb52:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bb56:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d00b      	beq.n	800bb76 <MAP_makeReturnContourMap+0x8e>
 800bb5e:	79ba      	ldrb	r2, [r7, #6]
 800bb60:	79fb      	ldrb	r3, [r7, #7]
 800bb62:	495d      	ldr	r1, [pc, #372]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bb64:	0152      	lsls	r2, r2, #5
 800bb66:	4413      	add	r3, r2
 800bb68:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bb6c:	1c9a      	adds	r2, r3, #2
 800bb6e:	89bb      	ldrh	r3, [r7, #12]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	f2c0 809b 	blt.w	800bcac <MAP_makeReturnContourMap+0x1c4>
				if (us_cmap[y][x] == uc_dase) {
 800bb76:	8aba      	ldrh	r2, [r7, #20]
 800bb78:	8afb      	ldrh	r3, [r7, #22]
 800bb7a:	4957      	ldr	r1, [pc, #348]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bb7c:	0152      	lsls	r2, r2, #5
 800bb7e:	4413      	add	r3, r2
 800bb80:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bb84:	8a3a      	ldrh	r2, [r7, #16]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	f040 8088 	bne.w	800bc9c <MAP_makeReturnContourMap+0x1b4>
					uc_wallData = g_sysMap[y][x];
 800bb8c:	8aba      	ldrh	r2, [r7, #20]
 800bb8e:	8afb      	ldrh	r3, [r7, #22]
 800bb90:	4952      	ldr	r1, [pc, #328]	; (800bcdc <MAP_makeReturnContourMap+0x1f4>)
 800bb92:	0152      	lsls	r2, r2, #5
 800bb94:	440a      	add	r2, r1
 800bb96:	4413      	add	r3, r2
 800bb98:	781b      	ldrb	r3, [r3, #0]
 800bb9a:	72fb      	strb	r3, [r7, #11]
					/* Ts */
	
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800bb9c:	7afb      	ldrb	r3, [r7, #11]
 800bb9e:	f003 0301 	and.w	r3, r3, #1
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d11a      	bne.n	800bbdc <MAP_makeReturnContourMap+0xf4>
 800bba6:	8abb      	ldrh	r3, [r7, #20]
 800bba8:	2b1f      	cmp	r3, #31
 800bbaa:	d017      	beq.n	800bbdc <MAP_makeReturnContourMap+0xf4>
							if (us_cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800bbac:	8abb      	ldrh	r3, [r7, #20]
 800bbae:	1c5a      	adds	r2, r3, #1
 800bbb0:	8afb      	ldrh	r3, [r7, #22]
 800bbb2:	4949      	ldr	r1, [pc, #292]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bbb4:	0152      	lsls	r2, r2, #5
 800bbb6:	4413      	add	r3, r2
 800bbb8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbbc:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d10b      	bne.n	800bbdc <MAP_makeReturnContourMap+0xf4>
								us_cmap[y + 1][x] = uc_new;
 800bbc4:	8abb      	ldrh	r3, [r7, #20]
 800bbc6:	1c5a      	adds	r2, r3, #1
 800bbc8:	8afb      	ldrh	r3, [r7, #22]
 800bbca:	4943      	ldr	r1, [pc, #268]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bbcc:	0152      	lsls	r2, r2, #5
 800bbce:	4413      	add	r3, r2
 800bbd0:	89ba      	ldrh	r2, [r7, #12]
 800bbd2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bbd6:	89fb      	ldrh	r3, [r7, #14]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800bbdc:	7afb      	ldrb	r3, [r7, #11]
 800bbde:	f003 0302 	and.w	r3, r3, #2
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d11a      	bne.n	800bc1c <MAP_makeReturnContourMap+0x134>
 800bbe6:	8afb      	ldrh	r3, [r7, #22]
 800bbe8:	2b1f      	cmp	r3, #31
 800bbea:	d017      	beq.n	800bc1c <MAP_makeReturnContourMap+0x134>
							if (us_cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 800bbec:	8aba      	ldrh	r2, [r7, #20]
 800bbee:	8afb      	ldrh	r3, [r7, #22]
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	4939      	ldr	r1, [pc, #228]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bbf4:	0152      	lsls	r2, r2, #5
 800bbf6:	4413      	add	r3, r2
 800bbf8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbfc:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d10b      	bne.n	800bc1c <MAP_makeReturnContourMap+0x134>
								us_cmap[y][x + 1] = uc_new;
 800bc04:	8aba      	ldrh	r2, [r7, #20]
 800bc06:	8afb      	ldrh	r3, [r7, #22]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	4933      	ldr	r1, [pc, #204]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bc0c:	0152      	lsls	r2, r2, #5
 800bc0e:	4413      	add	r3, r2
 800bc10:	89ba      	ldrh	r2, [r7, #12]
 800bc12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bc16:	89fb      	ldrh	r3, [r7, #14]
 800bc18:	3301      	adds	r3, #1
 800bc1a:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800bc1c:	7afb      	ldrb	r3, [r7, #11]
 800bc1e:	f003 0304 	and.w	r3, r3, #4
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d11a      	bne.n	800bc5c <MAP_makeReturnContourMap+0x174>
 800bc26:	8abb      	ldrh	r3, [r7, #20]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d017      	beq.n	800bc5c <MAP_makeReturnContourMap+0x174>
							if (us_cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800bc2c:	8abb      	ldrh	r3, [r7, #20]
 800bc2e:	1e5a      	subs	r2, r3, #1
 800bc30:	8afb      	ldrh	r3, [r7, #22]
 800bc32:	4929      	ldr	r1, [pc, #164]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bc34:	0152      	lsls	r2, r2, #5
 800bc36:	4413      	add	r3, r2
 800bc38:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc3c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bc40:	4293      	cmp	r3, r2
 800bc42:	d10b      	bne.n	800bc5c <MAP_makeReturnContourMap+0x174>
								us_cmap[y - 1][x] = uc_new;
 800bc44:	8abb      	ldrh	r3, [r7, #20]
 800bc46:	1e5a      	subs	r2, r3, #1
 800bc48:	8afb      	ldrh	r3, [r7, #22]
 800bc4a:	4923      	ldr	r1, [pc, #140]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bc4c:	0152      	lsls	r2, r2, #5
 800bc4e:	4413      	add	r3, r2
 800bc50:	89ba      	ldrh	r2, [r7, #12]
 800bc52:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bc56:	89fb      	ldrh	r3, [r7, #14]
 800bc58:	3301      	adds	r3, #1
 800bc5a:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800bc5c:	7afb      	ldrb	r3, [r7, #11]
 800bc5e:	f003 0308 	and.w	r3, r3, #8
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d11a      	bne.n	800bc9c <MAP_makeReturnContourMap+0x1b4>
 800bc66:	8afb      	ldrh	r3, [r7, #22]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d017      	beq.n	800bc9c <MAP_makeReturnContourMap+0x1b4>
							if (us_cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 800bc6c:	8aba      	ldrh	r2, [r7, #20]
 800bc6e:	8afb      	ldrh	r3, [r7, #22]
 800bc70:	3b01      	subs	r3, #1
 800bc72:	4919      	ldr	r1, [pc, #100]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bc74:	0152      	lsls	r2, r2, #5
 800bc76:	4413      	add	r3, r2
 800bc78:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc7c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800bc80:	4293      	cmp	r3, r2
 800bc82:	d10b      	bne.n	800bc9c <MAP_makeReturnContourMap+0x1b4>
								us_cmap[y][x - 1] = uc_new;
 800bc84:	8aba      	ldrh	r2, [r7, #20]
 800bc86:	8afb      	ldrh	r3, [r7, #22]
 800bc88:	3b01      	subs	r3, #1
 800bc8a:	4913      	ldr	r1, [pc, #76]	; (800bcd8 <MAP_makeReturnContourMap+0x1f0>)
 800bc8c:	0152      	lsls	r2, r2, #5
 800bc8e:	4413      	add	r3, r2
 800bc90:	89ba      	ldrh	r2, [r7, #12]
 800bc92:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800bc96:	89fb      	ldrh	r3, [r7, #14]
 800bc98:	3301      	adds	r3, #1
 800bc9a:	81fb      	strh	r3, [r7, #14]
			for (x = 0; x < MAP_X_SIZE; x++) {
 800bc9c:	8afb      	ldrh	r3, [r7, #22]
 800bc9e:	3301      	adds	r3, #1
 800bca0:	82fb      	strh	r3, [r7, #22]
 800bca2:	8afb      	ldrh	r3, [r7, #22]
 800bca4:	2b1f      	cmp	r3, #31
 800bca6:	f67f af4f 	bls.w	800bb48 <MAP_makeReturnContourMap+0x60>
 800bcaa:	e000      	b.n	800bcae <MAP_makeReturnContourMap+0x1c6>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800bcac:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800bcae:	8abb      	ldrh	r3, [r7, #20]
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	82bb      	strh	r3, [r7, #20]
 800bcb4:	8abb      	ldrh	r3, [r7, #20]
 800bcb6:	2b1f      	cmp	r3, #31
 800bcb8:	f67f af43 	bls.w	800bb42 <MAP_makeReturnContourMap+0x5a>
						}

				}
			}
		}
		uc_dase = uc_dase + 1;
 800bcbc:	8a3b      	ldrh	r3, [r7, #16]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 800bcc2:	89fb      	ldrh	r3, [r7, #14]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	f47f af34 	bne.w	800bb32 <MAP_makeReturnContourMap+0x4a>

}
 800bcca:	bf00      	nop
 800bccc:	371c      	adds	r7, #28
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr
 800bcd6:	bf00      	nop
 800bcd8:	200006f4 	.word	0x200006f4
 800bcdc:	200002d8 	.word	0x200002d8

0800bce0 <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] WxW
	uint8_t 			uc_trgY, 		///< [in] WyW 
	enMAP_ACT_MODE 	en_type, 		///< [in] T@
	enSEARCH_MODE	en_search 		///< [in] T@
){
 800bce0:	b590      	push	{r4, r7, lr}
 800bce2:	b087      	sub	sp, #28
 800bce4:	af02      	add	r7, sp, #8
 800bce6:	4604      	mov	r4, r0
 800bce8:	4608      	mov	r0, r1
 800bcea:	4611      	mov	r1, r2
 800bcec:	461a      	mov	r2, r3
 800bcee:	4623      	mov	r3, r4
 800bcf0:	71fb      	strb	r3, [r7, #7]
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	71bb      	strb	r3, [r7, #6]
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	717b      	strb	r3, [r7, #5]
 800bcfa:	4613      	mov	r3, r2
 800bcfc:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// uAFALSE: POiATURE:Oi
 800bd02:	2301      	movs	r3, #1
 800bd04:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 800bd06:	4b95      	ldr	r3, [pc, #596]	; (800bf5c <MAP_searchGoal+0x27c>)
 800bd08:	2201      	movs	r2, #1
 800bd0a:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 800bd0c:	793b      	ldrb	r3, [r7, #4]
 800bd0e:	2b03      	cmp	r3, #3
 800bd10:	d122      	bne.n	800bd58 <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 800bd12:	79fb      	ldrb	r3, [r7, #7]
 800bd14:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 800bd16:	79bb      	ldrb	r3, [r7, #6]
 800bd18:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 800bd1a:	4b91      	ldr	r3, [pc, #580]	; (800bf60 <MAP_searchGoal+0x280>)
 800bd1c:	781b      	ldrb	r3, [r3, #0]
 800bd1e:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 800bd20:	4b90      	ldr	r3, [pc, #576]	; (800bf64 <MAP_searchGoal+0x284>)
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800bd26:	797a      	ldrb	r2, [r7, #5]
 800bd28:	79b9      	ldrb	r1, [r7, #6]
 800bd2a:	79fb      	ldrb	r3, [r7, #7]
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7ff f835 	bl	800ad9c <MAP_makeContourMap_kai2>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800bd32:	4b8d      	ldr	r3, [pc, #564]	; (800bf68 <MAP_searchGoal+0x288>)
 800bd34:	781a      	ldrb	r2, [r3, #0]
 800bd36:	7bfc      	ldrb	r4, [r7, #15]
 800bd38:	7b79      	ldrb	r1, [r7, #13]
 800bd3a:	7bb8      	ldrb	r0, [r7, #14]
 800bd3c:	f107 0309 	add.w	r3, r7, #9
 800bd40:	9301      	str	r3, [sp, #4]
 800bd42:	7bfb      	ldrb	r3, [r7, #15]
 800bd44:	9300      	str	r3, [sp, #0]
 800bd46:	4623      	mov	r3, r4
 800bd48:	f7fe fbee 	bl	800a528 <MAP_searchCmdList>
		uc_trgX = Return_X;
 800bd4c:	4b87      	ldr	r3, [pc, #540]	; (800bf6c <MAP_searchGoal+0x28c>)
 800bd4e:	781b      	ldrb	r3, [r3, #0]
 800bd50:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 800bd52:	4b87      	ldr	r3, [pc, #540]	; (800bf70 <MAP_searchGoal+0x290>)
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// [hX~

	MOT_setTrgtSpeed(SEARCH_SPEED);		// Wx
 800bd58:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800bf74 <MAP_searchGoal+0x294>
 800bd5c:	f7fd fb3e 	bl	80093dc <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 800bd60:	ed9f 0a85 	vldr	s0, [pc, #532]	; 800bf78 <MAP_searchGoal+0x298>
 800bd64:	f7fd fb50 	bl	8009408 <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 800bd68:	4b84      	ldr	r3, [pc, #528]	; (800bf7c <MAP_searchGoal+0x29c>)
 800bd6a:	f04f 0200 	mov.w	r2, #0
 800bd6e:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800bd70:	4b83      	ldr	r3, [pc, #524]	; (800bf80 <MAP_searchGoal+0x2a0>)
 800bd72:	2200      	movs	r2, #0
 800bd74:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 800bd76:	4b83      	ldr	r3, [pc, #524]	; (800bf84 <MAP_searchGoal+0x2a4>)
 800bd78:	781b      	ldrb	r3, [r3, #0]
 800bd7a:	79fa      	ldrb	r2, [r7, #7]
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	d107      	bne.n	800bd90 <MAP_searchGoal+0xb0>
 800bd80:	4b81      	ldr	r3, [pc, #516]	; (800bf88 <MAP_searchGoal+0x2a8>)
 800bd82:	781b      	ldrb	r3, [r3, #0]
 800bd84:	79ba      	ldrb	r2, [r7, #6]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d102      	bne.n	800bd90 <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 800bd8a:	4b7c      	ldr	r3, [pc, #496]	; (800bf7c <MAP_searchGoal+0x29c>)
 800bd8c:	4a7f      	ldr	r2, [pc, #508]	; (800bf8c <MAP_searchGoal+0x2ac>)
 800bd8e:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//OX^[gij
 800bd90:	f7fb fe6a 	bl	8007a68 <log_flag_on>
	
	/* HT */
	while(1){
		MAP_refMousePos( en_Head );								// WXV
 800bd94:	4b74      	ldr	r3, [pc, #464]	; (800bf68 <MAP_searchGoal+0x288>)
 800bd96:	781b      	ldrb	r3, [r3, #0]
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f7ff faad 	bl	800b2f8 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
		
		/* MnT */
		if( SEARCH_TURN == en_search ){
 800bd9e:	793b      	ldrb	r3, [r7, #4]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d132      	bne.n	800be0a <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800bda4:	797a      	ldrb	r2, [r7, #5]
 800bda6:	79b9      	ldrb	r1, [r7, #6]
 800bda8:	79fb      	ldrb	r3, [r7, #7]
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f7fe fff6 	bl	800ad9c <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800bdb0:	7abb      	ldrb	r3, [r7, #10]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d00c      	beq.n	800bdd0 <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800bdb6:	4b71      	ldr	r3, [pc, #452]	; (800bf7c <MAP_searchGoal+0x29c>)
 800bdb8:	edd3 7a00 	vldr	s15, [r3]
 800bdbc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800bdc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bdc4:	eddf 0a6b 	vldr	s1, [pc, #428]	; 800bf74 <MAP_searchGoal+0x294>
 800bdc8:	eeb0 0a67 	vmov.f32	s0, s15
 800bdcc:	f7fc ffc2 	bl	8008d54 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// f[^Hf[^			 f[^~X
 800bdd0:	f7fe fee0 	bl	800ab94 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP@isZo			 MAP
 800bdd4:	f107 030b 	add.w	r3, r7, #11
 800bdd8:	4619      	mov	r1, r3
 800bdda:	2000      	movs	r0, #0
 800bddc:	f7ff f980 	bl	800b0e0 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800bde0:	4b5f      	ldr	r3, [pc, #380]	; (800bf60 <MAP_searchGoal+0x280>)
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	79fa      	ldrb	r2, [r7, #7]
 800bde6:	429a      	cmp	r2, r3
 800bde8:	d107      	bne.n	800bdfa <MAP_searchGoal+0x11a>
 800bdea:	4b5e      	ldr	r3, [pc, #376]	; (800bf64 <MAP_searchGoal+0x284>)
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	79ba      	ldrb	r2, [r7, #6]
 800bdf0:	429a      	cmp	r2, r3
 800bdf2:	d102      	bne.n	800bdfa <MAP_searchGoal+0x11a>
				MAP_actGoal();										// S[
 800bdf4:	f7ff fde8 	bl	800b9c8 <MAP_actGoal>
				break;
 800bdf8:	e0a4      	b.n	800bf44 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 								 [X`FbN{x{{Mn
 800bdfa:	7afb      	ldrb	r3, [r7, #11]
 800bdfc:	f107 020a 	add.w	r2, r7, #10
 800be00:	4611      	mov	r1, r2
 800be02:	4618      	mov	r0, r3
 800be04:	f7ff fab4 	bl	800b370 <MAP_moveNextBlock>
 800be08:	e081      	b.n	800bf0e <MAP_searchGoal+0x22e>
			}
		}
		/* X[T */
		else if( SEARCH_SURA == en_search ){
 800be0a:	793b      	ldrb	r3, [r7, #4]
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d132      	bne.n	800be76 <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800be10:	797a      	ldrb	r2, [r7, #5]
 800be12:	79b9      	ldrb	r1, [r7, #6]
 800be14:	79fb      	ldrb	r3, [r7, #7]
 800be16:	4618      	mov	r0, r3
 800be18:	f7fe ffc0 	bl	800ad9c <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 800be1c:	7abb      	ldrb	r3, [r7, #10]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d00c      	beq.n	800be3c <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800be22:	4b56      	ldr	r3, [pc, #344]	; (800bf7c <MAP_searchGoal+0x29c>)
 800be24:	edd3 7a00 	vldr	s15, [r3]
 800be28:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800be2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be30:	eddf 0a50 	vldr	s1, [pc, #320]	; 800bf74 <MAP_searchGoal+0x294>
 800be34:	eeb0 0a67 	vmov.f32	s0, s15
 800be38:	f7fc ff8c 	bl	8008d54 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800be3c:	f7fe feaa 	bl	800ab94 <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// MAP@isZo			 MAP
 800be40:	f107 030b 	add.w	r3, r7, #11
 800be44:	4619      	mov	r1, r3
 800be46:	2000      	movs	r0, #0
 800be48:	f7ff f94a 	bl	800b0e0 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 800be4c:	4b44      	ldr	r3, [pc, #272]	; (800bf60 <MAP_searchGoal+0x280>)
 800be4e:	781b      	ldrb	r3, [r3, #0]
 800be50:	79fa      	ldrb	r2, [r7, #7]
 800be52:	429a      	cmp	r2, r3
 800be54:	d107      	bne.n	800be66 <MAP_searchGoal+0x186>
 800be56:	4b43      	ldr	r3, [pc, #268]	; (800bf64 <MAP_searchGoal+0x284>)
 800be58:	781b      	ldrb	r3, [r3, #0]
 800be5a:	79ba      	ldrb	r2, [r7, #6]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d102      	bne.n	800be66 <MAP_searchGoal+0x186>
				MAP_actGoal();										// S[
 800be60:	f7ff fdb2 	bl	800b9c8 <MAP_actGoal>
				break;
 800be64:	e06e      	b.n	800bf44 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// 						 [X`FbN{x{{Mn
 800be66:	7afb      	ldrb	r3, [r7, #11]
 800be68:	f107 010a 	add.w	r1, r7, #10
 800be6c:	2200      	movs	r2, #0
 800be6e:	4618      	mov	r0, r3
 800be70:	f7ff fb30 	bl	800b4d4 <MAP_moveNextBlock_Sura>
 800be74:	e04b      	b.n	800bf0e <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/* AT */
		else if (SEARCH_RETURN == en_search) {
 800be76:	793b      	ldrb	r3, [r7, #4]
 800be78:	2b03      	cmp	r3, #3
 800be7a:	d148      	bne.n	800bf0e <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 800be7c:	7abb      	ldrb	r3, [r7, #10]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d00c      	beq.n	800be9c <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// Oi(obN)
 800be82:	4b3e      	ldr	r3, [pc, #248]	; (800bf7c <MAP_searchGoal+0x29c>)
 800be84:	edd3 7a00 	vldr	s15, [r3]
 800be88:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800be8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be90:	eddf 0a38 	vldr	s1, [pc, #224]	; 800bf74 <MAP_searchGoal+0x294>
 800be94:	eeb0 0a67 	vmov.f32	s0, s15
 800be98:	f7fc ff5c 	bl	8008d54 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// f[^Hf[^
 800be9c:	f7fe fe7a 	bl	800ab94 <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 800bea0:	7b7a      	ldrb	r2, [r7, #13]
 800bea2:	7bbb      	ldrb	r3, [r7, #14]
 800bea4:	4611      	mov	r1, r2
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7ff fe1e 	bl	800bae8 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 800beac:	4b2e      	ldr	r3, [pc, #184]	; (800bf68 <MAP_searchGoal+0x288>)
 800beae:	781a      	ldrb	r2, [r3, #0]
 800beb0:	7bfc      	ldrb	r4, [r7, #15]
 800beb2:	7b79      	ldrb	r1, [r7, #13]
 800beb4:	7bb8      	ldrb	r0, [r7, #14]
 800beb6:	f107 0309 	add.w	r3, r7, #9
 800beba:	9301      	str	r3, [sp, #4]
 800bebc:	7bfb      	ldrb	r3, [r7, #15]
 800bebe:	9300      	str	r3, [sp, #0]
 800bec0:	4623      	mov	r3, r4
 800bec2:	f7fe fb31 	bl	800a528 <MAP_searchCmdList>
			uc_trgX = Return_X;
 800bec6:	4b29      	ldr	r3, [pc, #164]	; (800bf6c <MAP_searchGoal+0x28c>)
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 800becc:	4b28      	ldr	r3, [pc, #160]	; (800bf70 <MAP_searchGoal+0x290>)
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// }bv
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 800bed2:	797a      	ldrb	r2, [r7, #5]
 800bed4:	79b9      	ldrb	r1, [r7, #6]
 800bed6:	79fb      	ldrb	r3, [r7, #7]
 800bed8:	4618      	mov	r0, r3
 800beda:	f7fe ff5f 	bl	800ad9c <MAP_makeContourMap_kai2>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 800bede:	f107 030b 	add.w	r3, r7, #11
 800bee2:	4619      	mov	r1, r3
 800bee4:	2000      	movs	r0, #0
 800bee6:	f7ff f8fb 	bl	800b0e0 <MAP_calcMouseDir>
			/*  */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 800beea:	4b1d      	ldr	r3, [pc, #116]	; (800bf60 <MAP_searchGoal+0x280>)
 800beec:	781b      	ldrb	r3, [r3, #0]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d106      	bne.n	800bf00 <MAP_searchGoal+0x220>
 800bef2:	4b1c      	ldr	r3, [pc, #112]	; (800bf64 <MAP_searchGoal+0x284>)
 800bef4:	781b      	ldrb	r3, [r3, #0]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d102      	bne.n	800bf00 <MAP_searchGoal+0x220>
				MAP_actGoal();
 800befa:	f7ff fd65 	bl	800b9c8 <MAP_actGoal>
				break;
 800befe:	e021      	b.n	800bf44 <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE);	// 						 [X`FbN{x{{Mn
 800bf00:	7afb      	ldrb	r3, [r7, #11]
 800bf02:	f107 010a 	add.w	r1, r7, #10
 800bf06:	2200      	movs	r2, #0
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f7ff fae3 	bl	800b4d4 <MAP_moveNextBlock_Sura>
//			LED_count(uc_trgY);
		}

		
		/* rs\ */
		if( SYS_isOutOfCtrl() == TRUE ){
 800bf0e:	f7fb f9cd 	bl	80072ac <SYS_isOutOfCtrl>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	f43f af3d 	beq.w	800bd94 <MAP_searchGoal+0xb4>
			CTRL_stop();
 800bf1a:	f7f9 fb67 	bl	80055ec <CTRL_stop>
			DCM_brakeMot( DCM_R );		// u[L
 800bf1e:	2000      	movs	r0, #0
 800bf20:	f7fb f9fa 	bl	8007318 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// u[L
 800bf24:	2001      	movs	r0, #1
 800bf26:	f7fb f9f7 	bl	8007318 <DCM_brakeMot>
			
			/* HA */
			en_Head		= NORTH;
 800bf2a:	4b0f      	ldr	r3, [pc, #60]	; (800bf68 <MAP_searchGoal+0x288>)
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 800bf30:	4b0b      	ldr	r3, [pc, #44]	; (800bf60 <MAP_searchGoal+0x280>)
 800bf32:	2200      	movs	r2, #0
 800bf34:	701a      	strb	r2, [r3, #0]
			my			= 0;
 800bf36:	4b0b      	ldr	r3, [pc, #44]	; (800bf64 <MAP_searchGoal+0x284>)
 800bf38:	2200      	movs	r2, #0
 800bf3a:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 800bf3c:	4b0f      	ldr	r3, [pc, #60]	; (800bf7c <MAP_searchGoal+0x29c>)
 800bf3e:	f04f 0200 	mov.w	r2, #0
 800bf42:	601a      	str	r2, [r3, #0]
			
			// DCMCW[NA}~sB
			break;
		}
	}
	search_flag = FALSE;
 800bf44:	4b05      	ldr	r3, [pc, #20]	; (800bf5c <MAP_searchGoal+0x27c>)
 800bf46:	2200      	movs	r2, #0
 800bf48:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 800bf4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bf4e:	f001 fc61 	bl	800d814 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// [hXL
}
 800bf52:	bf00      	nop
 800bf54:	3714      	adds	r7, #20
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd90      	pop	{r4, r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	200002d6 	.word	0x200002d6
 800bf60:	2000458f 	.word	0x2000458f
 800bf64:	20004585 	.word	0x20004585
 800bf68:	2000458c 	.word	0x2000458c
 800bf6c:	200002b5 	.word	0x200002b5
 800bf70:	200002b9 	.word	0x200002b9
 800bf74:	43960000 	.word	0x43960000
 800bf78:	00000000 	.word	0x00000000
 800bf7c:	20004588 	.word	0x20004588
 800bf80:	200002a5 	.word	0x200002a5
 800bf84:	20004584 	.word	0x20004584
 800bf88:	2000458d 	.word	0x2000458d
 800bf8c:	3e75c28f 	.word	0x3e75c28f

0800bf90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800bf90:	480d      	ldr	r0, [pc, #52]	; (800bfc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800bf92:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800bf94:	480d      	ldr	r0, [pc, #52]	; (800bfcc <LoopForever+0x6>)
  ldr r1, =_edata
 800bf96:	490e      	ldr	r1, [pc, #56]	; (800bfd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800bf98:	4a0e      	ldr	r2, [pc, #56]	; (800bfd4 <LoopForever+0xe>)
  movs r3, #0
 800bf9a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800bf9c:	e002      	b.n	800bfa4 <LoopCopyDataInit>

0800bf9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800bf9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800bfa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800bfa2:	3304      	adds	r3, #4

0800bfa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800bfa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800bfa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800bfa8:	d3f9      	bcc.n	800bf9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800bfaa:	4a0b      	ldr	r2, [pc, #44]	; (800bfd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800bfac:	4c0b      	ldr	r4, [pc, #44]	; (800bfdc <LoopForever+0x16>)
  movs r3, #0
 800bfae:	2300      	movs	r3, #0
  b LoopFillZerobss
 800bfb0:	e001      	b.n	800bfb6 <LoopFillZerobss>

0800bfb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800bfb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800bfb4:	3204      	adds	r2, #4

0800bfb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800bfb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800bfb8:	d3fb      	bcc.n	800bfb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800bfba:	f7f8 f9f1 	bl	80043a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800bfbe:	f001 fc65 	bl	800d88c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800bfc2:	f7f6 fa8f 	bl	80024e4 <main>

0800bfc6 <LoopForever>:

LoopForever:
    b LoopForever
 800bfc6:	e7fe      	b.n	800bfc6 <LoopForever>
  ldr   r0, =_estack
 800bfc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800bfcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800bfd0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800bfd4:	080152c0 	.word	0x080152c0
  ldr r2, =_sbss
 800bfd8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800bfdc:	20004594 	.word	0x20004594

0800bfe0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800bfe0:	e7fe      	b.n	800bfe0 <ADC1_2_IRQHandler>

0800bfe2 <LL_ADC_REG_SetSequencerLength>:
{
 800bfe2:	b480      	push	{r7}
 800bfe4:	b083      	sub	sp, #12
 800bfe6:	af00      	add	r7, sp, #0
 800bfe8:	6078      	str	r0, [r7, #4]
 800bfea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bff0:	f023 020f 	bic.w	r2, r3, #15
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	431a      	orrs	r2, r3
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bffc:	bf00      	nop
 800bffe:	370c      	adds	r7, #12
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr

0800c008 <LL_ADC_IsEnabled>:
{
 800c008:	b480      	push	{r7}
 800c00a:	b083      	sub	sp, #12
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	689b      	ldr	r3, [r3, #8]
 800c014:	f003 0301 	and.w	r3, r3, #1
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d101      	bne.n	800c020 <LL_ADC_IsEnabled+0x18>
 800c01c:	2301      	movs	r3, #1
 800c01e:	e000      	b.n	800c022 <LL_ADC_IsEnabled+0x1a>
 800c020:	2300      	movs	r3, #0
}
 800c022:	4618      	mov	r0, r3
 800c024:	370c      	adds	r7, #12
 800c026:	46bd      	mov	sp, r7
 800c028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02c:	4770      	bx	lr
	...

0800c030 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 800c030:	b590      	push	{r4, r7, lr}
 800c032:	b085      	sub	sp, #20
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c03a:	2300      	movs	r3, #0
 800c03c:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	4a27      	ldr	r2, [pc, #156]	; (800c0e0 <LL_ADC_CommonInit+0xb0>)
 800c042:	4293      	cmp	r3, r2
 800c044:	d10f      	bne.n	800c066 <LL_ADC_CommonInit+0x36>
 800c046:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800c04a:	f7ff ffdd 	bl	800c008 <LL_ADC_IsEnabled>
 800c04e:	4604      	mov	r4, r0
 800c050:	4824      	ldr	r0, [pc, #144]	; (800c0e4 <LL_ADC_CommonInit+0xb4>)
 800c052:	f7ff ffd9 	bl	800c008 <LL_ADC_IsEnabled>
 800c056:	4603      	mov	r3, r0
 800c058:	4323      	orrs	r3, r4
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	bf0c      	ite	eq
 800c05e:	2301      	moveq	r3, #1
 800c060:	2300      	movne	r3, #0
 800c062:	b2db      	uxtb	r3, r3
 800c064:	e012      	b.n	800c08c <LL_ADC_CommonInit+0x5c>
 800c066:	4820      	ldr	r0, [pc, #128]	; (800c0e8 <LL_ADC_CommonInit+0xb8>)
 800c068:	f7ff ffce 	bl	800c008 <LL_ADC_IsEnabled>
 800c06c:	4604      	mov	r4, r0
 800c06e:	481f      	ldr	r0, [pc, #124]	; (800c0ec <LL_ADC_CommonInit+0xbc>)
 800c070:	f7ff ffca 	bl	800c008 <LL_ADC_IsEnabled>
 800c074:	4603      	mov	r3, r0
 800c076:	431c      	orrs	r4, r3
 800c078:	481d      	ldr	r0, [pc, #116]	; (800c0f0 <LL_ADC_CommonInit+0xc0>)
 800c07a:	f7ff ffc5 	bl	800c008 <LL_ADC_IsEnabled>
 800c07e:	4603      	mov	r3, r0
 800c080:	4323      	orrs	r3, r4
 800c082:	2b00      	cmp	r3, #0
 800c084:	bf0c      	ite	eq
 800c086:	2301      	moveq	r3, #1
 800c088:	2300      	movne	r3, #0
 800c08a:	b2db      	uxtb	r3, r3
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d020      	beq.n	800c0d2 <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	2b00      	cmp	r3, #0
 800c096:	d012      	beq.n	800c0be <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	689a      	ldr	r2, [r3, #8]
 800c09c:	4b15      	ldr	r3, [pc, #84]	; (800c0f4 <LL_ADC_CommonInit+0xc4>)
 800c09e:	4013      	ands	r3, r2
 800c0a0:	683a      	ldr	r2, [r7, #0]
 800c0a2:	6811      	ldr	r1, [r2, #0]
 800c0a4:	683a      	ldr	r2, [r7, #0]
 800c0a6:	6852      	ldr	r2, [r2, #4]
 800c0a8:	4311      	orrs	r1, r2
 800c0aa:	683a      	ldr	r2, [r7, #0]
 800c0ac:	6892      	ldr	r2, [r2, #8]
 800c0ae:	4311      	orrs	r1, r2
 800c0b0:	683a      	ldr	r2, [r7, #0]
 800c0b2:	68d2      	ldr	r2, [r2, #12]
 800c0b4:	430a      	orrs	r2, r1
 800c0b6:	431a      	orrs	r2, r3
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	609a      	str	r2, [r3, #8]
 800c0bc:	e00b      	b.n	800c0d6 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	689a      	ldr	r2, [r3, #8]
 800c0c2:	4b0c      	ldr	r3, [pc, #48]	; (800c0f4 <LL_ADC_CommonInit+0xc4>)
 800c0c4:	4013      	ands	r3, r2
 800c0c6:	683a      	ldr	r2, [r7, #0]
 800c0c8:	6812      	ldr	r2, [r2, #0]
 800c0ca:	431a      	orrs	r2, r3
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	609a      	str	r2, [r3, #8]
 800c0d0:	e001      	b.n	800c0d6 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800c0d2:	2301      	movs	r3, #1
 800c0d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3714      	adds	r7, #20
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd90      	pop	{r4, r7, pc}
 800c0e0:	50000300 	.word	0x50000300
 800c0e4:	50000100 	.word	0x50000100
 800c0e8:	50000400 	.word	0x50000400
 800c0ec:	50000500 	.word	0x50000500
 800c0f0:	50000600 	.word	0x50000600
 800c0f4:	ffc030e0 	.word	0xffc030e0

0800c0f8 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b084      	sub	sp, #16
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c102:	2300      	movs	r3, #0
 800c104:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f7ff ff7e 	bl	800c008 <LL_ADC_IsEnabled>
 800c10c:	4603      	mov	r3, r0
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d111      	bne.n	800c136 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	68db      	ldr	r3, [r3, #12]
 800c116:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800c11a:	f023 0318 	bic.w	r3, r3, #24
 800c11e:	683a      	ldr	r2, [r7, #0]
 800c120:	6811      	ldr	r1, [r2, #0]
 800c122:	683a      	ldr	r2, [r7, #0]
 800c124:	6852      	ldr	r2, [r2, #4]
 800c126:	4311      	orrs	r1, r2
 800c128:	683a      	ldr	r2, [r7, #0]
 800c12a:	6892      	ldr	r2, [r2, #8]
 800c12c:	430a      	orrs	r2, r1
 800c12e:	431a      	orrs	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	60da      	str	r2, [r3, #12]
 800c134:	e001      	b.n	800c13a <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800c136:	2301      	movs	r3, #1
 800c138:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c13a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3710      	adds	r7, #16
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}

0800c144 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b084      	sub	sp, #16
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800c14e:	2300      	movs	r3, #0
 800c150:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f7ff ff58 	bl	800c008 <LL_ADC_IsEnabled>
 800c158:	4603      	mov	r3, r0
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d132      	bne.n	800c1c4 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	685b      	ldr	r3, [r3, #4]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d015      	beq.n	800c192 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	68da      	ldr	r2, [r3, #12]
 800c16a:	4b1a      	ldr	r3, [pc, #104]	; (800c1d4 <LL_ADC_REG_Init+0x90>)
 800c16c:	4013      	ands	r3, r2
 800c16e:	683a      	ldr	r2, [r7, #0]
 800c170:	6811      	ldr	r1, [r2, #0]
 800c172:	683a      	ldr	r2, [r7, #0]
 800c174:	6892      	ldr	r2, [r2, #8]
 800c176:	4311      	orrs	r1, r2
 800c178:	683a      	ldr	r2, [r7, #0]
 800c17a:	68d2      	ldr	r2, [r2, #12]
 800c17c:	4311      	orrs	r1, r2
 800c17e:	683a      	ldr	r2, [r7, #0]
 800c180:	6912      	ldr	r2, [r2, #16]
 800c182:	4311      	orrs	r1, r2
 800c184:	683a      	ldr	r2, [r7, #0]
 800c186:	6952      	ldr	r2, [r2, #20]
 800c188:	430a      	orrs	r2, r1
 800c18a:	431a      	orrs	r2, r3
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	60da      	str	r2, [r3, #12]
 800c190:	e011      	b.n	800c1b6 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	68da      	ldr	r2, [r3, #12]
 800c196:	4b0f      	ldr	r3, [pc, #60]	; (800c1d4 <LL_ADC_REG_Init+0x90>)
 800c198:	4013      	ands	r3, r2
 800c19a:	683a      	ldr	r2, [r7, #0]
 800c19c:	6811      	ldr	r1, [r2, #0]
 800c19e:	683a      	ldr	r2, [r7, #0]
 800c1a0:	68d2      	ldr	r2, [r2, #12]
 800c1a2:	4311      	orrs	r1, r2
 800c1a4:	683a      	ldr	r2, [r7, #0]
 800c1a6:	6912      	ldr	r2, [r2, #16]
 800c1a8:	4311      	orrs	r1, r2
 800c1aa:	683a      	ldr	r2, [r7, #0]
 800c1ac:	6952      	ldr	r2, [r2, #20]
 800c1ae:	430a      	orrs	r2, r1
 800c1b0:	431a      	orrs	r2, r3
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	685b      	ldr	r3, [r3, #4]
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	6878      	ldr	r0, [r7, #4]
 800c1be:	f7ff ff10 	bl	800bfe2 <LL_ADC_REG_SetSequencerLength>
 800c1c2:	e001      	b.n	800c1c8 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c1c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3710      	adds	r7, #16
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}
 800c1d2:	bf00      	nop
 800c1d4:	fff0c01c 	.word	0xfff0c01c

0800c1d8 <LL_GPIO_SetPinMode>:
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b08b      	sub	sp, #44	; 0x2c
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681a      	ldr	r2, [r3, #0]
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	fa93 f3a3 	rbit	r3, r3
 800c1f2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800c1f4:	693b      	ldr	r3, [r7, #16]
 800c1f6:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800c1f8:	69bb      	ldr	r3, [r7, #24]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d101      	bne.n	800c202 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 800c1fe:	2320      	movs	r3, #32
 800c200:	e003      	b.n	800c20a <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800c202:	69bb      	ldr	r3, [r7, #24]
 800c204:	fab3 f383 	clz	r3, r3
 800c208:	b2db      	uxtb	r3, r3
 800c20a:	005b      	lsls	r3, r3, #1
 800c20c:	2103      	movs	r1, #3
 800c20e:	fa01 f303 	lsl.w	r3, r1, r3
 800c212:	43db      	mvns	r3, r3
 800c214:	401a      	ands	r2, r3
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c21a:	6a3b      	ldr	r3, [r7, #32]
 800c21c:	fa93 f3a3 	rbit	r3, r3
 800c220:	61fb      	str	r3, [r7, #28]
  return result;
 800c222:	69fb      	ldr	r3, [r7, #28]
 800c224:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d101      	bne.n	800c230 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800c22c:	2320      	movs	r3, #32
 800c22e:	e003      	b.n	800c238 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800c230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c232:	fab3 f383 	clz	r3, r3
 800c236:	b2db      	uxtb	r3, r3
 800c238:	005b      	lsls	r3, r3, #1
 800c23a:	6879      	ldr	r1, [r7, #4]
 800c23c:	fa01 f303 	lsl.w	r3, r1, r3
 800c240:	431a      	orrs	r2, r3
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	601a      	str	r2, [r3, #0]
}
 800c246:	bf00      	nop
 800c248:	372c      	adds	r7, #44	; 0x2c
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr

0800c252 <LL_GPIO_SetPinOutputType>:
{
 800c252:	b480      	push	{r7}
 800c254:	b085      	sub	sp, #20
 800c256:	af00      	add	r7, sp, #0
 800c258:	60f8      	str	r0, [r7, #12]
 800c25a:	60b9      	str	r1, [r7, #8]
 800c25c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	685a      	ldr	r2, [r3, #4]
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	43db      	mvns	r3, r3
 800c266:	401a      	ands	r2, r3
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	6879      	ldr	r1, [r7, #4]
 800c26c:	fb01 f303 	mul.w	r3, r1, r3
 800c270:	431a      	orrs	r2, r3
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	605a      	str	r2, [r3, #4]
}
 800c276:	bf00      	nop
 800c278:	3714      	adds	r7, #20
 800c27a:	46bd      	mov	sp, r7
 800c27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c280:	4770      	bx	lr

0800c282 <LL_GPIO_SetPinSpeed>:
{
 800c282:	b480      	push	{r7}
 800c284:	b08b      	sub	sp, #44	; 0x2c
 800c286:	af00      	add	r7, sp, #0
 800c288:	60f8      	str	r0, [r7, #12]
 800c28a:	60b9      	str	r1, [r7, #8]
 800c28c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	689a      	ldr	r2, [r3, #8]
 800c292:	68bb      	ldr	r3, [r7, #8]
 800c294:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	fa93 f3a3 	rbit	r3, r3
 800c29c:	613b      	str	r3, [r7, #16]
  return result;
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c2a2:	69bb      	ldr	r3, [r7, #24]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d101      	bne.n	800c2ac <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800c2a8:	2320      	movs	r3, #32
 800c2aa:	e003      	b.n	800c2b4 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800c2ac:	69bb      	ldr	r3, [r7, #24]
 800c2ae:	fab3 f383 	clz	r3, r3
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	005b      	lsls	r3, r3, #1
 800c2b6:	2103      	movs	r1, #3
 800c2b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c2bc:	43db      	mvns	r3, r3
 800c2be:	401a      	ands	r2, r3
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c2c4:	6a3b      	ldr	r3, [r7, #32]
 800c2c6:	fa93 f3a3 	rbit	r3, r3
 800c2ca:	61fb      	str	r3, [r7, #28]
  return result;
 800c2cc:	69fb      	ldr	r3, [r7, #28]
 800c2ce:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d101      	bne.n	800c2da <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800c2d6:	2320      	movs	r3, #32
 800c2d8:	e003      	b.n	800c2e2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800c2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2dc:	fab3 f383 	clz	r3, r3
 800c2e0:	b2db      	uxtb	r3, r3
 800c2e2:	005b      	lsls	r3, r3, #1
 800c2e4:	6879      	ldr	r1, [r7, #4]
 800c2e6:	fa01 f303 	lsl.w	r3, r1, r3
 800c2ea:	431a      	orrs	r2, r3
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	609a      	str	r2, [r3, #8]
}
 800c2f0:	bf00      	nop
 800c2f2:	372c      	adds	r7, #44	; 0x2c
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fa:	4770      	bx	lr

0800c2fc <LL_GPIO_SetPinPull>:
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b08b      	sub	sp, #44	; 0x2c
 800c300:	af00      	add	r7, sp, #0
 800c302:	60f8      	str	r0, [r7, #12]
 800c304:	60b9      	str	r1, [r7, #8]
 800c306:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	68da      	ldr	r2, [r3, #12]
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	fa93 f3a3 	rbit	r3, r3
 800c316:	613b      	str	r3, [r7, #16]
  return result;
 800c318:	693b      	ldr	r3, [r7, #16]
 800c31a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c31c:	69bb      	ldr	r3, [r7, #24]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d101      	bne.n	800c326 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800c322:	2320      	movs	r3, #32
 800c324:	e003      	b.n	800c32e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800c326:	69bb      	ldr	r3, [r7, #24]
 800c328:	fab3 f383 	clz	r3, r3
 800c32c:	b2db      	uxtb	r3, r3
 800c32e:	005b      	lsls	r3, r3, #1
 800c330:	2103      	movs	r1, #3
 800c332:	fa01 f303 	lsl.w	r3, r1, r3
 800c336:	43db      	mvns	r3, r3
 800c338:	401a      	ands	r2, r3
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c33e:	6a3b      	ldr	r3, [r7, #32]
 800c340:	fa93 f3a3 	rbit	r3, r3
 800c344:	61fb      	str	r3, [r7, #28]
  return result;
 800c346:	69fb      	ldr	r3, [r7, #28]
 800c348:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d101      	bne.n	800c354 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800c350:	2320      	movs	r3, #32
 800c352:	e003      	b.n	800c35c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800c354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c356:	fab3 f383 	clz	r3, r3
 800c35a:	b2db      	uxtb	r3, r3
 800c35c:	005b      	lsls	r3, r3, #1
 800c35e:	6879      	ldr	r1, [r7, #4]
 800c360:	fa01 f303 	lsl.w	r3, r1, r3
 800c364:	431a      	orrs	r2, r3
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	60da      	str	r2, [r3, #12]
}
 800c36a:	bf00      	nop
 800c36c:	372c      	adds	r7, #44	; 0x2c
 800c36e:	46bd      	mov	sp, r7
 800c370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c374:	4770      	bx	lr

0800c376 <LL_GPIO_SetAFPin_0_7>:
{
 800c376:	b480      	push	{r7}
 800c378:	b08b      	sub	sp, #44	; 0x2c
 800c37a:	af00      	add	r7, sp, #0
 800c37c:	60f8      	str	r0, [r7, #12]
 800c37e:	60b9      	str	r1, [r7, #8]
 800c380:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	6a1a      	ldr	r2, [r3, #32]
 800c386:	68bb      	ldr	r3, [r7, #8]
 800c388:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	fa93 f3a3 	rbit	r3, r3
 800c390:	613b      	str	r3, [r7, #16]
  return result;
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c396:	69bb      	ldr	r3, [r7, #24]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d101      	bne.n	800c3a0 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800c39c:	2320      	movs	r3, #32
 800c39e:	e003      	b.n	800c3a8 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800c3a0:	69bb      	ldr	r3, [r7, #24]
 800c3a2:	fab3 f383 	clz	r3, r3
 800c3a6:	b2db      	uxtb	r3, r3
 800c3a8:	009b      	lsls	r3, r3, #2
 800c3aa:	210f      	movs	r1, #15
 800c3ac:	fa01 f303 	lsl.w	r3, r1, r3
 800c3b0:	43db      	mvns	r3, r3
 800c3b2:	401a      	ands	r2, r3
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c3b8:	6a3b      	ldr	r3, [r7, #32]
 800c3ba:	fa93 f3a3 	rbit	r3, r3
 800c3be:	61fb      	str	r3, [r7, #28]
  return result;
 800c3c0:	69fb      	ldr	r3, [r7, #28]
 800c3c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c3c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d101      	bne.n	800c3ce <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800c3ca:	2320      	movs	r3, #32
 800c3cc:	e003      	b.n	800c3d6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800c3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3d0:	fab3 f383 	clz	r3, r3
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	009b      	lsls	r3, r3, #2
 800c3d8:	6879      	ldr	r1, [r7, #4]
 800c3da:	fa01 f303 	lsl.w	r3, r1, r3
 800c3de:	431a      	orrs	r2, r3
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	621a      	str	r2, [r3, #32]
}
 800c3e4:	bf00      	nop
 800c3e6:	372c      	adds	r7, #44	; 0x2c
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ee:	4770      	bx	lr

0800c3f0 <LL_GPIO_SetAFPin_8_15>:
{
 800c3f0:	b480      	push	{r7}
 800c3f2:	b08b      	sub	sp, #44	; 0x2c
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	60f8      	str	r0, [r7, #12]
 800c3f8:	60b9      	str	r1, [r7, #8]
 800c3fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	0a1b      	lsrs	r3, r3, #8
 800c404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	fa93 f3a3 	rbit	r3, r3
 800c40c:	613b      	str	r3, [r7, #16]
  return result;
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800c412:	69bb      	ldr	r3, [r7, #24]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d101      	bne.n	800c41c <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800c418:	2320      	movs	r3, #32
 800c41a:	e003      	b.n	800c424 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800c41c:	69bb      	ldr	r3, [r7, #24]
 800c41e:	fab3 f383 	clz	r3, r3
 800c422:	b2db      	uxtb	r3, r3
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	210f      	movs	r1, #15
 800c428:	fa01 f303 	lsl.w	r3, r1, r3
 800c42c:	43db      	mvns	r3, r3
 800c42e:	401a      	ands	r2, r3
 800c430:	68bb      	ldr	r3, [r7, #8]
 800c432:	0a1b      	lsrs	r3, r3, #8
 800c434:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c436:	6a3b      	ldr	r3, [r7, #32]
 800c438:	fa93 f3a3 	rbit	r3, r3
 800c43c:	61fb      	str	r3, [r7, #28]
  return result;
 800c43e:	69fb      	ldr	r3, [r7, #28]
 800c440:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800c442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c444:	2b00      	cmp	r3, #0
 800c446:	d101      	bne.n	800c44c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800c448:	2320      	movs	r3, #32
 800c44a:	e003      	b.n	800c454 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800c44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c44e:	fab3 f383 	clz	r3, r3
 800c452:	b2db      	uxtb	r3, r3
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	6879      	ldr	r1, [r7, #4]
 800c458:	fa01 f303 	lsl.w	r3, r1, r3
 800c45c:	431a      	orrs	r2, r3
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	625a      	str	r2, [r3, #36]	; 0x24
}
 800c462:	bf00      	nop
 800c464:	372c      	adds	r7, #44	; 0x2c
 800c466:	46bd      	mov	sp, r7
 800c468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46c:	4770      	bx	lr

0800c46e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800c46e:	b580      	push	{r7, lr}
 800c470:	b088      	sub	sp, #32
 800c472:	af00      	add	r7, sp, #0
 800c474:	6078      	str	r0, [r7, #4]
 800c476:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c47e:	693b      	ldr	r3, [r7, #16]
 800c480:	fa93 f3a3 	rbit	r3, r3
 800c484:	60fb      	str	r3, [r7, #12]
  return result;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800c48a:	697b      	ldr	r3, [r7, #20]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d101      	bne.n	800c494 <LL_GPIO_Init+0x26>
    return 32U;
 800c490:	2320      	movs	r3, #32
 800c492:	e003      	b.n	800c49c <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	fab3 f383 	clz	r3, r3
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800c49e:	e048      	b.n	800c532 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800c4a0:	683b      	ldr	r3, [r7, #0]
 800c4a2:	681a      	ldr	r2, [r3, #0]
 800c4a4:	2101      	movs	r1, #1
 800c4a6:	69fb      	ldr	r3, [r7, #28]
 800c4a8:	fa01 f303 	lsl.w	r3, r1, r3
 800c4ac:	4013      	ands	r3, r2
 800c4ae:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d03a      	beq.n	800c52c <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	685b      	ldr	r3, [r3, #4]
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	d003      	beq.n	800c4c6 <LL_GPIO_Init+0x58>
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	685b      	ldr	r3, [r3, #4]
 800c4c2:	2b02      	cmp	r3, #2
 800c4c4:	d10e      	bne.n	800c4e4 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	689b      	ldr	r3, [r3, #8]
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	69b9      	ldr	r1, [r7, #24]
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f7ff fed7 	bl	800c282 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	6819      	ldr	r1, [r3, #0]
 800c4d8:	683b      	ldr	r3, [r7, #0]
 800c4da:	68db      	ldr	r3, [r3, #12]
 800c4dc:	461a      	mov	r2, r3
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f7ff feb7 	bl	800c252 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	691b      	ldr	r3, [r3, #16]
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	69b9      	ldr	r1, [r7, #24]
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f7ff ff05 	bl	800c2fc <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	685b      	ldr	r3, [r3, #4]
 800c4f6:	2b02      	cmp	r3, #2
 800c4f8:	d111      	bne.n	800c51e <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800c4fa:	69bb      	ldr	r3, [r7, #24]
 800c4fc:	2bff      	cmp	r3, #255	; 0xff
 800c4fe:	d807      	bhi.n	800c510 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	695b      	ldr	r3, [r3, #20]
 800c504:	461a      	mov	r2, r3
 800c506:	69b9      	ldr	r1, [r7, #24]
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f7ff ff34 	bl	800c376 <LL_GPIO_SetAFPin_0_7>
 800c50e:	e006      	b.n	800c51e <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	695b      	ldr	r3, [r3, #20]
 800c514:	461a      	mov	r2, r3
 800c516:	69b9      	ldr	r1, [r7, #24]
 800c518:	6878      	ldr	r0, [r7, #4]
 800c51a:	f7ff ff69 	bl	800c3f0 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800c51e:	683b      	ldr	r3, [r7, #0]
 800c520:	685b      	ldr	r3, [r3, #4]
 800c522:	461a      	mov	r2, r3
 800c524:	69b9      	ldr	r1, [r7, #24]
 800c526:	6878      	ldr	r0, [r7, #4]
 800c528:	f7ff fe56 	bl	800c1d8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800c52c:	69fb      	ldr	r3, [r7, #28]
 800c52e:	3301      	adds	r3, #1
 800c530:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	681a      	ldr	r2, [r3, #0]
 800c536:	69fb      	ldr	r3, [r7, #28]
 800c538:	fa22 f303 	lsr.w	r3, r2, r3
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d1af      	bne.n	800c4a0 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800c540:	2300      	movs	r3, #0
}
 800c542:	4618      	mov	r0, r3
 800c544:	3720      	adds	r7, #32
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
	...

0800c54c <LL_RCC_HSI_IsReady>:
{
 800c54c:	b480      	push	{r7}
 800c54e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800c550:	4b07      	ldr	r3, [pc, #28]	; (800c570 <LL_RCC_HSI_IsReady+0x24>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c558:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c55c:	d101      	bne.n	800c562 <LL_RCC_HSI_IsReady+0x16>
 800c55e:	2301      	movs	r3, #1
 800c560:	e000      	b.n	800c564 <LL_RCC_HSI_IsReady+0x18>
 800c562:	2300      	movs	r3, #0
}
 800c564:	4618      	mov	r0, r3
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop
 800c570:	40021000 	.word	0x40021000

0800c574 <LL_RCC_LSE_IsReady>:
{
 800c574:	b480      	push	{r7}
 800c576:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c578:	4b07      	ldr	r3, [pc, #28]	; (800c598 <LL_RCC_LSE_IsReady+0x24>)
 800c57a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c57e:	f003 0302 	and.w	r3, r3, #2
 800c582:	2b02      	cmp	r3, #2
 800c584:	d101      	bne.n	800c58a <LL_RCC_LSE_IsReady+0x16>
 800c586:	2301      	movs	r3, #1
 800c588:	e000      	b.n	800c58c <LL_RCC_LSE_IsReady+0x18>
 800c58a:	2300      	movs	r3, #0
}
 800c58c:	4618      	mov	r0, r3
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr
 800c596:	bf00      	nop
 800c598:	40021000 	.word	0x40021000

0800c59c <LL_RCC_GetSysClkSource>:
{
 800c59c:	b480      	push	{r7}
 800c59e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800c5a0:	4b04      	ldr	r3, [pc, #16]	; (800c5b4 <LL_RCC_GetSysClkSource+0x18>)
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	f003 030c 	and.w	r3, r3, #12
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b0:	4770      	bx	lr
 800c5b2:	bf00      	nop
 800c5b4:	40021000 	.word	0x40021000

0800c5b8 <LL_RCC_GetAHBPrescaler>:
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c5bc:	4b04      	ldr	r3, [pc, #16]	; (800c5d0 <LL_RCC_GetAHBPrescaler+0x18>)
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr
 800c5ce:	bf00      	nop
 800c5d0:	40021000 	.word	0x40021000

0800c5d4 <LL_RCC_GetAPB1Prescaler>:
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800c5d8:	4b04      	ldr	r3, [pc, #16]	; (800c5ec <LL_RCC_GetAPB1Prescaler+0x18>)
 800c5da:	689b      	ldr	r3, [r3, #8]
 800c5dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e8:	4770      	bx	lr
 800c5ea:	bf00      	nop
 800c5ec:	40021000 	.word	0x40021000

0800c5f0 <LL_RCC_GetAPB2Prescaler>:
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800c5f4:	4b04      	ldr	r3, [pc, #16]	; (800c608 <LL_RCC_GetAPB2Prescaler+0x18>)
 800c5f6:	689b      	ldr	r3, [r3, #8]
 800c5f8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	40021000 	.word	0x40021000

0800c60c <LL_RCC_GetUSARTClockSource>:
{
 800c60c:	b480      	push	{r7}
 800c60e:	b083      	sub	sp, #12
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800c614:	4b06      	ldr	r3, [pc, #24]	; (800c630 <LL_RCC_GetUSARTClockSource+0x24>)
 800c616:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	401a      	ands	r2, r3
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	041b      	lsls	r3, r3, #16
 800c622:	4313      	orrs	r3, r2
}
 800c624:	4618      	mov	r0, r3
 800c626:	370c      	adds	r7, #12
 800c628:	46bd      	mov	sp, r7
 800c62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62e:	4770      	bx	lr
 800c630:	40021000 	.word	0x40021000

0800c634 <LL_RCC_GetUARTClockSource>:
{
 800c634:	b480      	push	{r7}
 800c636:	b083      	sub	sp, #12
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800c63c:	4b06      	ldr	r3, [pc, #24]	; (800c658 <LL_RCC_GetUARTClockSource+0x24>)
 800c63e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	401a      	ands	r2, r3
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	041b      	lsls	r3, r3, #16
 800c64a:	4313      	orrs	r3, r2
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	370c      	adds	r7, #12
 800c650:	46bd      	mov	sp, r7
 800c652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c656:	4770      	bx	lr
 800c658:	40021000 	.word	0x40021000

0800c65c <LL_RCC_PLL_GetMainSource>:
{
 800c65c:	b480      	push	{r7}
 800c65e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c660:	4b04      	ldr	r3, [pc, #16]	; (800c674 <LL_RCC_PLL_GetMainSource+0x18>)
 800c662:	68db      	ldr	r3, [r3, #12]
 800c664:	f003 0303 	and.w	r3, r3, #3
}
 800c668:	4618      	mov	r0, r3
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	40021000 	.word	0x40021000

0800c678 <LL_RCC_PLL_GetN>:
{
 800c678:	b480      	push	{r7}
 800c67a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c67c:	4b04      	ldr	r3, [pc, #16]	; (800c690 <LL_RCC_PLL_GetN+0x18>)
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	0a1b      	lsrs	r3, r3, #8
 800c682:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800c686:	4618      	mov	r0, r3
 800c688:	46bd      	mov	sp, r7
 800c68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68e:	4770      	bx	lr
 800c690:	40021000 	.word	0x40021000

0800c694 <LL_RCC_PLL_GetR>:
{
 800c694:	b480      	push	{r7}
 800c696:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c698:	4b04      	ldr	r3, [pc, #16]	; (800c6ac <LL_RCC_PLL_GetR+0x18>)
 800c69a:	68db      	ldr	r3, [r3, #12]
 800c69c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a8:	4770      	bx	lr
 800c6aa:	bf00      	nop
 800c6ac:	40021000 	.word	0x40021000

0800c6b0 <LL_RCC_PLL_GetDivider>:
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c6b4:	4b04      	ldr	r3, [pc, #16]	; (800c6c8 <LL_RCC_PLL_GetDivider+0x18>)
 800c6b6:	68db      	ldr	r3, [r3, #12]
 800c6b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c4:	4770      	bx	lr
 800c6c6:	bf00      	nop
 800c6c8:	40021000 	.word	0x40021000

0800c6cc <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2b03      	cmp	r3, #3
 800c6dc:	d12e      	bne.n	800c73c <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c6de:	6878      	ldr	r0, [r7, #4]
 800c6e0:	f7ff ff94 	bl	800c60c <LL_RCC_GetUSARTClockSource>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	4a50      	ldr	r2, [pc, #320]	; (800c828 <LL_RCC_GetUSARTClockFreq+0x15c>)
 800c6e8:	4293      	cmp	r3, r2
 800c6ea:	d009      	beq.n	800c700 <LL_RCC_GetUSARTClockFreq+0x34>
 800c6ec:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800c6f0:	d00e      	beq.n	800c710 <LL_RCC_GetUSARTClockFreq+0x44>
 800c6f2:	4a4e      	ldr	r2, [pc, #312]	; (800c82c <LL_RCC_GetUSARTClockFreq+0x160>)
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d114      	bne.n	800c722 <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c6f8:	f000 f926 	bl	800c948 <RCC_GetSystemClockFreq>
 800c6fc:	60f8      	str	r0, [r7, #12]
        break;
 800c6fe:	e08d      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c700:	f7ff ff24 	bl	800c54c <LL_RCC_HSI_IsReady>
 800c704:	4603      	mov	r3, r0
 800c706:	2b00      	cmp	r3, #0
 800c708:	d07b      	beq.n	800c802 <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 800c70a:	4b49      	ldr	r3, [pc, #292]	; (800c830 <LL_RCC_GetUSARTClockFreq+0x164>)
 800c70c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c70e:	e078      	b.n	800c802 <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c710:	f7ff ff30 	bl	800c574 <LL_RCC_LSE_IsReady>
 800c714:	4603      	mov	r3, r0
 800c716:	2b00      	cmp	r3, #0
 800c718:	d075      	beq.n	800c806 <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 800c71a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c71e:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c720:	e071      	b.n	800c806 <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c722:	f000 f911 	bl	800c948 <RCC_GetSystemClockFreq>
 800c726:	4603      	mov	r3, r0
 800c728:	4618      	mov	r0, r3
 800c72a:	f000 f92f 	bl	800c98c <RCC_GetHCLKClockFreq>
 800c72e:	4603      	mov	r3, r0
 800c730:	4618      	mov	r0, r3
 800c732:	f000 f959 	bl	800c9e8 <RCC_GetPCLK2ClockFreq>
 800c736:	60f8      	str	r0, [r7, #12]
        break;
 800c738:	bf00      	nop
 800c73a:	e06f      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2b0c      	cmp	r3, #12
 800c740:	d12e      	bne.n	800c7a0 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f7ff ff62 	bl	800c60c <LL_RCC_GetUSARTClockSource>
 800c748:	4603      	mov	r3, r0
 800c74a:	4a3a      	ldr	r2, [pc, #232]	; (800c834 <LL_RCC_GetUSARTClockFreq+0x168>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d009      	beq.n	800c764 <LL_RCC_GetUSARTClockFreq+0x98>
 800c750:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800c754:	d00e      	beq.n	800c774 <LL_RCC_GetUSARTClockFreq+0xa8>
 800c756:	4a38      	ldr	r2, [pc, #224]	; (800c838 <LL_RCC_GetUSARTClockFreq+0x16c>)
 800c758:	4293      	cmp	r3, r2
 800c75a:	d114      	bne.n	800c786 <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800c75c:	f000 f8f4 	bl	800c948 <RCC_GetSystemClockFreq>
 800c760:	60f8      	str	r0, [r7, #12]
        break;
 800c762:	e05b      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c764:	f7ff fef2 	bl	800c54c <LL_RCC_HSI_IsReady>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d04d      	beq.n	800c80a <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 800c76e:	4b30      	ldr	r3, [pc, #192]	; (800c830 <LL_RCC_GetUSARTClockFreq+0x164>)
 800c770:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c772:	e04a      	b.n	800c80a <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c774:	f7ff fefe 	bl	800c574 <LL_RCC_LSE_IsReady>
 800c778:	4603      	mov	r3, r0
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d047      	beq.n	800c80e <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 800c77e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c782:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c784:	e043      	b.n	800c80e <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c786:	f000 f8df 	bl	800c948 <RCC_GetSystemClockFreq>
 800c78a:	4603      	mov	r3, r0
 800c78c:	4618      	mov	r0, r3
 800c78e:	f000 f8fd 	bl	800c98c <RCC_GetHCLKClockFreq>
 800c792:	4603      	mov	r3, r0
 800c794:	4618      	mov	r0, r3
 800c796:	f000 f911 	bl	800c9bc <RCC_GetPCLK1ClockFreq>
 800c79a:	60f8      	str	r0, [r7, #12]
        break;
 800c79c:	bf00      	nop
 800c79e:	e03d      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2b30      	cmp	r3, #48	; 0x30
 800c7a4:	d135      	bne.n	800c812 <LL_RCC_GetUSARTClockFreq+0x146>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f7ff ff30 	bl	800c60c <LL_RCC_GetUSARTClockSource>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	4a23      	ldr	r2, [pc, #140]	; (800c83c <LL_RCC_GetUSARTClockFreq+0x170>)
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d009      	beq.n	800c7c8 <LL_RCC_GetUSARTClockFreq+0xfc>
 800c7b4:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 800c7b8:	d00e      	beq.n	800c7d8 <LL_RCC_GetUSARTClockFreq+0x10c>
 800c7ba:	4a21      	ldr	r2, [pc, #132]	; (800c840 <LL_RCC_GetUSARTClockFreq+0x174>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d114      	bne.n	800c7ea <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800c7c0:	f000 f8c2 	bl	800c948 <RCC_GetSystemClockFreq>
 800c7c4:	60f8      	str	r0, [r7, #12]
          break;
 800c7c6:	e029      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 800c7c8:	f7ff fec0 	bl	800c54c <LL_RCC_HSI_IsReady>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d021      	beq.n	800c816 <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = HSI_VALUE;
 800c7d2:	4b17      	ldr	r3, [pc, #92]	; (800c830 <LL_RCC_GetUSARTClockFreq+0x164>)
 800c7d4:	60fb      	str	r3, [r7, #12]
          }
          break;
 800c7d6:	e01e      	b.n	800c816 <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 800c7d8:	f7ff fecc 	bl	800c574 <LL_RCC_LSE_IsReady>
 800c7dc:	4603      	mov	r3, r0
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d01b      	beq.n	800c81a <LL_RCC_GetUSARTClockFreq+0x14e>
          {
            usart_frequency = LSE_VALUE;
 800c7e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c7e6:	60fb      	str	r3, [r7, #12]
          }
          break;
 800c7e8:	e017      	b.n	800c81a <LL_RCC_GetUSARTClockFreq+0x14e>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c7ea:	f000 f8ad 	bl	800c948 <RCC_GetSystemClockFreq>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f000 f8cb 	bl	800c98c <RCC_GetHCLKClockFreq>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	f000 f8df 	bl	800c9bc <RCC_GetPCLK1ClockFreq>
 800c7fe:	60f8      	str	r0, [r7, #12]
          break;
 800c800:	e00c      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c802:	bf00      	nop
 800c804:	e00a      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c806:	bf00      	nop
 800c808:	e008      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c80a:	bf00      	nop
 800c80c:	e006      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
        break;
 800c80e:	bf00      	nop
 800c810:	e004      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
      }
    }
 800c812:	bf00      	nop
 800c814:	e002      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 800c816:	bf00      	nop
 800c818:	e000      	b.n	800c81c <LL_RCC_GetUSARTClockFreq+0x150>
          break;
 800c81a:	bf00      	nop
  }
  return usart_frequency;
 800c81c:	68fb      	ldr	r3, [r7, #12]
}
 800c81e:	4618      	mov	r0, r3
 800c820:	3710      	adds	r7, #16
 800c822:	46bd      	mov	sp, r7
 800c824:	bd80      	pop	{r7, pc}
 800c826:	bf00      	nop
 800c828:	00030002 	.word	0x00030002
 800c82c:	00030001 	.word	0x00030001
 800c830:	00f42400 	.word	0x00f42400
 800c834:	000c0008 	.word	0x000c0008
 800c838:	000c0004 	.word	0x000c0004
 800c83c:	00300020 	.word	0x00300020
 800c840:	00300010 	.word	0x00300010

0800c844 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b084      	sub	sp, #16
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800c84c:	2300      	movs	r3, #0
 800c84e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2bc0      	cmp	r3, #192	; 0xc0
 800c854:	d12d      	bne.n	800c8b2 <LL_RCC_GetUARTClockFreq+0x6e>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f7ff feec 	bl	800c634 <LL_RCC_GetUARTClockSource>
 800c85c:	4603      	mov	r3, r0
 800c85e:	4a35      	ldr	r2, [pc, #212]	; (800c934 <LL_RCC_GetUARTClockFreq+0xf0>)
 800c860:	4293      	cmp	r3, r2
 800c862:	d009      	beq.n	800c878 <LL_RCC_GetUARTClockFreq+0x34>
 800c864:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800c868:	d00e      	beq.n	800c888 <LL_RCC_GetUARTClockFreq+0x44>
 800c86a:	4a33      	ldr	r2, [pc, #204]	; (800c938 <LL_RCC_GetUARTClockFreq+0xf4>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d114      	bne.n	800c89a <LL_RCC_GetUARTClockFreq+0x56>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800c870:	f000 f86a 	bl	800c948 <RCC_GetSystemClockFreq>
 800c874:	60f8      	str	r0, [r7, #12]
        break;
 800c876:	e021      	b.n	800c8bc <LL_RCC_GetUARTClockFreq+0x78>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c878:	f7ff fe68 	bl	800c54c <LL_RCC_HSI_IsReady>
 800c87c:	4603      	mov	r3, r0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d019      	beq.n	800c8b6 <LL_RCC_GetUARTClockFreq+0x72>
        {
          uart_frequency = HSI_VALUE;
 800c882:	4b2e      	ldr	r3, [pc, #184]	; (800c93c <LL_RCC_GetUARTClockFreq+0xf8>)
 800c884:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c886:	e016      	b.n	800c8b6 <LL_RCC_GetUARTClockFreq+0x72>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c888:	f7ff fe74 	bl	800c574 <LL_RCC_LSE_IsReady>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d013      	beq.n	800c8ba <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = LSE_VALUE;
 800c892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c896:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c898:	e00f      	b.n	800c8ba <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c89a:	f000 f855 	bl	800c948 <RCC_GetSystemClockFreq>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f000 f873 	bl	800c98c <RCC_GetHCLKClockFreq>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	f000 f887 	bl	800c9bc <RCC_GetPCLK1ClockFreq>
 800c8ae:	60f8      	str	r0, [r7, #12]
        break;
 800c8b0:	e004      	b.n	800c8bc <LL_RCC_GetUARTClockFreq+0x78>
    }
  }
 800c8b2:	bf00      	nop
 800c8b4:	e002      	b.n	800c8bc <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800c8b6:	bf00      	nop
 800c8b8:	e000      	b.n	800c8bc <LL_RCC_GetUARTClockFreq+0x78>
        break;
 800c8ba:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c8c2:	d12d      	bne.n	800c920 <LL_RCC_GetUARTClockFreq+0xdc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f7ff feb5 	bl	800c634 <LL_RCC_GetUARTClockSource>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	4a1c      	ldr	r2, [pc, #112]	; (800c940 <LL_RCC_GetUARTClockFreq+0xfc>)
 800c8ce:	4293      	cmp	r3, r2
 800c8d0:	d009      	beq.n	800c8e6 <LL_RCC_GetUARTClockFreq+0xa2>
 800c8d2:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 800c8d6:	d00e      	beq.n	800c8f6 <LL_RCC_GetUARTClockFreq+0xb2>
 800c8d8:	4a1a      	ldr	r2, [pc, #104]	; (800c944 <LL_RCC_GetUARTClockFreq+0x100>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d114      	bne.n	800c908 <LL_RCC_GetUARTClockFreq+0xc4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800c8de:	f000 f833 	bl	800c948 <RCC_GetSystemClockFreq>
 800c8e2:	60f8      	str	r0, [r7, #12]
        break;
 800c8e4:	e021      	b.n	800c92a <LL_RCC_GetUARTClockFreq+0xe6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800c8e6:	f7ff fe31 	bl	800c54c <LL_RCC_HSI_IsReady>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d019      	beq.n	800c924 <LL_RCC_GetUARTClockFreq+0xe0>
        {
          uart_frequency = HSI_VALUE;
 800c8f0:	4b12      	ldr	r3, [pc, #72]	; (800c93c <LL_RCC_GetUARTClockFreq+0xf8>)
 800c8f2:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c8f4:	e016      	b.n	800c924 <LL_RCC_GetUARTClockFreq+0xe0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 800c8f6:	f7ff fe3d 	bl	800c574 <LL_RCC_LSE_IsReady>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d013      	beq.n	800c928 <LL_RCC_GetUARTClockFreq+0xe4>
        {
          uart_frequency = LSE_VALUE;
 800c900:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c904:	60fb      	str	r3, [r7, #12]
        }
        break;
 800c906:	e00f      	b.n	800c928 <LL_RCC_GetUARTClockFreq+0xe4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800c908:	f000 f81e 	bl	800c948 <RCC_GetSystemClockFreq>
 800c90c:	4603      	mov	r3, r0
 800c90e:	4618      	mov	r0, r3
 800c910:	f000 f83c 	bl	800c98c <RCC_GetHCLKClockFreq>
 800c914:	4603      	mov	r3, r0
 800c916:	4618      	mov	r0, r3
 800c918:	f000 f850 	bl	800c9bc <RCC_GetPCLK1ClockFreq>
 800c91c:	60f8      	str	r0, [r7, #12]
        break;
 800c91e:	e004      	b.n	800c92a <LL_RCC_GetUARTClockFreq+0xe6>
    }
  }
 800c920:	bf00      	nop
 800c922:	e002      	b.n	800c92a <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 800c924:	bf00      	nop
 800c926:	e000      	b.n	800c92a <LL_RCC_GetUARTClockFreq+0xe6>
        break;
 800c928:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 800c92a:	68fb      	ldr	r3, [r7, #12]
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	3710      	adds	r7, #16
 800c930:	46bd      	mov	sp, r7
 800c932:	bd80      	pop	{r7, pc}
 800c934:	00c00080 	.word	0x00c00080
 800c938:	00c00040 	.word	0x00c00040
 800c93c:	00f42400 	.word	0x00f42400
 800c940:	03000200 	.word	0x03000200
 800c944:	03000100 	.word	0x03000100

0800c948 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b082      	sub	sp, #8
 800c94c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800c94e:	f7ff fe25 	bl	800c59c <LL_RCC_GetSysClkSource>
 800c952:	4603      	mov	r3, r0
 800c954:	2b08      	cmp	r3, #8
 800c956:	d006      	beq.n	800c966 <RCC_GetSystemClockFreq+0x1e>
 800c958:	2b0c      	cmp	r3, #12
 800c95a:	d007      	beq.n	800c96c <RCC_GetSystemClockFreq+0x24>
 800c95c:	2b04      	cmp	r3, #4
 800c95e:	d109      	bne.n	800c974 <RCC_GetSystemClockFreq+0x2c>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800c960:	4b08      	ldr	r3, [pc, #32]	; (800c984 <RCC_GetSystemClockFreq+0x3c>)
 800c962:	607b      	str	r3, [r7, #4]
      break;
 800c964:	e009      	b.n	800c97a <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800c966:	4b08      	ldr	r3, [pc, #32]	; (800c988 <RCC_GetSystemClockFreq+0x40>)
 800c968:	607b      	str	r3, [r7, #4]
      break;
 800c96a:	e006      	b.n	800c97a <RCC_GetSystemClockFreq+0x32>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800c96c:	f000 f852 	bl	800ca14 <RCC_PLL_GetFreqDomain_SYS>
 800c970:	6078      	str	r0, [r7, #4]
      break;
 800c972:	e002      	b.n	800c97a <RCC_GetSystemClockFreq+0x32>

    default:
      frequency = HSI_VALUE;
 800c974:	4b03      	ldr	r3, [pc, #12]	; (800c984 <RCC_GetSystemClockFreq+0x3c>)
 800c976:	607b      	str	r3, [r7, #4]
      break;
 800c978:	bf00      	nop
  }

  return frequency;
 800c97a:	687b      	ldr	r3, [r7, #4]
}
 800c97c:	4618      	mov	r0, r3
 800c97e:	3708      	adds	r7, #8
 800c980:	46bd      	mov	sp, r7
 800c982:	bd80      	pop	{r7, pc}
 800c984:	00f42400 	.word	0x00f42400
 800c988:	007a1200 	.word	0x007a1200

0800c98c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b082      	sub	sp, #8
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800c994:	f7ff fe10 	bl	800c5b8 <LL_RCC_GetAHBPrescaler>
 800c998:	4603      	mov	r3, r0
 800c99a:	091b      	lsrs	r3, r3, #4
 800c99c:	f003 030f 	and.w	r3, r3, #15
 800c9a0:	4a05      	ldr	r2, [pc, #20]	; (800c9b8 <RCC_GetHCLKClockFreq+0x2c>)
 800c9a2:	5cd3      	ldrb	r3, [r2, r3]
 800c9a4:	f003 031f 	and.w	r3, r3, #31
 800c9a8:	687a      	ldr	r2, [r7, #4]
 800c9aa:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3708      	adds	r7, #8
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	08014d50 	.word	0x08014d50

0800c9bc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b082      	sub	sp, #8
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800c9c4:	f7ff fe06 	bl	800c5d4 <LL_RCC_GetAPB1Prescaler>
 800c9c8:	4603      	mov	r3, r0
 800c9ca:	0a1b      	lsrs	r3, r3, #8
 800c9cc:	4a05      	ldr	r2, [pc, #20]	; (800c9e4 <RCC_GetPCLK1ClockFreq+0x28>)
 800c9ce:	5cd3      	ldrb	r3, [r2, r3]
 800c9d0:	f003 031f 	and.w	r3, r3, #31
 800c9d4:	687a      	ldr	r2, [r7, #4]
 800c9d6:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c9da:	4618      	mov	r0, r3
 800c9dc:	3708      	adds	r7, #8
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	bd80      	pop	{r7, pc}
 800c9e2:	bf00      	nop
 800c9e4:	08014d60 	.word	0x08014d60

0800c9e8 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b082      	sub	sp, #8
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800c9f0:	f7ff fdfe 	bl	800c5f0 <LL_RCC_GetAPB2Prescaler>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	0adb      	lsrs	r3, r3, #11
 800c9f8:	4a05      	ldr	r2, [pc, #20]	; (800ca10 <RCC_GetPCLK2ClockFreq+0x28>)
 800c9fa:	5cd3      	ldrb	r3, [r2, r3]
 800c9fc:	f003 031f 	and.w	r3, r3, #31
 800ca00:	687a      	ldr	r2, [r7, #4]
 800ca02:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3708      	adds	r7, #8
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	08014d60 	.word	0x08014d60

0800ca14 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800ca14:	b590      	push	{r4, r7, lr}
 800ca16:	b083      	sub	sp, #12
 800ca18:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800ca1a:	f7ff fe1f 	bl	800c65c <LL_RCC_PLL_GetMainSource>
 800ca1e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	2b02      	cmp	r3, #2
 800ca24:	d002      	beq.n	800ca2c <RCC_PLL_GetFreqDomain_SYS+0x18>
 800ca26:	2b03      	cmp	r3, #3
 800ca28:	d003      	beq.n	800ca32 <RCC_PLL_GetFreqDomain_SYS+0x1e>
 800ca2a:	e005      	b.n	800ca38 <RCC_PLL_GetFreqDomain_SYS+0x24>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800ca2c:	4b10      	ldr	r3, [pc, #64]	; (800ca70 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800ca2e:	607b      	str	r3, [r7, #4]
      break;
 800ca30:	e005      	b.n	800ca3e <RCC_PLL_GetFreqDomain_SYS+0x2a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800ca32:	4b10      	ldr	r3, [pc, #64]	; (800ca74 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800ca34:	607b      	str	r3, [r7, #4]
      break;
 800ca36:	e002      	b.n	800ca3e <RCC_PLL_GetFreqDomain_SYS+0x2a>

    default:
      pllinputfreq = HSI_VALUE;
 800ca38:	4b0d      	ldr	r3, [pc, #52]	; (800ca70 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800ca3a:	607b      	str	r3, [r7, #4]
      break;
 800ca3c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800ca3e:	f7ff fe1b 	bl	800c678 <LL_RCC_PLL_GetN>
 800ca42:	4602      	mov	r2, r0
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	fb03 f402 	mul.w	r4, r3, r2
 800ca4a:	f7ff fe31 	bl	800c6b0 <LL_RCC_PLL_GetDivider>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	091b      	lsrs	r3, r3, #4
 800ca52:	3301      	adds	r3, #1
 800ca54:	fbb4 f4f3 	udiv	r4, r4, r3
 800ca58:	f7ff fe1c 	bl	800c694 <LL_RCC_PLL_GetR>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	0e5b      	lsrs	r3, r3, #25
 800ca60:	3301      	adds	r3, #1
 800ca62:	005b      	lsls	r3, r3, #1
 800ca64:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	370c      	adds	r7, #12
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd90      	pop	{r4, r7, pc}
 800ca70:	00f42400 	.word	0x00f42400
 800ca74:	007a1200 	.word	0x007a1200

0800ca78 <LL_SPI_IsEnabled>:
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b083      	sub	sp, #12
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca88:	2b40      	cmp	r3, #64	; 0x40
 800ca8a:	d101      	bne.n	800ca90 <LL_SPI_IsEnabled+0x18>
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	e000      	b.n	800ca92 <LL_SPI_IsEnabled+0x1a>
 800ca90:	2300      	movs	r3, #0
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	370c      	adds	r7, #12
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr

0800ca9e <LL_SPI_SetCRCPolynomial>:
{
 800ca9e:	b480      	push	{r7}
 800caa0:	b083      	sub	sp, #12
 800caa2:	af00      	add	r7, sp, #0
 800caa4:	6078      	str	r0, [r7, #4]
 800caa6:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800caa8:	683b      	ldr	r3, [r7, #0]
 800caaa:	b29b      	uxth	r3, r3
 800caac:	461a      	mov	r2, r3
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	611a      	str	r2, [r3, #16]
}
 800cab2:	bf00      	nop
 800cab4:	370c      	adds	r7, #12
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr

0800cabe <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800cabe:	b580      	push	{r7, lr}
 800cac0:	b084      	sub	sp, #16
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
 800cac6:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800cac8:	2301      	movs	r3, #1
 800caca:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f7ff ffd3 	bl	800ca78 <LL_SPI_IsEnabled>
 800cad2:	4603      	mov	r3, r0
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d13b      	bne.n	800cb50 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cae0:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800cae4:	683a      	ldr	r2, [r7, #0]
 800cae6:	6811      	ldr	r1, [r2, #0]
 800cae8:	683a      	ldr	r2, [r7, #0]
 800caea:	6852      	ldr	r2, [r2, #4]
 800caec:	4311      	orrs	r1, r2
 800caee:	683a      	ldr	r2, [r7, #0]
 800caf0:	68d2      	ldr	r2, [r2, #12]
 800caf2:	4311      	orrs	r1, r2
 800caf4:	683a      	ldr	r2, [r7, #0]
 800caf6:	6912      	ldr	r2, [r2, #16]
 800caf8:	4311      	orrs	r1, r2
 800cafa:	683a      	ldr	r2, [r7, #0]
 800cafc:	6952      	ldr	r2, [r2, #20]
 800cafe:	4311      	orrs	r1, r2
 800cb00:	683a      	ldr	r2, [r7, #0]
 800cb02:	6992      	ldr	r2, [r2, #24]
 800cb04:	4311      	orrs	r1, r2
 800cb06:	683a      	ldr	r2, [r7, #0]
 800cb08:	69d2      	ldr	r2, [r2, #28]
 800cb0a:	4311      	orrs	r1, r2
 800cb0c:	683a      	ldr	r2, [r7, #0]
 800cb0e:	6a12      	ldr	r2, [r2, #32]
 800cb10:	430a      	orrs	r2, r1
 800cb12:	431a      	orrs	r2, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800cb20:	f023 0304 	bic.w	r3, r3, #4
 800cb24:	683a      	ldr	r2, [r7, #0]
 800cb26:	6891      	ldr	r1, [r2, #8]
 800cb28:	683a      	ldr	r2, [r7, #0]
 800cb2a:	6952      	ldr	r2, [r2, #20]
 800cb2c:	0c12      	lsrs	r2, r2, #16
 800cb2e:	430a      	orrs	r2, r1
 800cb30:	431a      	orrs	r2, r3
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	6a1b      	ldr	r3, [r3, #32]
 800cb3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb3e:	d105      	bne.n	800cb4c <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb44:	4619      	mov	r1, r3
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f7ff ffa9 	bl	800ca9e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	69db      	ldr	r3, [r3, #28]
 800cb54:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 800cb5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3710      	adds	r7, #16
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}

0800cb66 <LL_TIM_SetPrescaler>:
{
 800cb66:	b480      	push	{r7}
 800cb68:	b083      	sub	sp, #12
 800cb6a:	af00      	add	r7, sp, #0
 800cb6c:	6078      	str	r0, [r7, #4]
 800cb6e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	629a      	str	r2, [r3, #40]	; 0x28
}
 800cb76:	bf00      	nop
 800cb78:	370c      	adds	r7, #12
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr

0800cb82 <LL_TIM_SetAutoReload>:
{
 800cb82:	b480      	push	{r7}
 800cb84:	b083      	sub	sp, #12
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
 800cb8a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	683a      	ldr	r2, [r7, #0]
 800cb90:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800cb92:	bf00      	nop
 800cb94:	370c      	adds	r7, #12
 800cb96:	46bd      	mov	sp, r7
 800cb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9c:	4770      	bx	lr

0800cb9e <LL_TIM_SetRepetitionCounter>:
{
 800cb9e:	b480      	push	{r7}
 800cba0:	b083      	sub	sp, #12
 800cba2:	af00      	add	r7, sp, #0
 800cba4:	6078      	str	r0, [r7, #4]
 800cba6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	683a      	ldr	r2, [r7, #0]
 800cbac:	631a      	str	r2, [r3, #48]	; 0x30
}
 800cbae:	bf00      	nop
 800cbb0:	370c      	adds	r7, #12
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb8:	4770      	bx	lr

0800cbba <LL_TIM_OC_SetCompareCH1>:
{
 800cbba:	b480      	push	{r7}
 800cbbc:	b083      	sub	sp, #12
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
 800cbc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	683a      	ldr	r2, [r7, #0]
 800cbc8:	635a      	str	r2, [r3, #52]	; 0x34
}
 800cbca:	bf00      	nop
 800cbcc:	370c      	adds	r7, #12
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd4:	4770      	bx	lr

0800cbd6 <LL_TIM_OC_SetCompareCH2>:
{
 800cbd6:	b480      	push	{r7}
 800cbd8:	b083      	sub	sp, #12
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]
 800cbde:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	639a      	str	r2, [r3, #56]	; 0x38
}
 800cbe6:	bf00      	nop
 800cbe8:	370c      	adds	r7, #12
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr

0800cbf2 <LL_TIM_OC_SetCompareCH3>:
{
 800cbf2:	b480      	push	{r7}
 800cbf4:	b083      	sub	sp, #12
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	6078      	str	r0, [r7, #4]
 800cbfa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	683a      	ldr	r2, [r7, #0]
 800cc00:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800cc02:	bf00      	nop
 800cc04:	370c      	adds	r7, #12
 800cc06:	46bd      	mov	sp, r7
 800cc08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0c:	4770      	bx	lr

0800cc0e <LL_TIM_OC_SetCompareCH4>:
{
 800cc0e:	b480      	push	{r7}
 800cc10:	b083      	sub	sp, #12
 800cc12:	af00      	add	r7, sp, #0
 800cc14:	6078      	str	r0, [r7, #4]
 800cc16:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	683a      	ldr	r2, [r7, #0]
 800cc1c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800cc1e:	bf00      	nop
 800cc20:	370c      	adds	r7, #12
 800cc22:	46bd      	mov	sp, r7
 800cc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc28:	4770      	bx	lr

0800cc2a <LL_TIM_OC_SetCompareCH5>:
{
 800cc2a:	b480      	push	{r7}
 800cc2c:	b083      	sub	sp, #12
 800cc2e:	af00      	add	r7, sp, #0
 800cc30:	6078      	str	r0, [r7, #4]
 800cc32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	683a      	ldr	r2, [r7, #0]
 800cc3c:	649a      	str	r2, [r3, #72]	; 0x48
}
 800cc3e:	bf00      	nop
 800cc40:	370c      	adds	r7, #12
 800cc42:	46bd      	mov	sp, r7
 800cc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc48:	4770      	bx	lr

0800cc4a <LL_TIM_OC_SetCompareCH6>:
{
 800cc4a:	b480      	push	{r7}
 800cc4c:	b083      	sub	sp, #12
 800cc4e:	af00      	add	r7, sp, #0
 800cc50:	6078      	str	r0, [r7, #4]
 800cc52:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	683a      	ldr	r2, [r7, #0]
 800cc58:	64da      	str	r2, [r3, #76]	; 0x4c
}
 800cc5a:	bf00      	nop
 800cc5c:	370c      	adds	r7, #12
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc64:	4770      	bx	lr

0800cc66 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800cc66:	b480      	push	{r7}
 800cc68:	b083      	sub	sp, #12
 800cc6a:	af00      	add	r7, sp, #0
 800cc6c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	695b      	ldr	r3, [r3, #20]
 800cc72:	f043 0201 	orr.w	r2, r3, #1
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	615a      	str	r2, [r3, #20]
}
 800cc7a:	bf00      	nop
 800cc7c:	370c      	adds	r7, #12
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc84:	4770      	bx	lr
	...

0800cc88 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b084      	sub	sp, #16
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
 800cc90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	4a43      	ldr	r2, [pc, #268]	; (800cda8 <LL_TIM_Init+0x120>)
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d017      	beq.n	800ccd0 <LL_TIM_Init+0x48>
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cca6:	d013      	beq.n	800ccd0 <LL_TIM_Init+0x48>
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	4a40      	ldr	r2, [pc, #256]	; (800cdac <LL_TIM_Init+0x124>)
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d00f      	beq.n	800ccd0 <LL_TIM_Init+0x48>
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	4a3f      	ldr	r2, [pc, #252]	; (800cdb0 <LL_TIM_Init+0x128>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d00b      	beq.n	800ccd0 <LL_TIM_Init+0x48>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	4a3e      	ldr	r2, [pc, #248]	; (800cdb4 <LL_TIM_Init+0x12c>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d007      	beq.n	800ccd0 <LL_TIM_Init+0x48>
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	4a3d      	ldr	r2, [pc, #244]	; (800cdb8 <LL_TIM_Init+0x130>)
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	d003      	beq.n	800ccd0 <LL_TIM_Init+0x48>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	4a3c      	ldr	r2, [pc, #240]	; (800cdbc <LL_TIM_Init+0x134>)
 800cccc:	4293      	cmp	r3, r2
 800ccce:	d106      	bne.n	800ccde <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	685b      	ldr	r3, [r3, #4]
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	4a31      	ldr	r2, [pc, #196]	; (800cda8 <LL_TIM_Init+0x120>)
 800cce2:	4293      	cmp	r3, r2
 800cce4:	d023      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccec:	d01f      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	4a2e      	ldr	r2, [pc, #184]	; (800cdac <LL_TIM_Init+0x124>)
 800ccf2:	4293      	cmp	r3, r2
 800ccf4:	d01b      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	4a2d      	ldr	r2, [pc, #180]	; (800cdb0 <LL_TIM_Init+0x128>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d017      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	4a2c      	ldr	r2, [pc, #176]	; (800cdb4 <LL_TIM_Init+0x12c>)
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d013      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	4a2b      	ldr	r2, [pc, #172]	; (800cdb8 <LL_TIM_Init+0x130>)
 800cd0a:	4293      	cmp	r3, r2
 800cd0c:	d00f      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	4a2b      	ldr	r2, [pc, #172]	; (800cdc0 <LL_TIM_Init+0x138>)
 800cd12:	4293      	cmp	r3, r2
 800cd14:	d00b      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	4a2a      	ldr	r2, [pc, #168]	; (800cdc4 <LL_TIM_Init+0x13c>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d007      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4a29      	ldr	r2, [pc, #164]	; (800cdc8 <LL_TIM_Init+0x140>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d003      	beq.n	800cd2e <LL_TIM_Init+0xa6>
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4a24      	ldr	r2, [pc, #144]	; (800cdbc <LL_TIM_Init+0x134>)
 800cd2a:	4293      	cmp	r3, r2
 800cd2c:	d106      	bne.n	800cd3c <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	68db      	ldr	r3, [r3, #12]
 800cd38:	4313      	orrs	r3, r2
 800cd3a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	68fa      	ldr	r2, [r7, #12]
 800cd40:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	689b      	ldr	r3, [r3, #8]
 800cd46:	4619      	mov	r1, r3
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f7ff ff1a 	bl	800cb82 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	881b      	ldrh	r3, [r3, #0]
 800cd52:	4619      	mov	r1, r3
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f7ff ff06 	bl	800cb66 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	4a12      	ldr	r2, [pc, #72]	; (800cda8 <LL_TIM_Init+0x120>)
 800cd5e:	4293      	cmp	r3, r2
 800cd60:	d013      	beq.n	800cd8a <LL_TIM_Init+0x102>
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	4a14      	ldr	r2, [pc, #80]	; (800cdb8 <LL_TIM_Init+0x130>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d00f      	beq.n	800cd8a <LL_TIM_Init+0x102>
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	4a14      	ldr	r2, [pc, #80]	; (800cdc0 <LL_TIM_Init+0x138>)
 800cd6e:	4293      	cmp	r3, r2
 800cd70:	d00b      	beq.n	800cd8a <LL_TIM_Init+0x102>
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	4a13      	ldr	r2, [pc, #76]	; (800cdc4 <LL_TIM_Init+0x13c>)
 800cd76:	4293      	cmp	r3, r2
 800cd78:	d007      	beq.n	800cd8a <LL_TIM_Init+0x102>
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	4a12      	ldr	r2, [pc, #72]	; (800cdc8 <LL_TIM_Init+0x140>)
 800cd7e:	4293      	cmp	r3, r2
 800cd80:	d003      	beq.n	800cd8a <LL_TIM_Init+0x102>
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	4a0d      	ldr	r2, [pc, #52]	; (800cdbc <LL_TIM_Init+0x134>)
 800cd86:	4293      	cmp	r3, r2
 800cd88:	d105      	bne.n	800cd96 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800cd8a:	683b      	ldr	r3, [r7, #0]
 800cd8c:	691b      	ldr	r3, [r3, #16]
 800cd8e:	4619      	mov	r1, r3
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f7ff ff04 	bl	800cb9e <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f7ff ff65 	bl	800cc66 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800cd9c:	2300      	movs	r3, #0
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3710      	adds	r7, #16
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
 800cda6:	bf00      	nop
 800cda8:	40012c00 	.word	0x40012c00
 800cdac:	40000400 	.word	0x40000400
 800cdb0:	40000800 	.word	0x40000800
 800cdb4:	40000c00 	.word	0x40000c00
 800cdb8:	40013400 	.word	0x40013400
 800cdbc:	40015000 	.word	0x40015000
 800cdc0:	40014000 	.word	0x40014000
 800cdc4:	40014400 	.word	0x40014400
 800cdc8:	40014800 	.word	0x40014800

0800cdcc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b086      	sub	sp, #24
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	60b9      	str	r1, [r7, #8]
 800cdd6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800cdd8:	2301      	movs	r3, #1
 800cdda:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cde2:	d01f      	beq.n	800ce24 <LL_TIM_OC_Init+0x58>
 800cde4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cde8:	d804      	bhi.n	800cdf4 <LL_TIM_OC_Init+0x28>
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d00c      	beq.n	800ce08 <LL_TIM_OC_Init+0x3c>
 800cdee:	2b10      	cmp	r3, #16
 800cdf0:	d011      	beq.n	800ce16 <LL_TIM_OC_Init+0x4a>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800cdf2:	e033      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
  switch (Channel)
 800cdf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cdf8:	d022      	beq.n	800ce40 <LL_TIM_OC_Init+0x74>
 800cdfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cdfe:	d026      	beq.n	800ce4e <LL_TIM_OC_Init+0x82>
 800ce00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce04:	d015      	beq.n	800ce32 <LL_TIM_OC_Init+0x66>
      break;
 800ce06:	e029      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800ce08:	6879      	ldr	r1, [r7, #4]
 800ce0a:	68f8      	ldr	r0, [r7, #12]
 800ce0c:	f000 f8be 	bl	800cf8c <OC1Config>
 800ce10:	4603      	mov	r3, r0
 800ce12:	75fb      	strb	r3, [r7, #23]
      break;
 800ce14:	e022      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800ce16:	6879      	ldr	r1, [r7, #4]
 800ce18:	68f8      	ldr	r0, [r7, #12]
 800ce1a:	f000 f93d 	bl	800d098 <OC2Config>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	75fb      	strb	r3, [r7, #23]
      break;
 800ce22:	e01b      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800ce24:	6879      	ldr	r1, [r7, #4]
 800ce26:	68f8      	ldr	r0, [r7, #12]
 800ce28:	f000 f9c0 	bl	800d1ac <OC3Config>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	75fb      	strb	r3, [r7, #23]
      break;
 800ce30:	e014      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800ce32:	6879      	ldr	r1, [r7, #4]
 800ce34:	68f8      	ldr	r0, [r7, #12]
 800ce36:	f000 fa43 	bl	800d2c0 <OC4Config>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	75fb      	strb	r3, [r7, #23]
      break;
 800ce3e:	e00d      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800ce40:	6879      	ldr	r1, [r7, #4]
 800ce42:	68f8      	ldr	r0, [r7, #12]
 800ce44:	f000 fac6 	bl	800d3d4 <OC5Config>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	75fb      	strb	r3, [r7, #23]
      break;
 800ce4c:	e006      	b.n	800ce5c <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800ce4e:	6879      	ldr	r1, [r7, #4]
 800ce50:	68f8      	ldr	r0, [r7, #12]
 800ce52:	f000 fb29 	bl	800d4a8 <OC6Config>
 800ce56:	4603      	mov	r3, r0
 800ce58:	75fb      	strb	r3, [r7, #23]
      break;
 800ce5a:	bf00      	nop
  }

  return result;
 800ce5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3718      	adds	r7, #24
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}
	...

0800ce68 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b085      	sub	sp, #20
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
 800ce70:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 800ce72:	2300      	movs	r3, #0
 800ce74:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ce7c:	683a      	ldr	r2, [r7, #0]
 800ce7e:	7b12      	ldrb	r2, [r2, #12]
 800ce80:	4313      	orrs	r3, r2
 800ce82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ce8a:	683b      	ldr	r3, [r7, #0]
 800ce8c:	689b      	ldr	r3, [r3, #8]
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	685b      	ldr	r3, [r3, #4]
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4313      	orrs	r3, r2
 800ceac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ceb4:	683a      	ldr	r2, [r7, #0]
 800ceb6:	89d2      	ldrh	r2, [r2, #14]
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	691b      	ldr	r3, [r3, #16]
 800cec6:	4313      	orrs	r3, r2
 800cec8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ced4:	4313      	orrs	r3, r2
 800ced6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cee2:	4313      	orrs	r3, r2
 800cee4:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	4a25      	ldr	r2, [pc, #148]	; (800cf80 <LL_TIM_BDTR_Init+0x118>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d007      	beq.n	800cefe <LL_TIM_BDTR_Init+0x96>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	4a24      	ldr	r2, [pc, #144]	; (800cf84 <LL_TIM_BDTR_Init+0x11c>)
 800cef2:	4293      	cmp	r3, r2
 800cef4:	d003      	beq.n	800cefe <LL_TIM_BDTR_Init+0x96>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	4a23      	ldr	r2, [pc, #140]	; (800cf88 <LL_TIM_BDTR_Init+0x120>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d10d      	bne.n	800cf1a <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	695b      	ldr	r3, [r3, #20]
 800cf08:	4313      	orrs	r3, r2
 800cf0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	699b      	ldr	r3, [r3, #24]
 800cf16:	4313      	orrs	r3, r2
 800cf18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	4a18      	ldr	r2, [pc, #96]	; (800cf80 <LL_TIM_BDTR_Init+0x118>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d007      	beq.n	800cf32 <LL_TIM_BDTR_Init+0xca>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	4a17      	ldr	r2, [pc, #92]	; (800cf84 <LL_TIM_BDTR_Init+0x11c>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d003      	beq.n	800cf32 <LL_TIM_BDTR_Init+0xca>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4a16      	ldr	r2, [pc, #88]	; (800cf88 <LL_TIM_BDTR_Init+0x120>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d11b      	bne.n	800cf6a <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	69db      	ldr	r3, [r3, #28]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	6a1b      	ldr	r3, [r3, #32]
 800cf58:	4313      	orrs	r3, r2
 800cf5a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf66:	4313      	orrs	r3, r2
 800cf68:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	68fa      	ldr	r2, [r7, #12]
 800cf6e:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3714      	adds	r7, #20
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
 800cf7e:	bf00      	nop
 800cf80:	40012c00 	.word	0x40012c00
 800cf84:	40013400 	.word	0x40013400
 800cf88:	40015000 	.word	0x40015000

0800cf8c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b086      	sub	sp, #24
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6a1b      	ldr	r3, [r3, #32]
 800cf9a:	f023 0201 	bic.w	r2, r3, #1
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6a1b      	ldr	r3, [r3, #32]
 800cfa6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	699b      	ldr	r3, [r3, #24]
 800cfb2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f023 0303 	bic.w	r3, r3, #3
 800cfba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cfc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfc6:	683a      	ldr	r2, [r7, #0]
 800cfc8:	6812      	ldr	r2, [r2, #0]
 800cfca:	4313      	orrs	r3, r2
 800cfcc:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	f023 0202 	bic.w	r2, r3, #2
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	691b      	ldr	r3, [r3, #16]
 800cfd8:	4313      	orrs	r3, r2
 800cfda:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800cfdc:	697b      	ldr	r3, [r7, #20]
 800cfde:	f023 0201 	bic.w	r2, r3, #1
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	685b      	ldr	r3, [r3, #4]
 800cfe6:	4313      	orrs	r3, r2
 800cfe8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	4a24      	ldr	r2, [pc, #144]	; (800d080 <OC1Config+0xf4>)
 800cfee:	4293      	cmp	r3, r2
 800cff0:	d013      	beq.n	800d01a <OC1Config+0x8e>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	4a23      	ldr	r2, [pc, #140]	; (800d084 <OC1Config+0xf8>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d00f      	beq.n	800d01a <OC1Config+0x8e>
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	4a22      	ldr	r2, [pc, #136]	; (800d088 <OC1Config+0xfc>)
 800cffe:	4293      	cmp	r3, r2
 800d000:	d00b      	beq.n	800d01a <OC1Config+0x8e>
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	4a21      	ldr	r2, [pc, #132]	; (800d08c <OC1Config+0x100>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d007      	beq.n	800d01a <OC1Config+0x8e>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	4a20      	ldr	r2, [pc, #128]	; (800d090 <OC1Config+0x104>)
 800d00e:	4293      	cmp	r3, r2
 800d010:	d003      	beq.n	800d01a <OC1Config+0x8e>
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	4a1f      	ldr	r2, [pc, #124]	; (800d094 <OC1Config+0x108>)
 800d016:	4293      	cmp	r3, r2
 800d018:	d11e      	bne.n	800d058 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800d01a:	697b      	ldr	r3, [r7, #20]
 800d01c:	f023 0208 	bic.w	r2, r3, #8
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	695b      	ldr	r3, [r3, #20]
 800d024:	009b      	lsls	r3, r3, #2
 800d026:	4313      	orrs	r3, r2
 800d028:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800d02a:	697b      	ldr	r3, [r7, #20]
 800d02c:	f023 0204 	bic.w	r2, r3, #4
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	689b      	ldr	r3, [r3, #8]
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	4313      	orrs	r3, r2
 800d038:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d040:	683b      	ldr	r3, [r7, #0]
 800d042:	699b      	ldr	r3, [r3, #24]
 800d044:	4313      	orrs	r3, r2
 800d046:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	69db      	ldr	r3, [r3, #28]
 800d052:	005b      	lsls	r3, r3, #1
 800d054:	4313      	orrs	r3, r2
 800d056:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	693a      	ldr	r2, [r7, #16]
 800d05c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	68fa      	ldr	r2, [r7, #12]
 800d062:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	68db      	ldr	r3, [r3, #12]
 800d068:	4619      	mov	r1, r3
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f7ff fda5 	bl	800cbba <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	697a      	ldr	r2, [r7, #20]
 800d074:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d076:	2300      	movs	r3, #0
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3718      	adds	r7, #24
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}
 800d080:	40012c00 	.word	0x40012c00
 800d084:	40013400 	.word	0x40013400
 800d088:	40014000 	.word	0x40014000
 800d08c:	40014400 	.word	0x40014400
 800d090:	40014800 	.word	0x40014800
 800d094:	40015000 	.word	0x40015000

0800d098 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b086      	sub	sp, #24
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	6a1b      	ldr	r3, [r3, #32]
 800d0a6:	f023 0210 	bic.w	r2, r3, #16
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6a1b      	ldr	r3, [r3, #32]
 800d0b2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	685b      	ldr	r3, [r3, #4]
 800d0b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	699b      	ldr	r3, [r3, #24]
 800d0be:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d0ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d0d2:	683a      	ldr	r2, [r7, #0]
 800d0d4:	6812      	ldr	r2, [r2, #0]
 800d0d6:	0212      	lsls	r2, r2, #8
 800d0d8:	4313      	orrs	r3, r2
 800d0da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	f023 0220 	bic.w	r2, r3, #32
 800d0e2:	683b      	ldr	r3, [r7, #0]
 800d0e4:	691b      	ldr	r3, [r3, #16]
 800d0e6:	011b      	lsls	r3, r3, #4
 800d0e8:	4313      	orrs	r3, r2
 800d0ea:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	f023 0210 	bic.w	r2, r3, #16
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	685b      	ldr	r3, [r3, #4]
 800d0f6:	011b      	lsls	r3, r3, #4
 800d0f8:	4313      	orrs	r3, r2
 800d0fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	4a25      	ldr	r2, [pc, #148]	; (800d194 <OC2Config+0xfc>)
 800d100:	4293      	cmp	r3, r2
 800d102:	d013      	beq.n	800d12c <OC2Config+0x94>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	4a24      	ldr	r2, [pc, #144]	; (800d198 <OC2Config+0x100>)
 800d108:	4293      	cmp	r3, r2
 800d10a:	d00f      	beq.n	800d12c <OC2Config+0x94>
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	4a23      	ldr	r2, [pc, #140]	; (800d19c <OC2Config+0x104>)
 800d110:	4293      	cmp	r3, r2
 800d112:	d00b      	beq.n	800d12c <OC2Config+0x94>
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	4a22      	ldr	r2, [pc, #136]	; (800d1a0 <OC2Config+0x108>)
 800d118:	4293      	cmp	r3, r2
 800d11a:	d007      	beq.n	800d12c <OC2Config+0x94>
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	4a21      	ldr	r2, [pc, #132]	; (800d1a4 <OC2Config+0x10c>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d003      	beq.n	800d12c <OC2Config+0x94>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	4a20      	ldr	r2, [pc, #128]	; (800d1a8 <OC2Config+0x110>)
 800d128:	4293      	cmp	r3, r2
 800d12a:	d11f      	bne.n	800d16c <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800d12c:	697b      	ldr	r3, [r7, #20]
 800d12e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	695b      	ldr	r3, [r3, #20]
 800d136:	019b      	lsls	r3, r3, #6
 800d138:	4313      	orrs	r3, r2
 800d13a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800d13c:	697b      	ldr	r3, [r7, #20]
 800d13e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800d142:	683b      	ldr	r3, [r7, #0]
 800d144:	689b      	ldr	r3, [r3, #8]
 800d146:	019b      	lsls	r3, r3, #6
 800d148:	4313      	orrs	r3, r2
 800d14a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	699b      	ldr	r3, [r3, #24]
 800d156:	009b      	lsls	r3, r3, #2
 800d158:	4313      	orrs	r3, r2
 800d15a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	69db      	ldr	r3, [r3, #28]
 800d166:	00db      	lsls	r3, r3, #3
 800d168:	4313      	orrs	r3, r2
 800d16a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	693a      	ldr	r2, [r7, #16]
 800d170:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	68fa      	ldr	r2, [r7, #12]
 800d176:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	68db      	ldr	r3, [r3, #12]
 800d17c:	4619      	mov	r1, r3
 800d17e:	6878      	ldr	r0, [r7, #4]
 800d180:	f7ff fd29 	bl	800cbd6 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d18a:	2300      	movs	r3, #0
}
 800d18c:	4618      	mov	r0, r3
 800d18e:	3718      	adds	r7, #24
 800d190:	46bd      	mov	sp, r7
 800d192:	bd80      	pop	{r7, pc}
 800d194:	40012c00 	.word	0x40012c00
 800d198:	40013400 	.word	0x40013400
 800d19c:	40014000 	.word	0x40014000
 800d1a0:	40014400 	.word	0x40014400
 800d1a4:	40014800 	.word	0x40014800
 800d1a8:	40015000 	.word	0x40015000

0800d1ac <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b086      	sub	sp, #24
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6a1b      	ldr	r3, [r3, #32]
 800d1ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	6a1b      	ldr	r3, [r3, #32]
 800d1c6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	685b      	ldr	r3, [r3, #4]
 800d1cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	69db      	ldr	r3, [r3, #28]
 800d1d2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	f023 0303 	bic.w	r3, r3, #3
 800d1da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d1e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d1e6:	683a      	ldr	r2, [r7, #0]
 800d1e8:	6812      	ldr	r2, [r2, #0]
 800d1ea:	4313      	orrs	r3, r2
 800d1ec:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	691b      	ldr	r3, [r3, #16]
 800d1f8:	021b      	lsls	r3, r3, #8
 800d1fa:	4313      	orrs	r3, r2
 800d1fc:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d204:	683b      	ldr	r3, [r7, #0]
 800d206:	685b      	ldr	r3, [r3, #4]
 800d208:	021b      	lsls	r3, r3, #8
 800d20a:	4313      	orrs	r3, r2
 800d20c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	4a25      	ldr	r2, [pc, #148]	; (800d2a8 <OC3Config+0xfc>)
 800d212:	4293      	cmp	r3, r2
 800d214:	d013      	beq.n	800d23e <OC3Config+0x92>
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	4a24      	ldr	r2, [pc, #144]	; (800d2ac <OC3Config+0x100>)
 800d21a:	4293      	cmp	r3, r2
 800d21c:	d00f      	beq.n	800d23e <OC3Config+0x92>
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	4a23      	ldr	r2, [pc, #140]	; (800d2b0 <OC3Config+0x104>)
 800d222:	4293      	cmp	r3, r2
 800d224:	d00b      	beq.n	800d23e <OC3Config+0x92>
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	4a22      	ldr	r2, [pc, #136]	; (800d2b4 <OC3Config+0x108>)
 800d22a:	4293      	cmp	r3, r2
 800d22c:	d007      	beq.n	800d23e <OC3Config+0x92>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4a21      	ldr	r2, [pc, #132]	; (800d2b8 <OC3Config+0x10c>)
 800d232:	4293      	cmp	r3, r2
 800d234:	d003      	beq.n	800d23e <OC3Config+0x92>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	4a20      	ldr	r2, [pc, #128]	; (800d2bc <OC3Config+0x110>)
 800d23a:	4293      	cmp	r3, r2
 800d23c:	d11f      	bne.n	800d27e <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	695b      	ldr	r3, [r3, #20]
 800d248:	029b      	lsls	r3, r3, #10
 800d24a:	4313      	orrs	r3, r2
 800d24c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d254:	683b      	ldr	r3, [r7, #0]
 800d256:	689b      	ldr	r3, [r3, #8]
 800d258:	029b      	lsls	r3, r3, #10
 800d25a:	4313      	orrs	r3, r2
 800d25c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800d25e:	693b      	ldr	r3, [r7, #16]
 800d260:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	699b      	ldr	r3, [r3, #24]
 800d268:	011b      	lsls	r3, r3, #4
 800d26a:	4313      	orrs	r3, r2
 800d26c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	69db      	ldr	r3, [r3, #28]
 800d278:	015b      	lsls	r3, r3, #5
 800d27a:	4313      	orrs	r3, r2
 800d27c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	693a      	ldr	r2, [r7, #16]
 800d282:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	68fa      	ldr	r2, [r7, #12]
 800d288:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800d28a:	683b      	ldr	r3, [r7, #0]
 800d28c:	68db      	ldr	r3, [r3, #12]
 800d28e:	4619      	mov	r1, r3
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f7ff fcae 	bl	800cbf2 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	697a      	ldr	r2, [r7, #20]
 800d29a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d29c:	2300      	movs	r3, #0
}
 800d29e:	4618      	mov	r0, r3
 800d2a0:	3718      	adds	r7, #24
 800d2a2:	46bd      	mov	sp, r7
 800d2a4:	bd80      	pop	{r7, pc}
 800d2a6:	bf00      	nop
 800d2a8:	40012c00 	.word	0x40012c00
 800d2ac:	40013400 	.word	0x40013400
 800d2b0:	40014000 	.word	0x40014000
 800d2b4:	40014400 	.word	0x40014400
 800d2b8:	40014800 	.word	0x40014800
 800d2bc:	40015000 	.word	0x40015000

0800d2c0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	6a1b      	ldr	r3, [r3, #32]
 800d2ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	6a1b      	ldr	r3, [r3, #32]
 800d2da:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	69db      	ldr	r3, [r3, #28]
 800d2e6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d2ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d2f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d2fa:	683a      	ldr	r2, [r7, #0]
 800d2fc:	6812      	ldr	r2, [r2, #0]
 800d2fe:	0212      	lsls	r2, r2, #8
 800d300:	4313      	orrs	r3, r2
 800d302:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	691b      	ldr	r3, [r3, #16]
 800d30e:	031b      	lsls	r3, r3, #12
 800d310:	4313      	orrs	r3, r2
 800d312:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800d314:	697b      	ldr	r3, [r7, #20]
 800d316:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	685b      	ldr	r3, [r3, #4]
 800d31e:	031b      	lsls	r3, r3, #12
 800d320:	4313      	orrs	r3, r2
 800d322:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	4a25      	ldr	r2, [pc, #148]	; (800d3bc <OC4Config+0xfc>)
 800d328:	4293      	cmp	r3, r2
 800d32a:	d013      	beq.n	800d354 <OC4Config+0x94>
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	4a24      	ldr	r2, [pc, #144]	; (800d3c0 <OC4Config+0x100>)
 800d330:	4293      	cmp	r3, r2
 800d332:	d00f      	beq.n	800d354 <OC4Config+0x94>
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	4a23      	ldr	r2, [pc, #140]	; (800d3c4 <OC4Config+0x104>)
 800d338:	4293      	cmp	r3, r2
 800d33a:	d00b      	beq.n	800d354 <OC4Config+0x94>
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	4a22      	ldr	r2, [pc, #136]	; (800d3c8 <OC4Config+0x108>)
 800d340:	4293      	cmp	r3, r2
 800d342:	d007      	beq.n	800d354 <OC4Config+0x94>
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	4a21      	ldr	r2, [pc, #132]	; (800d3cc <OC4Config+0x10c>)
 800d348:	4293      	cmp	r3, r2
 800d34a:	d003      	beq.n	800d354 <OC4Config+0x94>
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	4a20      	ldr	r2, [pc, #128]	; (800d3d0 <OC4Config+0x110>)
 800d350:	4293      	cmp	r3, r2
 800d352:	d11f      	bne.n	800d394 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 800d354:	697b      	ldr	r3, [r7, #20]
 800d356:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	695b      	ldr	r3, [r3, #20]
 800d35e:	039b      	lsls	r3, r3, #14
 800d360:	4313      	orrs	r3, r2
 800d362:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	689b      	ldr	r3, [r3, #8]
 800d36e:	039b      	lsls	r3, r3, #14
 800d370:	4313      	orrs	r3, r2
 800d372:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	699b      	ldr	r3, [r3, #24]
 800d37e:	019b      	lsls	r3, r3, #6
 800d380:	4313      	orrs	r3, r2
 800d382:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	69db      	ldr	r3, [r3, #28]
 800d38e:	01db      	lsls	r3, r3, #7
 800d390:	4313      	orrs	r3, r2
 800d392:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	693a      	ldr	r2, [r7, #16]
 800d398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	68fa      	ldr	r2, [r7, #12]
 800d39e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800d3a0:	683b      	ldr	r3, [r7, #0]
 800d3a2:	68db      	ldr	r3, [r3, #12]
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f7ff fc31 	bl	800cc0e <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	697a      	ldr	r2, [r7, #20]
 800d3b0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d3b2:	2300      	movs	r3, #0
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	3718      	adds	r7, #24
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}
 800d3bc:	40012c00 	.word	0x40012c00
 800d3c0:	40013400 	.word	0x40013400
 800d3c4:	40014000 	.word	0x40014000
 800d3c8:	40014400 	.word	0x40014400
 800d3cc:	40014800 	.word	0x40014800
 800d3d0:	40015000 	.word	0x40015000

0800d3d4 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b084      	sub	sp, #16
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
 800d3dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6a1b      	ldr	r3, [r3, #32]
 800d3e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6a1b      	ldr	r3, [r3, #32]
 800d3ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d3f4:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800d3f6:	68bb      	ldr	r3, [r7, #8]
 800d3f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d3fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d400:	683a      	ldr	r2, [r7, #0]
 800d402:	6812      	ldr	r2, [r2, #0]
 800d404:	4313      	orrs	r3, r2
 800d406:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	691b      	ldr	r3, [r3, #16]
 800d412:	041b      	lsls	r3, r3, #16
 800d414:	4313      	orrs	r3, r2
 800d416:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	685b      	ldr	r3, [r3, #4]
 800d422:	041b      	lsls	r3, r3, #16
 800d424:	4313      	orrs	r3, r2
 800d426:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	4a19      	ldr	r2, [pc, #100]	; (800d490 <OC5Config+0xbc>)
 800d42c:	4293      	cmp	r3, r2
 800d42e:	d013      	beq.n	800d458 <OC5Config+0x84>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	4a18      	ldr	r2, [pc, #96]	; (800d494 <OC5Config+0xc0>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d00f      	beq.n	800d458 <OC5Config+0x84>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	4a17      	ldr	r2, [pc, #92]	; (800d498 <OC5Config+0xc4>)
 800d43c:	4293      	cmp	r3, r2
 800d43e:	d00b      	beq.n	800d458 <OC5Config+0x84>
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	4a16      	ldr	r2, [pc, #88]	; (800d49c <OC5Config+0xc8>)
 800d444:	4293      	cmp	r3, r2
 800d446:	d007      	beq.n	800d458 <OC5Config+0x84>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	4a15      	ldr	r2, [pc, #84]	; (800d4a0 <OC5Config+0xcc>)
 800d44c:	4293      	cmp	r3, r2
 800d44e:	d003      	beq.n	800d458 <OC5Config+0x84>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	4a14      	ldr	r2, [pc, #80]	; (800d4a4 <OC5Config+0xd0>)
 800d454:	4293      	cmp	r3, r2
 800d456:	d109      	bne.n	800d46c <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	685b      	ldr	r3, [r3, #4]
 800d45c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	699b      	ldr	r3, [r3, #24]
 800d464:	021b      	lsls	r3, r3, #8
 800d466:	431a      	orrs	r2, r3
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	68ba      	ldr	r2, [r7, #8]
 800d470:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	68db      	ldr	r3, [r3, #12]
 800d476:	4619      	mov	r1, r3
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f7ff fbd6 	bl	800cc2a <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	68fa      	ldr	r2, [r7, #12]
 800d482:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d484:	2300      	movs	r3, #0
}
 800d486:	4618      	mov	r0, r3
 800d488:	3710      	adds	r7, #16
 800d48a:	46bd      	mov	sp, r7
 800d48c:	bd80      	pop	{r7, pc}
 800d48e:	bf00      	nop
 800d490:	40012c00 	.word	0x40012c00
 800d494:	40013400 	.word	0x40013400
 800d498:	40014000 	.word	0x40014000
 800d49c:	40014400 	.word	0x40014400
 800d4a0:	40014800 	.word	0x40014800
 800d4a4:	40015000 	.word	0x40015000

0800d4a8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b084      	sub	sp, #16
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
 800d4b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	6a1b      	ldr	r3, [r3, #32]
 800d4b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6a1b      	ldr	r3, [r3, #32]
 800d4c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4c8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d4d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d4d4:	683a      	ldr	r2, [r7, #0]
 800d4d6:	6812      	ldr	r2, [r2, #0]
 800d4d8:	0212      	lsls	r2, r2, #8
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	691b      	ldr	r3, [r3, #16]
 800d4e8:	051b      	lsls	r3, r3, #20
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d4f4:	683b      	ldr	r3, [r7, #0]
 800d4f6:	685b      	ldr	r3, [r3, #4]
 800d4f8:	051b      	lsls	r3, r3, #20
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	4a18      	ldr	r2, [pc, #96]	; (800d564 <OC6Config+0xbc>)
 800d502:	4293      	cmp	r3, r2
 800d504:	d013      	beq.n	800d52e <OC6Config+0x86>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	4a17      	ldr	r2, [pc, #92]	; (800d568 <OC6Config+0xc0>)
 800d50a:	4293      	cmp	r3, r2
 800d50c:	d00f      	beq.n	800d52e <OC6Config+0x86>
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	4a16      	ldr	r2, [pc, #88]	; (800d56c <OC6Config+0xc4>)
 800d512:	4293      	cmp	r3, r2
 800d514:	d00b      	beq.n	800d52e <OC6Config+0x86>
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	4a15      	ldr	r2, [pc, #84]	; (800d570 <OC6Config+0xc8>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d007      	beq.n	800d52e <OC6Config+0x86>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	4a14      	ldr	r2, [pc, #80]	; (800d574 <OC6Config+0xcc>)
 800d522:	4293      	cmp	r3, r2
 800d524:	d003      	beq.n	800d52e <OC6Config+0x86>
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	4a13      	ldr	r2, [pc, #76]	; (800d578 <OC6Config+0xd0>)
 800d52a:	4293      	cmp	r3, r2
 800d52c:	d109      	bne.n	800d542 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	685b      	ldr	r3, [r3, #4]
 800d532:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	699b      	ldr	r3, [r3, #24]
 800d53a:	029b      	lsls	r3, r3, #10
 800d53c:	431a      	orrs	r2, r3
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	68ba      	ldr	r2, [r7, #8]
 800d546:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	68db      	ldr	r3, [r3, #12]
 800d54c:	4619      	mov	r1, r3
 800d54e:	6878      	ldr	r0, [r7, #4]
 800d550:	f7ff fb7b 	bl	800cc4a <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	68fa      	ldr	r2, [r7, #12]
 800d558:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800d55a:	2300      	movs	r3, #0
}
 800d55c:	4618      	mov	r0, r3
 800d55e:	3710      	adds	r7, #16
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}
 800d564:	40012c00 	.word	0x40012c00
 800d568:	40013400 	.word	0x40013400
 800d56c:	40014000 	.word	0x40014000
 800d570:	40014400 	.word	0x40014400
 800d574:	40014800 	.word	0x40014800
 800d578:	40015000 	.word	0x40015000

0800d57c <LL_USART_IsEnabled>:
{
 800d57c:	b480      	push	{r7}
 800d57e:	b083      	sub	sp, #12
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f003 0301 	and.w	r3, r3, #1
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d101      	bne.n	800d594 <LL_USART_IsEnabled+0x18>
 800d590:	2301      	movs	r3, #1
 800d592:	e000      	b.n	800d596 <LL_USART_IsEnabled+0x1a>
 800d594:	2300      	movs	r3, #0
}
 800d596:	4618      	mov	r0, r3
 800d598:	370c      	adds	r7, #12
 800d59a:	46bd      	mov	sp, r7
 800d59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a0:	4770      	bx	lr

0800d5a2 <LL_USART_SetPrescaler>:
{
 800d5a2:	b480      	push	{r7}
 800d5a4:	b083      	sub	sp, #12
 800d5a6:	af00      	add	r7, sp, #0
 800d5a8:	6078      	str	r0, [r7, #4]
 800d5aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5b0:	f023 030f 	bic.w	r3, r3, #15
 800d5b4:	683a      	ldr	r2, [r7, #0]
 800d5b6:	b292      	uxth	r2, r2
 800d5b8:	431a      	orrs	r2, r3
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800d5be:	bf00      	nop
 800d5c0:	370c      	adds	r7, #12
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c8:	4770      	bx	lr

0800d5ca <LL_USART_SetStopBitsLength>:
{
 800d5ca:	b480      	push	{r7}
 800d5cc:	b083      	sub	sp, #12
 800d5ce:	af00      	add	r7, sp, #0
 800d5d0:	6078      	str	r0, [r7, #4]
 800d5d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	685b      	ldr	r3, [r3, #4]
 800d5d8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	431a      	orrs	r2, r3
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	605a      	str	r2, [r3, #4]
}
 800d5e4:	bf00      	nop
 800d5e6:	370c      	adds	r7, #12
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ee:	4770      	bx	lr

0800d5f0 <LL_USART_SetHWFlowCtrl>:
{
 800d5f0:	b480      	push	{r7}
 800d5f2:	b083      	sub	sp, #12
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
 800d5f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	689b      	ldr	r3, [r3, #8]
 800d5fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	431a      	orrs	r2, r3
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	609a      	str	r2, [r3, #8]
}
 800d60a:	bf00      	nop
 800d60c:	370c      	adds	r7, #12
 800d60e:	46bd      	mov	sp, r7
 800d610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d614:	4770      	bx	lr
	...

0800d618 <LL_USART_SetBaudRate>:
{
 800d618:	b480      	push	{r7}
 800d61a:	b087      	sub	sp, #28
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	60f8      	str	r0, [r7, #12]
 800d620:	60b9      	str	r1, [r7, #8]
 800d622:	607a      	str	r2, [r7, #4]
 800d624:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2b0b      	cmp	r3, #11
 800d62a:	d83c      	bhi.n	800d6a6 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 800d62c:	6a3b      	ldr	r3, [r7, #32]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d039      	beq.n	800d6a6 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800d632:	683b      	ldr	r3, [r7, #0]
 800d634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d638:	d122      	bne.n	800d680 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	b2db      	uxtb	r3, r3
 800d63e:	461a      	mov	r2, r3
 800d640:	4b1c      	ldr	r3, [pc, #112]	; (800d6b4 <LL_USART_SetBaudRate+0x9c>)
 800d642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d646:	68ba      	ldr	r2, [r7, #8]
 800d648:	fbb2 f3f3 	udiv	r3, r2, r3
 800d64c:	005a      	lsls	r2, r3, #1
 800d64e:	6a3b      	ldr	r3, [r7, #32]
 800d650:	085b      	lsrs	r3, r3, #1
 800d652:	441a      	add	r2, r3
 800d654:	6a3b      	ldr	r3, [r7, #32]
 800d656:	fbb2 f3f3 	udiv	r3, r2, r3
 800d65a:	b29b      	uxth	r3, r3
 800d65c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800d65e:	697a      	ldr	r2, [r7, #20]
 800d660:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800d664:	4013      	ands	r3, r2
 800d666:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d668:	697b      	ldr	r3, [r7, #20]
 800d66a:	085b      	lsrs	r3, r3, #1
 800d66c:	b29b      	uxth	r3, r3
 800d66e:	f003 0307 	and.w	r3, r3, #7
 800d672:	693a      	ldr	r2, [r7, #16]
 800d674:	4313      	orrs	r3, r2
 800d676:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	693a      	ldr	r2, [r7, #16]
 800d67c:	60da      	str	r2, [r3, #12]
}
 800d67e:	e012      	b.n	800d6a6 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	b2db      	uxtb	r3, r3
 800d684:	461a      	mov	r2, r3
 800d686:	4b0b      	ldr	r3, [pc, #44]	; (800d6b4 <LL_USART_SetBaudRate+0x9c>)
 800d688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d68c:	68ba      	ldr	r2, [r7, #8]
 800d68e:	fbb2 f2f3 	udiv	r2, r2, r3
 800d692:	6a3b      	ldr	r3, [r7, #32]
 800d694:	085b      	lsrs	r3, r3, #1
 800d696:	441a      	add	r2, r3
 800d698:	6a3b      	ldr	r3, [r7, #32]
 800d69a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d69e:	b29b      	uxth	r3, r3
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	60da      	str	r2, [r3, #12]
}
 800d6a6:	bf00      	nop
 800d6a8:	371c      	adds	r7, #28
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b0:	4770      	bx	lr
 800d6b2:	bf00      	nop
 800d6b4:	08014d88 	.word	0x08014d88

0800d6b8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b086      	sub	sp, #24
 800d6bc:	af02      	add	r7, sp, #8
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f7ff ff56 	bl	800d57c <LL_USART_IsEnabled>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d165      	bne.n	800d7a2 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681a      	ldr	r2, [r3, #0]
 800d6da:	4b34      	ldr	r3, [pc, #208]	; (800d7ac <LL_USART_Init+0xf4>)
 800d6dc:	4013      	ands	r3, r2
 800d6de:	683a      	ldr	r2, [r7, #0]
 800d6e0:	6891      	ldr	r1, [r2, #8]
 800d6e2:	683a      	ldr	r2, [r7, #0]
 800d6e4:	6912      	ldr	r2, [r2, #16]
 800d6e6:	4311      	orrs	r1, r2
 800d6e8:	683a      	ldr	r2, [r7, #0]
 800d6ea:	6952      	ldr	r2, [r2, #20]
 800d6ec:	4311      	orrs	r1, r2
 800d6ee:	683a      	ldr	r2, [r7, #0]
 800d6f0:	69d2      	ldr	r2, [r2, #28]
 800d6f2:	430a      	orrs	r2, r1
 800d6f4:	431a      	orrs	r2, r3
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	68db      	ldr	r3, [r3, #12]
 800d6fe:	4619      	mov	r1, r3
 800d700:	6878      	ldr	r0, [r7, #4]
 800d702:	f7ff ff62 	bl	800d5ca <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	699b      	ldr	r3, [r3, #24]
 800d70a:	4619      	mov	r1, r3
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f7ff ff6f 	bl	800d5f0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	4a26      	ldr	r2, [pc, #152]	; (800d7b0 <LL_USART_Init+0xf8>)
 800d716:	4293      	cmp	r3, r2
 800d718:	d104      	bne.n	800d724 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800d71a:	2003      	movs	r0, #3
 800d71c:	f7fe ffd6 	bl	800c6cc <LL_RCC_GetUSARTClockFreq>
 800d720:	60b8      	str	r0, [r7, #8]
 800d722:	e023      	b.n	800d76c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	4a23      	ldr	r2, [pc, #140]	; (800d7b4 <LL_USART_Init+0xfc>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d104      	bne.n	800d736 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800d72c:	200c      	movs	r0, #12
 800d72e:	f7fe ffcd 	bl	800c6cc <LL_RCC_GetUSARTClockFreq>
 800d732:	60b8      	str	r0, [r7, #8]
 800d734:	e01a      	b.n	800d76c <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	4a1f      	ldr	r2, [pc, #124]	; (800d7b8 <LL_USART_Init+0x100>)
 800d73a:	4293      	cmp	r3, r2
 800d73c:	d104      	bne.n	800d748 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800d73e:	2030      	movs	r0, #48	; 0x30
 800d740:	f7fe ffc4 	bl	800c6cc <LL_RCC_GetUSARTClockFreq>
 800d744:	60b8      	str	r0, [r7, #8]
 800d746:	e011      	b.n	800d76c <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	4a1c      	ldr	r2, [pc, #112]	; (800d7bc <LL_USART_Init+0x104>)
 800d74c:	4293      	cmp	r3, r2
 800d74e:	d104      	bne.n	800d75a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800d750:	20c0      	movs	r0, #192	; 0xc0
 800d752:	f7ff f877 	bl	800c844 <LL_RCC_GetUARTClockFreq>
 800d756:	60b8      	str	r0, [r7, #8]
 800d758:	e008      	b.n	800d76c <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	4a18      	ldr	r2, [pc, #96]	; (800d7c0 <LL_USART_Init+0x108>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d104      	bne.n	800d76c <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800d762:	f44f 7040 	mov.w	r0, #768	; 0x300
 800d766:	f7ff f86d 	bl	800c844 <LL_RCC_GetUARTClockFreq>
 800d76a:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d011      	beq.n	800d796 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	685b      	ldr	r3, [r3, #4]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d00d      	beq.n	800d796 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 800d77a:	2300      	movs	r3, #0
 800d77c:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	681a      	ldr	r2, [r3, #0]
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	69d9      	ldr	r1, [r3, #28]
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	685b      	ldr	r3, [r3, #4]
 800d78a:	9300      	str	r3, [sp, #0]
 800d78c:	460b      	mov	r3, r1
 800d78e:	68b9      	ldr	r1, [r7, #8]
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f7ff ff41 	bl	800d618 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4619      	mov	r1, r3
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f7ff ff00 	bl	800d5a2 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800d7a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	3710      	adds	r7, #16
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	bd80      	pop	{r7, pc}
 800d7ac:	efff69f3 	.word	0xefff69f3
 800d7b0:	40013800 	.word	0x40013800
 800d7b4:	40004400 	.word	0x40004400
 800d7b8:	40004800 	.word	0x40004800
 800d7bc:	40004c00 	.word	0x40004c00
 800d7c0:	40005000 	.word	0x40005000

0800d7c4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b083      	sub	sp, #12
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7d6:	4a07      	ldr	r2, [pc, #28]	; (800d7f4 <LL_InitTick+0x30>)
 800d7d8:	3b01      	subs	r3, #1
 800d7da:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800d7dc:	4b05      	ldr	r3, [pc, #20]	; (800d7f4 <LL_InitTick+0x30>)
 800d7de:	2200      	movs	r2, #0
 800d7e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800d7e2:	4b04      	ldr	r3, [pc, #16]	; (800d7f4 <LL_InitTick+0x30>)
 800d7e4:	2205      	movs	r2, #5
 800d7e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 800d7e8:	bf00      	nop
 800d7ea:	370c      	adds	r7, #12
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr
 800d7f4:	e000e010 	.word	0xe000e010

0800d7f8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b082      	sub	sp, #8
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800d800:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800d804:	6878      	ldr	r0, [r7, #4]
 800d806:	f7ff ffdd 	bl	800d7c4 <LL_InitTick>
}
 800d80a:	bf00      	nop
 800d80c:	3708      	adds	r7, #8
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
	...

0800d814 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800d814:	b480      	push	{r7}
 800d816:	b085      	sub	sp, #20
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800d81c:	4b0f      	ldr	r3, [pc, #60]	; (800d85c <LL_mDelay+0x48>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800d822:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d82e:	d00c      	beq.n	800d84a <LL_mDelay+0x36>
  {
    tmpDelay++;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	3301      	adds	r3, #1
 800d834:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 800d836:	e008      	b.n	800d84a <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800d838:	4b08      	ldr	r3, [pc, #32]	; (800d85c <LL_mDelay+0x48>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d840:	2b00      	cmp	r3, #0
 800d842:	d002      	beq.n	800d84a <LL_mDelay+0x36>
    {
      tmpDelay--;
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	3b01      	subs	r3, #1
 800d848:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d1f3      	bne.n	800d838 <LL_mDelay+0x24>
    }
  }
}
 800d850:	bf00      	nop
 800d852:	3714      	adds	r7, #20
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr
 800d85c:	e000e010 	.word	0xe000e010

0800d860 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800d868:	4a04      	ldr	r2, [pc, #16]	; (800d87c <LL_SetSystemCoreClock+0x1c>)
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	6013      	str	r3, [r2, #0]
}
 800d86e:	bf00      	nop
 800d870:	370c      	adds	r7, #12
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr
 800d87a:	bf00      	nop
 800d87c:	20000004 	.word	0x20000004

0800d880 <__errno>:
 800d880:	4b01      	ldr	r3, [pc, #4]	; (800d888 <__errno+0x8>)
 800d882:	6818      	ldr	r0, [r3, #0]
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop
 800d888:	20000020 	.word	0x20000020

0800d88c <__libc_init_array>:
 800d88c:	b570      	push	{r4, r5, r6, lr}
 800d88e:	4e0d      	ldr	r6, [pc, #52]	; (800d8c4 <__libc_init_array+0x38>)
 800d890:	4c0d      	ldr	r4, [pc, #52]	; (800d8c8 <__libc_init_array+0x3c>)
 800d892:	1ba4      	subs	r4, r4, r6
 800d894:	10a4      	asrs	r4, r4, #2
 800d896:	2500      	movs	r5, #0
 800d898:	42a5      	cmp	r5, r4
 800d89a:	d109      	bne.n	800d8b0 <__libc_init_array+0x24>
 800d89c:	4e0b      	ldr	r6, [pc, #44]	; (800d8cc <__libc_init_array+0x40>)
 800d89e:	4c0c      	ldr	r4, [pc, #48]	; (800d8d0 <__libc_init_array+0x44>)
 800d8a0:	f005 fc7c 	bl	801319c <_init>
 800d8a4:	1ba4      	subs	r4, r4, r6
 800d8a6:	10a4      	asrs	r4, r4, #2
 800d8a8:	2500      	movs	r5, #0
 800d8aa:	42a5      	cmp	r5, r4
 800d8ac:	d105      	bne.n	800d8ba <__libc_init_array+0x2e>
 800d8ae:	bd70      	pop	{r4, r5, r6, pc}
 800d8b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d8b4:	4798      	blx	r3
 800d8b6:	3501      	adds	r5, #1
 800d8b8:	e7ee      	b.n	800d898 <__libc_init_array+0xc>
 800d8ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d8be:	4798      	blx	r3
 800d8c0:	3501      	adds	r5, #1
 800d8c2:	e7f2      	b.n	800d8aa <__libc_init_array+0x1e>
 800d8c4:	080152b8 	.word	0x080152b8
 800d8c8:	080152b8 	.word	0x080152b8
 800d8cc:	080152b8 	.word	0x080152b8
 800d8d0:	080152bc 	.word	0x080152bc

0800d8d4 <memcpy>:
 800d8d4:	b510      	push	{r4, lr}
 800d8d6:	1e43      	subs	r3, r0, #1
 800d8d8:	440a      	add	r2, r1
 800d8da:	4291      	cmp	r1, r2
 800d8dc:	d100      	bne.n	800d8e0 <memcpy+0xc>
 800d8de:	bd10      	pop	{r4, pc}
 800d8e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d8e8:	e7f7      	b.n	800d8da <memcpy+0x6>

0800d8ea <memset>:
 800d8ea:	4402      	add	r2, r0
 800d8ec:	4603      	mov	r3, r0
 800d8ee:	4293      	cmp	r3, r2
 800d8f0:	d100      	bne.n	800d8f4 <memset+0xa>
 800d8f2:	4770      	bx	lr
 800d8f4:	f803 1b01 	strb.w	r1, [r3], #1
 800d8f8:	e7f9      	b.n	800d8ee <memset+0x4>

0800d8fa <__cvt>:
 800d8fa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d8fe:	ec55 4b10 	vmov	r4, r5, d0
 800d902:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d904:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d908:	2d00      	cmp	r5, #0
 800d90a:	460e      	mov	r6, r1
 800d90c:	4691      	mov	r9, r2
 800d90e:	4619      	mov	r1, r3
 800d910:	bfb8      	it	lt
 800d912:	4622      	movlt	r2, r4
 800d914:	462b      	mov	r3, r5
 800d916:	f027 0720 	bic.w	r7, r7, #32
 800d91a:	bfbb      	ittet	lt
 800d91c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d920:	461d      	movlt	r5, r3
 800d922:	2300      	movge	r3, #0
 800d924:	232d      	movlt	r3, #45	; 0x2d
 800d926:	bfb8      	it	lt
 800d928:	4614      	movlt	r4, r2
 800d92a:	2f46      	cmp	r7, #70	; 0x46
 800d92c:	700b      	strb	r3, [r1, #0]
 800d92e:	d004      	beq.n	800d93a <__cvt+0x40>
 800d930:	2f45      	cmp	r7, #69	; 0x45
 800d932:	d100      	bne.n	800d936 <__cvt+0x3c>
 800d934:	3601      	adds	r6, #1
 800d936:	2102      	movs	r1, #2
 800d938:	e000      	b.n	800d93c <__cvt+0x42>
 800d93a:	2103      	movs	r1, #3
 800d93c:	ab03      	add	r3, sp, #12
 800d93e:	9301      	str	r3, [sp, #4]
 800d940:	ab02      	add	r3, sp, #8
 800d942:	9300      	str	r3, [sp, #0]
 800d944:	4632      	mov	r2, r6
 800d946:	4653      	mov	r3, sl
 800d948:	ec45 4b10 	vmov	d0, r4, r5
 800d94c:	f001 ff68 	bl	800f820 <_dtoa_r>
 800d950:	2f47      	cmp	r7, #71	; 0x47
 800d952:	4680      	mov	r8, r0
 800d954:	d102      	bne.n	800d95c <__cvt+0x62>
 800d956:	f019 0f01 	tst.w	r9, #1
 800d95a:	d026      	beq.n	800d9aa <__cvt+0xb0>
 800d95c:	2f46      	cmp	r7, #70	; 0x46
 800d95e:	eb08 0906 	add.w	r9, r8, r6
 800d962:	d111      	bne.n	800d988 <__cvt+0x8e>
 800d964:	f898 3000 	ldrb.w	r3, [r8]
 800d968:	2b30      	cmp	r3, #48	; 0x30
 800d96a:	d10a      	bne.n	800d982 <__cvt+0x88>
 800d96c:	2200      	movs	r2, #0
 800d96e:	2300      	movs	r3, #0
 800d970:	4620      	mov	r0, r4
 800d972:	4629      	mov	r1, r5
 800d974:	f7f3 f8d0 	bl	8000b18 <__aeabi_dcmpeq>
 800d978:	b918      	cbnz	r0, 800d982 <__cvt+0x88>
 800d97a:	f1c6 0601 	rsb	r6, r6, #1
 800d97e:	f8ca 6000 	str.w	r6, [sl]
 800d982:	f8da 3000 	ldr.w	r3, [sl]
 800d986:	4499      	add	r9, r3
 800d988:	2200      	movs	r2, #0
 800d98a:	2300      	movs	r3, #0
 800d98c:	4620      	mov	r0, r4
 800d98e:	4629      	mov	r1, r5
 800d990:	f7f3 f8c2 	bl	8000b18 <__aeabi_dcmpeq>
 800d994:	b938      	cbnz	r0, 800d9a6 <__cvt+0xac>
 800d996:	2230      	movs	r2, #48	; 0x30
 800d998:	9b03      	ldr	r3, [sp, #12]
 800d99a:	454b      	cmp	r3, r9
 800d99c:	d205      	bcs.n	800d9aa <__cvt+0xb0>
 800d99e:	1c59      	adds	r1, r3, #1
 800d9a0:	9103      	str	r1, [sp, #12]
 800d9a2:	701a      	strb	r2, [r3, #0]
 800d9a4:	e7f8      	b.n	800d998 <__cvt+0x9e>
 800d9a6:	f8cd 900c 	str.w	r9, [sp, #12]
 800d9aa:	9b03      	ldr	r3, [sp, #12]
 800d9ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d9ae:	eba3 0308 	sub.w	r3, r3, r8
 800d9b2:	4640      	mov	r0, r8
 800d9b4:	6013      	str	r3, [r2, #0]
 800d9b6:	b004      	add	sp, #16
 800d9b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d9bc <__exponent>:
 800d9bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9be:	2900      	cmp	r1, #0
 800d9c0:	4604      	mov	r4, r0
 800d9c2:	bfba      	itte	lt
 800d9c4:	4249      	neglt	r1, r1
 800d9c6:	232d      	movlt	r3, #45	; 0x2d
 800d9c8:	232b      	movge	r3, #43	; 0x2b
 800d9ca:	2909      	cmp	r1, #9
 800d9cc:	f804 2b02 	strb.w	r2, [r4], #2
 800d9d0:	7043      	strb	r3, [r0, #1]
 800d9d2:	dd20      	ble.n	800da16 <__exponent+0x5a>
 800d9d4:	f10d 0307 	add.w	r3, sp, #7
 800d9d8:	461f      	mov	r7, r3
 800d9da:	260a      	movs	r6, #10
 800d9dc:	fb91 f5f6 	sdiv	r5, r1, r6
 800d9e0:	fb06 1115 	mls	r1, r6, r5, r1
 800d9e4:	3130      	adds	r1, #48	; 0x30
 800d9e6:	2d09      	cmp	r5, #9
 800d9e8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d9ec:	f103 32ff 	add.w	r2, r3, #4294967295
 800d9f0:	4629      	mov	r1, r5
 800d9f2:	dc09      	bgt.n	800da08 <__exponent+0x4c>
 800d9f4:	3130      	adds	r1, #48	; 0x30
 800d9f6:	3b02      	subs	r3, #2
 800d9f8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d9fc:	42bb      	cmp	r3, r7
 800d9fe:	4622      	mov	r2, r4
 800da00:	d304      	bcc.n	800da0c <__exponent+0x50>
 800da02:	1a10      	subs	r0, r2, r0
 800da04:	b003      	add	sp, #12
 800da06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da08:	4613      	mov	r3, r2
 800da0a:	e7e7      	b.n	800d9dc <__exponent+0x20>
 800da0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da10:	f804 2b01 	strb.w	r2, [r4], #1
 800da14:	e7f2      	b.n	800d9fc <__exponent+0x40>
 800da16:	2330      	movs	r3, #48	; 0x30
 800da18:	4419      	add	r1, r3
 800da1a:	7083      	strb	r3, [r0, #2]
 800da1c:	1d02      	adds	r2, r0, #4
 800da1e:	70c1      	strb	r1, [r0, #3]
 800da20:	e7ef      	b.n	800da02 <__exponent+0x46>
	...

0800da24 <_printf_float>:
 800da24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da28:	b08d      	sub	sp, #52	; 0x34
 800da2a:	460c      	mov	r4, r1
 800da2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800da30:	4616      	mov	r6, r2
 800da32:	461f      	mov	r7, r3
 800da34:	4605      	mov	r5, r0
 800da36:	f003 f951 	bl	8010cdc <_localeconv_r>
 800da3a:	6803      	ldr	r3, [r0, #0]
 800da3c:	9304      	str	r3, [sp, #16]
 800da3e:	4618      	mov	r0, r3
 800da40:	f7f2 fbee 	bl	8000220 <strlen>
 800da44:	2300      	movs	r3, #0
 800da46:	930a      	str	r3, [sp, #40]	; 0x28
 800da48:	f8d8 3000 	ldr.w	r3, [r8]
 800da4c:	9005      	str	r0, [sp, #20]
 800da4e:	3307      	adds	r3, #7
 800da50:	f023 0307 	bic.w	r3, r3, #7
 800da54:	f103 0208 	add.w	r2, r3, #8
 800da58:	f894 a018 	ldrb.w	sl, [r4, #24]
 800da5c:	f8d4 b000 	ldr.w	fp, [r4]
 800da60:	f8c8 2000 	str.w	r2, [r8]
 800da64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da68:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800da6c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800da70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800da74:	9307      	str	r3, [sp, #28]
 800da76:	f8cd 8018 	str.w	r8, [sp, #24]
 800da7a:	f04f 32ff 	mov.w	r2, #4294967295
 800da7e:	4ba7      	ldr	r3, [pc, #668]	; (800dd1c <_printf_float+0x2f8>)
 800da80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da84:	f7f3 f87a 	bl	8000b7c <__aeabi_dcmpun>
 800da88:	bb70      	cbnz	r0, 800dae8 <_printf_float+0xc4>
 800da8a:	f04f 32ff 	mov.w	r2, #4294967295
 800da8e:	4ba3      	ldr	r3, [pc, #652]	; (800dd1c <_printf_float+0x2f8>)
 800da90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da94:	f7f3 f854 	bl	8000b40 <__aeabi_dcmple>
 800da98:	bb30      	cbnz	r0, 800dae8 <_printf_float+0xc4>
 800da9a:	2200      	movs	r2, #0
 800da9c:	2300      	movs	r3, #0
 800da9e:	4640      	mov	r0, r8
 800daa0:	4649      	mov	r1, r9
 800daa2:	f7f3 f843 	bl	8000b2c <__aeabi_dcmplt>
 800daa6:	b110      	cbz	r0, 800daae <_printf_float+0x8a>
 800daa8:	232d      	movs	r3, #45	; 0x2d
 800daaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800daae:	4a9c      	ldr	r2, [pc, #624]	; (800dd20 <_printf_float+0x2fc>)
 800dab0:	4b9c      	ldr	r3, [pc, #624]	; (800dd24 <_printf_float+0x300>)
 800dab2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800dab6:	bf8c      	ite	hi
 800dab8:	4690      	movhi	r8, r2
 800daba:	4698      	movls	r8, r3
 800dabc:	2303      	movs	r3, #3
 800dabe:	f02b 0204 	bic.w	r2, fp, #4
 800dac2:	6123      	str	r3, [r4, #16]
 800dac4:	6022      	str	r2, [r4, #0]
 800dac6:	f04f 0900 	mov.w	r9, #0
 800daca:	9700      	str	r7, [sp, #0]
 800dacc:	4633      	mov	r3, r6
 800dace:	aa0b      	add	r2, sp, #44	; 0x2c
 800dad0:	4621      	mov	r1, r4
 800dad2:	4628      	mov	r0, r5
 800dad4:	f000 f9e6 	bl	800dea4 <_printf_common>
 800dad8:	3001      	adds	r0, #1
 800dada:	f040 808d 	bne.w	800dbf8 <_printf_float+0x1d4>
 800dade:	f04f 30ff 	mov.w	r0, #4294967295
 800dae2:	b00d      	add	sp, #52	; 0x34
 800dae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dae8:	4642      	mov	r2, r8
 800daea:	464b      	mov	r3, r9
 800daec:	4640      	mov	r0, r8
 800daee:	4649      	mov	r1, r9
 800daf0:	f7f3 f844 	bl	8000b7c <__aeabi_dcmpun>
 800daf4:	b110      	cbz	r0, 800dafc <_printf_float+0xd8>
 800daf6:	4a8c      	ldr	r2, [pc, #560]	; (800dd28 <_printf_float+0x304>)
 800daf8:	4b8c      	ldr	r3, [pc, #560]	; (800dd2c <_printf_float+0x308>)
 800dafa:	e7da      	b.n	800dab2 <_printf_float+0x8e>
 800dafc:	6861      	ldr	r1, [r4, #4]
 800dafe:	1c4b      	adds	r3, r1, #1
 800db00:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800db04:	a80a      	add	r0, sp, #40	; 0x28
 800db06:	d13e      	bne.n	800db86 <_printf_float+0x162>
 800db08:	2306      	movs	r3, #6
 800db0a:	6063      	str	r3, [r4, #4]
 800db0c:	2300      	movs	r3, #0
 800db0e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800db12:	ab09      	add	r3, sp, #36	; 0x24
 800db14:	9300      	str	r3, [sp, #0]
 800db16:	ec49 8b10 	vmov	d0, r8, r9
 800db1a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800db1e:	6022      	str	r2, [r4, #0]
 800db20:	f8cd a004 	str.w	sl, [sp, #4]
 800db24:	6861      	ldr	r1, [r4, #4]
 800db26:	4628      	mov	r0, r5
 800db28:	f7ff fee7 	bl	800d8fa <__cvt>
 800db2c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800db30:	2b47      	cmp	r3, #71	; 0x47
 800db32:	4680      	mov	r8, r0
 800db34:	d109      	bne.n	800db4a <_printf_float+0x126>
 800db36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db38:	1cd8      	adds	r0, r3, #3
 800db3a:	db02      	blt.n	800db42 <_printf_float+0x11e>
 800db3c:	6862      	ldr	r2, [r4, #4]
 800db3e:	4293      	cmp	r3, r2
 800db40:	dd47      	ble.n	800dbd2 <_printf_float+0x1ae>
 800db42:	f1aa 0a02 	sub.w	sl, sl, #2
 800db46:	fa5f fa8a 	uxtb.w	sl, sl
 800db4a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800db4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800db50:	d824      	bhi.n	800db9c <_printf_float+0x178>
 800db52:	3901      	subs	r1, #1
 800db54:	4652      	mov	r2, sl
 800db56:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800db5a:	9109      	str	r1, [sp, #36]	; 0x24
 800db5c:	f7ff ff2e 	bl	800d9bc <__exponent>
 800db60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db62:	1813      	adds	r3, r2, r0
 800db64:	2a01      	cmp	r2, #1
 800db66:	4681      	mov	r9, r0
 800db68:	6123      	str	r3, [r4, #16]
 800db6a:	dc02      	bgt.n	800db72 <_printf_float+0x14e>
 800db6c:	6822      	ldr	r2, [r4, #0]
 800db6e:	07d1      	lsls	r1, r2, #31
 800db70:	d501      	bpl.n	800db76 <_printf_float+0x152>
 800db72:	3301      	adds	r3, #1
 800db74:	6123      	str	r3, [r4, #16]
 800db76:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d0a5      	beq.n	800daca <_printf_float+0xa6>
 800db7e:	232d      	movs	r3, #45	; 0x2d
 800db80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db84:	e7a1      	b.n	800daca <_printf_float+0xa6>
 800db86:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800db8a:	f000 8177 	beq.w	800de7c <_printf_float+0x458>
 800db8e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800db92:	d1bb      	bne.n	800db0c <_printf_float+0xe8>
 800db94:	2900      	cmp	r1, #0
 800db96:	d1b9      	bne.n	800db0c <_printf_float+0xe8>
 800db98:	2301      	movs	r3, #1
 800db9a:	e7b6      	b.n	800db0a <_printf_float+0xe6>
 800db9c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800dba0:	d119      	bne.n	800dbd6 <_printf_float+0x1b2>
 800dba2:	2900      	cmp	r1, #0
 800dba4:	6863      	ldr	r3, [r4, #4]
 800dba6:	dd0c      	ble.n	800dbc2 <_printf_float+0x19e>
 800dba8:	6121      	str	r1, [r4, #16]
 800dbaa:	b913      	cbnz	r3, 800dbb2 <_printf_float+0x18e>
 800dbac:	6822      	ldr	r2, [r4, #0]
 800dbae:	07d2      	lsls	r2, r2, #31
 800dbb0:	d502      	bpl.n	800dbb8 <_printf_float+0x194>
 800dbb2:	3301      	adds	r3, #1
 800dbb4:	440b      	add	r3, r1
 800dbb6:	6123      	str	r3, [r4, #16]
 800dbb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbba:	65a3      	str	r3, [r4, #88]	; 0x58
 800dbbc:	f04f 0900 	mov.w	r9, #0
 800dbc0:	e7d9      	b.n	800db76 <_printf_float+0x152>
 800dbc2:	b913      	cbnz	r3, 800dbca <_printf_float+0x1a6>
 800dbc4:	6822      	ldr	r2, [r4, #0]
 800dbc6:	07d0      	lsls	r0, r2, #31
 800dbc8:	d501      	bpl.n	800dbce <_printf_float+0x1aa>
 800dbca:	3302      	adds	r3, #2
 800dbcc:	e7f3      	b.n	800dbb6 <_printf_float+0x192>
 800dbce:	2301      	movs	r3, #1
 800dbd0:	e7f1      	b.n	800dbb6 <_printf_float+0x192>
 800dbd2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800dbd6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	db05      	blt.n	800dbea <_printf_float+0x1c6>
 800dbde:	6822      	ldr	r2, [r4, #0]
 800dbe0:	6123      	str	r3, [r4, #16]
 800dbe2:	07d1      	lsls	r1, r2, #31
 800dbe4:	d5e8      	bpl.n	800dbb8 <_printf_float+0x194>
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	e7e5      	b.n	800dbb6 <_printf_float+0x192>
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	bfd4      	ite	le
 800dbee:	f1c3 0302 	rsble	r3, r3, #2
 800dbf2:	2301      	movgt	r3, #1
 800dbf4:	4413      	add	r3, r2
 800dbf6:	e7de      	b.n	800dbb6 <_printf_float+0x192>
 800dbf8:	6823      	ldr	r3, [r4, #0]
 800dbfa:	055a      	lsls	r2, r3, #21
 800dbfc:	d407      	bmi.n	800dc0e <_printf_float+0x1ea>
 800dbfe:	6923      	ldr	r3, [r4, #16]
 800dc00:	4642      	mov	r2, r8
 800dc02:	4631      	mov	r1, r6
 800dc04:	4628      	mov	r0, r5
 800dc06:	47b8      	blx	r7
 800dc08:	3001      	adds	r0, #1
 800dc0a:	d12b      	bne.n	800dc64 <_printf_float+0x240>
 800dc0c:	e767      	b.n	800dade <_printf_float+0xba>
 800dc0e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800dc12:	f240 80dc 	bls.w	800ddce <_printf_float+0x3aa>
 800dc16:	2200      	movs	r2, #0
 800dc18:	2300      	movs	r3, #0
 800dc1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dc1e:	f7f2 ff7b 	bl	8000b18 <__aeabi_dcmpeq>
 800dc22:	2800      	cmp	r0, #0
 800dc24:	d033      	beq.n	800dc8e <_printf_float+0x26a>
 800dc26:	2301      	movs	r3, #1
 800dc28:	4a41      	ldr	r2, [pc, #260]	; (800dd30 <_printf_float+0x30c>)
 800dc2a:	4631      	mov	r1, r6
 800dc2c:	4628      	mov	r0, r5
 800dc2e:	47b8      	blx	r7
 800dc30:	3001      	adds	r0, #1
 800dc32:	f43f af54 	beq.w	800dade <_printf_float+0xba>
 800dc36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc3a:	429a      	cmp	r2, r3
 800dc3c:	db02      	blt.n	800dc44 <_printf_float+0x220>
 800dc3e:	6823      	ldr	r3, [r4, #0]
 800dc40:	07d8      	lsls	r0, r3, #31
 800dc42:	d50f      	bpl.n	800dc64 <_printf_float+0x240>
 800dc44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc48:	4631      	mov	r1, r6
 800dc4a:	4628      	mov	r0, r5
 800dc4c:	47b8      	blx	r7
 800dc4e:	3001      	adds	r0, #1
 800dc50:	f43f af45 	beq.w	800dade <_printf_float+0xba>
 800dc54:	f04f 0800 	mov.w	r8, #0
 800dc58:	f104 091a 	add.w	r9, r4, #26
 800dc5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc5e:	3b01      	subs	r3, #1
 800dc60:	4543      	cmp	r3, r8
 800dc62:	dc09      	bgt.n	800dc78 <_printf_float+0x254>
 800dc64:	6823      	ldr	r3, [r4, #0]
 800dc66:	079b      	lsls	r3, r3, #30
 800dc68:	f100 8103 	bmi.w	800de72 <_printf_float+0x44e>
 800dc6c:	68e0      	ldr	r0, [r4, #12]
 800dc6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc70:	4298      	cmp	r0, r3
 800dc72:	bfb8      	it	lt
 800dc74:	4618      	movlt	r0, r3
 800dc76:	e734      	b.n	800dae2 <_printf_float+0xbe>
 800dc78:	2301      	movs	r3, #1
 800dc7a:	464a      	mov	r2, r9
 800dc7c:	4631      	mov	r1, r6
 800dc7e:	4628      	mov	r0, r5
 800dc80:	47b8      	blx	r7
 800dc82:	3001      	adds	r0, #1
 800dc84:	f43f af2b 	beq.w	800dade <_printf_float+0xba>
 800dc88:	f108 0801 	add.w	r8, r8, #1
 800dc8c:	e7e6      	b.n	800dc5c <_printf_float+0x238>
 800dc8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	dc2b      	bgt.n	800dcec <_printf_float+0x2c8>
 800dc94:	2301      	movs	r3, #1
 800dc96:	4a26      	ldr	r2, [pc, #152]	; (800dd30 <_printf_float+0x30c>)
 800dc98:	4631      	mov	r1, r6
 800dc9a:	4628      	mov	r0, r5
 800dc9c:	47b8      	blx	r7
 800dc9e:	3001      	adds	r0, #1
 800dca0:	f43f af1d 	beq.w	800dade <_printf_float+0xba>
 800dca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dca6:	b923      	cbnz	r3, 800dcb2 <_printf_float+0x28e>
 800dca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcaa:	b913      	cbnz	r3, 800dcb2 <_printf_float+0x28e>
 800dcac:	6823      	ldr	r3, [r4, #0]
 800dcae:	07d9      	lsls	r1, r3, #31
 800dcb0:	d5d8      	bpl.n	800dc64 <_printf_float+0x240>
 800dcb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcb6:	4631      	mov	r1, r6
 800dcb8:	4628      	mov	r0, r5
 800dcba:	47b8      	blx	r7
 800dcbc:	3001      	adds	r0, #1
 800dcbe:	f43f af0e 	beq.w	800dade <_printf_float+0xba>
 800dcc2:	f04f 0900 	mov.w	r9, #0
 800dcc6:	f104 0a1a 	add.w	sl, r4, #26
 800dcca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dccc:	425b      	negs	r3, r3
 800dcce:	454b      	cmp	r3, r9
 800dcd0:	dc01      	bgt.n	800dcd6 <_printf_float+0x2b2>
 800dcd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcd4:	e794      	b.n	800dc00 <_printf_float+0x1dc>
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	4652      	mov	r2, sl
 800dcda:	4631      	mov	r1, r6
 800dcdc:	4628      	mov	r0, r5
 800dcde:	47b8      	blx	r7
 800dce0:	3001      	adds	r0, #1
 800dce2:	f43f aefc 	beq.w	800dade <_printf_float+0xba>
 800dce6:	f109 0901 	add.w	r9, r9, #1
 800dcea:	e7ee      	b.n	800dcca <_printf_float+0x2a6>
 800dcec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dcee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dcf0:	429a      	cmp	r2, r3
 800dcf2:	bfa8      	it	ge
 800dcf4:	461a      	movge	r2, r3
 800dcf6:	2a00      	cmp	r2, #0
 800dcf8:	4691      	mov	r9, r2
 800dcfa:	dd07      	ble.n	800dd0c <_printf_float+0x2e8>
 800dcfc:	4613      	mov	r3, r2
 800dcfe:	4631      	mov	r1, r6
 800dd00:	4642      	mov	r2, r8
 800dd02:	4628      	mov	r0, r5
 800dd04:	47b8      	blx	r7
 800dd06:	3001      	adds	r0, #1
 800dd08:	f43f aee9 	beq.w	800dade <_printf_float+0xba>
 800dd0c:	f104 031a 	add.w	r3, r4, #26
 800dd10:	f04f 0b00 	mov.w	fp, #0
 800dd14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd18:	9306      	str	r3, [sp, #24]
 800dd1a:	e015      	b.n	800dd48 <_printf_float+0x324>
 800dd1c:	7fefffff 	.word	0x7fefffff
 800dd20:	08014dc0 	.word	0x08014dc0
 800dd24:	08014dbc 	.word	0x08014dbc
 800dd28:	08014dc8 	.word	0x08014dc8
 800dd2c:	08014dc4 	.word	0x08014dc4
 800dd30:	08014dcc 	.word	0x08014dcc
 800dd34:	2301      	movs	r3, #1
 800dd36:	9a06      	ldr	r2, [sp, #24]
 800dd38:	4631      	mov	r1, r6
 800dd3a:	4628      	mov	r0, r5
 800dd3c:	47b8      	blx	r7
 800dd3e:	3001      	adds	r0, #1
 800dd40:	f43f aecd 	beq.w	800dade <_printf_float+0xba>
 800dd44:	f10b 0b01 	add.w	fp, fp, #1
 800dd48:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800dd4c:	ebaa 0309 	sub.w	r3, sl, r9
 800dd50:	455b      	cmp	r3, fp
 800dd52:	dcef      	bgt.n	800dd34 <_printf_float+0x310>
 800dd54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dd58:	429a      	cmp	r2, r3
 800dd5a:	44d0      	add	r8, sl
 800dd5c:	db15      	blt.n	800dd8a <_printf_float+0x366>
 800dd5e:	6823      	ldr	r3, [r4, #0]
 800dd60:	07da      	lsls	r2, r3, #31
 800dd62:	d412      	bmi.n	800dd8a <_printf_float+0x366>
 800dd64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd66:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd68:	eba3 020a 	sub.w	r2, r3, sl
 800dd6c:	eba3 0a01 	sub.w	sl, r3, r1
 800dd70:	4592      	cmp	sl, r2
 800dd72:	bfa8      	it	ge
 800dd74:	4692      	movge	sl, r2
 800dd76:	f1ba 0f00 	cmp.w	sl, #0
 800dd7a:	dc0e      	bgt.n	800dd9a <_printf_float+0x376>
 800dd7c:	f04f 0800 	mov.w	r8, #0
 800dd80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dd84:	f104 091a 	add.w	r9, r4, #26
 800dd88:	e019      	b.n	800ddbe <_printf_float+0x39a>
 800dd8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd8e:	4631      	mov	r1, r6
 800dd90:	4628      	mov	r0, r5
 800dd92:	47b8      	blx	r7
 800dd94:	3001      	adds	r0, #1
 800dd96:	d1e5      	bne.n	800dd64 <_printf_float+0x340>
 800dd98:	e6a1      	b.n	800dade <_printf_float+0xba>
 800dd9a:	4653      	mov	r3, sl
 800dd9c:	4642      	mov	r2, r8
 800dd9e:	4631      	mov	r1, r6
 800dda0:	4628      	mov	r0, r5
 800dda2:	47b8      	blx	r7
 800dda4:	3001      	adds	r0, #1
 800dda6:	d1e9      	bne.n	800dd7c <_printf_float+0x358>
 800dda8:	e699      	b.n	800dade <_printf_float+0xba>
 800ddaa:	2301      	movs	r3, #1
 800ddac:	464a      	mov	r2, r9
 800ddae:	4631      	mov	r1, r6
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	47b8      	blx	r7
 800ddb4:	3001      	adds	r0, #1
 800ddb6:	f43f ae92 	beq.w	800dade <_printf_float+0xba>
 800ddba:	f108 0801 	add.w	r8, r8, #1
 800ddbe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ddc2:	1a9b      	subs	r3, r3, r2
 800ddc4:	eba3 030a 	sub.w	r3, r3, sl
 800ddc8:	4543      	cmp	r3, r8
 800ddca:	dcee      	bgt.n	800ddaa <_printf_float+0x386>
 800ddcc:	e74a      	b.n	800dc64 <_printf_float+0x240>
 800ddce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ddd0:	2a01      	cmp	r2, #1
 800ddd2:	dc01      	bgt.n	800ddd8 <_printf_float+0x3b4>
 800ddd4:	07db      	lsls	r3, r3, #31
 800ddd6:	d53a      	bpl.n	800de4e <_printf_float+0x42a>
 800ddd8:	2301      	movs	r3, #1
 800ddda:	4642      	mov	r2, r8
 800dddc:	4631      	mov	r1, r6
 800ddde:	4628      	mov	r0, r5
 800dde0:	47b8      	blx	r7
 800dde2:	3001      	adds	r0, #1
 800dde4:	f43f ae7b 	beq.w	800dade <_printf_float+0xba>
 800dde8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddec:	4631      	mov	r1, r6
 800ddee:	4628      	mov	r0, r5
 800ddf0:	47b8      	blx	r7
 800ddf2:	3001      	adds	r0, #1
 800ddf4:	f108 0801 	add.w	r8, r8, #1
 800ddf8:	f43f ae71 	beq.w	800dade <_printf_float+0xba>
 800ddfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ddfe:	2200      	movs	r2, #0
 800de00:	f103 3aff 	add.w	sl, r3, #4294967295
 800de04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800de08:	2300      	movs	r3, #0
 800de0a:	f7f2 fe85 	bl	8000b18 <__aeabi_dcmpeq>
 800de0e:	b9c8      	cbnz	r0, 800de44 <_printf_float+0x420>
 800de10:	4653      	mov	r3, sl
 800de12:	4642      	mov	r2, r8
 800de14:	4631      	mov	r1, r6
 800de16:	4628      	mov	r0, r5
 800de18:	47b8      	blx	r7
 800de1a:	3001      	adds	r0, #1
 800de1c:	d10e      	bne.n	800de3c <_printf_float+0x418>
 800de1e:	e65e      	b.n	800dade <_printf_float+0xba>
 800de20:	2301      	movs	r3, #1
 800de22:	4652      	mov	r2, sl
 800de24:	4631      	mov	r1, r6
 800de26:	4628      	mov	r0, r5
 800de28:	47b8      	blx	r7
 800de2a:	3001      	adds	r0, #1
 800de2c:	f43f ae57 	beq.w	800dade <_printf_float+0xba>
 800de30:	f108 0801 	add.w	r8, r8, #1
 800de34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de36:	3b01      	subs	r3, #1
 800de38:	4543      	cmp	r3, r8
 800de3a:	dcf1      	bgt.n	800de20 <_printf_float+0x3fc>
 800de3c:	464b      	mov	r3, r9
 800de3e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800de42:	e6de      	b.n	800dc02 <_printf_float+0x1de>
 800de44:	f04f 0800 	mov.w	r8, #0
 800de48:	f104 0a1a 	add.w	sl, r4, #26
 800de4c:	e7f2      	b.n	800de34 <_printf_float+0x410>
 800de4e:	2301      	movs	r3, #1
 800de50:	e7df      	b.n	800de12 <_printf_float+0x3ee>
 800de52:	2301      	movs	r3, #1
 800de54:	464a      	mov	r2, r9
 800de56:	4631      	mov	r1, r6
 800de58:	4628      	mov	r0, r5
 800de5a:	47b8      	blx	r7
 800de5c:	3001      	adds	r0, #1
 800de5e:	f43f ae3e 	beq.w	800dade <_printf_float+0xba>
 800de62:	f108 0801 	add.w	r8, r8, #1
 800de66:	68e3      	ldr	r3, [r4, #12]
 800de68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800de6a:	1a9b      	subs	r3, r3, r2
 800de6c:	4543      	cmp	r3, r8
 800de6e:	dcf0      	bgt.n	800de52 <_printf_float+0x42e>
 800de70:	e6fc      	b.n	800dc6c <_printf_float+0x248>
 800de72:	f04f 0800 	mov.w	r8, #0
 800de76:	f104 0919 	add.w	r9, r4, #25
 800de7a:	e7f4      	b.n	800de66 <_printf_float+0x442>
 800de7c:	2900      	cmp	r1, #0
 800de7e:	f43f ae8b 	beq.w	800db98 <_printf_float+0x174>
 800de82:	2300      	movs	r3, #0
 800de84:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800de88:	ab09      	add	r3, sp, #36	; 0x24
 800de8a:	9300      	str	r3, [sp, #0]
 800de8c:	ec49 8b10 	vmov	d0, r8, r9
 800de90:	6022      	str	r2, [r4, #0]
 800de92:	f8cd a004 	str.w	sl, [sp, #4]
 800de96:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800de9a:	4628      	mov	r0, r5
 800de9c:	f7ff fd2d 	bl	800d8fa <__cvt>
 800dea0:	4680      	mov	r8, r0
 800dea2:	e648      	b.n	800db36 <_printf_float+0x112>

0800dea4 <_printf_common>:
 800dea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dea8:	4691      	mov	r9, r2
 800deaa:	461f      	mov	r7, r3
 800deac:	688a      	ldr	r2, [r1, #8]
 800deae:	690b      	ldr	r3, [r1, #16]
 800deb0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800deb4:	4293      	cmp	r3, r2
 800deb6:	bfb8      	it	lt
 800deb8:	4613      	movlt	r3, r2
 800deba:	f8c9 3000 	str.w	r3, [r9]
 800debe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dec2:	4606      	mov	r6, r0
 800dec4:	460c      	mov	r4, r1
 800dec6:	b112      	cbz	r2, 800dece <_printf_common+0x2a>
 800dec8:	3301      	adds	r3, #1
 800deca:	f8c9 3000 	str.w	r3, [r9]
 800dece:	6823      	ldr	r3, [r4, #0]
 800ded0:	0699      	lsls	r1, r3, #26
 800ded2:	bf42      	ittt	mi
 800ded4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ded8:	3302      	addmi	r3, #2
 800deda:	f8c9 3000 	strmi.w	r3, [r9]
 800dede:	6825      	ldr	r5, [r4, #0]
 800dee0:	f015 0506 	ands.w	r5, r5, #6
 800dee4:	d107      	bne.n	800def6 <_printf_common+0x52>
 800dee6:	f104 0a19 	add.w	sl, r4, #25
 800deea:	68e3      	ldr	r3, [r4, #12]
 800deec:	f8d9 2000 	ldr.w	r2, [r9]
 800def0:	1a9b      	subs	r3, r3, r2
 800def2:	42ab      	cmp	r3, r5
 800def4:	dc28      	bgt.n	800df48 <_printf_common+0xa4>
 800def6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800defa:	6822      	ldr	r2, [r4, #0]
 800defc:	3300      	adds	r3, #0
 800defe:	bf18      	it	ne
 800df00:	2301      	movne	r3, #1
 800df02:	0692      	lsls	r2, r2, #26
 800df04:	d42d      	bmi.n	800df62 <_printf_common+0xbe>
 800df06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800df0a:	4639      	mov	r1, r7
 800df0c:	4630      	mov	r0, r6
 800df0e:	47c0      	blx	r8
 800df10:	3001      	adds	r0, #1
 800df12:	d020      	beq.n	800df56 <_printf_common+0xb2>
 800df14:	6823      	ldr	r3, [r4, #0]
 800df16:	68e5      	ldr	r5, [r4, #12]
 800df18:	f8d9 2000 	ldr.w	r2, [r9]
 800df1c:	f003 0306 	and.w	r3, r3, #6
 800df20:	2b04      	cmp	r3, #4
 800df22:	bf08      	it	eq
 800df24:	1aad      	subeq	r5, r5, r2
 800df26:	68a3      	ldr	r3, [r4, #8]
 800df28:	6922      	ldr	r2, [r4, #16]
 800df2a:	bf0c      	ite	eq
 800df2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df30:	2500      	movne	r5, #0
 800df32:	4293      	cmp	r3, r2
 800df34:	bfc4      	itt	gt
 800df36:	1a9b      	subgt	r3, r3, r2
 800df38:	18ed      	addgt	r5, r5, r3
 800df3a:	f04f 0900 	mov.w	r9, #0
 800df3e:	341a      	adds	r4, #26
 800df40:	454d      	cmp	r5, r9
 800df42:	d11a      	bne.n	800df7a <_printf_common+0xd6>
 800df44:	2000      	movs	r0, #0
 800df46:	e008      	b.n	800df5a <_printf_common+0xb6>
 800df48:	2301      	movs	r3, #1
 800df4a:	4652      	mov	r2, sl
 800df4c:	4639      	mov	r1, r7
 800df4e:	4630      	mov	r0, r6
 800df50:	47c0      	blx	r8
 800df52:	3001      	adds	r0, #1
 800df54:	d103      	bne.n	800df5e <_printf_common+0xba>
 800df56:	f04f 30ff 	mov.w	r0, #4294967295
 800df5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df5e:	3501      	adds	r5, #1
 800df60:	e7c3      	b.n	800deea <_printf_common+0x46>
 800df62:	18e1      	adds	r1, r4, r3
 800df64:	1c5a      	adds	r2, r3, #1
 800df66:	2030      	movs	r0, #48	; 0x30
 800df68:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800df6c:	4422      	add	r2, r4
 800df6e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800df72:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800df76:	3302      	adds	r3, #2
 800df78:	e7c5      	b.n	800df06 <_printf_common+0x62>
 800df7a:	2301      	movs	r3, #1
 800df7c:	4622      	mov	r2, r4
 800df7e:	4639      	mov	r1, r7
 800df80:	4630      	mov	r0, r6
 800df82:	47c0      	blx	r8
 800df84:	3001      	adds	r0, #1
 800df86:	d0e6      	beq.n	800df56 <_printf_common+0xb2>
 800df88:	f109 0901 	add.w	r9, r9, #1
 800df8c:	e7d8      	b.n	800df40 <_printf_common+0x9c>
	...

0800df90 <_printf_i>:
 800df90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800df94:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800df98:	460c      	mov	r4, r1
 800df9a:	7e09      	ldrb	r1, [r1, #24]
 800df9c:	b085      	sub	sp, #20
 800df9e:	296e      	cmp	r1, #110	; 0x6e
 800dfa0:	4617      	mov	r7, r2
 800dfa2:	4606      	mov	r6, r0
 800dfa4:	4698      	mov	r8, r3
 800dfa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dfa8:	f000 80b3 	beq.w	800e112 <_printf_i+0x182>
 800dfac:	d822      	bhi.n	800dff4 <_printf_i+0x64>
 800dfae:	2963      	cmp	r1, #99	; 0x63
 800dfb0:	d036      	beq.n	800e020 <_printf_i+0x90>
 800dfb2:	d80a      	bhi.n	800dfca <_printf_i+0x3a>
 800dfb4:	2900      	cmp	r1, #0
 800dfb6:	f000 80b9 	beq.w	800e12c <_printf_i+0x19c>
 800dfba:	2958      	cmp	r1, #88	; 0x58
 800dfbc:	f000 8083 	beq.w	800e0c6 <_printf_i+0x136>
 800dfc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dfc4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800dfc8:	e032      	b.n	800e030 <_printf_i+0xa0>
 800dfca:	2964      	cmp	r1, #100	; 0x64
 800dfcc:	d001      	beq.n	800dfd2 <_printf_i+0x42>
 800dfce:	2969      	cmp	r1, #105	; 0x69
 800dfd0:	d1f6      	bne.n	800dfc0 <_printf_i+0x30>
 800dfd2:	6820      	ldr	r0, [r4, #0]
 800dfd4:	6813      	ldr	r3, [r2, #0]
 800dfd6:	0605      	lsls	r5, r0, #24
 800dfd8:	f103 0104 	add.w	r1, r3, #4
 800dfdc:	d52a      	bpl.n	800e034 <_printf_i+0xa4>
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	6011      	str	r1, [r2, #0]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	da03      	bge.n	800dfee <_printf_i+0x5e>
 800dfe6:	222d      	movs	r2, #45	; 0x2d
 800dfe8:	425b      	negs	r3, r3
 800dfea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800dfee:	486f      	ldr	r0, [pc, #444]	; (800e1ac <_printf_i+0x21c>)
 800dff0:	220a      	movs	r2, #10
 800dff2:	e039      	b.n	800e068 <_printf_i+0xd8>
 800dff4:	2973      	cmp	r1, #115	; 0x73
 800dff6:	f000 809d 	beq.w	800e134 <_printf_i+0x1a4>
 800dffa:	d808      	bhi.n	800e00e <_printf_i+0x7e>
 800dffc:	296f      	cmp	r1, #111	; 0x6f
 800dffe:	d020      	beq.n	800e042 <_printf_i+0xb2>
 800e000:	2970      	cmp	r1, #112	; 0x70
 800e002:	d1dd      	bne.n	800dfc0 <_printf_i+0x30>
 800e004:	6823      	ldr	r3, [r4, #0]
 800e006:	f043 0320 	orr.w	r3, r3, #32
 800e00a:	6023      	str	r3, [r4, #0]
 800e00c:	e003      	b.n	800e016 <_printf_i+0x86>
 800e00e:	2975      	cmp	r1, #117	; 0x75
 800e010:	d017      	beq.n	800e042 <_printf_i+0xb2>
 800e012:	2978      	cmp	r1, #120	; 0x78
 800e014:	d1d4      	bne.n	800dfc0 <_printf_i+0x30>
 800e016:	2378      	movs	r3, #120	; 0x78
 800e018:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e01c:	4864      	ldr	r0, [pc, #400]	; (800e1b0 <_printf_i+0x220>)
 800e01e:	e055      	b.n	800e0cc <_printf_i+0x13c>
 800e020:	6813      	ldr	r3, [r2, #0]
 800e022:	1d19      	adds	r1, r3, #4
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	6011      	str	r1, [r2, #0]
 800e028:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e02c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e030:	2301      	movs	r3, #1
 800e032:	e08c      	b.n	800e14e <_printf_i+0x1be>
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	6011      	str	r1, [r2, #0]
 800e038:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e03c:	bf18      	it	ne
 800e03e:	b21b      	sxthne	r3, r3
 800e040:	e7cf      	b.n	800dfe2 <_printf_i+0x52>
 800e042:	6813      	ldr	r3, [r2, #0]
 800e044:	6825      	ldr	r5, [r4, #0]
 800e046:	1d18      	adds	r0, r3, #4
 800e048:	6010      	str	r0, [r2, #0]
 800e04a:	0628      	lsls	r0, r5, #24
 800e04c:	d501      	bpl.n	800e052 <_printf_i+0xc2>
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	e002      	b.n	800e058 <_printf_i+0xc8>
 800e052:	0668      	lsls	r0, r5, #25
 800e054:	d5fb      	bpl.n	800e04e <_printf_i+0xbe>
 800e056:	881b      	ldrh	r3, [r3, #0]
 800e058:	4854      	ldr	r0, [pc, #336]	; (800e1ac <_printf_i+0x21c>)
 800e05a:	296f      	cmp	r1, #111	; 0x6f
 800e05c:	bf14      	ite	ne
 800e05e:	220a      	movne	r2, #10
 800e060:	2208      	moveq	r2, #8
 800e062:	2100      	movs	r1, #0
 800e064:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e068:	6865      	ldr	r5, [r4, #4]
 800e06a:	60a5      	str	r5, [r4, #8]
 800e06c:	2d00      	cmp	r5, #0
 800e06e:	f2c0 8095 	blt.w	800e19c <_printf_i+0x20c>
 800e072:	6821      	ldr	r1, [r4, #0]
 800e074:	f021 0104 	bic.w	r1, r1, #4
 800e078:	6021      	str	r1, [r4, #0]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d13d      	bne.n	800e0fa <_printf_i+0x16a>
 800e07e:	2d00      	cmp	r5, #0
 800e080:	f040 808e 	bne.w	800e1a0 <_printf_i+0x210>
 800e084:	4665      	mov	r5, ip
 800e086:	2a08      	cmp	r2, #8
 800e088:	d10b      	bne.n	800e0a2 <_printf_i+0x112>
 800e08a:	6823      	ldr	r3, [r4, #0]
 800e08c:	07db      	lsls	r3, r3, #31
 800e08e:	d508      	bpl.n	800e0a2 <_printf_i+0x112>
 800e090:	6923      	ldr	r3, [r4, #16]
 800e092:	6862      	ldr	r2, [r4, #4]
 800e094:	429a      	cmp	r2, r3
 800e096:	bfde      	ittt	le
 800e098:	2330      	movle	r3, #48	; 0x30
 800e09a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e09e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e0a2:	ebac 0305 	sub.w	r3, ip, r5
 800e0a6:	6123      	str	r3, [r4, #16]
 800e0a8:	f8cd 8000 	str.w	r8, [sp]
 800e0ac:	463b      	mov	r3, r7
 800e0ae:	aa03      	add	r2, sp, #12
 800e0b0:	4621      	mov	r1, r4
 800e0b2:	4630      	mov	r0, r6
 800e0b4:	f7ff fef6 	bl	800dea4 <_printf_common>
 800e0b8:	3001      	adds	r0, #1
 800e0ba:	d14d      	bne.n	800e158 <_printf_i+0x1c8>
 800e0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e0c0:	b005      	add	sp, #20
 800e0c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0c6:	4839      	ldr	r0, [pc, #228]	; (800e1ac <_printf_i+0x21c>)
 800e0c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e0cc:	6813      	ldr	r3, [r2, #0]
 800e0ce:	6821      	ldr	r1, [r4, #0]
 800e0d0:	1d1d      	adds	r5, r3, #4
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	6015      	str	r5, [r2, #0]
 800e0d6:	060a      	lsls	r2, r1, #24
 800e0d8:	d50b      	bpl.n	800e0f2 <_printf_i+0x162>
 800e0da:	07ca      	lsls	r2, r1, #31
 800e0dc:	bf44      	itt	mi
 800e0de:	f041 0120 	orrmi.w	r1, r1, #32
 800e0e2:	6021      	strmi	r1, [r4, #0]
 800e0e4:	b91b      	cbnz	r3, 800e0ee <_printf_i+0x15e>
 800e0e6:	6822      	ldr	r2, [r4, #0]
 800e0e8:	f022 0220 	bic.w	r2, r2, #32
 800e0ec:	6022      	str	r2, [r4, #0]
 800e0ee:	2210      	movs	r2, #16
 800e0f0:	e7b7      	b.n	800e062 <_printf_i+0xd2>
 800e0f2:	064d      	lsls	r5, r1, #25
 800e0f4:	bf48      	it	mi
 800e0f6:	b29b      	uxthmi	r3, r3
 800e0f8:	e7ef      	b.n	800e0da <_printf_i+0x14a>
 800e0fa:	4665      	mov	r5, ip
 800e0fc:	fbb3 f1f2 	udiv	r1, r3, r2
 800e100:	fb02 3311 	mls	r3, r2, r1, r3
 800e104:	5cc3      	ldrb	r3, [r0, r3]
 800e106:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e10a:	460b      	mov	r3, r1
 800e10c:	2900      	cmp	r1, #0
 800e10e:	d1f5      	bne.n	800e0fc <_printf_i+0x16c>
 800e110:	e7b9      	b.n	800e086 <_printf_i+0xf6>
 800e112:	6813      	ldr	r3, [r2, #0]
 800e114:	6825      	ldr	r5, [r4, #0]
 800e116:	6961      	ldr	r1, [r4, #20]
 800e118:	1d18      	adds	r0, r3, #4
 800e11a:	6010      	str	r0, [r2, #0]
 800e11c:	0628      	lsls	r0, r5, #24
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	d501      	bpl.n	800e126 <_printf_i+0x196>
 800e122:	6019      	str	r1, [r3, #0]
 800e124:	e002      	b.n	800e12c <_printf_i+0x19c>
 800e126:	066a      	lsls	r2, r5, #25
 800e128:	d5fb      	bpl.n	800e122 <_printf_i+0x192>
 800e12a:	8019      	strh	r1, [r3, #0]
 800e12c:	2300      	movs	r3, #0
 800e12e:	6123      	str	r3, [r4, #16]
 800e130:	4665      	mov	r5, ip
 800e132:	e7b9      	b.n	800e0a8 <_printf_i+0x118>
 800e134:	6813      	ldr	r3, [r2, #0]
 800e136:	1d19      	adds	r1, r3, #4
 800e138:	6011      	str	r1, [r2, #0]
 800e13a:	681d      	ldr	r5, [r3, #0]
 800e13c:	6862      	ldr	r2, [r4, #4]
 800e13e:	2100      	movs	r1, #0
 800e140:	4628      	mov	r0, r5
 800e142:	f7f2 f875 	bl	8000230 <memchr>
 800e146:	b108      	cbz	r0, 800e14c <_printf_i+0x1bc>
 800e148:	1b40      	subs	r0, r0, r5
 800e14a:	6060      	str	r0, [r4, #4]
 800e14c:	6863      	ldr	r3, [r4, #4]
 800e14e:	6123      	str	r3, [r4, #16]
 800e150:	2300      	movs	r3, #0
 800e152:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e156:	e7a7      	b.n	800e0a8 <_printf_i+0x118>
 800e158:	6923      	ldr	r3, [r4, #16]
 800e15a:	462a      	mov	r2, r5
 800e15c:	4639      	mov	r1, r7
 800e15e:	4630      	mov	r0, r6
 800e160:	47c0      	blx	r8
 800e162:	3001      	adds	r0, #1
 800e164:	d0aa      	beq.n	800e0bc <_printf_i+0x12c>
 800e166:	6823      	ldr	r3, [r4, #0]
 800e168:	079b      	lsls	r3, r3, #30
 800e16a:	d413      	bmi.n	800e194 <_printf_i+0x204>
 800e16c:	68e0      	ldr	r0, [r4, #12]
 800e16e:	9b03      	ldr	r3, [sp, #12]
 800e170:	4298      	cmp	r0, r3
 800e172:	bfb8      	it	lt
 800e174:	4618      	movlt	r0, r3
 800e176:	e7a3      	b.n	800e0c0 <_printf_i+0x130>
 800e178:	2301      	movs	r3, #1
 800e17a:	464a      	mov	r2, r9
 800e17c:	4639      	mov	r1, r7
 800e17e:	4630      	mov	r0, r6
 800e180:	47c0      	blx	r8
 800e182:	3001      	adds	r0, #1
 800e184:	d09a      	beq.n	800e0bc <_printf_i+0x12c>
 800e186:	3501      	adds	r5, #1
 800e188:	68e3      	ldr	r3, [r4, #12]
 800e18a:	9a03      	ldr	r2, [sp, #12]
 800e18c:	1a9b      	subs	r3, r3, r2
 800e18e:	42ab      	cmp	r3, r5
 800e190:	dcf2      	bgt.n	800e178 <_printf_i+0x1e8>
 800e192:	e7eb      	b.n	800e16c <_printf_i+0x1dc>
 800e194:	2500      	movs	r5, #0
 800e196:	f104 0919 	add.w	r9, r4, #25
 800e19a:	e7f5      	b.n	800e188 <_printf_i+0x1f8>
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d1ac      	bne.n	800e0fa <_printf_i+0x16a>
 800e1a0:	7803      	ldrb	r3, [r0, #0]
 800e1a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e1a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1aa:	e76c      	b.n	800e086 <_printf_i+0xf6>
 800e1ac:	08014dce 	.word	0x08014dce
 800e1b0:	08014ddf 	.word	0x08014ddf

0800e1b4 <_scanf_float>:
 800e1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b8:	469a      	mov	sl, r3
 800e1ba:	688b      	ldr	r3, [r1, #8]
 800e1bc:	4616      	mov	r6, r2
 800e1be:	1e5a      	subs	r2, r3, #1
 800e1c0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e1c4:	b087      	sub	sp, #28
 800e1c6:	bf83      	ittte	hi
 800e1c8:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800e1cc:	189b      	addhi	r3, r3, r2
 800e1ce:	9301      	strhi	r3, [sp, #4]
 800e1d0:	2300      	movls	r3, #0
 800e1d2:	bf86      	itte	hi
 800e1d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e1d8:	608b      	strhi	r3, [r1, #8]
 800e1da:	9301      	strls	r3, [sp, #4]
 800e1dc:	680b      	ldr	r3, [r1, #0]
 800e1de:	4688      	mov	r8, r1
 800e1e0:	f04f 0b00 	mov.w	fp, #0
 800e1e4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e1e8:	f848 3b1c 	str.w	r3, [r8], #28
 800e1ec:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800e1f0:	4607      	mov	r7, r0
 800e1f2:	460c      	mov	r4, r1
 800e1f4:	4645      	mov	r5, r8
 800e1f6:	465a      	mov	r2, fp
 800e1f8:	46d9      	mov	r9, fp
 800e1fa:	f8cd b008 	str.w	fp, [sp, #8]
 800e1fe:	68a1      	ldr	r1, [r4, #8]
 800e200:	b181      	cbz	r1, 800e224 <_scanf_float+0x70>
 800e202:	6833      	ldr	r3, [r6, #0]
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	2b49      	cmp	r3, #73	; 0x49
 800e208:	d071      	beq.n	800e2ee <_scanf_float+0x13a>
 800e20a:	d84d      	bhi.n	800e2a8 <_scanf_float+0xf4>
 800e20c:	2b39      	cmp	r3, #57	; 0x39
 800e20e:	d840      	bhi.n	800e292 <_scanf_float+0xde>
 800e210:	2b31      	cmp	r3, #49	; 0x31
 800e212:	f080 8088 	bcs.w	800e326 <_scanf_float+0x172>
 800e216:	2b2d      	cmp	r3, #45	; 0x2d
 800e218:	f000 8090 	beq.w	800e33c <_scanf_float+0x188>
 800e21c:	d815      	bhi.n	800e24a <_scanf_float+0x96>
 800e21e:	2b2b      	cmp	r3, #43	; 0x2b
 800e220:	f000 808c 	beq.w	800e33c <_scanf_float+0x188>
 800e224:	f1b9 0f00 	cmp.w	r9, #0
 800e228:	d003      	beq.n	800e232 <_scanf_float+0x7e>
 800e22a:	6823      	ldr	r3, [r4, #0]
 800e22c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e230:	6023      	str	r3, [r4, #0]
 800e232:	3a01      	subs	r2, #1
 800e234:	2a01      	cmp	r2, #1
 800e236:	f200 80ea 	bhi.w	800e40e <_scanf_float+0x25a>
 800e23a:	4545      	cmp	r5, r8
 800e23c:	f200 80dc 	bhi.w	800e3f8 <_scanf_float+0x244>
 800e240:	2601      	movs	r6, #1
 800e242:	4630      	mov	r0, r6
 800e244:	b007      	add	sp, #28
 800e246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e24a:	2b2e      	cmp	r3, #46	; 0x2e
 800e24c:	f000 809f 	beq.w	800e38e <_scanf_float+0x1da>
 800e250:	2b30      	cmp	r3, #48	; 0x30
 800e252:	d1e7      	bne.n	800e224 <_scanf_float+0x70>
 800e254:	6820      	ldr	r0, [r4, #0]
 800e256:	f410 7f80 	tst.w	r0, #256	; 0x100
 800e25a:	d064      	beq.n	800e326 <_scanf_float+0x172>
 800e25c:	9b01      	ldr	r3, [sp, #4]
 800e25e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800e262:	6020      	str	r0, [r4, #0]
 800e264:	f109 0901 	add.w	r9, r9, #1
 800e268:	b11b      	cbz	r3, 800e272 <_scanf_float+0xbe>
 800e26a:	3b01      	subs	r3, #1
 800e26c:	3101      	adds	r1, #1
 800e26e:	9301      	str	r3, [sp, #4]
 800e270:	60a1      	str	r1, [r4, #8]
 800e272:	68a3      	ldr	r3, [r4, #8]
 800e274:	3b01      	subs	r3, #1
 800e276:	60a3      	str	r3, [r4, #8]
 800e278:	6923      	ldr	r3, [r4, #16]
 800e27a:	3301      	adds	r3, #1
 800e27c:	6123      	str	r3, [r4, #16]
 800e27e:	6873      	ldr	r3, [r6, #4]
 800e280:	3b01      	subs	r3, #1
 800e282:	2b00      	cmp	r3, #0
 800e284:	6073      	str	r3, [r6, #4]
 800e286:	f340 80ac 	ble.w	800e3e2 <_scanf_float+0x22e>
 800e28a:	6833      	ldr	r3, [r6, #0]
 800e28c:	3301      	adds	r3, #1
 800e28e:	6033      	str	r3, [r6, #0]
 800e290:	e7b5      	b.n	800e1fe <_scanf_float+0x4a>
 800e292:	2b45      	cmp	r3, #69	; 0x45
 800e294:	f000 8085 	beq.w	800e3a2 <_scanf_float+0x1ee>
 800e298:	2b46      	cmp	r3, #70	; 0x46
 800e29a:	d06a      	beq.n	800e372 <_scanf_float+0x1be>
 800e29c:	2b41      	cmp	r3, #65	; 0x41
 800e29e:	d1c1      	bne.n	800e224 <_scanf_float+0x70>
 800e2a0:	2a01      	cmp	r2, #1
 800e2a2:	d1bf      	bne.n	800e224 <_scanf_float+0x70>
 800e2a4:	2202      	movs	r2, #2
 800e2a6:	e046      	b.n	800e336 <_scanf_float+0x182>
 800e2a8:	2b65      	cmp	r3, #101	; 0x65
 800e2aa:	d07a      	beq.n	800e3a2 <_scanf_float+0x1ee>
 800e2ac:	d818      	bhi.n	800e2e0 <_scanf_float+0x12c>
 800e2ae:	2b54      	cmp	r3, #84	; 0x54
 800e2b0:	d066      	beq.n	800e380 <_scanf_float+0x1cc>
 800e2b2:	d811      	bhi.n	800e2d8 <_scanf_float+0x124>
 800e2b4:	2b4e      	cmp	r3, #78	; 0x4e
 800e2b6:	d1b5      	bne.n	800e224 <_scanf_float+0x70>
 800e2b8:	2a00      	cmp	r2, #0
 800e2ba:	d146      	bne.n	800e34a <_scanf_float+0x196>
 800e2bc:	f1b9 0f00 	cmp.w	r9, #0
 800e2c0:	d145      	bne.n	800e34e <_scanf_float+0x19a>
 800e2c2:	6821      	ldr	r1, [r4, #0]
 800e2c4:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e2c8:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e2cc:	d13f      	bne.n	800e34e <_scanf_float+0x19a>
 800e2ce:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e2d2:	6021      	str	r1, [r4, #0]
 800e2d4:	2201      	movs	r2, #1
 800e2d6:	e02e      	b.n	800e336 <_scanf_float+0x182>
 800e2d8:	2b59      	cmp	r3, #89	; 0x59
 800e2da:	d01e      	beq.n	800e31a <_scanf_float+0x166>
 800e2dc:	2b61      	cmp	r3, #97	; 0x61
 800e2de:	e7de      	b.n	800e29e <_scanf_float+0xea>
 800e2e0:	2b6e      	cmp	r3, #110	; 0x6e
 800e2e2:	d0e9      	beq.n	800e2b8 <_scanf_float+0x104>
 800e2e4:	d815      	bhi.n	800e312 <_scanf_float+0x15e>
 800e2e6:	2b66      	cmp	r3, #102	; 0x66
 800e2e8:	d043      	beq.n	800e372 <_scanf_float+0x1be>
 800e2ea:	2b69      	cmp	r3, #105	; 0x69
 800e2ec:	d19a      	bne.n	800e224 <_scanf_float+0x70>
 800e2ee:	f1bb 0f00 	cmp.w	fp, #0
 800e2f2:	d138      	bne.n	800e366 <_scanf_float+0x1b2>
 800e2f4:	f1b9 0f00 	cmp.w	r9, #0
 800e2f8:	d197      	bne.n	800e22a <_scanf_float+0x76>
 800e2fa:	6821      	ldr	r1, [r4, #0]
 800e2fc:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e300:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e304:	d195      	bne.n	800e232 <_scanf_float+0x7e>
 800e306:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e30a:	6021      	str	r1, [r4, #0]
 800e30c:	f04f 0b01 	mov.w	fp, #1
 800e310:	e011      	b.n	800e336 <_scanf_float+0x182>
 800e312:	2b74      	cmp	r3, #116	; 0x74
 800e314:	d034      	beq.n	800e380 <_scanf_float+0x1cc>
 800e316:	2b79      	cmp	r3, #121	; 0x79
 800e318:	d184      	bne.n	800e224 <_scanf_float+0x70>
 800e31a:	f1bb 0f07 	cmp.w	fp, #7
 800e31e:	d181      	bne.n	800e224 <_scanf_float+0x70>
 800e320:	f04f 0b08 	mov.w	fp, #8
 800e324:	e007      	b.n	800e336 <_scanf_float+0x182>
 800e326:	eb12 0f0b 	cmn.w	r2, fp
 800e32a:	f47f af7b 	bne.w	800e224 <_scanf_float+0x70>
 800e32e:	6821      	ldr	r1, [r4, #0]
 800e330:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800e334:	6021      	str	r1, [r4, #0]
 800e336:	702b      	strb	r3, [r5, #0]
 800e338:	3501      	adds	r5, #1
 800e33a:	e79a      	b.n	800e272 <_scanf_float+0xbe>
 800e33c:	6821      	ldr	r1, [r4, #0]
 800e33e:	0608      	lsls	r0, r1, #24
 800e340:	f57f af70 	bpl.w	800e224 <_scanf_float+0x70>
 800e344:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e348:	e7f4      	b.n	800e334 <_scanf_float+0x180>
 800e34a:	2a02      	cmp	r2, #2
 800e34c:	d047      	beq.n	800e3de <_scanf_float+0x22a>
 800e34e:	f1bb 0f01 	cmp.w	fp, #1
 800e352:	d003      	beq.n	800e35c <_scanf_float+0x1a8>
 800e354:	f1bb 0f04 	cmp.w	fp, #4
 800e358:	f47f af64 	bne.w	800e224 <_scanf_float+0x70>
 800e35c:	f10b 0b01 	add.w	fp, fp, #1
 800e360:	fa5f fb8b 	uxtb.w	fp, fp
 800e364:	e7e7      	b.n	800e336 <_scanf_float+0x182>
 800e366:	f1bb 0f03 	cmp.w	fp, #3
 800e36a:	d0f7      	beq.n	800e35c <_scanf_float+0x1a8>
 800e36c:	f1bb 0f05 	cmp.w	fp, #5
 800e370:	e7f2      	b.n	800e358 <_scanf_float+0x1a4>
 800e372:	f1bb 0f02 	cmp.w	fp, #2
 800e376:	f47f af55 	bne.w	800e224 <_scanf_float+0x70>
 800e37a:	f04f 0b03 	mov.w	fp, #3
 800e37e:	e7da      	b.n	800e336 <_scanf_float+0x182>
 800e380:	f1bb 0f06 	cmp.w	fp, #6
 800e384:	f47f af4e 	bne.w	800e224 <_scanf_float+0x70>
 800e388:	f04f 0b07 	mov.w	fp, #7
 800e38c:	e7d3      	b.n	800e336 <_scanf_float+0x182>
 800e38e:	6821      	ldr	r1, [r4, #0]
 800e390:	0588      	lsls	r0, r1, #22
 800e392:	f57f af47 	bpl.w	800e224 <_scanf_float+0x70>
 800e396:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800e39a:	6021      	str	r1, [r4, #0]
 800e39c:	f8cd 9008 	str.w	r9, [sp, #8]
 800e3a0:	e7c9      	b.n	800e336 <_scanf_float+0x182>
 800e3a2:	6821      	ldr	r1, [r4, #0]
 800e3a4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800e3a8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e3ac:	d006      	beq.n	800e3bc <_scanf_float+0x208>
 800e3ae:	0548      	lsls	r0, r1, #21
 800e3b0:	f57f af38 	bpl.w	800e224 <_scanf_float+0x70>
 800e3b4:	f1b9 0f00 	cmp.w	r9, #0
 800e3b8:	f43f af3b 	beq.w	800e232 <_scanf_float+0x7e>
 800e3bc:	0588      	lsls	r0, r1, #22
 800e3be:	bf58      	it	pl
 800e3c0:	9802      	ldrpl	r0, [sp, #8]
 800e3c2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e3c6:	bf58      	it	pl
 800e3c8:	eba9 0000 	subpl.w	r0, r9, r0
 800e3cc:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800e3d0:	bf58      	it	pl
 800e3d2:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800e3d6:	6021      	str	r1, [r4, #0]
 800e3d8:	f04f 0900 	mov.w	r9, #0
 800e3dc:	e7ab      	b.n	800e336 <_scanf_float+0x182>
 800e3de:	2203      	movs	r2, #3
 800e3e0:	e7a9      	b.n	800e336 <_scanf_float+0x182>
 800e3e2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e3e6:	9205      	str	r2, [sp, #20]
 800e3e8:	4631      	mov	r1, r6
 800e3ea:	4638      	mov	r0, r7
 800e3ec:	4798      	blx	r3
 800e3ee:	9a05      	ldr	r2, [sp, #20]
 800e3f0:	2800      	cmp	r0, #0
 800e3f2:	f43f af04 	beq.w	800e1fe <_scanf_float+0x4a>
 800e3f6:	e715      	b.n	800e224 <_scanf_float+0x70>
 800e3f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e3fc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e400:	4632      	mov	r2, r6
 800e402:	4638      	mov	r0, r7
 800e404:	4798      	blx	r3
 800e406:	6923      	ldr	r3, [r4, #16]
 800e408:	3b01      	subs	r3, #1
 800e40a:	6123      	str	r3, [r4, #16]
 800e40c:	e715      	b.n	800e23a <_scanf_float+0x86>
 800e40e:	f10b 33ff 	add.w	r3, fp, #4294967295
 800e412:	2b06      	cmp	r3, #6
 800e414:	d80a      	bhi.n	800e42c <_scanf_float+0x278>
 800e416:	f1bb 0f02 	cmp.w	fp, #2
 800e41a:	d968      	bls.n	800e4ee <_scanf_float+0x33a>
 800e41c:	f1ab 0b03 	sub.w	fp, fp, #3
 800e420:	fa5f fb8b 	uxtb.w	fp, fp
 800e424:	eba5 0b0b 	sub.w	fp, r5, fp
 800e428:	455d      	cmp	r5, fp
 800e42a:	d14b      	bne.n	800e4c4 <_scanf_float+0x310>
 800e42c:	6823      	ldr	r3, [r4, #0]
 800e42e:	05da      	lsls	r2, r3, #23
 800e430:	d51f      	bpl.n	800e472 <_scanf_float+0x2be>
 800e432:	055b      	lsls	r3, r3, #21
 800e434:	d468      	bmi.n	800e508 <_scanf_float+0x354>
 800e436:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e43a:	6923      	ldr	r3, [r4, #16]
 800e43c:	2965      	cmp	r1, #101	; 0x65
 800e43e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e442:	f105 3bff 	add.w	fp, r5, #4294967295
 800e446:	6123      	str	r3, [r4, #16]
 800e448:	d00d      	beq.n	800e466 <_scanf_float+0x2b2>
 800e44a:	2945      	cmp	r1, #69	; 0x45
 800e44c:	d00b      	beq.n	800e466 <_scanf_float+0x2b2>
 800e44e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e452:	4632      	mov	r2, r6
 800e454:	4638      	mov	r0, r7
 800e456:	4798      	blx	r3
 800e458:	6923      	ldr	r3, [r4, #16]
 800e45a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800e45e:	3b01      	subs	r3, #1
 800e460:	f1a5 0b02 	sub.w	fp, r5, #2
 800e464:	6123      	str	r3, [r4, #16]
 800e466:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e46a:	4632      	mov	r2, r6
 800e46c:	4638      	mov	r0, r7
 800e46e:	4798      	blx	r3
 800e470:	465d      	mov	r5, fp
 800e472:	6826      	ldr	r6, [r4, #0]
 800e474:	f016 0610 	ands.w	r6, r6, #16
 800e478:	d17a      	bne.n	800e570 <_scanf_float+0x3bc>
 800e47a:	702e      	strb	r6, [r5, #0]
 800e47c:	6823      	ldr	r3, [r4, #0]
 800e47e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e486:	d142      	bne.n	800e50e <_scanf_float+0x35a>
 800e488:	9b02      	ldr	r3, [sp, #8]
 800e48a:	eba9 0303 	sub.w	r3, r9, r3
 800e48e:	425a      	negs	r2, r3
 800e490:	2b00      	cmp	r3, #0
 800e492:	d149      	bne.n	800e528 <_scanf_float+0x374>
 800e494:	2200      	movs	r2, #0
 800e496:	4641      	mov	r1, r8
 800e498:	4638      	mov	r0, r7
 800e49a:	f000 ffd5 	bl	800f448 <_strtod_r>
 800e49e:	6825      	ldr	r5, [r4, #0]
 800e4a0:	f8da 3000 	ldr.w	r3, [sl]
 800e4a4:	f015 0f02 	tst.w	r5, #2
 800e4a8:	f103 0204 	add.w	r2, r3, #4
 800e4ac:	ec59 8b10 	vmov	r8, r9, d0
 800e4b0:	f8ca 2000 	str.w	r2, [sl]
 800e4b4:	d043      	beq.n	800e53e <_scanf_float+0x38a>
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	e9c3 8900 	strd	r8, r9, [r3]
 800e4bc:	68e3      	ldr	r3, [r4, #12]
 800e4be:	3301      	adds	r3, #1
 800e4c0:	60e3      	str	r3, [r4, #12]
 800e4c2:	e6be      	b.n	800e242 <_scanf_float+0x8e>
 800e4c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e4c8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e4cc:	4632      	mov	r2, r6
 800e4ce:	4638      	mov	r0, r7
 800e4d0:	4798      	blx	r3
 800e4d2:	6923      	ldr	r3, [r4, #16]
 800e4d4:	3b01      	subs	r3, #1
 800e4d6:	6123      	str	r3, [r4, #16]
 800e4d8:	e7a6      	b.n	800e428 <_scanf_float+0x274>
 800e4da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e4de:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e4e2:	4632      	mov	r2, r6
 800e4e4:	4638      	mov	r0, r7
 800e4e6:	4798      	blx	r3
 800e4e8:	6923      	ldr	r3, [r4, #16]
 800e4ea:	3b01      	subs	r3, #1
 800e4ec:	6123      	str	r3, [r4, #16]
 800e4ee:	4545      	cmp	r5, r8
 800e4f0:	d8f3      	bhi.n	800e4da <_scanf_float+0x326>
 800e4f2:	e6a5      	b.n	800e240 <_scanf_float+0x8c>
 800e4f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e4f8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e4fc:	4632      	mov	r2, r6
 800e4fe:	4638      	mov	r0, r7
 800e500:	4798      	blx	r3
 800e502:	6923      	ldr	r3, [r4, #16]
 800e504:	3b01      	subs	r3, #1
 800e506:	6123      	str	r3, [r4, #16]
 800e508:	4545      	cmp	r5, r8
 800e50a:	d8f3      	bhi.n	800e4f4 <_scanf_float+0x340>
 800e50c:	e698      	b.n	800e240 <_scanf_float+0x8c>
 800e50e:	9b03      	ldr	r3, [sp, #12]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d0bf      	beq.n	800e494 <_scanf_float+0x2e0>
 800e514:	9904      	ldr	r1, [sp, #16]
 800e516:	230a      	movs	r3, #10
 800e518:	4632      	mov	r2, r6
 800e51a:	3101      	adds	r1, #1
 800e51c:	4638      	mov	r0, r7
 800e51e:	f001 f81f 	bl	800f560 <_strtol_r>
 800e522:	9b03      	ldr	r3, [sp, #12]
 800e524:	9d04      	ldr	r5, [sp, #16]
 800e526:	1ac2      	subs	r2, r0, r3
 800e528:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e52c:	429d      	cmp	r5, r3
 800e52e:	bf28      	it	cs
 800e530:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800e534:	490f      	ldr	r1, [pc, #60]	; (800e574 <_scanf_float+0x3c0>)
 800e536:	4628      	mov	r0, r5
 800e538:	f000 f956 	bl	800e7e8 <siprintf>
 800e53c:	e7aa      	b.n	800e494 <_scanf_float+0x2e0>
 800e53e:	f015 0504 	ands.w	r5, r5, #4
 800e542:	d1b8      	bne.n	800e4b6 <_scanf_float+0x302>
 800e544:	681f      	ldr	r7, [r3, #0]
 800e546:	ee10 2a10 	vmov	r2, s0
 800e54a:	464b      	mov	r3, r9
 800e54c:	ee10 0a10 	vmov	r0, s0
 800e550:	4649      	mov	r1, r9
 800e552:	f7f2 fb13 	bl	8000b7c <__aeabi_dcmpun>
 800e556:	b128      	cbz	r0, 800e564 <_scanf_float+0x3b0>
 800e558:	4628      	mov	r0, r5
 800e55a:	f000 f93f 	bl	800e7dc <nanf>
 800e55e:	ed87 0a00 	vstr	s0, [r7]
 800e562:	e7ab      	b.n	800e4bc <_scanf_float+0x308>
 800e564:	4640      	mov	r0, r8
 800e566:	4649      	mov	r1, r9
 800e568:	f7f2 fb66 	bl	8000c38 <__aeabi_d2f>
 800e56c:	6038      	str	r0, [r7, #0]
 800e56e:	e7a5      	b.n	800e4bc <_scanf_float+0x308>
 800e570:	2600      	movs	r6, #0
 800e572:	e666      	b.n	800e242 <_scanf_float+0x8e>
 800e574:	08014df0 	.word	0x08014df0

0800e578 <iprintf>:
 800e578:	b40f      	push	{r0, r1, r2, r3}
 800e57a:	4b0a      	ldr	r3, [pc, #40]	; (800e5a4 <iprintf+0x2c>)
 800e57c:	b513      	push	{r0, r1, r4, lr}
 800e57e:	681c      	ldr	r4, [r3, #0]
 800e580:	b124      	cbz	r4, 800e58c <iprintf+0x14>
 800e582:	69a3      	ldr	r3, [r4, #24]
 800e584:	b913      	cbnz	r3, 800e58c <iprintf+0x14>
 800e586:	4620      	mov	r0, r4
 800e588:	f001 fff2 	bl	8010570 <__sinit>
 800e58c:	ab05      	add	r3, sp, #20
 800e58e:	9a04      	ldr	r2, [sp, #16]
 800e590:	68a1      	ldr	r1, [r4, #8]
 800e592:	9301      	str	r3, [sp, #4]
 800e594:	4620      	mov	r0, r4
 800e596:	f003 fa5f 	bl	8011a58 <_vfiprintf_r>
 800e59a:	b002      	add	sp, #8
 800e59c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5a0:	b004      	add	sp, #16
 800e5a2:	4770      	bx	lr
 800e5a4:	20000020 	.word	0x20000020

0800e5a8 <_puts_r>:
 800e5a8:	b570      	push	{r4, r5, r6, lr}
 800e5aa:	460e      	mov	r6, r1
 800e5ac:	4605      	mov	r5, r0
 800e5ae:	b118      	cbz	r0, 800e5b8 <_puts_r+0x10>
 800e5b0:	6983      	ldr	r3, [r0, #24]
 800e5b2:	b90b      	cbnz	r3, 800e5b8 <_puts_r+0x10>
 800e5b4:	f001 ffdc 	bl	8010570 <__sinit>
 800e5b8:	69ab      	ldr	r3, [r5, #24]
 800e5ba:	68ac      	ldr	r4, [r5, #8]
 800e5bc:	b913      	cbnz	r3, 800e5c4 <_puts_r+0x1c>
 800e5be:	4628      	mov	r0, r5
 800e5c0:	f001 ffd6 	bl	8010570 <__sinit>
 800e5c4:	4b23      	ldr	r3, [pc, #140]	; (800e654 <_puts_r+0xac>)
 800e5c6:	429c      	cmp	r4, r3
 800e5c8:	d117      	bne.n	800e5fa <_puts_r+0x52>
 800e5ca:	686c      	ldr	r4, [r5, #4]
 800e5cc:	89a3      	ldrh	r3, [r4, #12]
 800e5ce:	071b      	lsls	r3, r3, #28
 800e5d0:	d51d      	bpl.n	800e60e <_puts_r+0x66>
 800e5d2:	6923      	ldr	r3, [r4, #16]
 800e5d4:	b1db      	cbz	r3, 800e60e <_puts_r+0x66>
 800e5d6:	3e01      	subs	r6, #1
 800e5d8:	68a3      	ldr	r3, [r4, #8]
 800e5da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e5de:	3b01      	subs	r3, #1
 800e5e0:	60a3      	str	r3, [r4, #8]
 800e5e2:	b9e9      	cbnz	r1, 800e620 <_puts_r+0x78>
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	da2e      	bge.n	800e646 <_puts_r+0x9e>
 800e5e8:	4622      	mov	r2, r4
 800e5ea:	210a      	movs	r1, #10
 800e5ec:	4628      	mov	r0, r5
 800e5ee:	f000 ffc9 	bl	800f584 <__swbuf_r>
 800e5f2:	3001      	adds	r0, #1
 800e5f4:	d011      	beq.n	800e61a <_puts_r+0x72>
 800e5f6:	200a      	movs	r0, #10
 800e5f8:	e011      	b.n	800e61e <_puts_r+0x76>
 800e5fa:	4b17      	ldr	r3, [pc, #92]	; (800e658 <_puts_r+0xb0>)
 800e5fc:	429c      	cmp	r4, r3
 800e5fe:	d101      	bne.n	800e604 <_puts_r+0x5c>
 800e600:	68ac      	ldr	r4, [r5, #8]
 800e602:	e7e3      	b.n	800e5cc <_puts_r+0x24>
 800e604:	4b15      	ldr	r3, [pc, #84]	; (800e65c <_puts_r+0xb4>)
 800e606:	429c      	cmp	r4, r3
 800e608:	bf08      	it	eq
 800e60a:	68ec      	ldreq	r4, [r5, #12]
 800e60c:	e7de      	b.n	800e5cc <_puts_r+0x24>
 800e60e:	4621      	mov	r1, r4
 800e610:	4628      	mov	r0, r5
 800e612:	f001 f809 	bl	800f628 <__swsetup_r>
 800e616:	2800      	cmp	r0, #0
 800e618:	d0dd      	beq.n	800e5d6 <_puts_r+0x2e>
 800e61a:	f04f 30ff 	mov.w	r0, #4294967295
 800e61e:	bd70      	pop	{r4, r5, r6, pc}
 800e620:	2b00      	cmp	r3, #0
 800e622:	da04      	bge.n	800e62e <_puts_r+0x86>
 800e624:	69a2      	ldr	r2, [r4, #24]
 800e626:	429a      	cmp	r2, r3
 800e628:	dc06      	bgt.n	800e638 <_puts_r+0x90>
 800e62a:	290a      	cmp	r1, #10
 800e62c:	d004      	beq.n	800e638 <_puts_r+0x90>
 800e62e:	6823      	ldr	r3, [r4, #0]
 800e630:	1c5a      	adds	r2, r3, #1
 800e632:	6022      	str	r2, [r4, #0]
 800e634:	7019      	strb	r1, [r3, #0]
 800e636:	e7cf      	b.n	800e5d8 <_puts_r+0x30>
 800e638:	4622      	mov	r2, r4
 800e63a:	4628      	mov	r0, r5
 800e63c:	f000 ffa2 	bl	800f584 <__swbuf_r>
 800e640:	3001      	adds	r0, #1
 800e642:	d1c9      	bne.n	800e5d8 <_puts_r+0x30>
 800e644:	e7e9      	b.n	800e61a <_puts_r+0x72>
 800e646:	6823      	ldr	r3, [r4, #0]
 800e648:	200a      	movs	r0, #10
 800e64a:	1c5a      	adds	r2, r3, #1
 800e64c:	6022      	str	r2, [r4, #0]
 800e64e:	7018      	strb	r0, [r3, #0]
 800e650:	e7e5      	b.n	800e61e <_puts_r+0x76>
 800e652:	bf00      	nop
 800e654:	08014e78 	.word	0x08014e78
 800e658:	08014e98 	.word	0x08014e98
 800e65c:	08014e58 	.word	0x08014e58

0800e660 <puts>:
 800e660:	4b02      	ldr	r3, [pc, #8]	; (800e66c <puts+0xc>)
 800e662:	4601      	mov	r1, r0
 800e664:	6818      	ldr	r0, [r3, #0]
 800e666:	f7ff bf9f 	b.w	800e5a8 <_puts_r>
 800e66a:	bf00      	nop
 800e66c:	20000020 	.word	0x20000020

0800e670 <setbuf>:
 800e670:	2900      	cmp	r1, #0
 800e672:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e676:	bf0c      	ite	eq
 800e678:	2202      	moveq	r2, #2
 800e67a:	2200      	movne	r2, #0
 800e67c:	f000 b800 	b.w	800e680 <setvbuf>

0800e680 <setvbuf>:
 800e680:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e684:	461d      	mov	r5, r3
 800e686:	4b51      	ldr	r3, [pc, #324]	; (800e7cc <setvbuf+0x14c>)
 800e688:	681e      	ldr	r6, [r3, #0]
 800e68a:	4604      	mov	r4, r0
 800e68c:	460f      	mov	r7, r1
 800e68e:	4690      	mov	r8, r2
 800e690:	b126      	cbz	r6, 800e69c <setvbuf+0x1c>
 800e692:	69b3      	ldr	r3, [r6, #24]
 800e694:	b913      	cbnz	r3, 800e69c <setvbuf+0x1c>
 800e696:	4630      	mov	r0, r6
 800e698:	f001 ff6a 	bl	8010570 <__sinit>
 800e69c:	4b4c      	ldr	r3, [pc, #304]	; (800e7d0 <setvbuf+0x150>)
 800e69e:	429c      	cmp	r4, r3
 800e6a0:	d152      	bne.n	800e748 <setvbuf+0xc8>
 800e6a2:	6874      	ldr	r4, [r6, #4]
 800e6a4:	f1b8 0f02 	cmp.w	r8, #2
 800e6a8:	d006      	beq.n	800e6b8 <setvbuf+0x38>
 800e6aa:	f1b8 0f01 	cmp.w	r8, #1
 800e6ae:	f200 8089 	bhi.w	800e7c4 <setvbuf+0x144>
 800e6b2:	2d00      	cmp	r5, #0
 800e6b4:	f2c0 8086 	blt.w	800e7c4 <setvbuf+0x144>
 800e6b8:	4621      	mov	r1, r4
 800e6ba:	4630      	mov	r0, r6
 800e6bc:	f001 feee 	bl	801049c <_fflush_r>
 800e6c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6c2:	b141      	cbz	r1, 800e6d6 <setvbuf+0x56>
 800e6c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6c8:	4299      	cmp	r1, r3
 800e6ca:	d002      	beq.n	800e6d2 <setvbuf+0x52>
 800e6cc:	4630      	mov	r0, r6
 800e6ce:	f002 ff9f 	bl	8011610 <_free_r>
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	6363      	str	r3, [r4, #52]	; 0x34
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	61a3      	str	r3, [r4, #24]
 800e6da:	6063      	str	r3, [r4, #4]
 800e6dc:	89a3      	ldrh	r3, [r4, #12]
 800e6de:	061b      	lsls	r3, r3, #24
 800e6e0:	d503      	bpl.n	800e6ea <setvbuf+0x6a>
 800e6e2:	6921      	ldr	r1, [r4, #16]
 800e6e4:	4630      	mov	r0, r6
 800e6e6:	f002 ff93 	bl	8011610 <_free_r>
 800e6ea:	89a3      	ldrh	r3, [r4, #12]
 800e6ec:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800e6f0:	f023 0303 	bic.w	r3, r3, #3
 800e6f4:	f1b8 0f02 	cmp.w	r8, #2
 800e6f8:	81a3      	strh	r3, [r4, #12]
 800e6fa:	d05d      	beq.n	800e7b8 <setvbuf+0x138>
 800e6fc:	ab01      	add	r3, sp, #4
 800e6fe:	466a      	mov	r2, sp
 800e700:	4621      	mov	r1, r4
 800e702:	4630      	mov	r0, r6
 800e704:	f002 faf8 	bl	8010cf8 <__swhatbuf_r>
 800e708:	89a3      	ldrh	r3, [r4, #12]
 800e70a:	4318      	orrs	r0, r3
 800e70c:	81a0      	strh	r0, [r4, #12]
 800e70e:	bb2d      	cbnz	r5, 800e75c <setvbuf+0xdc>
 800e710:	9d00      	ldr	r5, [sp, #0]
 800e712:	4628      	mov	r0, r5
 800e714:	f002 fb54 	bl	8010dc0 <malloc>
 800e718:	4607      	mov	r7, r0
 800e71a:	2800      	cmp	r0, #0
 800e71c:	d14e      	bne.n	800e7bc <setvbuf+0x13c>
 800e71e:	f8dd 9000 	ldr.w	r9, [sp]
 800e722:	45a9      	cmp	r9, r5
 800e724:	d13c      	bne.n	800e7a0 <setvbuf+0x120>
 800e726:	f04f 30ff 	mov.w	r0, #4294967295
 800e72a:	89a3      	ldrh	r3, [r4, #12]
 800e72c:	f043 0302 	orr.w	r3, r3, #2
 800e730:	81a3      	strh	r3, [r4, #12]
 800e732:	2300      	movs	r3, #0
 800e734:	60a3      	str	r3, [r4, #8]
 800e736:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e73a:	6023      	str	r3, [r4, #0]
 800e73c:	6123      	str	r3, [r4, #16]
 800e73e:	2301      	movs	r3, #1
 800e740:	6163      	str	r3, [r4, #20]
 800e742:	b003      	add	sp, #12
 800e744:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e748:	4b22      	ldr	r3, [pc, #136]	; (800e7d4 <setvbuf+0x154>)
 800e74a:	429c      	cmp	r4, r3
 800e74c:	d101      	bne.n	800e752 <setvbuf+0xd2>
 800e74e:	68b4      	ldr	r4, [r6, #8]
 800e750:	e7a8      	b.n	800e6a4 <setvbuf+0x24>
 800e752:	4b21      	ldr	r3, [pc, #132]	; (800e7d8 <setvbuf+0x158>)
 800e754:	429c      	cmp	r4, r3
 800e756:	bf08      	it	eq
 800e758:	68f4      	ldreq	r4, [r6, #12]
 800e75a:	e7a3      	b.n	800e6a4 <setvbuf+0x24>
 800e75c:	2f00      	cmp	r7, #0
 800e75e:	d0d8      	beq.n	800e712 <setvbuf+0x92>
 800e760:	69b3      	ldr	r3, [r6, #24]
 800e762:	b913      	cbnz	r3, 800e76a <setvbuf+0xea>
 800e764:	4630      	mov	r0, r6
 800e766:	f001 ff03 	bl	8010570 <__sinit>
 800e76a:	f1b8 0f01 	cmp.w	r8, #1
 800e76e:	bf08      	it	eq
 800e770:	89a3      	ldrheq	r3, [r4, #12]
 800e772:	6027      	str	r7, [r4, #0]
 800e774:	bf04      	itt	eq
 800e776:	f043 0301 	orreq.w	r3, r3, #1
 800e77a:	81a3      	strheq	r3, [r4, #12]
 800e77c:	89a3      	ldrh	r3, [r4, #12]
 800e77e:	f013 0008 	ands.w	r0, r3, #8
 800e782:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800e786:	d01b      	beq.n	800e7c0 <setvbuf+0x140>
 800e788:	f013 0001 	ands.w	r0, r3, #1
 800e78c:	bf18      	it	ne
 800e78e:	426d      	negne	r5, r5
 800e790:	f04f 0300 	mov.w	r3, #0
 800e794:	bf1d      	ittte	ne
 800e796:	60a3      	strne	r3, [r4, #8]
 800e798:	61a5      	strne	r5, [r4, #24]
 800e79a:	4618      	movne	r0, r3
 800e79c:	60a5      	streq	r5, [r4, #8]
 800e79e:	e7d0      	b.n	800e742 <setvbuf+0xc2>
 800e7a0:	4648      	mov	r0, r9
 800e7a2:	f002 fb0d 	bl	8010dc0 <malloc>
 800e7a6:	4607      	mov	r7, r0
 800e7a8:	2800      	cmp	r0, #0
 800e7aa:	d0bc      	beq.n	800e726 <setvbuf+0xa6>
 800e7ac:	89a3      	ldrh	r3, [r4, #12]
 800e7ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e7b2:	81a3      	strh	r3, [r4, #12]
 800e7b4:	464d      	mov	r5, r9
 800e7b6:	e7d3      	b.n	800e760 <setvbuf+0xe0>
 800e7b8:	2000      	movs	r0, #0
 800e7ba:	e7b6      	b.n	800e72a <setvbuf+0xaa>
 800e7bc:	46a9      	mov	r9, r5
 800e7be:	e7f5      	b.n	800e7ac <setvbuf+0x12c>
 800e7c0:	60a0      	str	r0, [r4, #8]
 800e7c2:	e7be      	b.n	800e742 <setvbuf+0xc2>
 800e7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7c8:	e7bb      	b.n	800e742 <setvbuf+0xc2>
 800e7ca:	bf00      	nop
 800e7cc:	20000020 	.word	0x20000020
 800e7d0:	08014e78 	.word	0x08014e78
 800e7d4:	08014e98 	.word	0x08014e98
 800e7d8:	08014e58 	.word	0x08014e58

0800e7dc <nanf>:
 800e7dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e7e4 <nanf+0x8>
 800e7e0:	4770      	bx	lr
 800e7e2:	bf00      	nop
 800e7e4:	7fc00000 	.word	0x7fc00000

0800e7e8 <siprintf>:
 800e7e8:	b40e      	push	{r1, r2, r3}
 800e7ea:	b500      	push	{lr}
 800e7ec:	b09c      	sub	sp, #112	; 0x70
 800e7ee:	ab1d      	add	r3, sp, #116	; 0x74
 800e7f0:	9002      	str	r0, [sp, #8]
 800e7f2:	9006      	str	r0, [sp, #24]
 800e7f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e7f8:	4809      	ldr	r0, [pc, #36]	; (800e820 <siprintf+0x38>)
 800e7fa:	9107      	str	r1, [sp, #28]
 800e7fc:	9104      	str	r1, [sp, #16]
 800e7fe:	4909      	ldr	r1, [pc, #36]	; (800e824 <siprintf+0x3c>)
 800e800:	f853 2b04 	ldr.w	r2, [r3], #4
 800e804:	9105      	str	r1, [sp, #20]
 800e806:	6800      	ldr	r0, [r0, #0]
 800e808:	9301      	str	r3, [sp, #4]
 800e80a:	a902      	add	r1, sp, #8
 800e80c:	f003 f802 	bl	8011814 <_svfiprintf_r>
 800e810:	9b02      	ldr	r3, [sp, #8]
 800e812:	2200      	movs	r2, #0
 800e814:	701a      	strb	r2, [r3, #0]
 800e816:	b01c      	add	sp, #112	; 0x70
 800e818:	f85d eb04 	ldr.w	lr, [sp], #4
 800e81c:	b003      	add	sp, #12
 800e81e:	4770      	bx	lr
 800e820:	20000020 	.word	0x20000020
 800e824:	ffff0208 	.word	0xffff0208

0800e828 <sulp>:
 800e828:	b570      	push	{r4, r5, r6, lr}
 800e82a:	4604      	mov	r4, r0
 800e82c:	460d      	mov	r5, r1
 800e82e:	ec45 4b10 	vmov	d0, r4, r5
 800e832:	4616      	mov	r6, r2
 800e834:	f002 fdaa 	bl	801138c <__ulp>
 800e838:	ec51 0b10 	vmov	r0, r1, d0
 800e83c:	b17e      	cbz	r6, 800e85e <sulp+0x36>
 800e83e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e842:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e846:	2b00      	cmp	r3, #0
 800e848:	dd09      	ble.n	800e85e <sulp+0x36>
 800e84a:	051b      	lsls	r3, r3, #20
 800e84c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e850:	2400      	movs	r4, #0
 800e852:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e856:	4622      	mov	r2, r4
 800e858:	462b      	mov	r3, r5
 800e85a:	f7f1 fef5 	bl	8000648 <__aeabi_dmul>
 800e85e:	bd70      	pop	{r4, r5, r6, pc}

0800e860 <_strtod_l>:
 800e860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e864:	461f      	mov	r7, r3
 800e866:	b0a1      	sub	sp, #132	; 0x84
 800e868:	2300      	movs	r3, #0
 800e86a:	4681      	mov	r9, r0
 800e86c:	4638      	mov	r0, r7
 800e86e:	460e      	mov	r6, r1
 800e870:	9217      	str	r2, [sp, #92]	; 0x5c
 800e872:	931c      	str	r3, [sp, #112]	; 0x70
 800e874:	f002 fa2f 	bl	8010cd6 <__localeconv_l>
 800e878:	4680      	mov	r8, r0
 800e87a:	6800      	ldr	r0, [r0, #0]
 800e87c:	f7f1 fcd0 	bl	8000220 <strlen>
 800e880:	f04f 0a00 	mov.w	sl, #0
 800e884:	4604      	mov	r4, r0
 800e886:	f04f 0b00 	mov.w	fp, #0
 800e88a:	961b      	str	r6, [sp, #108]	; 0x6c
 800e88c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e88e:	781a      	ldrb	r2, [r3, #0]
 800e890:	2a0d      	cmp	r2, #13
 800e892:	d832      	bhi.n	800e8fa <_strtod_l+0x9a>
 800e894:	2a09      	cmp	r2, #9
 800e896:	d236      	bcs.n	800e906 <_strtod_l+0xa6>
 800e898:	2a00      	cmp	r2, #0
 800e89a:	d03e      	beq.n	800e91a <_strtod_l+0xba>
 800e89c:	2300      	movs	r3, #0
 800e89e:	930d      	str	r3, [sp, #52]	; 0x34
 800e8a0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800e8a2:	782b      	ldrb	r3, [r5, #0]
 800e8a4:	2b30      	cmp	r3, #48	; 0x30
 800e8a6:	f040 80ac 	bne.w	800ea02 <_strtod_l+0x1a2>
 800e8aa:	786b      	ldrb	r3, [r5, #1]
 800e8ac:	2b58      	cmp	r3, #88	; 0x58
 800e8ae:	d001      	beq.n	800e8b4 <_strtod_l+0x54>
 800e8b0:	2b78      	cmp	r3, #120	; 0x78
 800e8b2:	d167      	bne.n	800e984 <_strtod_l+0x124>
 800e8b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e8b6:	9301      	str	r3, [sp, #4]
 800e8b8:	ab1c      	add	r3, sp, #112	; 0x70
 800e8ba:	9300      	str	r3, [sp, #0]
 800e8bc:	9702      	str	r7, [sp, #8]
 800e8be:	ab1d      	add	r3, sp, #116	; 0x74
 800e8c0:	4a88      	ldr	r2, [pc, #544]	; (800eae4 <_strtod_l+0x284>)
 800e8c2:	a91b      	add	r1, sp, #108	; 0x6c
 800e8c4:	4648      	mov	r0, r9
 800e8c6:	f001 ff2c 	bl	8010722 <__gethex>
 800e8ca:	f010 0407 	ands.w	r4, r0, #7
 800e8ce:	4606      	mov	r6, r0
 800e8d0:	d005      	beq.n	800e8de <_strtod_l+0x7e>
 800e8d2:	2c06      	cmp	r4, #6
 800e8d4:	d12b      	bne.n	800e92e <_strtod_l+0xce>
 800e8d6:	3501      	adds	r5, #1
 800e8d8:	2300      	movs	r3, #0
 800e8da:	951b      	str	r5, [sp, #108]	; 0x6c
 800e8dc:	930d      	str	r3, [sp, #52]	; 0x34
 800e8de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	f040 859a 	bne.w	800f41a <_strtod_l+0xbba>
 800e8e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e8e8:	b1e3      	cbz	r3, 800e924 <_strtod_l+0xc4>
 800e8ea:	4652      	mov	r2, sl
 800e8ec:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e8f0:	ec43 2b10 	vmov	d0, r2, r3
 800e8f4:	b021      	add	sp, #132	; 0x84
 800e8f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8fa:	2a2b      	cmp	r2, #43	; 0x2b
 800e8fc:	d015      	beq.n	800e92a <_strtod_l+0xca>
 800e8fe:	2a2d      	cmp	r2, #45	; 0x2d
 800e900:	d004      	beq.n	800e90c <_strtod_l+0xac>
 800e902:	2a20      	cmp	r2, #32
 800e904:	d1ca      	bne.n	800e89c <_strtod_l+0x3c>
 800e906:	3301      	adds	r3, #1
 800e908:	931b      	str	r3, [sp, #108]	; 0x6c
 800e90a:	e7bf      	b.n	800e88c <_strtod_l+0x2c>
 800e90c:	2201      	movs	r2, #1
 800e90e:	920d      	str	r2, [sp, #52]	; 0x34
 800e910:	1c5a      	adds	r2, r3, #1
 800e912:	921b      	str	r2, [sp, #108]	; 0x6c
 800e914:	785b      	ldrb	r3, [r3, #1]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d1c2      	bne.n	800e8a0 <_strtod_l+0x40>
 800e91a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e91c:	961b      	str	r6, [sp, #108]	; 0x6c
 800e91e:	2b00      	cmp	r3, #0
 800e920:	f040 8579 	bne.w	800f416 <_strtod_l+0xbb6>
 800e924:	4652      	mov	r2, sl
 800e926:	465b      	mov	r3, fp
 800e928:	e7e2      	b.n	800e8f0 <_strtod_l+0x90>
 800e92a:	2200      	movs	r2, #0
 800e92c:	e7ef      	b.n	800e90e <_strtod_l+0xae>
 800e92e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e930:	b13a      	cbz	r2, 800e942 <_strtod_l+0xe2>
 800e932:	2135      	movs	r1, #53	; 0x35
 800e934:	a81e      	add	r0, sp, #120	; 0x78
 800e936:	f002 fe21 	bl	801157c <__copybits>
 800e93a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e93c:	4648      	mov	r0, r9
 800e93e:	f002 fa8d 	bl	8010e5c <_Bfree>
 800e942:	3c01      	subs	r4, #1
 800e944:	2c04      	cmp	r4, #4
 800e946:	d806      	bhi.n	800e956 <_strtod_l+0xf6>
 800e948:	e8df f004 	tbb	[pc, r4]
 800e94c:	1714030a 	.word	0x1714030a
 800e950:	0a          	.byte	0x0a
 800e951:	00          	.byte	0x00
 800e952:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800e956:	0730      	lsls	r0, r6, #28
 800e958:	d5c1      	bpl.n	800e8de <_strtod_l+0x7e>
 800e95a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e95e:	e7be      	b.n	800e8de <_strtod_l+0x7e>
 800e960:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800e964:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e966:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e96a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e96e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e972:	e7f0      	b.n	800e956 <_strtod_l+0xf6>
 800e974:	f8df b170 	ldr.w	fp, [pc, #368]	; 800eae8 <_strtod_l+0x288>
 800e978:	e7ed      	b.n	800e956 <_strtod_l+0xf6>
 800e97a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e97e:	f04f 3aff 	mov.w	sl, #4294967295
 800e982:	e7e8      	b.n	800e956 <_strtod_l+0xf6>
 800e984:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e986:	1c5a      	adds	r2, r3, #1
 800e988:	921b      	str	r2, [sp, #108]	; 0x6c
 800e98a:	785b      	ldrb	r3, [r3, #1]
 800e98c:	2b30      	cmp	r3, #48	; 0x30
 800e98e:	d0f9      	beq.n	800e984 <_strtod_l+0x124>
 800e990:	2b00      	cmp	r3, #0
 800e992:	d0a4      	beq.n	800e8de <_strtod_l+0x7e>
 800e994:	2301      	movs	r3, #1
 800e996:	2500      	movs	r5, #0
 800e998:	9306      	str	r3, [sp, #24]
 800e99a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e99c:	9308      	str	r3, [sp, #32]
 800e99e:	9507      	str	r5, [sp, #28]
 800e9a0:	9505      	str	r5, [sp, #20]
 800e9a2:	220a      	movs	r2, #10
 800e9a4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800e9a6:	7807      	ldrb	r7, [r0, #0]
 800e9a8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800e9ac:	b2d9      	uxtb	r1, r3
 800e9ae:	2909      	cmp	r1, #9
 800e9b0:	d929      	bls.n	800ea06 <_strtod_l+0x1a6>
 800e9b2:	4622      	mov	r2, r4
 800e9b4:	f8d8 1000 	ldr.w	r1, [r8]
 800e9b8:	f003 f9b7 	bl	8011d2a <strncmp>
 800e9bc:	2800      	cmp	r0, #0
 800e9be:	d031      	beq.n	800ea24 <_strtod_l+0x1c4>
 800e9c0:	2000      	movs	r0, #0
 800e9c2:	9c05      	ldr	r4, [sp, #20]
 800e9c4:	9004      	str	r0, [sp, #16]
 800e9c6:	463b      	mov	r3, r7
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	2b65      	cmp	r3, #101	; 0x65
 800e9cc:	d001      	beq.n	800e9d2 <_strtod_l+0x172>
 800e9ce:	2b45      	cmp	r3, #69	; 0x45
 800e9d0:	d114      	bne.n	800e9fc <_strtod_l+0x19c>
 800e9d2:	b924      	cbnz	r4, 800e9de <_strtod_l+0x17e>
 800e9d4:	b910      	cbnz	r0, 800e9dc <_strtod_l+0x17c>
 800e9d6:	9b06      	ldr	r3, [sp, #24]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d09e      	beq.n	800e91a <_strtod_l+0xba>
 800e9dc:	2400      	movs	r4, #0
 800e9de:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800e9e0:	1c73      	adds	r3, r6, #1
 800e9e2:	931b      	str	r3, [sp, #108]	; 0x6c
 800e9e4:	7873      	ldrb	r3, [r6, #1]
 800e9e6:	2b2b      	cmp	r3, #43	; 0x2b
 800e9e8:	d078      	beq.n	800eadc <_strtod_l+0x27c>
 800e9ea:	2b2d      	cmp	r3, #45	; 0x2d
 800e9ec:	d070      	beq.n	800ead0 <_strtod_l+0x270>
 800e9ee:	f04f 0c00 	mov.w	ip, #0
 800e9f2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800e9f6:	2f09      	cmp	r7, #9
 800e9f8:	d97c      	bls.n	800eaf4 <_strtod_l+0x294>
 800e9fa:	961b      	str	r6, [sp, #108]	; 0x6c
 800e9fc:	f04f 0e00 	mov.w	lr, #0
 800ea00:	e09a      	b.n	800eb38 <_strtod_l+0x2d8>
 800ea02:	2300      	movs	r3, #0
 800ea04:	e7c7      	b.n	800e996 <_strtod_l+0x136>
 800ea06:	9905      	ldr	r1, [sp, #20]
 800ea08:	2908      	cmp	r1, #8
 800ea0a:	bfdd      	ittte	le
 800ea0c:	9907      	ldrle	r1, [sp, #28]
 800ea0e:	fb02 3301 	mlale	r3, r2, r1, r3
 800ea12:	9307      	strle	r3, [sp, #28]
 800ea14:	fb02 3505 	mlagt	r5, r2, r5, r3
 800ea18:	9b05      	ldr	r3, [sp, #20]
 800ea1a:	3001      	adds	r0, #1
 800ea1c:	3301      	adds	r3, #1
 800ea1e:	9305      	str	r3, [sp, #20]
 800ea20:	901b      	str	r0, [sp, #108]	; 0x6c
 800ea22:	e7bf      	b.n	800e9a4 <_strtod_l+0x144>
 800ea24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ea26:	191a      	adds	r2, r3, r4
 800ea28:	921b      	str	r2, [sp, #108]	; 0x6c
 800ea2a:	9a05      	ldr	r2, [sp, #20]
 800ea2c:	5d1b      	ldrb	r3, [r3, r4]
 800ea2e:	2a00      	cmp	r2, #0
 800ea30:	d037      	beq.n	800eaa2 <_strtod_l+0x242>
 800ea32:	9c05      	ldr	r4, [sp, #20]
 800ea34:	4602      	mov	r2, r0
 800ea36:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ea3a:	2909      	cmp	r1, #9
 800ea3c:	d913      	bls.n	800ea66 <_strtod_l+0x206>
 800ea3e:	2101      	movs	r1, #1
 800ea40:	9104      	str	r1, [sp, #16]
 800ea42:	e7c2      	b.n	800e9ca <_strtod_l+0x16a>
 800ea44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ea46:	1c5a      	adds	r2, r3, #1
 800ea48:	921b      	str	r2, [sp, #108]	; 0x6c
 800ea4a:	785b      	ldrb	r3, [r3, #1]
 800ea4c:	3001      	adds	r0, #1
 800ea4e:	2b30      	cmp	r3, #48	; 0x30
 800ea50:	d0f8      	beq.n	800ea44 <_strtod_l+0x1e4>
 800ea52:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800ea56:	2a08      	cmp	r2, #8
 800ea58:	f200 84e4 	bhi.w	800f424 <_strtod_l+0xbc4>
 800ea5c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ea5e:	9208      	str	r2, [sp, #32]
 800ea60:	4602      	mov	r2, r0
 800ea62:	2000      	movs	r0, #0
 800ea64:	4604      	mov	r4, r0
 800ea66:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800ea6a:	f100 0101 	add.w	r1, r0, #1
 800ea6e:	d012      	beq.n	800ea96 <_strtod_l+0x236>
 800ea70:	440a      	add	r2, r1
 800ea72:	eb00 0c04 	add.w	ip, r0, r4
 800ea76:	4621      	mov	r1, r4
 800ea78:	270a      	movs	r7, #10
 800ea7a:	458c      	cmp	ip, r1
 800ea7c:	d113      	bne.n	800eaa6 <_strtod_l+0x246>
 800ea7e:	1821      	adds	r1, r4, r0
 800ea80:	2908      	cmp	r1, #8
 800ea82:	f104 0401 	add.w	r4, r4, #1
 800ea86:	4404      	add	r4, r0
 800ea88:	dc19      	bgt.n	800eabe <_strtod_l+0x25e>
 800ea8a:	9b07      	ldr	r3, [sp, #28]
 800ea8c:	210a      	movs	r1, #10
 800ea8e:	fb01 e303 	mla	r3, r1, r3, lr
 800ea92:	9307      	str	r3, [sp, #28]
 800ea94:	2100      	movs	r1, #0
 800ea96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ea98:	1c58      	adds	r0, r3, #1
 800ea9a:	901b      	str	r0, [sp, #108]	; 0x6c
 800ea9c:	785b      	ldrb	r3, [r3, #1]
 800ea9e:	4608      	mov	r0, r1
 800eaa0:	e7c9      	b.n	800ea36 <_strtod_l+0x1d6>
 800eaa2:	9805      	ldr	r0, [sp, #20]
 800eaa4:	e7d3      	b.n	800ea4e <_strtod_l+0x1ee>
 800eaa6:	2908      	cmp	r1, #8
 800eaa8:	f101 0101 	add.w	r1, r1, #1
 800eaac:	dc03      	bgt.n	800eab6 <_strtod_l+0x256>
 800eaae:	9b07      	ldr	r3, [sp, #28]
 800eab0:	437b      	muls	r3, r7
 800eab2:	9307      	str	r3, [sp, #28]
 800eab4:	e7e1      	b.n	800ea7a <_strtod_l+0x21a>
 800eab6:	2910      	cmp	r1, #16
 800eab8:	bfd8      	it	le
 800eaba:	437d      	mulle	r5, r7
 800eabc:	e7dd      	b.n	800ea7a <_strtod_l+0x21a>
 800eabe:	2c10      	cmp	r4, #16
 800eac0:	bfdc      	itt	le
 800eac2:	210a      	movle	r1, #10
 800eac4:	fb01 e505 	mlale	r5, r1, r5, lr
 800eac8:	e7e4      	b.n	800ea94 <_strtod_l+0x234>
 800eaca:	2301      	movs	r3, #1
 800eacc:	9304      	str	r3, [sp, #16]
 800eace:	e781      	b.n	800e9d4 <_strtod_l+0x174>
 800ead0:	f04f 0c01 	mov.w	ip, #1
 800ead4:	1cb3      	adds	r3, r6, #2
 800ead6:	931b      	str	r3, [sp, #108]	; 0x6c
 800ead8:	78b3      	ldrb	r3, [r6, #2]
 800eada:	e78a      	b.n	800e9f2 <_strtod_l+0x192>
 800eadc:	f04f 0c00 	mov.w	ip, #0
 800eae0:	e7f8      	b.n	800ead4 <_strtod_l+0x274>
 800eae2:	bf00      	nop
 800eae4:	08014df8 	.word	0x08014df8
 800eae8:	7ff00000 	.word	0x7ff00000
 800eaec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eaee:	1c5f      	adds	r7, r3, #1
 800eaf0:	971b      	str	r7, [sp, #108]	; 0x6c
 800eaf2:	785b      	ldrb	r3, [r3, #1]
 800eaf4:	2b30      	cmp	r3, #48	; 0x30
 800eaf6:	d0f9      	beq.n	800eaec <_strtod_l+0x28c>
 800eaf8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800eafc:	2f08      	cmp	r7, #8
 800eafe:	f63f af7d 	bhi.w	800e9fc <_strtod_l+0x19c>
 800eb02:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800eb06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb08:	930a      	str	r3, [sp, #40]	; 0x28
 800eb0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb0c:	1c5f      	adds	r7, r3, #1
 800eb0e:	971b      	str	r7, [sp, #108]	; 0x6c
 800eb10:	785b      	ldrb	r3, [r3, #1]
 800eb12:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800eb16:	f1b8 0f09 	cmp.w	r8, #9
 800eb1a:	d937      	bls.n	800eb8c <_strtod_l+0x32c>
 800eb1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb1e:	1a7f      	subs	r7, r7, r1
 800eb20:	2f08      	cmp	r7, #8
 800eb22:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800eb26:	dc37      	bgt.n	800eb98 <_strtod_l+0x338>
 800eb28:	45be      	cmp	lr, r7
 800eb2a:	bfa8      	it	ge
 800eb2c:	46be      	movge	lr, r7
 800eb2e:	f1bc 0f00 	cmp.w	ip, #0
 800eb32:	d001      	beq.n	800eb38 <_strtod_l+0x2d8>
 800eb34:	f1ce 0e00 	rsb	lr, lr, #0
 800eb38:	2c00      	cmp	r4, #0
 800eb3a:	d151      	bne.n	800ebe0 <_strtod_l+0x380>
 800eb3c:	2800      	cmp	r0, #0
 800eb3e:	f47f aece 	bne.w	800e8de <_strtod_l+0x7e>
 800eb42:	9a06      	ldr	r2, [sp, #24]
 800eb44:	2a00      	cmp	r2, #0
 800eb46:	f47f aeca 	bne.w	800e8de <_strtod_l+0x7e>
 800eb4a:	9a04      	ldr	r2, [sp, #16]
 800eb4c:	2a00      	cmp	r2, #0
 800eb4e:	f47f aee4 	bne.w	800e91a <_strtod_l+0xba>
 800eb52:	2b4e      	cmp	r3, #78	; 0x4e
 800eb54:	d027      	beq.n	800eba6 <_strtod_l+0x346>
 800eb56:	dc21      	bgt.n	800eb9c <_strtod_l+0x33c>
 800eb58:	2b49      	cmp	r3, #73	; 0x49
 800eb5a:	f47f aede 	bne.w	800e91a <_strtod_l+0xba>
 800eb5e:	49a0      	ldr	r1, [pc, #640]	; (800ede0 <_strtod_l+0x580>)
 800eb60:	a81b      	add	r0, sp, #108	; 0x6c
 800eb62:	f002 f811 	bl	8010b88 <__match>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	f43f aed7 	beq.w	800e91a <_strtod_l+0xba>
 800eb6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb6e:	499d      	ldr	r1, [pc, #628]	; (800ede4 <_strtod_l+0x584>)
 800eb70:	3b01      	subs	r3, #1
 800eb72:	a81b      	add	r0, sp, #108	; 0x6c
 800eb74:	931b      	str	r3, [sp, #108]	; 0x6c
 800eb76:	f002 f807 	bl	8010b88 <__match>
 800eb7a:	b910      	cbnz	r0, 800eb82 <_strtod_l+0x322>
 800eb7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eb7e:	3301      	adds	r3, #1
 800eb80:	931b      	str	r3, [sp, #108]	; 0x6c
 800eb82:	f8df b274 	ldr.w	fp, [pc, #628]	; 800edf8 <_strtod_l+0x598>
 800eb86:	f04f 0a00 	mov.w	sl, #0
 800eb8a:	e6a8      	b.n	800e8de <_strtod_l+0x7e>
 800eb8c:	210a      	movs	r1, #10
 800eb8e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800eb92:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800eb96:	e7b8      	b.n	800eb0a <_strtod_l+0x2aa>
 800eb98:	46be      	mov	lr, r7
 800eb9a:	e7c8      	b.n	800eb2e <_strtod_l+0x2ce>
 800eb9c:	2b69      	cmp	r3, #105	; 0x69
 800eb9e:	d0de      	beq.n	800eb5e <_strtod_l+0x2fe>
 800eba0:	2b6e      	cmp	r3, #110	; 0x6e
 800eba2:	f47f aeba 	bne.w	800e91a <_strtod_l+0xba>
 800eba6:	4990      	ldr	r1, [pc, #576]	; (800ede8 <_strtod_l+0x588>)
 800eba8:	a81b      	add	r0, sp, #108	; 0x6c
 800ebaa:	f001 ffed 	bl	8010b88 <__match>
 800ebae:	2800      	cmp	r0, #0
 800ebb0:	f43f aeb3 	beq.w	800e91a <_strtod_l+0xba>
 800ebb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ebb6:	781b      	ldrb	r3, [r3, #0]
 800ebb8:	2b28      	cmp	r3, #40	; 0x28
 800ebba:	d10e      	bne.n	800ebda <_strtod_l+0x37a>
 800ebbc:	aa1e      	add	r2, sp, #120	; 0x78
 800ebbe:	498b      	ldr	r1, [pc, #556]	; (800edec <_strtod_l+0x58c>)
 800ebc0:	a81b      	add	r0, sp, #108	; 0x6c
 800ebc2:	f001 fff5 	bl	8010bb0 <__hexnan>
 800ebc6:	2805      	cmp	r0, #5
 800ebc8:	d107      	bne.n	800ebda <_strtod_l+0x37a>
 800ebca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ebcc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800ebd0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ebd4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ebd8:	e681      	b.n	800e8de <_strtod_l+0x7e>
 800ebda:	f8df b224 	ldr.w	fp, [pc, #548]	; 800ee00 <_strtod_l+0x5a0>
 800ebde:	e7d2      	b.n	800eb86 <_strtod_l+0x326>
 800ebe0:	ebae 0302 	sub.w	r3, lr, r2
 800ebe4:	9306      	str	r3, [sp, #24]
 800ebe6:	9b05      	ldr	r3, [sp, #20]
 800ebe8:	9807      	ldr	r0, [sp, #28]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	bf08      	it	eq
 800ebee:	4623      	moveq	r3, r4
 800ebf0:	2c10      	cmp	r4, #16
 800ebf2:	9305      	str	r3, [sp, #20]
 800ebf4:	46a0      	mov	r8, r4
 800ebf6:	bfa8      	it	ge
 800ebf8:	f04f 0810 	movge.w	r8, #16
 800ebfc:	f7f1 fcaa 	bl	8000554 <__aeabi_ui2d>
 800ec00:	2c09      	cmp	r4, #9
 800ec02:	4682      	mov	sl, r0
 800ec04:	468b      	mov	fp, r1
 800ec06:	dc13      	bgt.n	800ec30 <_strtod_l+0x3d0>
 800ec08:	9b06      	ldr	r3, [sp, #24]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	f43f ae67 	beq.w	800e8de <_strtod_l+0x7e>
 800ec10:	9b06      	ldr	r3, [sp, #24]
 800ec12:	dd7a      	ble.n	800ed0a <_strtod_l+0x4aa>
 800ec14:	2b16      	cmp	r3, #22
 800ec16:	dc61      	bgt.n	800ecdc <_strtod_l+0x47c>
 800ec18:	4a75      	ldr	r2, [pc, #468]	; (800edf0 <_strtod_l+0x590>)
 800ec1a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800ec1e:	e9de 0100 	ldrd	r0, r1, [lr]
 800ec22:	4652      	mov	r2, sl
 800ec24:	465b      	mov	r3, fp
 800ec26:	f7f1 fd0f 	bl	8000648 <__aeabi_dmul>
 800ec2a:	4682      	mov	sl, r0
 800ec2c:	468b      	mov	fp, r1
 800ec2e:	e656      	b.n	800e8de <_strtod_l+0x7e>
 800ec30:	4b6f      	ldr	r3, [pc, #444]	; (800edf0 <_strtod_l+0x590>)
 800ec32:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ec36:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ec3a:	f7f1 fd05 	bl	8000648 <__aeabi_dmul>
 800ec3e:	4606      	mov	r6, r0
 800ec40:	4628      	mov	r0, r5
 800ec42:	460f      	mov	r7, r1
 800ec44:	f7f1 fc86 	bl	8000554 <__aeabi_ui2d>
 800ec48:	4602      	mov	r2, r0
 800ec4a:	460b      	mov	r3, r1
 800ec4c:	4630      	mov	r0, r6
 800ec4e:	4639      	mov	r1, r7
 800ec50:	f7f1 fb44 	bl	80002dc <__adddf3>
 800ec54:	2c0f      	cmp	r4, #15
 800ec56:	4682      	mov	sl, r0
 800ec58:	468b      	mov	fp, r1
 800ec5a:	ddd5      	ble.n	800ec08 <_strtod_l+0x3a8>
 800ec5c:	9b06      	ldr	r3, [sp, #24]
 800ec5e:	eba4 0808 	sub.w	r8, r4, r8
 800ec62:	4498      	add	r8, r3
 800ec64:	f1b8 0f00 	cmp.w	r8, #0
 800ec68:	f340 8096 	ble.w	800ed98 <_strtod_l+0x538>
 800ec6c:	f018 030f 	ands.w	r3, r8, #15
 800ec70:	d00a      	beq.n	800ec88 <_strtod_l+0x428>
 800ec72:	495f      	ldr	r1, [pc, #380]	; (800edf0 <_strtod_l+0x590>)
 800ec74:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ec78:	4652      	mov	r2, sl
 800ec7a:	465b      	mov	r3, fp
 800ec7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ec80:	f7f1 fce2 	bl	8000648 <__aeabi_dmul>
 800ec84:	4682      	mov	sl, r0
 800ec86:	468b      	mov	fp, r1
 800ec88:	f038 080f 	bics.w	r8, r8, #15
 800ec8c:	d073      	beq.n	800ed76 <_strtod_l+0x516>
 800ec8e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ec92:	dd47      	ble.n	800ed24 <_strtod_l+0x4c4>
 800ec94:	2400      	movs	r4, #0
 800ec96:	46a0      	mov	r8, r4
 800ec98:	9407      	str	r4, [sp, #28]
 800ec9a:	9405      	str	r4, [sp, #20]
 800ec9c:	2322      	movs	r3, #34	; 0x22
 800ec9e:	f8df b158 	ldr.w	fp, [pc, #344]	; 800edf8 <_strtod_l+0x598>
 800eca2:	f8c9 3000 	str.w	r3, [r9]
 800eca6:	f04f 0a00 	mov.w	sl, #0
 800ecaa:	9b07      	ldr	r3, [sp, #28]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	f43f ae16 	beq.w	800e8de <_strtod_l+0x7e>
 800ecb2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ecb4:	4648      	mov	r0, r9
 800ecb6:	f002 f8d1 	bl	8010e5c <_Bfree>
 800ecba:	9905      	ldr	r1, [sp, #20]
 800ecbc:	4648      	mov	r0, r9
 800ecbe:	f002 f8cd 	bl	8010e5c <_Bfree>
 800ecc2:	4641      	mov	r1, r8
 800ecc4:	4648      	mov	r0, r9
 800ecc6:	f002 f8c9 	bl	8010e5c <_Bfree>
 800ecca:	9907      	ldr	r1, [sp, #28]
 800eccc:	4648      	mov	r0, r9
 800ecce:	f002 f8c5 	bl	8010e5c <_Bfree>
 800ecd2:	4621      	mov	r1, r4
 800ecd4:	4648      	mov	r0, r9
 800ecd6:	f002 f8c1 	bl	8010e5c <_Bfree>
 800ecda:	e600      	b.n	800e8de <_strtod_l+0x7e>
 800ecdc:	9a06      	ldr	r2, [sp, #24]
 800ecde:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ece2:	4293      	cmp	r3, r2
 800ece4:	dbba      	blt.n	800ec5c <_strtod_l+0x3fc>
 800ece6:	4d42      	ldr	r5, [pc, #264]	; (800edf0 <_strtod_l+0x590>)
 800ece8:	f1c4 040f 	rsb	r4, r4, #15
 800ecec:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800ecf0:	4652      	mov	r2, sl
 800ecf2:	465b      	mov	r3, fp
 800ecf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ecf8:	f7f1 fca6 	bl	8000648 <__aeabi_dmul>
 800ecfc:	9b06      	ldr	r3, [sp, #24]
 800ecfe:	1b1c      	subs	r4, r3, r4
 800ed00:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800ed04:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed08:	e78d      	b.n	800ec26 <_strtod_l+0x3c6>
 800ed0a:	f113 0f16 	cmn.w	r3, #22
 800ed0e:	dba5      	blt.n	800ec5c <_strtod_l+0x3fc>
 800ed10:	4a37      	ldr	r2, [pc, #220]	; (800edf0 <_strtod_l+0x590>)
 800ed12:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800ed16:	e9d2 2300 	ldrd	r2, r3, [r2]
 800ed1a:	4650      	mov	r0, sl
 800ed1c:	4659      	mov	r1, fp
 800ed1e:	f7f1 fdbd 	bl	800089c <__aeabi_ddiv>
 800ed22:	e782      	b.n	800ec2a <_strtod_l+0x3ca>
 800ed24:	2300      	movs	r3, #0
 800ed26:	4e33      	ldr	r6, [pc, #204]	; (800edf4 <_strtod_l+0x594>)
 800ed28:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ed2c:	4650      	mov	r0, sl
 800ed2e:	4659      	mov	r1, fp
 800ed30:	461d      	mov	r5, r3
 800ed32:	f1b8 0f01 	cmp.w	r8, #1
 800ed36:	dc21      	bgt.n	800ed7c <_strtod_l+0x51c>
 800ed38:	b10b      	cbz	r3, 800ed3e <_strtod_l+0x4de>
 800ed3a:	4682      	mov	sl, r0
 800ed3c:	468b      	mov	fp, r1
 800ed3e:	4b2d      	ldr	r3, [pc, #180]	; (800edf4 <_strtod_l+0x594>)
 800ed40:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ed44:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ed48:	4652      	mov	r2, sl
 800ed4a:	465b      	mov	r3, fp
 800ed4c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800ed50:	f7f1 fc7a 	bl	8000648 <__aeabi_dmul>
 800ed54:	4b28      	ldr	r3, [pc, #160]	; (800edf8 <_strtod_l+0x598>)
 800ed56:	460a      	mov	r2, r1
 800ed58:	400b      	ands	r3, r1
 800ed5a:	4928      	ldr	r1, [pc, #160]	; (800edfc <_strtod_l+0x59c>)
 800ed5c:	428b      	cmp	r3, r1
 800ed5e:	4682      	mov	sl, r0
 800ed60:	d898      	bhi.n	800ec94 <_strtod_l+0x434>
 800ed62:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ed66:	428b      	cmp	r3, r1
 800ed68:	bf86      	itte	hi
 800ed6a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800ee04 <_strtod_l+0x5a4>
 800ed6e:	f04f 3aff 	movhi.w	sl, #4294967295
 800ed72:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ed76:	2300      	movs	r3, #0
 800ed78:	9304      	str	r3, [sp, #16]
 800ed7a:	e077      	b.n	800ee6c <_strtod_l+0x60c>
 800ed7c:	f018 0f01 	tst.w	r8, #1
 800ed80:	d006      	beq.n	800ed90 <_strtod_l+0x530>
 800ed82:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800ed86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8a:	f7f1 fc5d 	bl	8000648 <__aeabi_dmul>
 800ed8e:	2301      	movs	r3, #1
 800ed90:	3501      	adds	r5, #1
 800ed92:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ed96:	e7cc      	b.n	800ed32 <_strtod_l+0x4d2>
 800ed98:	d0ed      	beq.n	800ed76 <_strtod_l+0x516>
 800ed9a:	f1c8 0800 	rsb	r8, r8, #0
 800ed9e:	f018 020f 	ands.w	r2, r8, #15
 800eda2:	d00a      	beq.n	800edba <_strtod_l+0x55a>
 800eda4:	4b12      	ldr	r3, [pc, #72]	; (800edf0 <_strtod_l+0x590>)
 800eda6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edaa:	4650      	mov	r0, sl
 800edac:	4659      	mov	r1, fp
 800edae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb2:	f7f1 fd73 	bl	800089c <__aeabi_ddiv>
 800edb6:	4682      	mov	sl, r0
 800edb8:	468b      	mov	fp, r1
 800edba:	ea5f 1828 	movs.w	r8, r8, asr #4
 800edbe:	d0da      	beq.n	800ed76 <_strtod_l+0x516>
 800edc0:	f1b8 0f1f 	cmp.w	r8, #31
 800edc4:	dd20      	ble.n	800ee08 <_strtod_l+0x5a8>
 800edc6:	2400      	movs	r4, #0
 800edc8:	46a0      	mov	r8, r4
 800edca:	9407      	str	r4, [sp, #28]
 800edcc:	9405      	str	r4, [sp, #20]
 800edce:	2322      	movs	r3, #34	; 0x22
 800edd0:	f04f 0a00 	mov.w	sl, #0
 800edd4:	f04f 0b00 	mov.w	fp, #0
 800edd8:	f8c9 3000 	str.w	r3, [r9]
 800eddc:	e765      	b.n	800ecaa <_strtod_l+0x44a>
 800edde:	bf00      	nop
 800ede0:	08014dc1 	.word	0x08014dc1
 800ede4:	08014e4b 	.word	0x08014e4b
 800ede8:	08014dc9 	.word	0x08014dc9
 800edec:	08014e0c 	.word	0x08014e0c
 800edf0:	08014ef0 	.word	0x08014ef0
 800edf4:	08014ec8 	.word	0x08014ec8
 800edf8:	7ff00000 	.word	0x7ff00000
 800edfc:	7ca00000 	.word	0x7ca00000
 800ee00:	fff80000 	.word	0xfff80000
 800ee04:	7fefffff 	.word	0x7fefffff
 800ee08:	f018 0310 	ands.w	r3, r8, #16
 800ee0c:	bf18      	it	ne
 800ee0e:	236a      	movne	r3, #106	; 0x6a
 800ee10:	4da0      	ldr	r5, [pc, #640]	; (800f094 <_strtod_l+0x834>)
 800ee12:	9304      	str	r3, [sp, #16]
 800ee14:	4650      	mov	r0, sl
 800ee16:	4659      	mov	r1, fp
 800ee18:	2300      	movs	r3, #0
 800ee1a:	f1b8 0f00 	cmp.w	r8, #0
 800ee1e:	f300 810a 	bgt.w	800f036 <_strtod_l+0x7d6>
 800ee22:	b10b      	cbz	r3, 800ee28 <_strtod_l+0x5c8>
 800ee24:	4682      	mov	sl, r0
 800ee26:	468b      	mov	fp, r1
 800ee28:	9b04      	ldr	r3, [sp, #16]
 800ee2a:	b1bb      	cbz	r3, 800ee5c <_strtod_l+0x5fc>
 800ee2c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ee30:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	4659      	mov	r1, fp
 800ee38:	dd10      	ble.n	800ee5c <_strtod_l+0x5fc>
 800ee3a:	2b1f      	cmp	r3, #31
 800ee3c:	f340 8107 	ble.w	800f04e <_strtod_l+0x7ee>
 800ee40:	2b34      	cmp	r3, #52	; 0x34
 800ee42:	bfde      	ittt	le
 800ee44:	3b20      	suble	r3, #32
 800ee46:	f04f 32ff 	movle.w	r2, #4294967295
 800ee4a:	fa02 f303 	lslle.w	r3, r2, r3
 800ee4e:	f04f 0a00 	mov.w	sl, #0
 800ee52:	bfcc      	ite	gt
 800ee54:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ee58:	ea03 0b01 	andle.w	fp, r3, r1
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	2300      	movs	r3, #0
 800ee60:	4650      	mov	r0, sl
 800ee62:	4659      	mov	r1, fp
 800ee64:	f7f1 fe58 	bl	8000b18 <__aeabi_dcmpeq>
 800ee68:	2800      	cmp	r0, #0
 800ee6a:	d1ac      	bne.n	800edc6 <_strtod_l+0x566>
 800ee6c:	9b07      	ldr	r3, [sp, #28]
 800ee6e:	9300      	str	r3, [sp, #0]
 800ee70:	9a05      	ldr	r2, [sp, #20]
 800ee72:	9908      	ldr	r1, [sp, #32]
 800ee74:	4623      	mov	r3, r4
 800ee76:	4648      	mov	r0, r9
 800ee78:	f002 f842 	bl	8010f00 <__s2b>
 800ee7c:	9007      	str	r0, [sp, #28]
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	f43f af08 	beq.w	800ec94 <_strtod_l+0x434>
 800ee84:	9a06      	ldr	r2, [sp, #24]
 800ee86:	9b06      	ldr	r3, [sp, #24]
 800ee88:	2a00      	cmp	r2, #0
 800ee8a:	f1c3 0300 	rsb	r3, r3, #0
 800ee8e:	bfa8      	it	ge
 800ee90:	2300      	movge	r3, #0
 800ee92:	930e      	str	r3, [sp, #56]	; 0x38
 800ee94:	2400      	movs	r4, #0
 800ee96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ee9a:	9316      	str	r3, [sp, #88]	; 0x58
 800ee9c:	46a0      	mov	r8, r4
 800ee9e:	9b07      	ldr	r3, [sp, #28]
 800eea0:	4648      	mov	r0, r9
 800eea2:	6859      	ldr	r1, [r3, #4]
 800eea4:	f001 ffa6 	bl	8010df4 <_Balloc>
 800eea8:	9005      	str	r0, [sp, #20]
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	f43f aef6 	beq.w	800ec9c <_strtod_l+0x43c>
 800eeb0:	9b07      	ldr	r3, [sp, #28]
 800eeb2:	691a      	ldr	r2, [r3, #16]
 800eeb4:	3202      	adds	r2, #2
 800eeb6:	f103 010c 	add.w	r1, r3, #12
 800eeba:	0092      	lsls	r2, r2, #2
 800eebc:	300c      	adds	r0, #12
 800eebe:	f7fe fd09 	bl	800d8d4 <memcpy>
 800eec2:	aa1e      	add	r2, sp, #120	; 0x78
 800eec4:	a91d      	add	r1, sp, #116	; 0x74
 800eec6:	ec4b ab10 	vmov	d0, sl, fp
 800eeca:	4648      	mov	r0, r9
 800eecc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800eed0:	f002 fad2 	bl	8011478 <__d2b>
 800eed4:	901c      	str	r0, [sp, #112]	; 0x70
 800eed6:	2800      	cmp	r0, #0
 800eed8:	f43f aee0 	beq.w	800ec9c <_strtod_l+0x43c>
 800eedc:	2101      	movs	r1, #1
 800eede:	4648      	mov	r0, r9
 800eee0:	f002 f89a 	bl	8011018 <__i2b>
 800eee4:	4680      	mov	r8, r0
 800eee6:	2800      	cmp	r0, #0
 800eee8:	f43f aed8 	beq.w	800ec9c <_strtod_l+0x43c>
 800eeec:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800eeee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800eef0:	2e00      	cmp	r6, #0
 800eef2:	bfab      	itete	ge
 800eef4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800eef6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800eef8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800eefa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800eefc:	bfac      	ite	ge
 800eefe:	18f7      	addge	r7, r6, r3
 800ef00:	1b9d      	sublt	r5, r3, r6
 800ef02:	9b04      	ldr	r3, [sp, #16]
 800ef04:	1af6      	subs	r6, r6, r3
 800ef06:	4416      	add	r6, r2
 800ef08:	4b63      	ldr	r3, [pc, #396]	; (800f098 <_strtod_l+0x838>)
 800ef0a:	3e01      	subs	r6, #1
 800ef0c:	429e      	cmp	r6, r3
 800ef0e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ef12:	f280 80af 	bge.w	800f074 <_strtod_l+0x814>
 800ef16:	1b9b      	subs	r3, r3, r6
 800ef18:	2b1f      	cmp	r3, #31
 800ef1a:	eba2 0203 	sub.w	r2, r2, r3
 800ef1e:	f04f 0101 	mov.w	r1, #1
 800ef22:	f300 809b 	bgt.w	800f05c <_strtod_l+0x7fc>
 800ef26:	fa01 f303 	lsl.w	r3, r1, r3
 800ef2a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	930a      	str	r3, [sp, #40]	; 0x28
 800ef30:	18be      	adds	r6, r7, r2
 800ef32:	9b04      	ldr	r3, [sp, #16]
 800ef34:	42b7      	cmp	r7, r6
 800ef36:	4415      	add	r5, r2
 800ef38:	441d      	add	r5, r3
 800ef3a:	463b      	mov	r3, r7
 800ef3c:	bfa8      	it	ge
 800ef3e:	4633      	movge	r3, r6
 800ef40:	42ab      	cmp	r3, r5
 800ef42:	bfa8      	it	ge
 800ef44:	462b      	movge	r3, r5
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	bfc2      	ittt	gt
 800ef4a:	1af6      	subgt	r6, r6, r3
 800ef4c:	1aed      	subgt	r5, r5, r3
 800ef4e:	1aff      	subgt	r7, r7, r3
 800ef50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ef52:	b1bb      	cbz	r3, 800ef84 <_strtod_l+0x724>
 800ef54:	4641      	mov	r1, r8
 800ef56:	461a      	mov	r2, r3
 800ef58:	4648      	mov	r0, r9
 800ef5a:	f002 f8fd 	bl	8011158 <__pow5mult>
 800ef5e:	4680      	mov	r8, r0
 800ef60:	2800      	cmp	r0, #0
 800ef62:	f43f ae9b 	beq.w	800ec9c <_strtod_l+0x43c>
 800ef66:	4601      	mov	r1, r0
 800ef68:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ef6a:	4648      	mov	r0, r9
 800ef6c:	f002 f85d 	bl	801102a <__multiply>
 800ef70:	900c      	str	r0, [sp, #48]	; 0x30
 800ef72:	2800      	cmp	r0, #0
 800ef74:	f43f ae92 	beq.w	800ec9c <_strtod_l+0x43c>
 800ef78:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ef7a:	4648      	mov	r0, r9
 800ef7c:	f001 ff6e 	bl	8010e5c <_Bfree>
 800ef80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ef82:	931c      	str	r3, [sp, #112]	; 0x70
 800ef84:	2e00      	cmp	r6, #0
 800ef86:	dc7a      	bgt.n	800f07e <_strtod_l+0x81e>
 800ef88:	9b06      	ldr	r3, [sp, #24]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	dd08      	ble.n	800efa0 <_strtod_l+0x740>
 800ef8e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ef90:	9905      	ldr	r1, [sp, #20]
 800ef92:	4648      	mov	r0, r9
 800ef94:	f002 f8e0 	bl	8011158 <__pow5mult>
 800ef98:	9005      	str	r0, [sp, #20]
 800ef9a:	2800      	cmp	r0, #0
 800ef9c:	f43f ae7e 	beq.w	800ec9c <_strtod_l+0x43c>
 800efa0:	2d00      	cmp	r5, #0
 800efa2:	dd08      	ble.n	800efb6 <_strtod_l+0x756>
 800efa4:	462a      	mov	r2, r5
 800efa6:	9905      	ldr	r1, [sp, #20]
 800efa8:	4648      	mov	r0, r9
 800efaa:	f002 f923 	bl	80111f4 <__lshift>
 800efae:	9005      	str	r0, [sp, #20]
 800efb0:	2800      	cmp	r0, #0
 800efb2:	f43f ae73 	beq.w	800ec9c <_strtod_l+0x43c>
 800efb6:	2f00      	cmp	r7, #0
 800efb8:	dd08      	ble.n	800efcc <_strtod_l+0x76c>
 800efba:	4641      	mov	r1, r8
 800efbc:	463a      	mov	r2, r7
 800efbe:	4648      	mov	r0, r9
 800efc0:	f002 f918 	bl	80111f4 <__lshift>
 800efc4:	4680      	mov	r8, r0
 800efc6:	2800      	cmp	r0, #0
 800efc8:	f43f ae68 	beq.w	800ec9c <_strtod_l+0x43c>
 800efcc:	9a05      	ldr	r2, [sp, #20]
 800efce:	991c      	ldr	r1, [sp, #112]	; 0x70
 800efd0:	4648      	mov	r0, r9
 800efd2:	f002 f97d 	bl	80112d0 <__mdiff>
 800efd6:	4604      	mov	r4, r0
 800efd8:	2800      	cmp	r0, #0
 800efda:	f43f ae5f 	beq.w	800ec9c <_strtod_l+0x43c>
 800efde:	68c3      	ldr	r3, [r0, #12]
 800efe0:	930c      	str	r3, [sp, #48]	; 0x30
 800efe2:	2300      	movs	r3, #0
 800efe4:	60c3      	str	r3, [r0, #12]
 800efe6:	4641      	mov	r1, r8
 800efe8:	f002 f958 	bl	801129c <__mcmp>
 800efec:	2800      	cmp	r0, #0
 800efee:	da55      	bge.n	800f09c <_strtod_l+0x83c>
 800eff0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eff2:	b9e3      	cbnz	r3, 800f02e <_strtod_l+0x7ce>
 800eff4:	f1ba 0f00 	cmp.w	sl, #0
 800eff8:	d119      	bne.n	800f02e <_strtod_l+0x7ce>
 800effa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800effe:	b9b3      	cbnz	r3, 800f02e <_strtod_l+0x7ce>
 800f000:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f004:	0d1b      	lsrs	r3, r3, #20
 800f006:	051b      	lsls	r3, r3, #20
 800f008:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f00c:	d90f      	bls.n	800f02e <_strtod_l+0x7ce>
 800f00e:	6963      	ldr	r3, [r4, #20]
 800f010:	b913      	cbnz	r3, 800f018 <_strtod_l+0x7b8>
 800f012:	6923      	ldr	r3, [r4, #16]
 800f014:	2b01      	cmp	r3, #1
 800f016:	dd0a      	ble.n	800f02e <_strtod_l+0x7ce>
 800f018:	4621      	mov	r1, r4
 800f01a:	2201      	movs	r2, #1
 800f01c:	4648      	mov	r0, r9
 800f01e:	f002 f8e9 	bl	80111f4 <__lshift>
 800f022:	4641      	mov	r1, r8
 800f024:	4604      	mov	r4, r0
 800f026:	f002 f939 	bl	801129c <__mcmp>
 800f02a:	2800      	cmp	r0, #0
 800f02c:	dc67      	bgt.n	800f0fe <_strtod_l+0x89e>
 800f02e:	9b04      	ldr	r3, [sp, #16]
 800f030:	2b00      	cmp	r3, #0
 800f032:	d171      	bne.n	800f118 <_strtod_l+0x8b8>
 800f034:	e63d      	b.n	800ecb2 <_strtod_l+0x452>
 800f036:	f018 0f01 	tst.w	r8, #1
 800f03a:	d004      	beq.n	800f046 <_strtod_l+0x7e6>
 800f03c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f040:	f7f1 fb02 	bl	8000648 <__aeabi_dmul>
 800f044:	2301      	movs	r3, #1
 800f046:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f04a:	3508      	adds	r5, #8
 800f04c:	e6e5      	b.n	800ee1a <_strtod_l+0x5ba>
 800f04e:	f04f 32ff 	mov.w	r2, #4294967295
 800f052:	fa02 f303 	lsl.w	r3, r2, r3
 800f056:	ea03 0a0a 	and.w	sl, r3, sl
 800f05a:	e6ff      	b.n	800ee5c <_strtod_l+0x5fc>
 800f05c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f060:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f064:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f068:	36e2      	adds	r6, #226	; 0xe2
 800f06a:	fa01 f306 	lsl.w	r3, r1, r6
 800f06e:	930a      	str	r3, [sp, #40]	; 0x28
 800f070:	910f      	str	r1, [sp, #60]	; 0x3c
 800f072:	e75d      	b.n	800ef30 <_strtod_l+0x6d0>
 800f074:	2300      	movs	r3, #0
 800f076:	930a      	str	r3, [sp, #40]	; 0x28
 800f078:	2301      	movs	r3, #1
 800f07a:	930f      	str	r3, [sp, #60]	; 0x3c
 800f07c:	e758      	b.n	800ef30 <_strtod_l+0x6d0>
 800f07e:	4632      	mov	r2, r6
 800f080:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f082:	4648      	mov	r0, r9
 800f084:	f002 f8b6 	bl	80111f4 <__lshift>
 800f088:	901c      	str	r0, [sp, #112]	; 0x70
 800f08a:	2800      	cmp	r0, #0
 800f08c:	f47f af7c 	bne.w	800ef88 <_strtod_l+0x728>
 800f090:	e604      	b.n	800ec9c <_strtod_l+0x43c>
 800f092:	bf00      	nop
 800f094:	08014e20 	.word	0x08014e20
 800f098:	fffffc02 	.word	0xfffffc02
 800f09c:	465d      	mov	r5, fp
 800f09e:	f040 8086 	bne.w	800f1ae <_strtod_l+0x94e>
 800f0a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f0a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f0a8:	b32a      	cbz	r2, 800f0f6 <_strtod_l+0x896>
 800f0aa:	4aaf      	ldr	r2, [pc, #700]	; (800f368 <_strtod_l+0xb08>)
 800f0ac:	4293      	cmp	r3, r2
 800f0ae:	d153      	bne.n	800f158 <_strtod_l+0x8f8>
 800f0b0:	9b04      	ldr	r3, [sp, #16]
 800f0b2:	4650      	mov	r0, sl
 800f0b4:	b1d3      	cbz	r3, 800f0ec <_strtod_l+0x88c>
 800f0b6:	4aad      	ldr	r2, [pc, #692]	; (800f36c <_strtod_l+0xb0c>)
 800f0b8:	402a      	ands	r2, r5
 800f0ba:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f0be:	f04f 31ff 	mov.w	r1, #4294967295
 800f0c2:	d816      	bhi.n	800f0f2 <_strtod_l+0x892>
 800f0c4:	0d12      	lsrs	r2, r2, #20
 800f0c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f0ca:	fa01 f303 	lsl.w	r3, r1, r3
 800f0ce:	4298      	cmp	r0, r3
 800f0d0:	d142      	bne.n	800f158 <_strtod_l+0x8f8>
 800f0d2:	4ba7      	ldr	r3, [pc, #668]	; (800f370 <_strtod_l+0xb10>)
 800f0d4:	429d      	cmp	r5, r3
 800f0d6:	d102      	bne.n	800f0de <_strtod_l+0x87e>
 800f0d8:	3001      	adds	r0, #1
 800f0da:	f43f addf 	beq.w	800ec9c <_strtod_l+0x43c>
 800f0de:	4ba3      	ldr	r3, [pc, #652]	; (800f36c <_strtod_l+0xb0c>)
 800f0e0:	402b      	ands	r3, r5
 800f0e2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f0e6:	f04f 0a00 	mov.w	sl, #0
 800f0ea:	e7a0      	b.n	800f02e <_strtod_l+0x7ce>
 800f0ec:	f04f 33ff 	mov.w	r3, #4294967295
 800f0f0:	e7ed      	b.n	800f0ce <_strtod_l+0x86e>
 800f0f2:	460b      	mov	r3, r1
 800f0f4:	e7eb      	b.n	800f0ce <_strtod_l+0x86e>
 800f0f6:	bb7b      	cbnz	r3, 800f158 <_strtod_l+0x8f8>
 800f0f8:	f1ba 0f00 	cmp.w	sl, #0
 800f0fc:	d12c      	bne.n	800f158 <_strtod_l+0x8f8>
 800f0fe:	9904      	ldr	r1, [sp, #16]
 800f100:	4a9a      	ldr	r2, [pc, #616]	; (800f36c <_strtod_l+0xb0c>)
 800f102:	465b      	mov	r3, fp
 800f104:	b1f1      	cbz	r1, 800f144 <_strtod_l+0x8e4>
 800f106:	ea02 010b 	and.w	r1, r2, fp
 800f10a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f10e:	dc19      	bgt.n	800f144 <_strtod_l+0x8e4>
 800f110:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f114:	f77f ae5b 	ble.w	800edce <_strtod_l+0x56e>
 800f118:	4a96      	ldr	r2, [pc, #600]	; (800f374 <_strtod_l+0xb14>)
 800f11a:	2300      	movs	r3, #0
 800f11c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800f120:	4650      	mov	r0, sl
 800f122:	4659      	mov	r1, fp
 800f124:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f128:	f7f1 fa8e 	bl	8000648 <__aeabi_dmul>
 800f12c:	4682      	mov	sl, r0
 800f12e:	468b      	mov	fp, r1
 800f130:	2900      	cmp	r1, #0
 800f132:	f47f adbe 	bne.w	800ecb2 <_strtod_l+0x452>
 800f136:	2800      	cmp	r0, #0
 800f138:	f47f adbb 	bne.w	800ecb2 <_strtod_l+0x452>
 800f13c:	2322      	movs	r3, #34	; 0x22
 800f13e:	f8c9 3000 	str.w	r3, [r9]
 800f142:	e5b6      	b.n	800ecb2 <_strtod_l+0x452>
 800f144:	4013      	ands	r3, r2
 800f146:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f14a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f14e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f152:	f04f 3aff 	mov.w	sl, #4294967295
 800f156:	e76a      	b.n	800f02e <_strtod_l+0x7ce>
 800f158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f15a:	b193      	cbz	r3, 800f182 <_strtod_l+0x922>
 800f15c:	422b      	tst	r3, r5
 800f15e:	f43f af66 	beq.w	800f02e <_strtod_l+0x7ce>
 800f162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f164:	9a04      	ldr	r2, [sp, #16]
 800f166:	4650      	mov	r0, sl
 800f168:	4659      	mov	r1, fp
 800f16a:	b173      	cbz	r3, 800f18a <_strtod_l+0x92a>
 800f16c:	f7ff fb5c 	bl	800e828 <sulp>
 800f170:	4602      	mov	r2, r0
 800f172:	460b      	mov	r3, r1
 800f174:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f178:	f7f1 f8b0 	bl	80002dc <__adddf3>
 800f17c:	4682      	mov	sl, r0
 800f17e:	468b      	mov	fp, r1
 800f180:	e755      	b.n	800f02e <_strtod_l+0x7ce>
 800f182:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f184:	ea13 0f0a 	tst.w	r3, sl
 800f188:	e7e9      	b.n	800f15e <_strtod_l+0x8fe>
 800f18a:	f7ff fb4d 	bl	800e828 <sulp>
 800f18e:	4602      	mov	r2, r0
 800f190:	460b      	mov	r3, r1
 800f192:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f196:	f7f1 f89f 	bl	80002d8 <__aeabi_dsub>
 800f19a:	2200      	movs	r2, #0
 800f19c:	2300      	movs	r3, #0
 800f19e:	4682      	mov	sl, r0
 800f1a0:	468b      	mov	fp, r1
 800f1a2:	f7f1 fcb9 	bl	8000b18 <__aeabi_dcmpeq>
 800f1a6:	2800      	cmp	r0, #0
 800f1a8:	f47f ae11 	bne.w	800edce <_strtod_l+0x56e>
 800f1ac:	e73f      	b.n	800f02e <_strtod_l+0x7ce>
 800f1ae:	4641      	mov	r1, r8
 800f1b0:	4620      	mov	r0, r4
 800f1b2:	f002 f9b0 	bl	8011516 <__ratio>
 800f1b6:	ec57 6b10 	vmov	r6, r7, d0
 800f1ba:	2200      	movs	r2, #0
 800f1bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f1c0:	ee10 0a10 	vmov	r0, s0
 800f1c4:	4639      	mov	r1, r7
 800f1c6:	f7f1 fcbb 	bl	8000b40 <__aeabi_dcmple>
 800f1ca:	2800      	cmp	r0, #0
 800f1cc:	d077      	beq.n	800f2be <_strtod_l+0xa5e>
 800f1ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d04a      	beq.n	800f26a <_strtod_l+0xa0a>
 800f1d4:	4b68      	ldr	r3, [pc, #416]	; (800f378 <_strtod_l+0xb18>)
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f1dc:	4f66      	ldr	r7, [pc, #408]	; (800f378 <_strtod_l+0xb18>)
 800f1de:	2600      	movs	r6, #0
 800f1e0:	4b62      	ldr	r3, [pc, #392]	; (800f36c <_strtod_l+0xb0c>)
 800f1e2:	402b      	ands	r3, r5
 800f1e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800f1e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f1e8:	4b64      	ldr	r3, [pc, #400]	; (800f37c <_strtod_l+0xb1c>)
 800f1ea:	429a      	cmp	r2, r3
 800f1ec:	f040 80ce 	bne.w	800f38c <_strtod_l+0xb2c>
 800f1f0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f1f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f1f8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800f1fc:	ec4b ab10 	vmov	d0, sl, fp
 800f200:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800f204:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f208:	f002 f8c0 	bl	801138c <__ulp>
 800f20c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f210:	ec53 2b10 	vmov	r2, r3, d0
 800f214:	f7f1 fa18 	bl	8000648 <__aeabi_dmul>
 800f218:	4652      	mov	r2, sl
 800f21a:	465b      	mov	r3, fp
 800f21c:	f7f1 f85e 	bl	80002dc <__adddf3>
 800f220:	460b      	mov	r3, r1
 800f222:	4952      	ldr	r1, [pc, #328]	; (800f36c <_strtod_l+0xb0c>)
 800f224:	4a56      	ldr	r2, [pc, #344]	; (800f380 <_strtod_l+0xb20>)
 800f226:	4019      	ands	r1, r3
 800f228:	4291      	cmp	r1, r2
 800f22a:	4682      	mov	sl, r0
 800f22c:	d95b      	bls.n	800f2e6 <_strtod_l+0xa86>
 800f22e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f230:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f234:	4293      	cmp	r3, r2
 800f236:	d103      	bne.n	800f240 <_strtod_l+0x9e0>
 800f238:	9b08      	ldr	r3, [sp, #32]
 800f23a:	3301      	adds	r3, #1
 800f23c:	f43f ad2e 	beq.w	800ec9c <_strtod_l+0x43c>
 800f240:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800f370 <_strtod_l+0xb10>
 800f244:	f04f 3aff 	mov.w	sl, #4294967295
 800f248:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f24a:	4648      	mov	r0, r9
 800f24c:	f001 fe06 	bl	8010e5c <_Bfree>
 800f250:	9905      	ldr	r1, [sp, #20]
 800f252:	4648      	mov	r0, r9
 800f254:	f001 fe02 	bl	8010e5c <_Bfree>
 800f258:	4641      	mov	r1, r8
 800f25a:	4648      	mov	r0, r9
 800f25c:	f001 fdfe 	bl	8010e5c <_Bfree>
 800f260:	4621      	mov	r1, r4
 800f262:	4648      	mov	r0, r9
 800f264:	f001 fdfa 	bl	8010e5c <_Bfree>
 800f268:	e619      	b.n	800ee9e <_strtod_l+0x63e>
 800f26a:	f1ba 0f00 	cmp.w	sl, #0
 800f26e:	d11a      	bne.n	800f2a6 <_strtod_l+0xa46>
 800f270:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f274:	b9eb      	cbnz	r3, 800f2b2 <_strtod_l+0xa52>
 800f276:	2200      	movs	r2, #0
 800f278:	4b3f      	ldr	r3, [pc, #252]	; (800f378 <_strtod_l+0xb18>)
 800f27a:	4630      	mov	r0, r6
 800f27c:	4639      	mov	r1, r7
 800f27e:	f7f1 fc55 	bl	8000b2c <__aeabi_dcmplt>
 800f282:	b9c8      	cbnz	r0, 800f2b8 <_strtod_l+0xa58>
 800f284:	4630      	mov	r0, r6
 800f286:	4639      	mov	r1, r7
 800f288:	2200      	movs	r2, #0
 800f28a:	4b3e      	ldr	r3, [pc, #248]	; (800f384 <_strtod_l+0xb24>)
 800f28c:	f7f1 f9dc 	bl	8000648 <__aeabi_dmul>
 800f290:	4606      	mov	r6, r0
 800f292:	460f      	mov	r7, r1
 800f294:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800f298:	9618      	str	r6, [sp, #96]	; 0x60
 800f29a:	9319      	str	r3, [sp, #100]	; 0x64
 800f29c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800f2a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f2a4:	e79c      	b.n	800f1e0 <_strtod_l+0x980>
 800f2a6:	f1ba 0f01 	cmp.w	sl, #1
 800f2aa:	d102      	bne.n	800f2b2 <_strtod_l+0xa52>
 800f2ac:	2d00      	cmp	r5, #0
 800f2ae:	f43f ad8e 	beq.w	800edce <_strtod_l+0x56e>
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	4b34      	ldr	r3, [pc, #208]	; (800f388 <_strtod_l+0xb28>)
 800f2b6:	e78f      	b.n	800f1d8 <_strtod_l+0x978>
 800f2b8:	2600      	movs	r6, #0
 800f2ba:	4f32      	ldr	r7, [pc, #200]	; (800f384 <_strtod_l+0xb24>)
 800f2bc:	e7ea      	b.n	800f294 <_strtod_l+0xa34>
 800f2be:	4b31      	ldr	r3, [pc, #196]	; (800f384 <_strtod_l+0xb24>)
 800f2c0:	4630      	mov	r0, r6
 800f2c2:	4639      	mov	r1, r7
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	f7f1 f9bf 	bl	8000648 <__aeabi_dmul>
 800f2ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f2cc:	4606      	mov	r6, r0
 800f2ce:	460f      	mov	r7, r1
 800f2d0:	b933      	cbnz	r3, 800f2e0 <_strtod_l+0xa80>
 800f2d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f2d6:	9010      	str	r0, [sp, #64]	; 0x40
 800f2d8:	9311      	str	r3, [sp, #68]	; 0x44
 800f2da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f2de:	e7df      	b.n	800f2a0 <_strtod_l+0xa40>
 800f2e0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800f2e4:	e7f9      	b.n	800f2da <_strtod_l+0xa7a>
 800f2e6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f2ea:	9b04      	ldr	r3, [sp, #16]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d1ab      	bne.n	800f248 <_strtod_l+0x9e8>
 800f2f0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f2f4:	0d1b      	lsrs	r3, r3, #20
 800f2f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f2f8:	051b      	lsls	r3, r3, #20
 800f2fa:	429a      	cmp	r2, r3
 800f2fc:	465d      	mov	r5, fp
 800f2fe:	d1a3      	bne.n	800f248 <_strtod_l+0x9e8>
 800f300:	4639      	mov	r1, r7
 800f302:	4630      	mov	r0, r6
 800f304:	f7f1 fc50 	bl	8000ba8 <__aeabi_d2iz>
 800f308:	f7f1 f934 	bl	8000574 <__aeabi_i2d>
 800f30c:	460b      	mov	r3, r1
 800f30e:	4602      	mov	r2, r0
 800f310:	4639      	mov	r1, r7
 800f312:	4630      	mov	r0, r6
 800f314:	f7f0 ffe0 	bl	80002d8 <__aeabi_dsub>
 800f318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f31a:	4606      	mov	r6, r0
 800f31c:	460f      	mov	r7, r1
 800f31e:	b933      	cbnz	r3, 800f32e <_strtod_l+0xace>
 800f320:	f1ba 0f00 	cmp.w	sl, #0
 800f324:	d103      	bne.n	800f32e <_strtod_l+0xace>
 800f326:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800f32a:	2d00      	cmp	r5, #0
 800f32c:	d06d      	beq.n	800f40a <_strtod_l+0xbaa>
 800f32e:	a30a      	add	r3, pc, #40	; (adr r3, 800f358 <_strtod_l+0xaf8>)
 800f330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f334:	4630      	mov	r0, r6
 800f336:	4639      	mov	r1, r7
 800f338:	f7f1 fbf8 	bl	8000b2c <__aeabi_dcmplt>
 800f33c:	2800      	cmp	r0, #0
 800f33e:	f47f acb8 	bne.w	800ecb2 <_strtod_l+0x452>
 800f342:	a307      	add	r3, pc, #28	; (adr r3, 800f360 <_strtod_l+0xb00>)
 800f344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f348:	4630      	mov	r0, r6
 800f34a:	4639      	mov	r1, r7
 800f34c:	f7f1 fc0c 	bl	8000b68 <__aeabi_dcmpgt>
 800f350:	2800      	cmp	r0, #0
 800f352:	f43f af79 	beq.w	800f248 <_strtod_l+0x9e8>
 800f356:	e4ac      	b.n	800ecb2 <_strtod_l+0x452>
 800f358:	94a03595 	.word	0x94a03595
 800f35c:	3fdfffff 	.word	0x3fdfffff
 800f360:	35afe535 	.word	0x35afe535
 800f364:	3fe00000 	.word	0x3fe00000
 800f368:	000fffff 	.word	0x000fffff
 800f36c:	7ff00000 	.word	0x7ff00000
 800f370:	7fefffff 	.word	0x7fefffff
 800f374:	39500000 	.word	0x39500000
 800f378:	3ff00000 	.word	0x3ff00000
 800f37c:	7fe00000 	.word	0x7fe00000
 800f380:	7c9fffff 	.word	0x7c9fffff
 800f384:	3fe00000 	.word	0x3fe00000
 800f388:	bff00000 	.word	0xbff00000
 800f38c:	9b04      	ldr	r3, [sp, #16]
 800f38e:	b333      	cbz	r3, 800f3de <_strtod_l+0xb7e>
 800f390:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f392:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f396:	d822      	bhi.n	800f3de <_strtod_l+0xb7e>
 800f398:	a327      	add	r3, pc, #156	; (adr r3, 800f438 <_strtod_l+0xbd8>)
 800f39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f39e:	4630      	mov	r0, r6
 800f3a0:	4639      	mov	r1, r7
 800f3a2:	f7f1 fbcd 	bl	8000b40 <__aeabi_dcmple>
 800f3a6:	b1a0      	cbz	r0, 800f3d2 <_strtod_l+0xb72>
 800f3a8:	4639      	mov	r1, r7
 800f3aa:	4630      	mov	r0, r6
 800f3ac:	f7f1 fc24 	bl	8000bf8 <__aeabi_d2uiz>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	bf08      	it	eq
 800f3b4:	2001      	moveq	r0, #1
 800f3b6:	f7f1 f8cd 	bl	8000554 <__aeabi_ui2d>
 800f3ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f3bc:	4606      	mov	r6, r0
 800f3be:	460f      	mov	r7, r1
 800f3c0:	bb03      	cbnz	r3, 800f404 <_strtod_l+0xba4>
 800f3c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f3c6:	9012      	str	r0, [sp, #72]	; 0x48
 800f3c8:	9313      	str	r3, [sp, #76]	; 0x4c
 800f3ca:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f3ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f3d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f3d6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f3da:	1a9b      	subs	r3, r3, r2
 800f3dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800f3de:	ed9d 0b08 	vldr	d0, [sp, #32]
 800f3e2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800f3e6:	f001 ffd1 	bl	801138c <__ulp>
 800f3ea:	4650      	mov	r0, sl
 800f3ec:	ec53 2b10 	vmov	r2, r3, d0
 800f3f0:	4659      	mov	r1, fp
 800f3f2:	f7f1 f929 	bl	8000648 <__aeabi_dmul>
 800f3f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f3fa:	f7f0 ff6f 	bl	80002dc <__adddf3>
 800f3fe:	4682      	mov	sl, r0
 800f400:	468b      	mov	fp, r1
 800f402:	e772      	b.n	800f2ea <_strtod_l+0xa8a>
 800f404:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800f408:	e7df      	b.n	800f3ca <_strtod_l+0xb6a>
 800f40a:	a30d      	add	r3, pc, #52	; (adr r3, 800f440 <_strtod_l+0xbe0>)
 800f40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f410:	f7f1 fb8c 	bl	8000b2c <__aeabi_dcmplt>
 800f414:	e79c      	b.n	800f350 <_strtod_l+0xaf0>
 800f416:	2300      	movs	r3, #0
 800f418:	930d      	str	r3, [sp, #52]	; 0x34
 800f41a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f41c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f41e:	6013      	str	r3, [r2, #0]
 800f420:	f7ff ba61 	b.w	800e8e6 <_strtod_l+0x86>
 800f424:	2b65      	cmp	r3, #101	; 0x65
 800f426:	f04f 0200 	mov.w	r2, #0
 800f42a:	f43f ab4e 	beq.w	800eaca <_strtod_l+0x26a>
 800f42e:	2101      	movs	r1, #1
 800f430:	4614      	mov	r4, r2
 800f432:	9104      	str	r1, [sp, #16]
 800f434:	f7ff bacb 	b.w	800e9ce <_strtod_l+0x16e>
 800f438:	ffc00000 	.word	0xffc00000
 800f43c:	41dfffff 	.word	0x41dfffff
 800f440:	94a03595 	.word	0x94a03595
 800f444:	3fcfffff 	.word	0x3fcfffff

0800f448 <_strtod_r>:
 800f448:	4b05      	ldr	r3, [pc, #20]	; (800f460 <_strtod_r+0x18>)
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	b410      	push	{r4}
 800f44e:	6a1b      	ldr	r3, [r3, #32]
 800f450:	4c04      	ldr	r4, [pc, #16]	; (800f464 <_strtod_r+0x1c>)
 800f452:	2b00      	cmp	r3, #0
 800f454:	bf08      	it	eq
 800f456:	4623      	moveq	r3, r4
 800f458:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f45c:	f7ff ba00 	b.w	800e860 <_strtod_l>
 800f460:	20000020 	.word	0x20000020
 800f464:	20000084 	.word	0x20000084

0800f468 <_strtol_l.isra.0>:
 800f468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f46c:	4680      	mov	r8, r0
 800f46e:	4689      	mov	r9, r1
 800f470:	4692      	mov	sl, r2
 800f472:	461e      	mov	r6, r3
 800f474:	460f      	mov	r7, r1
 800f476:	463d      	mov	r5, r7
 800f478:	9808      	ldr	r0, [sp, #32]
 800f47a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f47e:	f001 fc27 	bl	8010cd0 <__locale_ctype_ptr_l>
 800f482:	4420      	add	r0, r4
 800f484:	7843      	ldrb	r3, [r0, #1]
 800f486:	f013 0308 	ands.w	r3, r3, #8
 800f48a:	d132      	bne.n	800f4f2 <_strtol_l.isra.0+0x8a>
 800f48c:	2c2d      	cmp	r4, #45	; 0x2d
 800f48e:	d132      	bne.n	800f4f6 <_strtol_l.isra.0+0x8e>
 800f490:	787c      	ldrb	r4, [r7, #1]
 800f492:	1cbd      	adds	r5, r7, #2
 800f494:	2201      	movs	r2, #1
 800f496:	2e00      	cmp	r6, #0
 800f498:	d05d      	beq.n	800f556 <_strtol_l.isra.0+0xee>
 800f49a:	2e10      	cmp	r6, #16
 800f49c:	d109      	bne.n	800f4b2 <_strtol_l.isra.0+0x4a>
 800f49e:	2c30      	cmp	r4, #48	; 0x30
 800f4a0:	d107      	bne.n	800f4b2 <_strtol_l.isra.0+0x4a>
 800f4a2:	782b      	ldrb	r3, [r5, #0]
 800f4a4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f4a8:	2b58      	cmp	r3, #88	; 0x58
 800f4aa:	d14f      	bne.n	800f54c <_strtol_l.isra.0+0xe4>
 800f4ac:	786c      	ldrb	r4, [r5, #1]
 800f4ae:	2610      	movs	r6, #16
 800f4b0:	3502      	adds	r5, #2
 800f4b2:	2a00      	cmp	r2, #0
 800f4b4:	bf14      	ite	ne
 800f4b6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f4ba:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f4be:	2700      	movs	r7, #0
 800f4c0:	fbb1 fcf6 	udiv	ip, r1, r6
 800f4c4:	4638      	mov	r0, r7
 800f4c6:	fb06 1e1c 	mls	lr, r6, ip, r1
 800f4ca:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f4ce:	2b09      	cmp	r3, #9
 800f4d0:	d817      	bhi.n	800f502 <_strtol_l.isra.0+0x9a>
 800f4d2:	461c      	mov	r4, r3
 800f4d4:	42a6      	cmp	r6, r4
 800f4d6:	dd23      	ble.n	800f520 <_strtol_l.isra.0+0xb8>
 800f4d8:	1c7b      	adds	r3, r7, #1
 800f4da:	d007      	beq.n	800f4ec <_strtol_l.isra.0+0x84>
 800f4dc:	4584      	cmp	ip, r0
 800f4de:	d31c      	bcc.n	800f51a <_strtol_l.isra.0+0xb2>
 800f4e0:	d101      	bne.n	800f4e6 <_strtol_l.isra.0+0x7e>
 800f4e2:	45a6      	cmp	lr, r4
 800f4e4:	db19      	blt.n	800f51a <_strtol_l.isra.0+0xb2>
 800f4e6:	fb00 4006 	mla	r0, r0, r6, r4
 800f4ea:	2701      	movs	r7, #1
 800f4ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f4f0:	e7eb      	b.n	800f4ca <_strtol_l.isra.0+0x62>
 800f4f2:	462f      	mov	r7, r5
 800f4f4:	e7bf      	b.n	800f476 <_strtol_l.isra.0+0xe>
 800f4f6:	2c2b      	cmp	r4, #43	; 0x2b
 800f4f8:	bf04      	itt	eq
 800f4fa:	1cbd      	addeq	r5, r7, #2
 800f4fc:	787c      	ldrbeq	r4, [r7, #1]
 800f4fe:	461a      	mov	r2, r3
 800f500:	e7c9      	b.n	800f496 <_strtol_l.isra.0+0x2e>
 800f502:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f506:	2b19      	cmp	r3, #25
 800f508:	d801      	bhi.n	800f50e <_strtol_l.isra.0+0xa6>
 800f50a:	3c37      	subs	r4, #55	; 0x37
 800f50c:	e7e2      	b.n	800f4d4 <_strtol_l.isra.0+0x6c>
 800f50e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f512:	2b19      	cmp	r3, #25
 800f514:	d804      	bhi.n	800f520 <_strtol_l.isra.0+0xb8>
 800f516:	3c57      	subs	r4, #87	; 0x57
 800f518:	e7dc      	b.n	800f4d4 <_strtol_l.isra.0+0x6c>
 800f51a:	f04f 37ff 	mov.w	r7, #4294967295
 800f51e:	e7e5      	b.n	800f4ec <_strtol_l.isra.0+0x84>
 800f520:	1c7b      	adds	r3, r7, #1
 800f522:	d108      	bne.n	800f536 <_strtol_l.isra.0+0xce>
 800f524:	2322      	movs	r3, #34	; 0x22
 800f526:	f8c8 3000 	str.w	r3, [r8]
 800f52a:	4608      	mov	r0, r1
 800f52c:	f1ba 0f00 	cmp.w	sl, #0
 800f530:	d107      	bne.n	800f542 <_strtol_l.isra.0+0xda>
 800f532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f536:	b102      	cbz	r2, 800f53a <_strtol_l.isra.0+0xd2>
 800f538:	4240      	negs	r0, r0
 800f53a:	f1ba 0f00 	cmp.w	sl, #0
 800f53e:	d0f8      	beq.n	800f532 <_strtol_l.isra.0+0xca>
 800f540:	b10f      	cbz	r7, 800f546 <_strtol_l.isra.0+0xde>
 800f542:	f105 39ff 	add.w	r9, r5, #4294967295
 800f546:	f8ca 9000 	str.w	r9, [sl]
 800f54a:	e7f2      	b.n	800f532 <_strtol_l.isra.0+0xca>
 800f54c:	2430      	movs	r4, #48	; 0x30
 800f54e:	2e00      	cmp	r6, #0
 800f550:	d1af      	bne.n	800f4b2 <_strtol_l.isra.0+0x4a>
 800f552:	2608      	movs	r6, #8
 800f554:	e7ad      	b.n	800f4b2 <_strtol_l.isra.0+0x4a>
 800f556:	2c30      	cmp	r4, #48	; 0x30
 800f558:	d0a3      	beq.n	800f4a2 <_strtol_l.isra.0+0x3a>
 800f55a:	260a      	movs	r6, #10
 800f55c:	e7a9      	b.n	800f4b2 <_strtol_l.isra.0+0x4a>
	...

0800f560 <_strtol_r>:
 800f560:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f562:	4c06      	ldr	r4, [pc, #24]	; (800f57c <_strtol_r+0x1c>)
 800f564:	4d06      	ldr	r5, [pc, #24]	; (800f580 <_strtol_r+0x20>)
 800f566:	6824      	ldr	r4, [r4, #0]
 800f568:	6a24      	ldr	r4, [r4, #32]
 800f56a:	2c00      	cmp	r4, #0
 800f56c:	bf08      	it	eq
 800f56e:	462c      	moveq	r4, r5
 800f570:	9400      	str	r4, [sp, #0]
 800f572:	f7ff ff79 	bl	800f468 <_strtol_l.isra.0>
 800f576:	b003      	add	sp, #12
 800f578:	bd30      	pop	{r4, r5, pc}
 800f57a:	bf00      	nop
 800f57c:	20000020 	.word	0x20000020
 800f580:	20000084 	.word	0x20000084

0800f584 <__swbuf_r>:
 800f584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f586:	460e      	mov	r6, r1
 800f588:	4614      	mov	r4, r2
 800f58a:	4605      	mov	r5, r0
 800f58c:	b118      	cbz	r0, 800f596 <__swbuf_r+0x12>
 800f58e:	6983      	ldr	r3, [r0, #24]
 800f590:	b90b      	cbnz	r3, 800f596 <__swbuf_r+0x12>
 800f592:	f000 ffed 	bl	8010570 <__sinit>
 800f596:	4b21      	ldr	r3, [pc, #132]	; (800f61c <__swbuf_r+0x98>)
 800f598:	429c      	cmp	r4, r3
 800f59a:	d12a      	bne.n	800f5f2 <__swbuf_r+0x6e>
 800f59c:	686c      	ldr	r4, [r5, #4]
 800f59e:	69a3      	ldr	r3, [r4, #24]
 800f5a0:	60a3      	str	r3, [r4, #8]
 800f5a2:	89a3      	ldrh	r3, [r4, #12]
 800f5a4:	071a      	lsls	r2, r3, #28
 800f5a6:	d52e      	bpl.n	800f606 <__swbuf_r+0x82>
 800f5a8:	6923      	ldr	r3, [r4, #16]
 800f5aa:	b363      	cbz	r3, 800f606 <__swbuf_r+0x82>
 800f5ac:	6923      	ldr	r3, [r4, #16]
 800f5ae:	6820      	ldr	r0, [r4, #0]
 800f5b0:	1ac0      	subs	r0, r0, r3
 800f5b2:	6963      	ldr	r3, [r4, #20]
 800f5b4:	b2f6      	uxtb	r6, r6
 800f5b6:	4283      	cmp	r3, r0
 800f5b8:	4637      	mov	r7, r6
 800f5ba:	dc04      	bgt.n	800f5c6 <__swbuf_r+0x42>
 800f5bc:	4621      	mov	r1, r4
 800f5be:	4628      	mov	r0, r5
 800f5c0:	f000 ff6c 	bl	801049c <_fflush_r>
 800f5c4:	bb28      	cbnz	r0, 800f612 <__swbuf_r+0x8e>
 800f5c6:	68a3      	ldr	r3, [r4, #8]
 800f5c8:	3b01      	subs	r3, #1
 800f5ca:	60a3      	str	r3, [r4, #8]
 800f5cc:	6823      	ldr	r3, [r4, #0]
 800f5ce:	1c5a      	adds	r2, r3, #1
 800f5d0:	6022      	str	r2, [r4, #0]
 800f5d2:	701e      	strb	r6, [r3, #0]
 800f5d4:	6963      	ldr	r3, [r4, #20]
 800f5d6:	3001      	adds	r0, #1
 800f5d8:	4283      	cmp	r3, r0
 800f5da:	d004      	beq.n	800f5e6 <__swbuf_r+0x62>
 800f5dc:	89a3      	ldrh	r3, [r4, #12]
 800f5de:	07db      	lsls	r3, r3, #31
 800f5e0:	d519      	bpl.n	800f616 <__swbuf_r+0x92>
 800f5e2:	2e0a      	cmp	r6, #10
 800f5e4:	d117      	bne.n	800f616 <__swbuf_r+0x92>
 800f5e6:	4621      	mov	r1, r4
 800f5e8:	4628      	mov	r0, r5
 800f5ea:	f000 ff57 	bl	801049c <_fflush_r>
 800f5ee:	b190      	cbz	r0, 800f616 <__swbuf_r+0x92>
 800f5f0:	e00f      	b.n	800f612 <__swbuf_r+0x8e>
 800f5f2:	4b0b      	ldr	r3, [pc, #44]	; (800f620 <__swbuf_r+0x9c>)
 800f5f4:	429c      	cmp	r4, r3
 800f5f6:	d101      	bne.n	800f5fc <__swbuf_r+0x78>
 800f5f8:	68ac      	ldr	r4, [r5, #8]
 800f5fa:	e7d0      	b.n	800f59e <__swbuf_r+0x1a>
 800f5fc:	4b09      	ldr	r3, [pc, #36]	; (800f624 <__swbuf_r+0xa0>)
 800f5fe:	429c      	cmp	r4, r3
 800f600:	bf08      	it	eq
 800f602:	68ec      	ldreq	r4, [r5, #12]
 800f604:	e7cb      	b.n	800f59e <__swbuf_r+0x1a>
 800f606:	4621      	mov	r1, r4
 800f608:	4628      	mov	r0, r5
 800f60a:	f000 f80d 	bl	800f628 <__swsetup_r>
 800f60e:	2800      	cmp	r0, #0
 800f610:	d0cc      	beq.n	800f5ac <__swbuf_r+0x28>
 800f612:	f04f 37ff 	mov.w	r7, #4294967295
 800f616:	4638      	mov	r0, r7
 800f618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f61a:	bf00      	nop
 800f61c:	08014e78 	.word	0x08014e78
 800f620:	08014e98 	.word	0x08014e98
 800f624:	08014e58 	.word	0x08014e58

0800f628 <__swsetup_r>:
 800f628:	4b32      	ldr	r3, [pc, #200]	; (800f6f4 <__swsetup_r+0xcc>)
 800f62a:	b570      	push	{r4, r5, r6, lr}
 800f62c:	681d      	ldr	r5, [r3, #0]
 800f62e:	4606      	mov	r6, r0
 800f630:	460c      	mov	r4, r1
 800f632:	b125      	cbz	r5, 800f63e <__swsetup_r+0x16>
 800f634:	69ab      	ldr	r3, [r5, #24]
 800f636:	b913      	cbnz	r3, 800f63e <__swsetup_r+0x16>
 800f638:	4628      	mov	r0, r5
 800f63a:	f000 ff99 	bl	8010570 <__sinit>
 800f63e:	4b2e      	ldr	r3, [pc, #184]	; (800f6f8 <__swsetup_r+0xd0>)
 800f640:	429c      	cmp	r4, r3
 800f642:	d10f      	bne.n	800f664 <__swsetup_r+0x3c>
 800f644:	686c      	ldr	r4, [r5, #4]
 800f646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f64a:	b29a      	uxth	r2, r3
 800f64c:	0715      	lsls	r5, r2, #28
 800f64e:	d42c      	bmi.n	800f6aa <__swsetup_r+0x82>
 800f650:	06d0      	lsls	r0, r2, #27
 800f652:	d411      	bmi.n	800f678 <__swsetup_r+0x50>
 800f654:	2209      	movs	r2, #9
 800f656:	6032      	str	r2, [r6, #0]
 800f658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f65c:	81a3      	strh	r3, [r4, #12]
 800f65e:	f04f 30ff 	mov.w	r0, #4294967295
 800f662:	e03e      	b.n	800f6e2 <__swsetup_r+0xba>
 800f664:	4b25      	ldr	r3, [pc, #148]	; (800f6fc <__swsetup_r+0xd4>)
 800f666:	429c      	cmp	r4, r3
 800f668:	d101      	bne.n	800f66e <__swsetup_r+0x46>
 800f66a:	68ac      	ldr	r4, [r5, #8]
 800f66c:	e7eb      	b.n	800f646 <__swsetup_r+0x1e>
 800f66e:	4b24      	ldr	r3, [pc, #144]	; (800f700 <__swsetup_r+0xd8>)
 800f670:	429c      	cmp	r4, r3
 800f672:	bf08      	it	eq
 800f674:	68ec      	ldreq	r4, [r5, #12]
 800f676:	e7e6      	b.n	800f646 <__swsetup_r+0x1e>
 800f678:	0751      	lsls	r1, r2, #29
 800f67a:	d512      	bpl.n	800f6a2 <__swsetup_r+0x7a>
 800f67c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f67e:	b141      	cbz	r1, 800f692 <__swsetup_r+0x6a>
 800f680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f684:	4299      	cmp	r1, r3
 800f686:	d002      	beq.n	800f68e <__swsetup_r+0x66>
 800f688:	4630      	mov	r0, r6
 800f68a:	f001 ffc1 	bl	8011610 <_free_r>
 800f68e:	2300      	movs	r3, #0
 800f690:	6363      	str	r3, [r4, #52]	; 0x34
 800f692:	89a3      	ldrh	r3, [r4, #12]
 800f694:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f698:	81a3      	strh	r3, [r4, #12]
 800f69a:	2300      	movs	r3, #0
 800f69c:	6063      	str	r3, [r4, #4]
 800f69e:	6923      	ldr	r3, [r4, #16]
 800f6a0:	6023      	str	r3, [r4, #0]
 800f6a2:	89a3      	ldrh	r3, [r4, #12]
 800f6a4:	f043 0308 	orr.w	r3, r3, #8
 800f6a8:	81a3      	strh	r3, [r4, #12]
 800f6aa:	6923      	ldr	r3, [r4, #16]
 800f6ac:	b94b      	cbnz	r3, 800f6c2 <__swsetup_r+0x9a>
 800f6ae:	89a3      	ldrh	r3, [r4, #12]
 800f6b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f6b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f6b8:	d003      	beq.n	800f6c2 <__swsetup_r+0x9a>
 800f6ba:	4621      	mov	r1, r4
 800f6bc:	4630      	mov	r0, r6
 800f6be:	f001 fb3f 	bl	8010d40 <__smakebuf_r>
 800f6c2:	89a2      	ldrh	r2, [r4, #12]
 800f6c4:	f012 0301 	ands.w	r3, r2, #1
 800f6c8:	d00c      	beq.n	800f6e4 <__swsetup_r+0xbc>
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	60a3      	str	r3, [r4, #8]
 800f6ce:	6963      	ldr	r3, [r4, #20]
 800f6d0:	425b      	negs	r3, r3
 800f6d2:	61a3      	str	r3, [r4, #24]
 800f6d4:	6923      	ldr	r3, [r4, #16]
 800f6d6:	b953      	cbnz	r3, 800f6ee <__swsetup_r+0xc6>
 800f6d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f6e0:	d1ba      	bne.n	800f658 <__swsetup_r+0x30>
 800f6e2:	bd70      	pop	{r4, r5, r6, pc}
 800f6e4:	0792      	lsls	r2, r2, #30
 800f6e6:	bf58      	it	pl
 800f6e8:	6963      	ldrpl	r3, [r4, #20]
 800f6ea:	60a3      	str	r3, [r4, #8]
 800f6ec:	e7f2      	b.n	800f6d4 <__swsetup_r+0xac>
 800f6ee:	2000      	movs	r0, #0
 800f6f0:	e7f7      	b.n	800f6e2 <__swsetup_r+0xba>
 800f6f2:	bf00      	nop
 800f6f4:	20000020 	.word	0x20000020
 800f6f8:	08014e78 	.word	0x08014e78
 800f6fc:	08014e98 	.word	0x08014e98
 800f700:	08014e58 	.word	0x08014e58

0800f704 <quorem>:
 800f704:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f708:	6903      	ldr	r3, [r0, #16]
 800f70a:	690c      	ldr	r4, [r1, #16]
 800f70c:	42a3      	cmp	r3, r4
 800f70e:	4680      	mov	r8, r0
 800f710:	f2c0 8082 	blt.w	800f818 <quorem+0x114>
 800f714:	3c01      	subs	r4, #1
 800f716:	f101 0714 	add.w	r7, r1, #20
 800f71a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f71e:	f100 0614 	add.w	r6, r0, #20
 800f722:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f726:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f72a:	eb06 030c 	add.w	r3, r6, ip
 800f72e:	3501      	adds	r5, #1
 800f730:	eb07 090c 	add.w	r9, r7, ip
 800f734:	9301      	str	r3, [sp, #4]
 800f736:	fbb0 f5f5 	udiv	r5, r0, r5
 800f73a:	b395      	cbz	r5, 800f7a2 <quorem+0x9e>
 800f73c:	f04f 0a00 	mov.w	sl, #0
 800f740:	4638      	mov	r0, r7
 800f742:	46b6      	mov	lr, r6
 800f744:	46d3      	mov	fp, sl
 800f746:	f850 2b04 	ldr.w	r2, [r0], #4
 800f74a:	b293      	uxth	r3, r2
 800f74c:	fb05 a303 	mla	r3, r5, r3, sl
 800f750:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f754:	b29b      	uxth	r3, r3
 800f756:	ebab 0303 	sub.w	r3, fp, r3
 800f75a:	0c12      	lsrs	r2, r2, #16
 800f75c:	f8de b000 	ldr.w	fp, [lr]
 800f760:	fb05 a202 	mla	r2, r5, r2, sl
 800f764:	fa13 f38b 	uxtah	r3, r3, fp
 800f768:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f76c:	fa1f fb82 	uxth.w	fp, r2
 800f770:	f8de 2000 	ldr.w	r2, [lr]
 800f774:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f778:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f77c:	b29b      	uxth	r3, r3
 800f77e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f782:	4581      	cmp	r9, r0
 800f784:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f788:	f84e 3b04 	str.w	r3, [lr], #4
 800f78c:	d2db      	bcs.n	800f746 <quorem+0x42>
 800f78e:	f856 300c 	ldr.w	r3, [r6, ip]
 800f792:	b933      	cbnz	r3, 800f7a2 <quorem+0x9e>
 800f794:	9b01      	ldr	r3, [sp, #4]
 800f796:	3b04      	subs	r3, #4
 800f798:	429e      	cmp	r6, r3
 800f79a:	461a      	mov	r2, r3
 800f79c:	d330      	bcc.n	800f800 <quorem+0xfc>
 800f79e:	f8c8 4010 	str.w	r4, [r8, #16]
 800f7a2:	4640      	mov	r0, r8
 800f7a4:	f001 fd7a 	bl	801129c <__mcmp>
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	db25      	blt.n	800f7f8 <quorem+0xf4>
 800f7ac:	3501      	adds	r5, #1
 800f7ae:	4630      	mov	r0, r6
 800f7b0:	f04f 0c00 	mov.w	ip, #0
 800f7b4:	f857 2b04 	ldr.w	r2, [r7], #4
 800f7b8:	f8d0 e000 	ldr.w	lr, [r0]
 800f7bc:	b293      	uxth	r3, r2
 800f7be:	ebac 0303 	sub.w	r3, ip, r3
 800f7c2:	0c12      	lsrs	r2, r2, #16
 800f7c4:	fa13 f38e 	uxtah	r3, r3, lr
 800f7c8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f7cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f7d0:	b29b      	uxth	r3, r3
 800f7d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f7d6:	45b9      	cmp	r9, r7
 800f7d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f7dc:	f840 3b04 	str.w	r3, [r0], #4
 800f7e0:	d2e8      	bcs.n	800f7b4 <quorem+0xb0>
 800f7e2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800f7e6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800f7ea:	b92a      	cbnz	r2, 800f7f8 <quorem+0xf4>
 800f7ec:	3b04      	subs	r3, #4
 800f7ee:	429e      	cmp	r6, r3
 800f7f0:	461a      	mov	r2, r3
 800f7f2:	d30b      	bcc.n	800f80c <quorem+0x108>
 800f7f4:	f8c8 4010 	str.w	r4, [r8, #16]
 800f7f8:	4628      	mov	r0, r5
 800f7fa:	b003      	add	sp, #12
 800f7fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f800:	6812      	ldr	r2, [r2, #0]
 800f802:	3b04      	subs	r3, #4
 800f804:	2a00      	cmp	r2, #0
 800f806:	d1ca      	bne.n	800f79e <quorem+0x9a>
 800f808:	3c01      	subs	r4, #1
 800f80a:	e7c5      	b.n	800f798 <quorem+0x94>
 800f80c:	6812      	ldr	r2, [r2, #0]
 800f80e:	3b04      	subs	r3, #4
 800f810:	2a00      	cmp	r2, #0
 800f812:	d1ef      	bne.n	800f7f4 <quorem+0xf0>
 800f814:	3c01      	subs	r4, #1
 800f816:	e7ea      	b.n	800f7ee <quorem+0xea>
 800f818:	2000      	movs	r0, #0
 800f81a:	e7ee      	b.n	800f7fa <quorem+0xf6>
 800f81c:	0000      	movs	r0, r0
	...

0800f820 <_dtoa_r>:
 800f820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f824:	ec57 6b10 	vmov	r6, r7, d0
 800f828:	b097      	sub	sp, #92	; 0x5c
 800f82a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f82c:	9106      	str	r1, [sp, #24]
 800f82e:	4604      	mov	r4, r0
 800f830:	920b      	str	r2, [sp, #44]	; 0x2c
 800f832:	9312      	str	r3, [sp, #72]	; 0x48
 800f834:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f838:	e9cd 6700 	strd	r6, r7, [sp]
 800f83c:	b93d      	cbnz	r5, 800f84e <_dtoa_r+0x2e>
 800f83e:	2010      	movs	r0, #16
 800f840:	f001 fabe 	bl	8010dc0 <malloc>
 800f844:	6260      	str	r0, [r4, #36]	; 0x24
 800f846:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f84a:	6005      	str	r5, [r0, #0]
 800f84c:	60c5      	str	r5, [r0, #12]
 800f84e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f850:	6819      	ldr	r1, [r3, #0]
 800f852:	b151      	cbz	r1, 800f86a <_dtoa_r+0x4a>
 800f854:	685a      	ldr	r2, [r3, #4]
 800f856:	604a      	str	r2, [r1, #4]
 800f858:	2301      	movs	r3, #1
 800f85a:	4093      	lsls	r3, r2
 800f85c:	608b      	str	r3, [r1, #8]
 800f85e:	4620      	mov	r0, r4
 800f860:	f001 fafc 	bl	8010e5c <_Bfree>
 800f864:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f866:	2200      	movs	r2, #0
 800f868:	601a      	str	r2, [r3, #0]
 800f86a:	1e3b      	subs	r3, r7, #0
 800f86c:	bfbb      	ittet	lt
 800f86e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f872:	9301      	strlt	r3, [sp, #4]
 800f874:	2300      	movge	r3, #0
 800f876:	2201      	movlt	r2, #1
 800f878:	bfac      	ite	ge
 800f87a:	f8c8 3000 	strge.w	r3, [r8]
 800f87e:	f8c8 2000 	strlt.w	r2, [r8]
 800f882:	4baf      	ldr	r3, [pc, #700]	; (800fb40 <_dtoa_r+0x320>)
 800f884:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f888:	ea33 0308 	bics.w	r3, r3, r8
 800f88c:	d114      	bne.n	800f8b8 <_dtoa_r+0x98>
 800f88e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f890:	f242 730f 	movw	r3, #9999	; 0x270f
 800f894:	6013      	str	r3, [r2, #0]
 800f896:	9b00      	ldr	r3, [sp, #0]
 800f898:	b923      	cbnz	r3, 800f8a4 <_dtoa_r+0x84>
 800f89a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f89e:	2800      	cmp	r0, #0
 800f8a0:	f000 8542 	beq.w	8010328 <_dtoa_r+0xb08>
 800f8a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f8a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800fb54 <_dtoa_r+0x334>
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	f000 8544 	beq.w	8010338 <_dtoa_r+0xb18>
 800f8b0:	f10b 0303 	add.w	r3, fp, #3
 800f8b4:	f000 bd3e 	b.w	8010334 <_dtoa_r+0xb14>
 800f8b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f8bc:	2200      	movs	r2, #0
 800f8be:	2300      	movs	r3, #0
 800f8c0:	4630      	mov	r0, r6
 800f8c2:	4639      	mov	r1, r7
 800f8c4:	f7f1 f928 	bl	8000b18 <__aeabi_dcmpeq>
 800f8c8:	4681      	mov	r9, r0
 800f8ca:	b168      	cbz	r0, 800f8e8 <_dtoa_r+0xc8>
 800f8cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	6013      	str	r3, [r2, #0]
 800f8d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	f000 8524 	beq.w	8010322 <_dtoa_r+0xb02>
 800f8da:	4b9a      	ldr	r3, [pc, #616]	; (800fb44 <_dtoa_r+0x324>)
 800f8dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f8de:	f103 3bff 	add.w	fp, r3, #4294967295
 800f8e2:	6013      	str	r3, [r2, #0]
 800f8e4:	f000 bd28 	b.w	8010338 <_dtoa_r+0xb18>
 800f8e8:	aa14      	add	r2, sp, #80	; 0x50
 800f8ea:	a915      	add	r1, sp, #84	; 0x54
 800f8ec:	ec47 6b10 	vmov	d0, r6, r7
 800f8f0:	4620      	mov	r0, r4
 800f8f2:	f001 fdc1 	bl	8011478 <__d2b>
 800f8f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f8fa:	9004      	str	r0, [sp, #16]
 800f8fc:	2d00      	cmp	r5, #0
 800f8fe:	d07c      	beq.n	800f9fa <_dtoa_r+0x1da>
 800f900:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f904:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800f908:	46b2      	mov	sl, r6
 800f90a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800f90e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f912:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800f916:	2200      	movs	r2, #0
 800f918:	4b8b      	ldr	r3, [pc, #556]	; (800fb48 <_dtoa_r+0x328>)
 800f91a:	4650      	mov	r0, sl
 800f91c:	4659      	mov	r1, fp
 800f91e:	f7f0 fcdb 	bl	80002d8 <__aeabi_dsub>
 800f922:	a381      	add	r3, pc, #516	; (adr r3, 800fb28 <_dtoa_r+0x308>)
 800f924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f928:	f7f0 fe8e 	bl	8000648 <__aeabi_dmul>
 800f92c:	a380      	add	r3, pc, #512	; (adr r3, 800fb30 <_dtoa_r+0x310>)
 800f92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f932:	f7f0 fcd3 	bl	80002dc <__adddf3>
 800f936:	4606      	mov	r6, r0
 800f938:	4628      	mov	r0, r5
 800f93a:	460f      	mov	r7, r1
 800f93c:	f7f0 fe1a 	bl	8000574 <__aeabi_i2d>
 800f940:	a37d      	add	r3, pc, #500	; (adr r3, 800fb38 <_dtoa_r+0x318>)
 800f942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f946:	f7f0 fe7f 	bl	8000648 <__aeabi_dmul>
 800f94a:	4602      	mov	r2, r0
 800f94c:	460b      	mov	r3, r1
 800f94e:	4630      	mov	r0, r6
 800f950:	4639      	mov	r1, r7
 800f952:	f7f0 fcc3 	bl	80002dc <__adddf3>
 800f956:	4606      	mov	r6, r0
 800f958:	460f      	mov	r7, r1
 800f95a:	f7f1 f925 	bl	8000ba8 <__aeabi_d2iz>
 800f95e:	2200      	movs	r2, #0
 800f960:	4682      	mov	sl, r0
 800f962:	2300      	movs	r3, #0
 800f964:	4630      	mov	r0, r6
 800f966:	4639      	mov	r1, r7
 800f968:	f7f1 f8e0 	bl	8000b2c <__aeabi_dcmplt>
 800f96c:	b148      	cbz	r0, 800f982 <_dtoa_r+0x162>
 800f96e:	4650      	mov	r0, sl
 800f970:	f7f0 fe00 	bl	8000574 <__aeabi_i2d>
 800f974:	4632      	mov	r2, r6
 800f976:	463b      	mov	r3, r7
 800f978:	f7f1 f8ce 	bl	8000b18 <__aeabi_dcmpeq>
 800f97c:	b908      	cbnz	r0, 800f982 <_dtoa_r+0x162>
 800f97e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f982:	f1ba 0f16 	cmp.w	sl, #22
 800f986:	d859      	bhi.n	800fa3c <_dtoa_r+0x21c>
 800f988:	4970      	ldr	r1, [pc, #448]	; (800fb4c <_dtoa_r+0x32c>)
 800f98a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f98e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f992:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f996:	f7f1 f8e7 	bl	8000b68 <__aeabi_dcmpgt>
 800f99a:	2800      	cmp	r0, #0
 800f99c:	d050      	beq.n	800fa40 <_dtoa_r+0x220>
 800f99e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	930f      	str	r3, [sp, #60]	; 0x3c
 800f9a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f9a8:	1b5d      	subs	r5, r3, r5
 800f9aa:	f1b5 0801 	subs.w	r8, r5, #1
 800f9ae:	bf49      	itett	mi
 800f9b0:	f1c5 0301 	rsbmi	r3, r5, #1
 800f9b4:	2300      	movpl	r3, #0
 800f9b6:	9305      	strmi	r3, [sp, #20]
 800f9b8:	f04f 0800 	movmi.w	r8, #0
 800f9bc:	bf58      	it	pl
 800f9be:	9305      	strpl	r3, [sp, #20]
 800f9c0:	f1ba 0f00 	cmp.w	sl, #0
 800f9c4:	db3e      	blt.n	800fa44 <_dtoa_r+0x224>
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	44d0      	add	r8, sl
 800f9ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800f9ce:	9307      	str	r3, [sp, #28]
 800f9d0:	9b06      	ldr	r3, [sp, #24]
 800f9d2:	2b09      	cmp	r3, #9
 800f9d4:	f200 8090 	bhi.w	800faf8 <_dtoa_r+0x2d8>
 800f9d8:	2b05      	cmp	r3, #5
 800f9da:	bfc4      	itt	gt
 800f9dc:	3b04      	subgt	r3, #4
 800f9de:	9306      	strgt	r3, [sp, #24]
 800f9e0:	9b06      	ldr	r3, [sp, #24]
 800f9e2:	f1a3 0302 	sub.w	r3, r3, #2
 800f9e6:	bfcc      	ite	gt
 800f9e8:	2500      	movgt	r5, #0
 800f9ea:	2501      	movle	r5, #1
 800f9ec:	2b03      	cmp	r3, #3
 800f9ee:	f200 808f 	bhi.w	800fb10 <_dtoa_r+0x2f0>
 800f9f2:	e8df f003 	tbb	[pc, r3]
 800f9f6:	7f7d      	.short	0x7f7d
 800f9f8:	7131      	.short	0x7131
 800f9fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800f9fe:	441d      	add	r5, r3
 800fa00:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fa04:	2820      	cmp	r0, #32
 800fa06:	dd13      	ble.n	800fa30 <_dtoa_r+0x210>
 800fa08:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fa0c:	9b00      	ldr	r3, [sp, #0]
 800fa0e:	fa08 f800 	lsl.w	r8, r8, r0
 800fa12:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fa16:	fa23 f000 	lsr.w	r0, r3, r0
 800fa1a:	ea48 0000 	orr.w	r0, r8, r0
 800fa1e:	f7f0 fd99 	bl	8000554 <__aeabi_ui2d>
 800fa22:	2301      	movs	r3, #1
 800fa24:	4682      	mov	sl, r0
 800fa26:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fa2a:	3d01      	subs	r5, #1
 800fa2c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fa2e:	e772      	b.n	800f916 <_dtoa_r+0xf6>
 800fa30:	9b00      	ldr	r3, [sp, #0]
 800fa32:	f1c0 0020 	rsb	r0, r0, #32
 800fa36:	fa03 f000 	lsl.w	r0, r3, r0
 800fa3a:	e7f0      	b.n	800fa1e <_dtoa_r+0x1fe>
 800fa3c:	2301      	movs	r3, #1
 800fa3e:	e7b1      	b.n	800f9a4 <_dtoa_r+0x184>
 800fa40:	900f      	str	r0, [sp, #60]	; 0x3c
 800fa42:	e7b0      	b.n	800f9a6 <_dtoa_r+0x186>
 800fa44:	9b05      	ldr	r3, [sp, #20]
 800fa46:	eba3 030a 	sub.w	r3, r3, sl
 800fa4a:	9305      	str	r3, [sp, #20]
 800fa4c:	f1ca 0300 	rsb	r3, sl, #0
 800fa50:	9307      	str	r3, [sp, #28]
 800fa52:	2300      	movs	r3, #0
 800fa54:	930e      	str	r3, [sp, #56]	; 0x38
 800fa56:	e7bb      	b.n	800f9d0 <_dtoa_r+0x1b0>
 800fa58:	2301      	movs	r3, #1
 800fa5a:	930a      	str	r3, [sp, #40]	; 0x28
 800fa5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	dd59      	ble.n	800fb16 <_dtoa_r+0x2f6>
 800fa62:	9302      	str	r3, [sp, #8]
 800fa64:	4699      	mov	r9, r3
 800fa66:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fa68:	2200      	movs	r2, #0
 800fa6a:	6072      	str	r2, [r6, #4]
 800fa6c:	2204      	movs	r2, #4
 800fa6e:	f102 0014 	add.w	r0, r2, #20
 800fa72:	4298      	cmp	r0, r3
 800fa74:	6871      	ldr	r1, [r6, #4]
 800fa76:	d953      	bls.n	800fb20 <_dtoa_r+0x300>
 800fa78:	4620      	mov	r0, r4
 800fa7a:	f001 f9bb 	bl	8010df4 <_Balloc>
 800fa7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa80:	6030      	str	r0, [r6, #0]
 800fa82:	f1b9 0f0e 	cmp.w	r9, #14
 800fa86:	f8d3 b000 	ldr.w	fp, [r3]
 800fa8a:	f200 80e6 	bhi.w	800fc5a <_dtoa_r+0x43a>
 800fa8e:	2d00      	cmp	r5, #0
 800fa90:	f000 80e3 	beq.w	800fc5a <_dtoa_r+0x43a>
 800fa94:	ed9d 7b00 	vldr	d7, [sp]
 800fa98:	f1ba 0f00 	cmp.w	sl, #0
 800fa9c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800faa0:	dd74      	ble.n	800fb8c <_dtoa_r+0x36c>
 800faa2:	4a2a      	ldr	r2, [pc, #168]	; (800fb4c <_dtoa_r+0x32c>)
 800faa4:	f00a 030f 	and.w	r3, sl, #15
 800faa8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800faac:	ed93 7b00 	vldr	d7, [r3]
 800fab0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fab4:	06f0      	lsls	r0, r6, #27
 800fab6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800faba:	d565      	bpl.n	800fb88 <_dtoa_r+0x368>
 800fabc:	4b24      	ldr	r3, [pc, #144]	; (800fb50 <_dtoa_r+0x330>)
 800fabe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fac2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fac6:	f7f0 fee9 	bl	800089c <__aeabi_ddiv>
 800faca:	e9cd 0100 	strd	r0, r1, [sp]
 800face:	f006 060f 	and.w	r6, r6, #15
 800fad2:	2503      	movs	r5, #3
 800fad4:	4f1e      	ldr	r7, [pc, #120]	; (800fb50 <_dtoa_r+0x330>)
 800fad6:	e04c      	b.n	800fb72 <_dtoa_r+0x352>
 800fad8:	2301      	movs	r3, #1
 800fada:	930a      	str	r3, [sp, #40]	; 0x28
 800fadc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fade:	4453      	add	r3, sl
 800fae0:	f103 0901 	add.w	r9, r3, #1
 800fae4:	9302      	str	r3, [sp, #8]
 800fae6:	464b      	mov	r3, r9
 800fae8:	2b01      	cmp	r3, #1
 800faea:	bfb8      	it	lt
 800faec:	2301      	movlt	r3, #1
 800faee:	e7ba      	b.n	800fa66 <_dtoa_r+0x246>
 800faf0:	2300      	movs	r3, #0
 800faf2:	e7b2      	b.n	800fa5a <_dtoa_r+0x23a>
 800faf4:	2300      	movs	r3, #0
 800faf6:	e7f0      	b.n	800fada <_dtoa_r+0x2ba>
 800faf8:	2501      	movs	r5, #1
 800fafa:	2300      	movs	r3, #0
 800fafc:	9306      	str	r3, [sp, #24]
 800fafe:	950a      	str	r5, [sp, #40]	; 0x28
 800fb00:	f04f 33ff 	mov.w	r3, #4294967295
 800fb04:	9302      	str	r3, [sp, #8]
 800fb06:	4699      	mov	r9, r3
 800fb08:	2200      	movs	r2, #0
 800fb0a:	2312      	movs	r3, #18
 800fb0c:	920b      	str	r2, [sp, #44]	; 0x2c
 800fb0e:	e7aa      	b.n	800fa66 <_dtoa_r+0x246>
 800fb10:	2301      	movs	r3, #1
 800fb12:	930a      	str	r3, [sp, #40]	; 0x28
 800fb14:	e7f4      	b.n	800fb00 <_dtoa_r+0x2e0>
 800fb16:	2301      	movs	r3, #1
 800fb18:	9302      	str	r3, [sp, #8]
 800fb1a:	4699      	mov	r9, r3
 800fb1c:	461a      	mov	r2, r3
 800fb1e:	e7f5      	b.n	800fb0c <_dtoa_r+0x2ec>
 800fb20:	3101      	adds	r1, #1
 800fb22:	6071      	str	r1, [r6, #4]
 800fb24:	0052      	lsls	r2, r2, #1
 800fb26:	e7a2      	b.n	800fa6e <_dtoa_r+0x24e>
 800fb28:	636f4361 	.word	0x636f4361
 800fb2c:	3fd287a7 	.word	0x3fd287a7
 800fb30:	8b60c8b3 	.word	0x8b60c8b3
 800fb34:	3fc68a28 	.word	0x3fc68a28
 800fb38:	509f79fb 	.word	0x509f79fb
 800fb3c:	3fd34413 	.word	0x3fd34413
 800fb40:	7ff00000 	.word	0x7ff00000
 800fb44:	08014dcd 	.word	0x08014dcd
 800fb48:	3ff80000 	.word	0x3ff80000
 800fb4c:	08014ef0 	.word	0x08014ef0
 800fb50:	08014ec8 	.word	0x08014ec8
 800fb54:	08014e51 	.word	0x08014e51
 800fb58:	07f1      	lsls	r1, r6, #31
 800fb5a:	d508      	bpl.n	800fb6e <_dtoa_r+0x34e>
 800fb5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fb60:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fb64:	f7f0 fd70 	bl	8000648 <__aeabi_dmul>
 800fb68:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fb6c:	3501      	adds	r5, #1
 800fb6e:	1076      	asrs	r6, r6, #1
 800fb70:	3708      	adds	r7, #8
 800fb72:	2e00      	cmp	r6, #0
 800fb74:	d1f0      	bne.n	800fb58 <_dtoa_r+0x338>
 800fb76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fb7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb7e:	f7f0 fe8d 	bl	800089c <__aeabi_ddiv>
 800fb82:	e9cd 0100 	strd	r0, r1, [sp]
 800fb86:	e01a      	b.n	800fbbe <_dtoa_r+0x39e>
 800fb88:	2502      	movs	r5, #2
 800fb8a:	e7a3      	b.n	800fad4 <_dtoa_r+0x2b4>
 800fb8c:	f000 80a0 	beq.w	800fcd0 <_dtoa_r+0x4b0>
 800fb90:	f1ca 0600 	rsb	r6, sl, #0
 800fb94:	4b9f      	ldr	r3, [pc, #636]	; (800fe14 <_dtoa_r+0x5f4>)
 800fb96:	4fa0      	ldr	r7, [pc, #640]	; (800fe18 <_dtoa_r+0x5f8>)
 800fb98:	f006 020f 	and.w	r2, r6, #15
 800fb9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fba8:	f7f0 fd4e 	bl	8000648 <__aeabi_dmul>
 800fbac:	e9cd 0100 	strd	r0, r1, [sp]
 800fbb0:	1136      	asrs	r6, r6, #4
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	2502      	movs	r5, #2
 800fbb6:	2e00      	cmp	r6, #0
 800fbb8:	d17f      	bne.n	800fcba <_dtoa_r+0x49a>
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d1e1      	bne.n	800fb82 <_dtoa_r+0x362>
 800fbbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	f000 8087 	beq.w	800fcd4 <_dtoa_r+0x4b4>
 800fbc6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fbca:	2200      	movs	r2, #0
 800fbcc:	4b93      	ldr	r3, [pc, #588]	; (800fe1c <_dtoa_r+0x5fc>)
 800fbce:	4630      	mov	r0, r6
 800fbd0:	4639      	mov	r1, r7
 800fbd2:	f7f0 ffab 	bl	8000b2c <__aeabi_dcmplt>
 800fbd6:	2800      	cmp	r0, #0
 800fbd8:	d07c      	beq.n	800fcd4 <_dtoa_r+0x4b4>
 800fbda:	f1b9 0f00 	cmp.w	r9, #0
 800fbde:	d079      	beq.n	800fcd4 <_dtoa_r+0x4b4>
 800fbe0:	9b02      	ldr	r3, [sp, #8]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	dd35      	ble.n	800fc52 <_dtoa_r+0x432>
 800fbe6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800fbea:	9308      	str	r3, [sp, #32]
 800fbec:	4639      	mov	r1, r7
 800fbee:	2200      	movs	r2, #0
 800fbf0:	4b8b      	ldr	r3, [pc, #556]	; (800fe20 <_dtoa_r+0x600>)
 800fbf2:	4630      	mov	r0, r6
 800fbf4:	f7f0 fd28 	bl	8000648 <__aeabi_dmul>
 800fbf8:	e9cd 0100 	strd	r0, r1, [sp]
 800fbfc:	9f02      	ldr	r7, [sp, #8]
 800fbfe:	3501      	adds	r5, #1
 800fc00:	4628      	mov	r0, r5
 800fc02:	f7f0 fcb7 	bl	8000574 <__aeabi_i2d>
 800fc06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc0a:	f7f0 fd1d 	bl	8000648 <__aeabi_dmul>
 800fc0e:	2200      	movs	r2, #0
 800fc10:	4b84      	ldr	r3, [pc, #528]	; (800fe24 <_dtoa_r+0x604>)
 800fc12:	f7f0 fb63 	bl	80002dc <__adddf3>
 800fc16:	4605      	mov	r5, r0
 800fc18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fc1c:	2f00      	cmp	r7, #0
 800fc1e:	d15d      	bne.n	800fcdc <_dtoa_r+0x4bc>
 800fc20:	2200      	movs	r2, #0
 800fc22:	4b81      	ldr	r3, [pc, #516]	; (800fe28 <_dtoa_r+0x608>)
 800fc24:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc28:	f7f0 fb56 	bl	80002d8 <__aeabi_dsub>
 800fc2c:	462a      	mov	r2, r5
 800fc2e:	4633      	mov	r3, r6
 800fc30:	e9cd 0100 	strd	r0, r1, [sp]
 800fc34:	f7f0 ff98 	bl	8000b68 <__aeabi_dcmpgt>
 800fc38:	2800      	cmp	r0, #0
 800fc3a:	f040 8288 	bne.w	801014e <_dtoa_r+0x92e>
 800fc3e:	462a      	mov	r2, r5
 800fc40:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fc44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc48:	f7f0 ff70 	bl	8000b2c <__aeabi_dcmplt>
 800fc4c:	2800      	cmp	r0, #0
 800fc4e:	f040 827c 	bne.w	801014a <_dtoa_r+0x92a>
 800fc52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fc56:	e9cd 2300 	strd	r2, r3, [sp]
 800fc5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	f2c0 8150 	blt.w	800ff02 <_dtoa_r+0x6e2>
 800fc62:	f1ba 0f0e 	cmp.w	sl, #14
 800fc66:	f300 814c 	bgt.w	800ff02 <_dtoa_r+0x6e2>
 800fc6a:	4b6a      	ldr	r3, [pc, #424]	; (800fe14 <_dtoa_r+0x5f4>)
 800fc6c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fc70:	ed93 7b00 	vldr	d7, [r3]
 800fc74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fc7c:	f280 80d8 	bge.w	800fe30 <_dtoa_r+0x610>
 800fc80:	f1b9 0f00 	cmp.w	r9, #0
 800fc84:	f300 80d4 	bgt.w	800fe30 <_dtoa_r+0x610>
 800fc88:	f040 825e 	bne.w	8010148 <_dtoa_r+0x928>
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	4b66      	ldr	r3, [pc, #408]	; (800fe28 <_dtoa_r+0x608>)
 800fc90:	ec51 0b17 	vmov	r0, r1, d7
 800fc94:	f7f0 fcd8 	bl	8000648 <__aeabi_dmul>
 800fc98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc9c:	f7f0 ff5a 	bl	8000b54 <__aeabi_dcmpge>
 800fca0:	464f      	mov	r7, r9
 800fca2:	464e      	mov	r6, r9
 800fca4:	2800      	cmp	r0, #0
 800fca6:	f040 8234 	bne.w	8010112 <_dtoa_r+0x8f2>
 800fcaa:	2331      	movs	r3, #49	; 0x31
 800fcac:	f10b 0501 	add.w	r5, fp, #1
 800fcb0:	f88b 3000 	strb.w	r3, [fp]
 800fcb4:	f10a 0a01 	add.w	sl, sl, #1
 800fcb8:	e22f      	b.n	801011a <_dtoa_r+0x8fa>
 800fcba:	07f2      	lsls	r2, r6, #31
 800fcbc:	d505      	bpl.n	800fcca <_dtoa_r+0x4aa>
 800fcbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fcc2:	f7f0 fcc1 	bl	8000648 <__aeabi_dmul>
 800fcc6:	3501      	adds	r5, #1
 800fcc8:	2301      	movs	r3, #1
 800fcca:	1076      	asrs	r6, r6, #1
 800fccc:	3708      	adds	r7, #8
 800fcce:	e772      	b.n	800fbb6 <_dtoa_r+0x396>
 800fcd0:	2502      	movs	r5, #2
 800fcd2:	e774      	b.n	800fbbe <_dtoa_r+0x39e>
 800fcd4:	f8cd a020 	str.w	sl, [sp, #32]
 800fcd8:	464f      	mov	r7, r9
 800fcda:	e791      	b.n	800fc00 <_dtoa_r+0x3e0>
 800fcdc:	4b4d      	ldr	r3, [pc, #308]	; (800fe14 <_dtoa_r+0x5f4>)
 800fcde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800fce2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800fce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d047      	beq.n	800fd7c <_dtoa_r+0x55c>
 800fcec:	4602      	mov	r2, r0
 800fcee:	460b      	mov	r3, r1
 800fcf0:	2000      	movs	r0, #0
 800fcf2:	494e      	ldr	r1, [pc, #312]	; (800fe2c <_dtoa_r+0x60c>)
 800fcf4:	f7f0 fdd2 	bl	800089c <__aeabi_ddiv>
 800fcf8:	462a      	mov	r2, r5
 800fcfa:	4633      	mov	r3, r6
 800fcfc:	f7f0 faec 	bl	80002d8 <__aeabi_dsub>
 800fd00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fd04:	465d      	mov	r5, fp
 800fd06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd0a:	f7f0 ff4d 	bl	8000ba8 <__aeabi_d2iz>
 800fd0e:	4606      	mov	r6, r0
 800fd10:	f7f0 fc30 	bl	8000574 <__aeabi_i2d>
 800fd14:	4602      	mov	r2, r0
 800fd16:	460b      	mov	r3, r1
 800fd18:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd1c:	f7f0 fadc 	bl	80002d8 <__aeabi_dsub>
 800fd20:	3630      	adds	r6, #48	; 0x30
 800fd22:	f805 6b01 	strb.w	r6, [r5], #1
 800fd26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fd2a:	e9cd 0100 	strd	r0, r1, [sp]
 800fd2e:	f7f0 fefd 	bl	8000b2c <__aeabi_dcmplt>
 800fd32:	2800      	cmp	r0, #0
 800fd34:	d163      	bne.n	800fdfe <_dtoa_r+0x5de>
 800fd36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd3a:	2000      	movs	r0, #0
 800fd3c:	4937      	ldr	r1, [pc, #220]	; (800fe1c <_dtoa_r+0x5fc>)
 800fd3e:	f7f0 facb 	bl	80002d8 <__aeabi_dsub>
 800fd42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fd46:	f7f0 fef1 	bl	8000b2c <__aeabi_dcmplt>
 800fd4a:	2800      	cmp	r0, #0
 800fd4c:	f040 80b7 	bne.w	800febe <_dtoa_r+0x69e>
 800fd50:	eba5 030b 	sub.w	r3, r5, fp
 800fd54:	429f      	cmp	r7, r3
 800fd56:	f77f af7c 	ble.w	800fc52 <_dtoa_r+0x432>
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	4b30      	ldr	r3, [pc, #192]	; (800fe20 <_dtoa_r+0x600>)
 800fd5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fd62:	f7f0 fc71 	bl	8000648 <__aeabi_dmul>
 800fd66:	2200      	movs	r2, #0
 800fd68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fd6c:	4b2c      	ldr	r3, [pc, #176]	; (800fe20 <_dtoa_r+0x600>)
 800fd6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd72:	f7f0 fc69 	bl	8000648 <__aeabi_dmul>
 800fd76:	e9cd 0100 	strd	r0, r1, [sp]
 800fd7a:	e7c4      	b.n	800fd06 <_dtoa_r+0x4e6>
 800fd7c:	462a      	mov	r2, r5
 800fd7e:	4633      	mov	r3, r6
 800fd80:	f7f0 fc62 	bl	8000648 <__aeabi_dmul>
 800fd84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800fd88:	eb0b 0507 	add.w	r5, fp, r7
 800fd8c:	465e      	mov	r6, fp
 800fd8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd92:	f7f0 ff09 	bl	8000ba8 <__aeabi_d2iz>
 800fd96:	4607      	mov	r7, r0
 800fd98:	f7f0 fbec 	bl	8000574 <__aeabi_i2d>
 800fd9c:	3730      	adds	r7, #48	; 0x30
 800fd9e:	4602      	mov	r2, r0
 800fda0:	460b      	mov	r3, r1
 800fda2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fda6:	f7f0 fa97 	bl	80002d8 <__aeabi_dsub>
 800fdaa:	f806 7b01 	strb.w	r7, [r6], #1
 800fdae:	42ae      	cmp	r6, r5
 800fdb0:	e9cd 0100 	strd	r0, r1, [sp]
 800fdb4:	f04f 0200 	mov.w	r2, #0
 800fdb8:	d126      	bne.n	800fe08 <_dtoa_r+0x5e8>
 800fdba:	4b1c      	ldr	r3, [pc, #112]	; (800fe2c <_dtoa_r+0x60c>)
 800fdbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800fdc0:	f7f0 fa8c 	bl	80002dc <__adddf3>
 800fdc4:	4602      	mov	r2, r0
 800fdc6:	460b      	mov	r3, r1
 800fdc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fdcc:	f7f0 fecc 	bl	8000b68 <__aeabi_dcmpgt>
 800fdd0:	2800      	cmp	r0, #0
 800fdd2:	d174      	bne.n	800febe <_dtoa_r+0x69e>
 800fdd4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fdd8:	2000      	movs	r0, #0
 800fdda:	4914      	ldr	r1, [pc, #80]	; (800fe2c <_dtoa_r+0x60c>)
 800fddc:	f7f0 fa7c 	bl	80002d8 <__aeabi_dsub>
 800fde0:	4602      	mov	r2, r0
 800fde2:	460b      	mov	r3, r1
 800fde4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fde8:	f7f0 fea0 	bl	8000b2c <__aeabi_dcmplt>
 800fdec:	2800      	cmp	r0, #0
 800fdee:	f43f af30 	beq.w	800fc52 <_dtoa_r+0x432>
 800fdf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fdf6:	2b30      	cmp	r3, #48	; 0x30
 800fdf8:	f105 32ff 	add.w	r2, r5, #4294967295
 800fdfc:	d002      	beq.n	800fe04 <_dtoa_r+0x5e4>
 800fdfe:	f8dd a020 	ldr.w	sl, [sp, #32]
 800fe02:	e04a      	b.n	800fe9a <_dtoa_r+0x67a>
 800fe04:	4615      	mov	r5, r2
 800fe06:	e7f4      	b.n	800fdf2 <_dtoa_r+0x5d2>
 800fe08:	4b05      	ldr	r3, [pc, #20]	; (800fe20 <_dtoa_r+0x600>)
 800fe0a:	f7f0 fc1d 	bl	8000648 <__aeabi_dmul>
 800fe0e:	e9cd 0100 	strd	r0, r1, [sp]
 800fe12:	e7bc      	b.n	800fd8e <_dtoa_r+0x56e>
 800fe14:	08014ef0 	.word	0x08014ef0
 800fe18:	08014ec8 	.word	0x08014ec8
 800fe1c:	3ff00000 	.word	0x3ff00000
 800fe20:	40240000 	.word	0x40240000
 800fe24:	401c0000 	.word	0x401c0000
 800fe28:	40140000 	.word	0x40140000
 800fe2c:	3fe00000 	.word	0x3fe00000
 800fe30:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fe34:	465d      	mov	r5, fp
 800fe36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe3a:	4630      	mov	r0, r6
 800fe3c:	4639      	mov	r1, r7
 800fe3e:	f7f0 fd2d 	bl	800089c <__aeabi_ddiv>
 800fe42:	f7f0 feb1 	bl	8000ba8 <__aeabi_d2iz>
 800fe46:	4680      	mov	r8, r0
 800fe48:	f7f0 fb94 	bl	8000574 <__aeabi_i2d>
 800fe4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe50:	f7f0 fbfa 	bl	8000648 <__aeabi_dmul>
 800fe54:	4602      	mov	r2, r0
 800fe56:	460b      	mov	r3, r1
 800fe58:	4630      	mov	r0, r6
 800fe5a:	4639      	mov	r1, r7
 800fe5c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800fe60:	f7f0 fa3a 	bl	80002d8 <__aeabi_dsub>
 800fe64:	f805 6b01 	strb.w	r6, [r5], #1
 800fe68:	eba5 060b 	sub.w	r6, r5, fp
 800fe6c:	45b1      	cmp	r9, r6
 800fe6e:	4602      	mov	r2, r0
 800fe70:	460b      	mov	r3, r1
 800fe72:	d139      	bne.n	800fee8 <_dtoa_r+0x6c8>
 800fe74:	f7f0 fa32 	bl	80002dc <__adddf3>
 800fe78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe7c:	4606      	mov	r6, r0
 800fe7e:	460f      	mov	r7, r1
 800fe80:	f7f0 fe72 	bl	8000b68 <__aeabi_dcmpgt>
 800fe84:	b9c8      	cbnz	r0, 800feba <_dtoa_r+0x69a>
 800fe86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe8a:	4630      	mov	r0, r6
 800fe8c:	4639      	mov	r1, r7
 800fe8e:	f7f0 fe43 	bl	8000b18 <__aeabi_dcmpeq>
 800fe92:	b110      	cbz	r0, 800fe9a <_dtoa_r+0x67a>
 800fe94:	f018 0f01 	tst.w	r8, #1
 800fe98:	d10f      	bne.n	800feba <_dtoa_r+0x69a>
 800fe9a:	9904      	ldr	r1, [sp, #16]
 800fe9c:	4620      	mov	r0, r4
 800fe9e:	f000 ffdd 	bl	8010e5c <_Bfree>
 800fea2:	2300      	movs	r3, #0
 800fea4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fea6:	702b      	strb	r3, [r5, #0]
 800fea8:	f10a 0301 	add.w	r3, sl, #1
 800feac:	6013      	str	r3, [r2, #0]
 800feae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	f000 8241 	beq.w	8010338 <_dtoa_r+0xb18>
 800feb6:	601d      	str	r5, [r3, #0]
 800feb8:	e23e      	b.n	8010338 <_dtoa_r+0xb18>
 800feba:	f8cd a020 	str.w	sl, [sp, #32]
 800febe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fec2:	2a39      	cmp	r2, #57	; 0x39
 800fec4:	f105 33ff 	add.w	r3, r5, #4294967295
 800fec8:	d108      	bne.n	800fedc <_dtoa_r+0x6bc>
 800feca:	459b      	cmp	fp, r3
 800fecc:	d10a      	bne.n	800fee4 <_dtoa_r+0x6c4>
 800fece:	9b08      	ldr	r3, [sp, #32]
 800fed0:	3301      	adds	r3, #1
 800fed2:	9308      	str	r3, [sp, #32]
 800fed4:	2330      	movs	r3, #48	; 0x30
 800fed6:	f88b 3000 	strb.w	r3, [fp]
 800feda:	465b      	mov	r3, fp
 800fedc:	781a      	ldrb	r2, [r3, #0]
 800fede:	3201      	adds	r2, #1
 800fee0:	701a      	strb	r2, [r3, #0]
 800fee2:	e78c      	b.n	800fdfe <_dtoa_r+0x5de>
 800fee4:	461d      	mov	r5, r3
 800fee6:	e7ea      	b.n	800febe <_dtoa_r+0x69e>
 800fee8:	2200      	movs	r2, #0
 800feea:	4b9b      	ldr	r3, [pc, #620]	; (8010158 <_dtoa_r+0x938>)
 800feec:	f7f0 fbac 	bl	8000648 <__aeabi_dmul>
 800fef0:	2200      	movs	r2, #0
 800fef2:	2300      	movs	r3, #0
 800fef4:	4606      	mov	r6, r0
 800fef6:	460f      	mov	r7, r1
 800fef8:	f7f0 fe0e 	bl	8000b18 <__aeabi_dcmpeq>
 800fefc:	2800      	cmp	r0, #0
 800fefe:	d09a      	beq.n	800fe36 <_dtoa_r+0x616>
 800ff00:	e7cb      	b.n	800fe9a <_dtoa_r+0x67a>
 800ff02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff04:	2a00      	cmp	r2, #0
 800ff06:	f000 808b 	beq.w	8010020 <_dtoa_r+0x800>
 800ff0a:	9a06      	ldr	r2, [sp, #24]
 800ff0c:	2a01      	cmp	r2, #1
 800ff0e:	dc6e      	bgt.n	800ffee <_dtoa_r+0x7ce>
 800ff10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ff12:	2a00      	cmp	r2, #0
 800ff14:	d067      	beq.n	800ffe6 <_dtoa_r+0x7c6>
 800ff16:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ff1a:	9f07      	ldr	r7, [sp, #28]
 800ff1c:	9d05      	ldr	r5, [sp, #20]
 800ff1e:	9a05      	ldr	r2, [sp, #20]
 800ff20:	2101      	movs	r1, #1
 800ff22:	441a      	add	r2, r3
 800ff24:	4620      	mov	r0, r4
 800ff26:	9205      	str	r2, [sp, #20]
 800ff28:	4498      	add	r8, r3
 800ff2a:	f001 f875 	bl	8011018 <__i2b>
 800ff2e:	4606      	mov	r6, r0
 800ff30:	2d00      	cmp	r5, #0
 800ff32:	dd0c      	ble.n	800ff4e <_dtoa_r+0x72e>
 800ff34:	f1b8 0f00 	cmp.w	r8, #0
 800ff38:	dd09      	ble.n	800ff4e <_dtoa_r+0x72e>
 800ff3a:	4545      	cmp	r5, r8
 800ff3c:	9a05      	ldr	r2, [sp, #20]
 800ff3e:	462b      	mov	r3, r5
 800ff40:	bfa8      	it	ge
 800ff42:	4643      	movge	r3, r8
 800ff44:	1ad2      	subs	r2, r2, r3
 800ff46:	9205      	str	r2, [sp, #20]
 800ff48:	1aed      	subs	r5, r5, r3
 800ff4a:	eba8 0803 	sub.w	r8, r8, r3
 800ff4e:	9b07      	ldr	r3, [sp, #28]
 800ff50:	b1eb      	cbz	r3, 800ff8e <_dtoa_r+0x76e>
 800ff52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d067      	beq.n	8010028 <_dtoa_r+0x808>
 800ff58:	b18f      	cbz	r7, 800ff7e <_dtoa_r+0x75e>
 800ff5a:	4631      	mov	r1, r6
 800ff5c:	463a      	mov	r2, r7
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f001 f8fa 	bl	8011158 <__pow5mult>
 800ff64:	9a04      	ldr	r2, [sp, #16]
 800ff66:	4601      	mov	r1, r0
 800ff68:	4606      	mov	r6, r0
 800ff6a:	4620      	mov	r0, r4
 800ff6c:	f001 f85d 	bl	801102a <__multiply>
 800ff70:	9904      	ldr	r1, [sp, #16]
 800ff72:	9008      	str	r0, [sp, #32]
 800ff74:	4620      	mov	r0, r4
 800ff76:	f000 ff71 	bl	8010e5c <_Bfree>
 800ff7a:	9b08      	ldr	r3, [sp, #32]
 800ff7c:	9304      	str	r3, [sp, #16]
 800ff7e:	9b07      	ldr	r3, [sp, #28]
 800ff80:	1bda      	subs	r2, r3, r7
 800ff82:	d004      	beq.n	800ff8e <_dtoa_r+0x76e>
 800ff84:	9904      	ldr	r1, [sp, #16]
 800ff86:	4620      	mov	r0, r4
 800ff88:	f001 f8e6 	bl	8011158 <__pow5mult>
 800ff8c:	9004      	str	r0, [sp, #16]
 800ff8e:	2101      	movs	r1, #1
 800ff90:	4620      	mov	r0, r4
 800ff92:	f001 f841 	bl	8011018 <__i2b>
 800ff96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ff98:	4607      	mov	r7, r0
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	f000 81d0 	beq.w	8010340 <_dtoa_r+0xb20>
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	4601      	mov	r1, r0
 800ffa4:	4620      	mov	r0, r4
 800ffa6:	f001 f8d7 	bl	8011158 <__pow5mult>
 800ffaa:	9b06      	ldr	r3, [sp, #24]
 800ffac:	2b01      	cmp	r3, #1
 800ffae:	4607      	mov	r7, r0
 800ffb0:	dc40      	bgt.n	8010034 <_dtoa_r+0x814>
 800ffb2:	9b00      	ldr	r3, [sp, #0]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d139      	bne.n	801002c <_dtoa_r+0x80c>
 800ffb8:	9b01      	ldr	r3, [sp, #4]
 800ffba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d136      	bne.n	8010030 <_dtoa_r+0x810>
 800ffc2:	9b01      	ldr	r3, [sp, #4]
 800ffc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ffc8:	0d1b      	lsrs	r3, r3, #20
 800ffca:	051b      	lsls	r3, r3, #20
 800ffcc:	b12b      	cbz	r3, 800ffda <_dtoa_r+0x7ba>
 800ffce:	9b05      	ldr	r3, [sp, #20]
 800ffd0:	3301      	adds	r3, #1
 800ffd2:	9305      	str	r3, [sp, #20]
 800ffd4:	f108 0801 	add.w	r8, r8, #1
 800ffd8:	2301      	movs	r3, #1
 800ffda:	9307      	str	r3, [sp, #28]
 800ffdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d12a      	bne.n	8010038 <_dtoa_r+0x818>
 800ffe2:	2001      	movs	r0, #1
 800ffe4:	e030      	b.n	8010048 <_dtoa_r+0x828>
 800ffe6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ffe8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ffec:	e795      	b.n	800ff1a <_dtoa_r+0x6fa>
 800ffee:	9b07      	ldr	r3, [sp, #28]
 800fff0:	f109 37ff 	add.w	r7, r9, #4294967295
 800fff4:	42bb      	cmp	r3, r7
 800fff6:	bfbf      	itttt	lt
 800fff8:	9b07      	ldrlt	r3, [sp, #28]
 800fffa:	9707      	strlt	r7, [sp, #28]
 800fffc:	1afa      	sublt	r2, r7, r3
 800fffe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010000:	bfbb      	ittet	lt
 8010002:	189b      	addlt	r3, r3, r2
 8010004:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010006:	1bdf      	subge	r7, r3, r7
 8010008:	2700      	movlt	r7, #0
 801000a:	f1b9 0f00 	cmp.w	r9, #0
 801000e:	bfb5      	itete	lt
 8010010:	9b05      	ldrlt	r3, [sp, #20]
 8010012:	9d05      	ldrge	r5, [sp, #20]
 8010014:	eba3 0509 	sublt.w	r5, r3, r9
 8010018:	464b      	movge	r3, r9
 801001a:	bfb8      	it	lt
 801001c:	2300      	movlt	r3, #0
 801001e:	e77e      	b.n	800ff1e <_dtoa_r+0x6fe>
 8010020:	9f07      	ldr	r7, [sp, #28]
 8010022:	9d05      	ldr	r5, [sp, #20]
 8010024:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010026:	e783      	b.n	800ff30 <_dtoa_r+0x710>
 8010028:	9a07      	ldr	r2, [sp, #28]
 801002a:	e7ab      	b.n	800ff84 <_dtoa_r+0x764>
 801002c:	2300      	movs	r3, #0
 801002e:	e7d4      	b.n	800ffda <_dtoa_r+0x7ba>
 8010030:	9b00      	ldr	r3, [sp, #0]
 8010032:	e7d2      	b.n	800ffda <_dtoa_r+0x7ba>
 8010034:	2300      	movs	r3, #0
 8010036:	9307      	str	r3, [sp, #28]
 8010038:	693b      	ldr	r3, [r7, #16]
 801003a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801003e:	6918      	ldr	r0, [r3, #16]
 8010040:	f000 ff9c 	bl	8010f7c <__hi0bits>
 8010044:	f1c0 0020 	rsb	r0, r0, #32
 8010048:	4440      	add	r0, r8
 801004a:	f010 001f 	ands.w	r0, r0, #31
 801004e:	d047      	beq.n	80100e0 <_dtoa_r+0x8c0>
 8010050:	f1c0 0320 	rsb	r3, r0, #32
 8010054:	2b04      	cmp	r3, #4
 8010056:	dd3b      	ble.n	80100d0 <_dtoa_r+0x8b0>
 8010058:	9b05      	ldr	r3, [sp, #20]
 801005a:	f1c0 001c 	rsb	r0, r0, #28
 801005e:	4403      	add	r3, r0
 8010060:	9305      	str	r3, [sp, #20]
 8010062:	4405      	add	r5, r0
 8010064:	4480      	add	r8, r0
 8010066:	9b05      	ldr	r3, [sp, #20]
 8010068:	2b00      	cmp	r3, #0
 801006a:	dd05      	ble.n	8010078 <_dtoa_r+0x858>
 801006c:	461a      	mov	r2, r3
 801006e:	9904      	ldr	r1, [sp, #16]
 8010070:	4620      	mov	r0, r4
 8010072:	f001 f8bf 	bl	80111f4 <__lshift>
 8010076:	9004      	str	r0, [sp, #16]
 8010078:	f1b8 0f00 	cmp.w	r8, #0
 801007c:	dd05      	ble.n	801008a <_dtoa_r+0x86a>
 801007e:	4639      	mov	r1, r7
 8010080:	4642      	mov	r2, r8
 8010082:	4620      	mov	r0, r4
 8010084:	f001 f8b6 	bl	80111f4 <__lshift>
 8010088:	4607      	mov	r7, r0
 801008a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801008c:	b353      	cbz	r3, 80100e4 <_dtoa_r+0x8c4>
 801008e:	4639      	mov	r1, r7
 8010090:	9804      	ldr	r0, [sp, #16]
 8010092:	f001 f903 	bl	801129c <__mcmp>
 8010096:	2800      	cmp	r0, #0
 8010098:	da24      	bge.n	80100e4 <_dtoa_r+0x8c4>
 801009a:	2300      	movs	r3, #0
 801009c:	220a      	movs	r2, #10
 801009e:	9904      	ldr	r1, [sp, #16]
 80100a0:	4620      	mov	r0, r4
 80100a2:	f000 fef2 	bl	8010e8a <__multadd>
 80100a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100a8:	9004      	str	r0, [sp, #16]
 80100aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	f000 814d 	beq.w	801034e <_dtoa_r+0xb2e>
 80100b4:	2300      	movs	r3, #0
 80100b6:	4631      	mov	r1, r6
 80100b8:	220a      	movs	r2, #10
 80100ba:	4620      	mov	r0, r4
 80100bc:	f000 fee5 	bl	8010e8a <__multadd>
 80100c0:	9b02      	ldr	r3, [sp, #8]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	4606      	mov	r6, r0
 80100c6:	dc4f      	bgt.n	8010168 <_dtoa_r+0x948>
 80100c8:	9b06      	ldr	r3, [sp, #24]
 80100ca:	2b02      	cmp	r3, #2
 80100cc:	dd4c      	ble.n	8010168 <_dtoa_r+0x948>
 80100ce:	e011      	b.n	80100f4 <_dtoa_r+0x8d4>
 80100d0:	d0c9      	beq.n	8010066 <_dtoa_r+0x846>
 80100d2:	9a05      	ldr	r2, [sp, #20]
 80100d4:	331c      	adds	r3, #28
 80100d6:	441a      	add	r2, r3
 80100d8:	9205      	str	r2, [sp, #20]
 80100da:	441d      	add	r5, r3
 80100dc:	4498      	add	r8, r3
 80100de:	e7c2      	b.n	8010066 <_dtoa_r+0x846>
 80100e0:	4603      	mov	r3, r0
 80100e2:	e7f6      	b.n	80100d2 <_dtoa_r+0x8b2>
 80100e4:	f1b9 0f00 	cmp.w	r9, #0
 80100e8:	dc38      	bgt.n	801015c <_dtoa_r+0x93c>
 80100ea:	9b06      	ldr	r3, [sp, #24]
 80100ec:	2b02      	cmp	r3, #2
 80100ee:	dd35      	ble.n	801015c <_dtoa_r+0x93c>
 80100f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80100f4:	9b02      	ldr	r3, [sp, #8]
 80100f6:	b963      	cbnz	r3, 8010112 <_dtoa_r+0x8f2>
 80100f8:	4639      	mov	r1, r7
 80100fa:	2205      	movs	r2, #5
 80100fc:	4620      	mov	r0, r4
 80100fe:	f000 fec4 	bl	8010e8a <__multadd>
 8010102:	4601      	mov	r1, r0
 8010104:	4607      	mov	r7, r0
 8010106:	9804      	ldr	r0, [sp, #16]
 8010108:	f001 f8c8 	bl	801129c <__mcmp>
 801010c:	2800      	cmp	r0, #0
 801010e:	f73f adcc 	bgt.w	800fcaa <_dtoa_r+0x48a>
 8010112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010114:	465d      	mov	r5, fp
 8010116:	ea6f 0a03 	mvn.w	sl, r3
 801011a:	f04f 0900 	mov.w	r9, #0
 801011e:	4639      	mov	r1, r7
 8010120:	4620      	mov	r0, r4
 8010122:	f000 fe9b 	bl	8010e5c <_Bfree>
 8010126:	2e00      	cmp	r6, #0
 8010128:	f43f aeb7 	beq.w	800fe9a <_dtoa_r+0x67a>
 801012c:	f1b9 0f00 	cmp.w	r9, #0
 8010130:	d005      	beq.n	801013e <_dtoa_r+0x91e>
 8010132:	45b1      	cmp	r9, r6
 8010134:	d003      	beq.n	801013e <_dtoa_r+0x91e>
 8010136:	4649      	mov	r1, r9
 8010138:	4620      	mov	r0, r4
 801013a:	f000 fe8f 	bl	8010e5c <_Bfree>
 801013e:	4631      	mov	r1, r6
 8010140:	4620      	mov	r0, r4
 8010142:	f000 fe8b 	bl	8010e5c <_Bfree>
 8010146:	e6a8      	b.n	800fe9a <_dtoa_r+0x67a>
 8010148:	2700      	movs	r7, #0
 801014a:	463e      	mov	r6, r7
 801014c:	e7e1      	b.n	8010112 <_dtoa_r+0x8f2>
 801014e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010152:	463e      	mov	r6, r7
 8010154:	e5a9      	b.n	800fcaa <_dtoa_r+0x48a>
 8010156:	bf00      	nop
 8010158:	40240000 	.word	0x40240000
 801015c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801015e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010162:	2b00      	cmp	r3, #0
 8010164:	f000 80fa 	beq.w	801035c <_dtoa_r+0xb3c>
 8010168:	2d00      	cmp	r5, #0
 801016a:	dd05      	ble.n	8010178 <_dtoa_r+0x958>
 801016c:	4631      	mov	r1, r6
 801016e:	462a      	mov	r2, r5
 8010170:	4620      	mov	r0, r4
 8010172:	f001 f83f 	bl	80111f4 <__lshift>
 8010176:	4606      	mov	r6, r0
 8010178:	9b07      	ldr	r3, [sp, #28]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d04c      	beq.n	8010218 <_dtoa_r+0x9f8>
 801017e:	6871      	ldr	r1, [r6, #4]
 8010180:	4620      	mov	r0, r4
 8010182:	f000 fe37 	bl	8010df4 <_Balloc>
 8010186:	6932      	ldr	r2, [r6, #16]
 8010188:	3202      	adds	r2, #2
 801018a:	4605      	mov	r5, r0
 801018c:	0092      	lsls	r2, r2, #2
 801018e:	f106 010c 	add.w	r1, r6, #12
 8010192:	300c      	adds	r0, #12
 8010194:	f7fd fb9e 	bl	800d8d4 <memcpy>
 8010198:	2201      	movs	r2, #1
 801019a:	4629      	mov	r1, r5
 801019c:	4620      	mov	r0, r4
 801019e:	f001 f829 	bl	80111f4 <__lshift>
 80101a2:	9b00      	ldr	r3, [sp, #0]
 80101a4:	f8cd b014 	str.w	fp, [sp, #20]
 80101a8:	f003 0301 	and.w	r3, r3, #1
 80101ac:	46b1      	mov	r9, r6
 80101ae:	9307      	str	r3, [sp, #28]
 80101b0:	4606      	mov	r6, r0
 80101b2:	4639      	mov	r1, r7
 80101b4:	9804      	ldr	r0, [sp, #16]
 80101b6:	f7ff faa5 	bl	800f704 <quorem>
 80101ba:	4649      	mov	r1, r9
 80101bc:	4605      	mov	r5, r0
 80101be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80101c2:	9804      	ldr	r0, [sp, #16]
 80101c4:	f001 f86a 	bl	801129c <__mcmp>
 80101c8:	4632      	mov	r2, r6
 80101ca:	9000      	str	r0, [sp, #0]
 80101cc:	4639      	mov	r1, r7
 80101ce:	4620      	mov	r0, r4
 80101d0:	f001 f87e 	bl	80112d0 <__mdiff>
 80101d4:	68c3      	ldr	r3, [r0, #12]
 80101d6:	4602      	mov	r2, r0
 80101d8:	bb03      	cbnz	r3, 801021c <_dtoa_r+0x9fc>
 80101da:	4601      	mov	r1, r0
 80101dc:	9008      	str	r0, [sp, #32]
 80101de:	9804      	ldr	r0, [sp, #16]
 80101e0:	f001 f85c 	bl	801129c <__mcmp>
 80101e4:	9a08      	ldr	r2, [sp, #32]
 80101e6:	4603      	mov	r3, r0
 80101e8:	4611      	mov	r1, r2
 80101ea:	4620      	mov	r0, r4
 80101ec:	9308      	str	r3, [sp, #32]
 80101ee:	f000 fe35 	bl	8010e5c <_Bfree>
 80101f2:	9b08      	ldr	r3, [sp, #32]
 80101f4:	b9a3      	cbnz	r3, 8010220 <_dtoa_r+0xa00>
 80101f6:	9a06      	ldr	r2, [sp, #24]
 80101f8:	b992      	cbnz	r2, 8010220 <_dtoa_r+0xa00>
 80101fa:	9a07      	ldr	r2, [sp, #28]
 80101fc:	b982      	cbnz	r2, 8010220 <_dtoa_r+0xa00>
 80101fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010202:	d029      	beq.n	8010258 <_dtoa_r+0xa38>
 8010204:	9b00      	ldr	r3, [sp, #0]
 8010206:	2b00      	cmp	r3, #0
 8010208:	dd01      	ble.n	801020e <_dtoa_r+0x9ee>
 801020a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801020e:	9b05      	ldr	r3, [sp, #20]
 8010210:	1c5d      	adds	r5, r3, #1
 8010212:	f883 8000 	strb.w	r8, [r3]
 8010216:	e782      	b.n	801011e <_dtoa_r+0x8fe>
 8010218:	4630      	mov	r0, r6
 801021a:	e7c2      	b.n	80101a2 <_dtoa_r+0x982>
 801021c:	2301      	movs	r3, #1
 801021e:	e7e3      	b.n	80101e8 <_dtoa_r+0x9c8>
 8010220:	9a00      	ldr	r2, [sp, #0]
 8010222:	2a00      	cmp	r2, #0
 8010224:	db04      	blt.n	8010230 <_dtoa_r+0xa10>
 8010226:	d125      	bne.n	8010274 <_dtoa_r+0xa54>
 8010228:	9a06      	ldr	r2, [sp, #24]
 801022a:	bb1a      	cbnz	r2, 8010274 <_dtoa_r+0xa54>
 801022c:	9a07      	ldr	r2, [sp, #28]
 801022e:	bb0a      	cbnz	r2, 8010274 <_dtoa_r+0xa54>
 8010230:	2b00      	cmp	r3, #0
 8010232:	ddec      	ble.n	801020e <_dtoa_r+0x9ee>
 8010234:	2201      	movs	r2, #1
 8010236:	9904      	ldr	r1, [sp, #16]
 8010238:	4620      	mov	r0, r4
 801023a:	f000 ffdb 	bl	80111f4 <__lshift>
 801023e:	4639      	mov	r1, r7
 8010240:	9004      	str	r0, [sp, #16]
 8010242:	f001 f82b 	bl	801129c <__mcmp>
 8010246:	2800      	cmp	r0, #0
 8010248:	dc03      	bgt.n	8010252 <_dtoa_r+0xa32>
 801024a:	d1e0      	bne.n	801020e <_dtoa_r+0x9ee>
 801024c:	f018 0f01 	tst.w	r8, #1
 8010250:	d0dd      	beq.n	801020e <_dtoa_r+0x9ee>
 8010252:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010256:	d1d8      	bne.n	801020a <_dtoa_r+0x9ea>
 8010258:	9b05      	ldr	r3, [sp, #20]
 801025a:	9a05      	ldr	r2, [sp, #20]
 801025c:	1c5d      	adds	r5, r3, #1
 801025e:	2339      	movs	r3, #57	; 0x39
 8010260:	7013      	strb	r3, [r2, #0]
 8010262:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010266:	2b39      	cmp	r3, #57	; 0x39
 8010268:	f105 32ff 	add.w	r2, r5, #4294967295
 801026c:	d04f      	beq.n	801030e <_dtoa_r+0xaee>
 801026e:	3301      	adds	r3, #1
 8010270:	7013      	strb	r3, [r2, #0]
 8010272:	e754      	b.n	801011e <_dtoa_r+0x8fe>
 8010274:	9a05      	ldr	r2, [sp, #20]
 8010276:	2b00      	cmp	r3, #0
 8010278:	f102 0501 	add.w	r5, r2, #1
 801027c:	dd06      	ble.n	801028c <_dtoa_r+0xa6c>
 801027e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010282:	d0e9      	beq.n	8010258 <_dtoa_r+0xa38>
 8010284:	f108 0801 	add.w	r8, r8, #1
 8010288:	9b05      	ldr	r3, [sp, #20]
 801028a:	e7c2      	b.n	8010212 <_dtoa_r+0x9f2>
 801028c:	9a02      	ldr	r2, [sp, #8]
 801028e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010292:	eba5 030b 	sub.w	r3, r5, fp
 8010296:	4293      	cmp	r3, r2
 8010298:	d021      	beq.n	80102de <_dtoa_r+0xabe>
 801029a:	2300      	movs	r3, #0
 801029c:	220a      	movs	r2, #10
 801029e:	9904      	ldr	r1, [sp, #16]
 80102a0:	4620      	mov	r0, r4
 80102a2:	f000 fdf2 	bl	8010e8a <__multadd>
 80102a6:	45b1      	cmp	r9, r6
 80102a8:	9004      	str	r0, [sp, #16]
 80102aa:	f04f 0300 	mov.w	r3, #0
 80102ae:	f04f 020a 	mov.w	r2, #10
 80102b2:	4649      	mov	r1, r9
 80102b4:	4620      	mov	r0, r4
 80102b6:	d105      	bne.n	80102c4 <_dtoa_r+0xaa4>
 80102b8:	f000 fde7 	bl	8010e8a <__multadd>
 80102bc:	4681      	mov	r9, r0
 80102be:	4606      	mov	r6, r0
 80102c0:	9505      	str	r5, [sp, #20]
 80102c2:	e776      	b.n	80101b2 <_dtoa_r+0x992>
 80102c4:	f000 fde1 	bl	8010e8a <__multadd>
 80102c8:	4631      	mov	r1, r6
 80102ca:	4681      	mov	r9, r0
 80102cc:	2300      	movs	r3, #0
 80102ce:	220a      	movs	r2, #10
 80102d0:	4620      	mov	r0, r4
 80102d2:	f000 fdda 	bl	8010e8a <__multadd>
 80102d6:	4606      	mov	r6, r0
 80102d8:	e7f2      	b.n	80102c0 <_dtoa_r+0xaa0>
 80102da:	f04f 0900 	mov.w	r9, #0
 80102de:	2201      	movs	r2, #1
 80102e0:	9904      	ldr	r1, [sp, #16]
 80102e2:	4620      	mov	r0, r4
 80102e4:	f000 ff86 	bl	80111f4 <__lshift>
 80102e8:	4639      	mov	r1, r7
 80102ea:	9004      	str	r0, [sp, #16]
 80102ec:	f000 ffd6 	bl	801129c <__mcmp>
 80102f0:	2800      	cmp	r0, #0
 80102f2:	dcb6      	bgt.n	8010262 <_dtoa_r+0xa42>
 80102f4:	d102      	bne.n	80102fc <_dtoa_r+0xadc>
 80102f6:	f018 0f01 	tst.w	r8, #1
 80102fa:	d1b2      	bne.n	8010262 <_dtoa_r+0xa42>
 80102fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010300:	2b30      	cmp	r3, #48	; 0x30
 8010302:	f105 32ff 	add.w	r2, r5, #4294967295
 8010306:	f47f af0a 	bne.w	801011e <_dtoa_r+0x8fe>
 801030a:	4615      	mov	r5, r2
 801030c:	e7f6      	b.n	80102fc <_dtoa_r+0xadc>
 801030e:	4593      	cmp	fp, r2
 8010310:	d105      	bne.n	801031e <_dtoa_r+0xafe>
 8010312:	2331      	movs	r3, #49	; 0x31
 8010314:	f10a 0a01 	add.w	sl, sl, #1
 8010318:	f88b 3000 	strb.w	r3, [fp]
 801031c:	e6ff      	b.n	801011e <_dtoa_r+0x8fe>
 801031e:	4615      	mov	r5, r2
 8010320:	e79f      	b.n	8010262 <_dtoa_r+0xa42>
 8010322:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010388 <_dtoa_r+0xb68>
 8010326:	e007      	b.n	8010338 <_dtoa_r+0xb18>
 8010328:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801032a:	f8df b060 	ldr.w	fp, [pc, #96]	; 801038c <_dtoa_r+0xb6c>
 801032e:	b11b      	cbz	r3, 8010338 <_dtoa_r+0xb18>
 8010330:	f10b 0308 	add.w	r3, fp, #8
 8010334:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010336:	6013      	str	r3, [r2, #0]
 8010338:	4658      	mov	r0, fp
 801033a:	b017      	add	sp, #92	; 0x5c
 801033c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010340:	9b06      	ldr	r3, [sp, #24]
 8010342:	2b01      	cmp	r3, #1
 8010344:	f77f ae35 	ble.w	800ffb2 <_dtoa_r+0x792>
 8010348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801034a:	9307      	str	r3, [sp, #28]
 801034c:	e649      	b.n	800ffe2 <_dtoa_r+0x7c2>
 801034e:	9b02      	ldr	r3, [sp, #8]
 8010350:	2b00      	cmp	r3, #0
 8010352:	dc03      	bgt.n	801035c <_dtoa_r+0xb3c>
 8010354:	9b06      	ldr	r3, [sp, #24]
 8010356:	2b02      	cmp	r3, #2
 8010358:	f73f aecc 	bgt.w	80100f4 <_dtoa_r+0x8d4>
 801035c:	465d      	mov	r5, fp
 801035e:	4639      	mov	r1, r7
 8010360:	9804      	ldr	r0, [sp, #16]
 8010362:	f7ff f9cf 	bl	800f704 <quorem>
 8010366:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801036a:	f805 8b01 	strb.w	r8, [r5], #1
 801036e:	9a02      	ldr	r2, [sp, #8]
 8010370:	eba5 030b 	sub.w	r3, r5, fp
 8010374:	429a      	cmp	r2, r3
 8010376:	ddb0      	ble.n	80102da <_dtoa_r+0xaba>
 8010378:	2300      	movs	r3, #0
 801037a:	220a      	movs	r2, #10
 801037c:	9904      	ldr	r1, [sp, #16]
 801037e:	4620      	mov	r0, r4
 8010380:	f000 fd83 	bl	8010e8a <__multadd>
 8010384:	9004      	str	r0, [sp, #16]
 8010386:	e7ea      	b.n	801035e <_dtoa_r+0xb3e>
 8010388:	08014dcc 	.word	0x08014dcc
 801038c:	08014e48 	.word	0x08014e48

08010390 <__sflush_r>:
 8010390:	898a      	ldrh	r2, [r1, #12]
 8010392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010396:	4605      	mov	r5, r0
 8010398:	0710      	lsls	r0, r2, #28
 801039a:	460c      	mov	r4, r1
 801039c:	d458      	bmi.n	8010450 <__sflush_r+0xc0>
 801039e:	684b      	ldr	r3, [r1, #4]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	dc05      	bgt.n	80103b0 <__sflush_r+0x20>
 80103a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	dc02      	bgt.n	80103b0 <__sflush_r+0x20>
 80103aa:	2000      	movs	r0, #0
 80103ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103b2:	2e00      	cmp	r6, #0
 80103b4:	d0f9      	beq.n	80103aa <__sflush_r+0x1a>
 80103b6:	2300      	movs	r3, #0
 80103b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80103bc:	682f      	ldr	r7, [r5, #0]
 80103be:	6a21      	ldr	r1, [r4, #32]
 80103c0:	602b      	str	r3, [r5, #0]
 80103c2:	d032      	beq.n	801042a <__sflush_r+0x9a>
 80103c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80103c6:	89a3      	ldrh	r3, [r4, #12]
 80103c8:	075a      	lsls	r2, r3, #29
 80103ca:	d505      	bpl.n	80103d8 <__sflush_r+0x48>
 80103cc:	6863      	ldr	r3, [r4, #4]
 80103ce:	1ac0      	subs	r0, r0, r3
 80103d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80103d2:	b10b      	cbz	r3, 80103d8 <__sflush_r+0x48>
 80103d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80103d6:	1ac0      	subs	r0, r0, r3
 80103d8:	2300      	movs	r3, #0
 80103da:	4602      	mov	r2, r0
 80103dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103de:	6a21      	ldr	r1, [r4, #32]
 80103e0:	4628      	mov	r0, r5
 80103e2:	47b0      	blx	r6
 80103e4:	1c43      	adds	r3, r0, #1
 80103e6:	89a3      	ldrh	r3, [r4, #12]
 80103e8:	d106      	bne.n	80103f8 <__sflush_r+0x68>
 80103ea:	6829      	ldr	r1, [r5, #0]
 80103ec:	291d      	cmp	r1, #29
 80103ee:	d848      	bhi.n	8010482 <__sflush_r+0xf2>
 80103f0:	4a29      	ldr	r2, [pc, #164]	; (8010498 <__sflush_r+0x108>)
 80103f2:	40ca      	lsrs	r2, r1
 80103f4:	07d6      	lsls	r6, r2, #31
 80103f6:	d544      	bpl.n	8010482 <__sflush_r+0xf2>
 80103f8:	2200      	movs	r2, #0
 80103fa:	6062      	str	r2, [r4, #4]
 80103fc:	04d9      	lsls	r1, r3, #19
 80103fe:	6922      	ldr	r2, [r4, #16]
 8010400:	6022      	str	r2, [r4, #0]
 8010402:	d504      	bpl.n	801040e <__sflush_r+0x7e>
 8010404:	1c42      	adds	r2, r0, #1
 8010406:	d101      	bne.n	801040c <__sflush_r+0x7c>
 8010408:	682b      	ldr	r3, [r5, #0]
 801040a:	b903      	cbnz	r3, 801040e <__sflush_r+0x7e>
 801040c:	6560      	str	r0, [r4, #84]	; 0x54
 801040e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010410:	602f      	str	r7, [r5, #0]
 8010412:	2900      	cmp	r1, #0
 8010414:	d0c9      	beq.n	80103aa <__sflush_r+0x1a>
 8010416:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801041a:	4299      	cmp	r1, r3
 801041c:	d002      	beq.n	8010424 <__sflush_r+0x94>
 801041e:	4628      	mov	r0, r5
 8010420:	f001 f8f6 	bl	8011610 <_free_r>
 8010424:	2000      	movs	r0, #0
 8010426:	6360      	str	r0, [r4, #52]	; 0x34
 8010428:	e7c0      	b.n	80103ac <__sflush_r+0x1c>
 801042a:	2301      	movs	r3, #1
 801042c:	4628      	mov	r0, r5
 801042e:	47b0      	blx	r6
 8010430:	1c41      	adds	r1, r0, #1
 8010432:	d1c8      	bne.n	80103c6 <__sflush_r+0x36>
 8010434:	682b      	ldr	r3, [r5, #0]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d0c5      	beq.n	80103c6 <__sflush_r+0x36>
 801043a:	2b1d      	cmp	r3, #29
 801043c:	d001      	beq.n	8010442 <__sflush_r+0xb2>
 801043e:	2b16      	cmp	r3, #22
 8010440:	d101      	bne.n	8010446 <__sflush_r+0xb6>
 8010442:	602f      	str	r7, [r5, #0]
 8010444:	e7b1      	b.n	80103aa <__sflush_r+0x1a>
 8010446:	89a3      	ldrh	r3, [r4, #12]
 8010448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801044c:	81a3      	strh	r3, [r4, #12]
 801044e:	e7ad      	b.n	80103ac <__sflush_r+0x1c>
 8010450:	690f      	ldr	r7, [r1, #16]
 8010452:	2f00      	cmp	r7, #0
 8010454:	d0a9      	beq.n	80103aa <__sflush_r+0x1a>
 8010456:	0793      	lsls	r3, r2, #30
 8010458:	680e      	ldr	r6, [r1, #0]
 801045a:	bf08      	it	eq
 801045c:	694b      	ldreq	r3, [r1, #20]
 801045e:	600f      	str	r7, [r1, #0]
 8010460:	bf18      	it	ne
 8010462:	2300      	movne	r3, #0
 8010464:	eba6 0807 	sub.w	r8, r6, r7
 8010468:	608b      	str	r3, [r1, #8]
 801046a:	f1b8 0f00 	cmp.w	r8, #0
 801046e:	dd9c      	ble.n	80103aa <__sflush_r+0x1a>
 8010470:	4643      	mov	r3, r8
 8010472:	463a      	mov	r2, r7
 8010474:	6a21      	ldr	r1, [r4, #32]
 8010476:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010478:	4628      	mov	r0, r5
 801047a:	47b0      	blx	r6
 801047c:	2800      	cmp	r0, #0
 801047e:	dc06      	bgt.n	801048e <__sflush_r+0xfe>
 8010480:	89a3      	ldrh	r3, [r4, #12]
 8010482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010486:	81a3      	strh	r3, [r4, #12]
 8010488:	f04f 30ff 	mov.w	r0, #4294967295
 801048c:	e78e      	b.n	80103ac <__sflush_r+0x1c>
 801048e:	4407      	add	r7, r0
 8010490:	eba8 0800 	sub.w	r8, r8, r0
 8010494:	e7e9      	b.n	801046a <__sflush_r+0xda>
 8010496:	bf00      	nop
 8010498:	20400001 	.word	0x20400001

0801049c <_fflush_r>:
 801049c:	b538      	push	{r3, r4, r5, lr}
 801049e:	690b      	ldr	r3, [r1, #16]
 80104a0:	4605      	mov	r5, r0
 80104a2:	460c      	mov	r4, r1
 80104a4:	b1db      	cbz	r3, 80104de <_fflush_r+0x42>
 80104a6:	b118      	cbz	r0, 80104b0 <_fflush_r+0x14>
 80104a8:	6983      	ldr	r3, [r0, #24]
 80104aa:	b90b      	cbnz	r3, 80104b0 <_fflush_r+0x14>
 80104ac:	f000 f860 	bl	8010570 <__sinit>
 80104b0:	4b0c      	ldr	r3, [pc, #48]	; (80104e4 <_fflush_r+0x48>)
 80104b2:	429c      	cmp	r4, r3
 80104b4:	d109      	bne.n	80104ca <_fflush_r+0x2e>
 80104b6:	686c      	ldr	r4, [r5, #4]
 80104b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104bc:	b17b      	cbz	r3, 80104de <_fflush_r+0x42>
 80104be:	4621      	mov	r1, r4
 80104c0:	4628      	mov	r0, r5
 80104c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80104c6:	f7ff bf63 	b.w	8010390 <__sflush_r>
 80104ca:	4b07      	ldr	r3, [pc, #28]	; (80104e8 <_fflush_r+0x4c>)
 80104cc:	429c      	cmp	r4, r3
 80104ce:	d101      	bne.n	80104d4 <_fflush_r+0x38>
 80104d0:	68ac      	ldr	r4, [r5, #8]
 80104d2:	e7f1      	b.n	80104b8 <_fflush_r+0x1c>
 80104d4:	4b05      	ldr	r3, [pc, #20]	; (80104ec <_fflush_r+0x50>)
 80104d6:	429c      	cmp	r4, r3
 80104d8:	bf08      	it	eq
 80104da:	68ec      	ldreq	r4, [r5, #12]
 80104dc:	e7ec      	b.n	80104b8 <_fflush_r+0x1c>
 80104de:	2000      	movs	r0, #0
 80104e0:	bd38      	pop	{r3, r4, r5, pc}
 80104e2:	bf00      	nop
 80104e4:	08014e78 	.word	0x08014e78
 80104e8:	08014e98 	.word	0x08014e98
 80104ec:	08014e58 	.word	0x08014e58

080104f0 <std>:
 80104f0:	2300      	movs	r3, #0
 80104f2:	b510      	push	{r4, lr}
 80104f4:	4604      	mov	r4, r0
 80104f6:	e9c0 3300 	strd	r3, r3, [r0]
 80104fa:	6083      	str	r3, [r0, #8]
 80104fc:	8181      	strh	r1, [r0, #12]
 80104fe:	6643      	str	r3, [r0, #100]	; 0x64
 8010500:	81c2      	strh	r2, [r0, #14]
 8010502:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010506:	6183      	str	r3, [r0, #24]
 8010508:	4619      	mov	r1, r3
 801050a:	2208      	movs	r2, #8
 801050c:	305c      	adds	r0, #92	; 0x5c
 801050e:	f7fd f9ec 	bl	800d8ea <memset>
 8010512:	4b05      	ldr	r3, [pc, #20]	; (8010528 <std+0x38>)
 8010514:	6263      	str	r3, [r4, #36]	; 0x24
 8010516:	4b05      	ldr	r3, [pc, #20]	; (801052c <std+0x3c>)
 8010518:	62a3      	str	r3, [r4, #40]	; 0x28
 801051a:	4b05      	ldr	r3, [pc, #20]	; (8010530 <std+0x40>)
 801051c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801051e:	4b05      	ldr	r3, [pc, #20]	; (8010534 <std+0x44>)
 8010520:	6224      	str	r4, [r4, #32]
 8010522:	6323      	str	r3, [r4, #48]	; 0x30
 8010524:	bd10      	pop	{r4, pc}
 8010526:	bf00      	nop
 8010528:	08011ca5 	.word	0x08011ca5
 801052c:	08011cc7 	.word	0x08011cc7
 8010530:	08011cff 	.word	0x08011cff
 8010534:	08011d23 	.word	0x08011d23

08010538 <_cleanup_r>:
 8010538:	4901      	ldr	r1, [pc, #4]	; (8010540 <_cleanup_r+0x8>)
 801053a:	f000 b885 	b.w	8010648 <_fwalk_reent>
 801053e:	bf00      	nop
 8010540:	0801049d 	.word	0x0801049d

08010544 <__sfmoreglue>:
 8010544:	b570      	push	{r4, r5, r6, lr}
 8010546:	1e4a      	subs	r2, r1, #1
 8010548:	2568      	movs	r5, #104	; 0x68
 801054a:	4355      	muls	r5, r2
 801054c:	460e      	mov	r6, r1
 801054e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010552:	f001 f8ab 	bl	80116ac <_malloc_r>
 8010556:	4604      	mov	r4, r0
 8010558:	b140      	cbz	r0, 801056c <__sfmoreglue+0x28>
 801055a:	2100      	movs	r1, #0
 801055c:	e9c0 1600 	strd	r1, r6, [r0]
 8010560:	300c      	adds	r0, #12
 8010562:	60a0      	str	r0, [r4, #8]
 8010564:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010568:	f7fd f9bf 	bl	800d8ea <memset>
 801056c:	4620      	mov	r0, r4
 801056e:	bd70      	pop	{r4, r5, r6, pc}

08010570 <__sinit>:
 8010570:	6983      	ldr	r3, [r0, #24]
 8010572:	b510      	push	{r4, lr}
 8010574:	4604      	mov	r4, r0
 8010576:	bb33      	cbnz	r3, 80105c6 <__sinit+0x56>
 8010578:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801057c:	6503      	str	r3, [r0, #80]	; 0x50
 801057e:	4b12      	ldr	r3, [pc, #72]	; (80105c8 <__sinit+0x58>)
 8010580:	4a12      	ldr	r2, [pc, #72]	; (80105cc <__sinit+0x5c>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	6282      	str	r2, [r0, #40]	; 0x28
 8010586:	4298      	cmp	r0, r3
 8010588:	bf04      	itt	eq
 801058a:	2301      	moveq	r3, #1
 801058c:	6183      	streq	r3, [r0, #24]
 801058e:	f000 f81f 	bl	80105d0 <__sfp>
 8010592:	6060      	str	r0, [r4, #4]
 8010594:	4620      	mov	r0, r4
 8010596:	f000 f81b 	bl	80105d0 <__sfp>
 801059a:	60a0      	str	r0, [r4, #8]
 801059c:	4620      	mov	r0, r4
 801059e:	f000 f817 	bl	80105d0 <__sfp>
 80105a2:	2200      	movs	r2, #0
 80105a4:	60e0      	str	r0, [r4, #12]
 80105a6:	2104      	movs	r1, #4
 80105a8:	6860      	ldr	r0, [r4, #4]
 80105aa:	f7ff ffa1 	bl	80104f0 <std>
 80105ae:	2201      	movs	r2, #1
 80105b0:	2109      	movs	r1, #9
 80105b2:	68a0      	ldr	r0, [r4, #8]
 80105b4:	f7ff ff9c 	bl	80104f0 <std>
 80105b8:	2202      	movs	r2, #2
 80105ba:	2112      	movs	r1, #18
 80105bc:	68e0      	ldr	r0, [r4, #12]
 80105be:	f7ff ff97 	bl	80104f0 <std>
 80105c2:	2301      	movs	r3, #1
 80105c4:	61a3      	str	r3, [r4, #24]
 80105c6:	bd10      	pop	{r4, pc}
 80105c8:	08014db8 	.word	0x08014db8
 80105cc:	08010539 	.word	0x08010539

080105d0 <__sfp>:
 80105d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105d2:	4b1b      	ldr	r3, [pc, #108]	; (8010640 <__sfp+0x70>)
 80105d4:	681e      	ldr	r6, [r3, #0]
 80105d6:	69b3      	ldr	r3, [r6, #24]
 80105d8:	4607      	mov	r7, r0
 80105da:	b913      	cbnz	r3, 80105e2 <__sfp+0x12>
 80105dc:	4630      	mov	r0, r6
 80105de:	f7ff ffc7 	bl	8010570 <__sinit>
 80105e2:	3648      	adds	r6, #72	; 0x48
 80105e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80105e8:	3b01      	subs	r3, #1
 80105ea:	d503      	bpl.n	80105f4 <__sfp+0x24>
 80105ec:	6833      	ldr	r3, [r6, #0]
 80105ee:	b133      	cbz	r3, 80105fe <__sfp+0x2e>
 80105f0:	6836      	ldr	r6, [r6, #0]
 80105f2:	e7f7      	b.n	80105e4 <__sfp+0x14>
 80105f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80105f8:	b16d      	cbz	r5, 8010616 <__sfp+0x46>
 80105fa:	3468      	adds	r4, #104	; 0x68
 80105fc:	e7f4      	b.n	80105e8 <__sfp+0x18>
 80105fe:	2104      	movs	r1, #4
 8010600:	4638      	mov	r0, r7
 8010602:	f7ff ff9f 	bl	8010544 <__sfmoreglue>
 8010606:	6030      	str	r0, [r6, #0]
 8010608:	2800      	cmp	r0, #0
 801060a:	d1f1      	bne.n	80105f0 <__sfp+0x20>
 801060c:	230c      	movs	r3, #12
 801060e:	603b      	str	r3, [r7, #0]
 8010610:	4604      	mov	r4, r0
 8010612:	4620      	mov	r0, r4
 8010614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010616:	4b0b      	ldr	r3, [pc, #44]	; (8010644 <__sfp+0x74>)
 8010618:	6665      	str	r5, [r4, #100]	; 0x64
 801061a:	e9c4 5500 	strd	r5, r5, [r4]
 801061e:	60a5      	str	r5, [r4, #8]
 8010620:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010624:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010628:	2208      	movs	r2, #8
 801062a:	4629      	mov	r1, r5
 801062c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010630:	f7fd f95b 	bl	800d8ea <memset>
 8010634:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010638:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801063c:	e7e9      	b.n	8010612 <__sfp+0x42>
 801063e:	bf00      	nop
 8010640:	08014db8 	.word	0x08014db8
 8010644:	ffff0001 	.word	0xffff0001

08010648 <_fwalk_reent>:
 8010648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801064c:	4680      	mov	r8, r0
 801064e:	4689      	mov	r9, r1
 8010650:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010654:	2600      	movs	r6, #0
 8010656:	b914      	cbnz	r4, 801065e <_fwalk_reent+0x16>
 8010658:	4630      	mov	r0, r6
 801065a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801065e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010662:	3f01      	subs	r7, #1
 8010664:	d501      	bpl.n	801066a <_fwalk_reent+0x22>
 8010666:	6824      	ldr	r4, [r4, #0]
 8010668:	e7f5      	b.n	8010656 <_fwalk_reent+0xe>
 801066a:	89ab      	ldrh	r3, [r5, #12]
 801066c:	2b01      	cmp	r3, #1
 801066e:	d907      	bls.n	8010680 <_fwalk_reent+0x38>
 8010670:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010674:	3301      	adds	r3, #1
 8010676:	d003      	beq.n	8010680 <_fwalk_reent+0x38>
 8010678:	4629      	mov	r1, r5
 801067a:	4640      	mov	r0, r8
 801067c:	47c8      	blx	r9
 801067e:	4306      	orrs	r6, r0
 8010680:	3568      	adds	r5, #104	; 0x68
 8010682:	e7ee      	b.n	8010662 <_fwalk_reent+0x1a>

08010684 <rshift>:
 8010684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010686:	6906      	ldr	r6, [r0, #16]
 8010688:	114b      	asrs	r3, r1, #5
 801068a:	429e      	cmp	r6, r3
 801068c:	f100 0414 	add.w	r4, r0, #20
 8010690:	dd30      	ble.n	80106f4 <rshift+0x70>
 8010692:	f011 011f 	ands.w	r1, r1, #31
 8010696:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801069a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 801069e:	d108      	bne.n	80106b2 <rshift+0x2e>
 80106a0:	4621      	mov	r1, r4
 80106a2:	42b2      	cmp	r2, r6
 80106a4:	460b      	mov	r3, r1
 80106a6:	d211      	bcs.n	80106cc <rshift+0x48>
 80106a8:	f852 3b04 	ldr.w	r3, [r2], #4
 80106ac:	f841 3b04 	str.w	r3, [r1], #4
 80106b0:	e7f7      	b.n	80106a2 <rshift+0x1e>
 80106b2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80106b6:	f1c1 0c20 	rsb	ip, r1, #32
 80106ba:	40cd      	lsrs	r5, r1
 80106bc:	3204      	adds	r2, #4
 80106be:	4623      	mov	r3, r4
 80106c0:	42b2      	cmp	r2, r6
 80106c2:	4617      	mov	r7, r2
 80106c4:	d30c      	bcc.n	80106e0 <rshift+0x5c>
 80106c6:	601d      	str	r5, [r3, #0]
 80106c8:	b105      	cbz	r5, 80106cc <rshift+0x48>
 80106ca:	3304      	adds	r3, #4
 80106cc:	1b1a      	subs	r2, r3, r4
 80106ce:	42a3      	cmp	r3, r4
 80106d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80106d4:	bf08      	it	eq
 80106d6:	2300      	moveq	r3, #0
 80106d8:	6102      	str	r2, [r0, #16]
 80106da:	bf08      	it	eq
 80106dc:	6143      	streq	r3, [r0, #20]
 80106de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106e0:	683f      	ldr	r7, [r7, #0]
 80106e2:	fa07 f70c 	lsl.w	r7, r7, ip
 80106e6:	433d      	orrs	r5, r7
 80106e8:	f843 5b04 	str.w	r5, [r3], #4
 80106ec:	f852 5b04 	ldr.w	r5, [r2], #4
 80106f0:	40cd      	lsrs	r5, r1
 80106f2:	e7e5      	b.n	80106c0 <rshift+0x3c>
 80106f4:	4623      	mov	r3, r4
 80106f6:	e7e9      	b.n	80106cc <rshift+0x48>

080106f8 <__hexdig_fun>:
 80106f8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80106fc:	2b09      	cmp	r3, #9
 80106fe:	d802      	bhi.n	8010706 <__hexdig_fun+0xe>
 8010700:	3820      	subs	r0, #32
 8010702:	b2c0      	uxtb	r0, r0
 8010704:	4770      	bx	lr
 8010706:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801070a:	2b05      	cmp	r3, #5
 801070c:	d801      	bhi.n	8010712 <__hexdig_fun+0x1a>
 801070e:	3847      	subs	r0, #71	; 0x47
 8010710:	e7f7      	b.n	8010702 <__hexdig_fun+0xa>
 8010712:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010716:	2b05      	cmp	r3, #5
 8010718:	d801      	bhi.n	801071e <__hexdig_fun+0x26>
 801071a:	3827      	subs	r0, #39	; 0x27
 801071c:	e7f1      	b.n	8010702 <__hexdig_fun+0xa>
 801071e:	2000      	movs	r0, #0
 8010720:	4770      	bx	lr

08010722 <__gethex>:
 8010722:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010726:	b08b      	sub	sp, #44	; 0x2c
 8010728:	468a      	mov	sl, r1
 801072a:	9002      	str	r0, [sp, #8]
 801072c:	9816      	ldr	r0, [sp, #88]	; 0x58
 801072e:	9306      	str	r3, [sp, #24]
 8010730:	4690      	mov	r8, r2
 8010732:	f000 fad0 	bl	8010cd6 <__localeconv_l>
 8010736:	6803      	ldr	r3, [r0, #0]
 8010738:	9303      	str	r3, [sp, #12]
 801073a:	4618      	mov	r0, r3
 801073c:	f7ef fd70 	bl	8000220 <strlen>
 8010740:	9b03      	ldr	r3, [sp, #12]
 8010742:	9001      	str	r0, [sp, #4]
 8010744:	4403      	add	r3, r0
 8010746:	f04f 0b00 	mov.w	fp, #0
 801074a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801074e:	9307      	str	r3, [sp, #28]
 8010750:	f8da 3000 	ldr.w	r3, [sl]
 8010754:	3302      	adds	r3, #2
 8010756:	461f      	mov	r7, r3
 8010758:	f813 0b01 	ldrb.w	r0, [r3], #1
 801075c:	2830      	cmp	r0, #48	; 0x30
 801075e:	d06c      	beq.n	801083a <__gethex+0x118>
 8010760:	f7ff ffca 	bl	80106f8 <__hexdig_fun>
 8010764:	4604      	mov	r4, r0
 8010766:	2800      	cmp	r0, #0
 8010768:	d16a      	bne.n	8010840 <__gethex+0x11e>
 801076a:	9a01      	ldr	r2, [sp, #4]
 801076c:	9903      	ldr	r1, [sp, #12]
 801076e:	4638      	mov	r0, r7
 8010770:	f001 fadb 	bl	8011d2a <strncmp>
 8010774:	2800      	cmp	r0, #0
 8010776:	d166      	bne.n	8010846 <__gethex+0x124>
 8010778:	9b01      	ldr	r3, [sp, #4]
 801077a:	5cf8      	ldrb	r0, [r7, r3]
 801077c:	18fe      	adds	r6, r7, r3
 801077e:	f7ff ffbb 	bl	80106f8 <__hexdig_fun>
 8010782:	2800      	cmp	r0, #0
 8010784:	d062      	beq.n	801084c <__gethex+0x12a>
 8010786:	4633      	mov	r3, r6
 8010788:	7818      	ldrb	r0, [r3, #0]
 801078a:	2830      	cmp	r0, #48	; 0x30
 801078c:	461f      	mov	r7, r3
 801078e:	f103 0301 	add.w	r3, r3, #1
 8010792:	d0f9      	beq.n	8010788 <__gethex+0x66>
 8010794:	f7ff ffb0 	bl	80106f8 <__hexdig_fun>
 8010798:	fab0 f580 	clz	r5, r0
 801079c:	096d      	lsrs	r5, r5, #5
 801079e:	4634      	mov	r4, r6
 80107a0:	f04f 0b01 	mov.w	fp, #1
 80107a4:	463a      	mov	r2, r7
 80107a6:	4616      	mov	r6, r2
 80107a8:	3201      	adds	r2, #1
 80107aa:	7830      	ldrb	r0, [r6, #0]
 80107ac:	f7ff ffa4 	bl	80106f8 <__hexdig_fun>
 80107b0:	2800      	cmp	r0, #0
 80107b2:	d1f8      	bne.n	80107a6 <__gethex+0x84>
 80107b4:	9a01      	ldr	r2, [sp, #4]
 80107b6:	9903      	ldr	r1, [sp, #12]
 80107b8:	4630      	mov	r0, r6
 80107ba:	f001 fab6 	bl	8011d2a <strncmp>
 80107be:	b950      	cbnz	r0, 80107d6 <__gethex+0xb4>
 80107c0:	b954      	cbnz	r4, 80107d8 <__gethex+0xb6>
 80107c2:	9b01      	ldr	r3, [sp, #4]
 80107c4:	18f4      	adds	r4, r6, r3
 80107c6:	4622      	mov	r2, r4
 80107c8:	4616      	mov	r6, r2
 80107ca:	3201      	adds	r2, #1
 80107cc:	7830      	ldrb	r0, [r6, #0]
 80107ce:	f7ff ff93 	bl	80106f8 <__hexdig_fun>
 80107d2:	2800      	cmp	r0, #0
 80107d4:	d1f8      	bne.n	80107c8 <__gethex+0xa6>
 80107d6:	b10c      	cbz	r4, 80107dc <__gethex+0xba>
 80107d8:	1ba4      	subs	r4, r4, r6
 80107da:	00a4      	lsls	r4, r4, #2
 80107dc:	7833      	ldrb	r3, [r6, #0]
 80107de:	2b50      	cmp	r3, #80	; 0x50
 80107e0:	d001      	beq.n	80107e6 <__gethex+0xc4>
 80107e2:	2b70      	cmp	r3, #112	; 0x70
 80107e4:	d140      	bne.n	8010868 <__gethex+0x146>
 80107e6:	7873      	ldrb	r3, [r6, #1]
 80107e8:	2b2b      	cmp	r3, #43	; 0x2b
 80107ea:	d031      	beq.n	8010850 <__gethex+0x12e>
 80107ec:	2b2d      	cmp	r3, #45	; 0x2d
 80107ee:	d033      	beq.n	8010858 <__gethex+0x136>
 80107f0:	1c71      	adds	r1, r6, #1
 80107f2:	f04f 0900 	mov.w	r9, #0
 80107f6:	7808      	ldrb	r0, [r1, #0]
 80107f8:	f7ff ff7e 	bl	80106f8 <__hexdig_fun>
 80107fc:	1e43      	subs	r3, r0, #1
 80107fe:	b2db      	uxtb	r3, r3
 8010800:	2b18      	cmp	r3, #24
 8010802:	d831      	bhi.n	8010868 <__gethex+0x146>
 8010804:	f1a0 0210 	sub.w	r2, r0, #16
 8010808:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801080c:	f7ff ff74 	bl	80106f8 <__hexdig_fun>
 8010810:	1e43      	subs	r3, r0, #1
 8010812:	b2db      	uxtb	r3, r3
 8010814:	2b18      	cmp	r3, #24
 8010816:	d922      	bls.n	801085e <__gethex+0x13c>
 8010818:	f1b9 0f00 	cmp.w	r9, #0
 801081c:	d000      	beq.n	8010820 <__gethex+0xfe>
 801081e:	4252      	negs	r2, r2
 8010820:	4414      	add	r4, r2
 8010822:	f8ca 1000 	str.w	r1, [sl]
 8010826:	b30d      	cbz	r5, 801086c <__gethex+0x14a>
 8010828:	f1bb 0f00 	cmp.w	fp, #0
 801082c:	bf0c      	ite	eq
 801082e:	2706      	moveq	r7, #6
 8010830:	2700      	movne	r7, #0
 8010832:	4638      	mov	r0, r7
 8010834:	b00b      	add	sp, #44	; 0x2c
 8010836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801083a:	f10b 0b01 	add.w	fp, fp, #1
 801083e:	e78a      	b.n	8010756 <__gethex+0x34>
 8010840:	2500      	movs	r5, #0
 8010842:	462c      	mov	r4, r5
 8010844:	e7ae      	b.n	80107a4 <__gethex+0x82>
 8010846:	463e      	mov	r6, r7
 8010848:	2501      	movs	r5, #1
 801084a:	e7c7      	b.n	80107dc <__gethex+0xba>
 801084c:	4604      	mov	r4, r0
 801084e:	e7fb      	b.n	8010848 <__gethex+0x126>
 8010850:	f04f 0900 	mov.w	r9, #0
 8010854:	1cb1      	adds	r1, r6, #2
 8010856:	e7ce      	b.n	80107f6 <__gethex+0xd4>
 8010858:	f04f 0901 	mov.w	r9, #1
 801085c:	e7fa      	b.n	8010854 <__gethex+0x132>
 801085e:	230a      	movs	r3, #10
 8010860:	fb03 0202 	mla	r2, r3, r2, r0
 8010864:	3a10      	subs	r2, #16
 8010866:	e7cf      	b.n	8010808 <__gethex+0xe6>
 8010868:	4631      	mov	r1, r6
 801086a:	e7da      	b.n	8010822 <__gethex+0x100>
 801086c:	1bf3      	subs	r3, r6, r7
 801086e:	3b01      	subs	r3, #1
 8010870:	4629      	mov	r1, r5
 8010872:	2b07      	cmp	r3, #7
 8010874:	dc49      	bgt.n	801090a <__gethex+0x1e8>
 8010876:	9802      	ldr	r0, [sp, #8]
 8010878:	f000 fabc 	bl	8010df4 <_Balloc>
 801087c:	9b01      	ldr	r3, [sp, #4]
 801087e:	f100 0914 	add.w	r9, r0, #20
 8010882:	f04f 0b00 	mov.w	fp, #0
 8010886:	f1c3 0301 	rsb	r3, r3, #1
 801088a:	4605      	mov	r5, r0
 801088c:	f8cd 9010 	str.w	r9, [sp, #16]
 8010890:	46da      	mov	sl, fp
 8010892:	9308      	str	r3, [sp, #32]
 8010894:	42b7      	cmp	r7, r6
 8010896:	d33b      	bcc.n	8010910 <__gethex+0x1ee>
 8010898:	9804      	ldr	r0, [sp, #16]
 801089a:	f840 ab04 	str.w	sl, [r0], #4
 801089e:	eba0 0009 	sub.w	r0, r0, r9
 80108a2:	1080      	asrs	r0, r0, #2
 80108a4:	6128      	str	r0, [r5, #16]
 80108a6:	0147      	lsls	r7, r0, #5
 80108a8:	4650      	mov	r0, sl
 80108aa:	f000 fb67 	bl	8010f7c <__hi0bits>
 80108ae:	f8d8 6000 	ldr.w	r6, [r8]
 80108b2:	1a3f      	subs	r7, r7, r0
 80108b4:	42b7      	cmp	r7, r6
 80108b6:	dd64      	ble.n	8010982 <__gethex+0x260>
 80108b8:	1bbf      	subs	r7, r7, r6
 80108ba:	4639      	mov	r1, r7
 80108bc:	4628      	mov	r0, r5
 80108be:	f000 fe77 	bl	80115b0 <__any_on>
 80108c2:	4682      	mov	sl, r0
 80108c4:	b178      	cbz	r0, 80108e6 <__gethex+0x1c4>
 80108c6:	1e7b      	subs	r3, r7, #1
 80108c8:	1159      	asrs	r1, r3, #5
 80108ca:	f003 021f 	and.w	r2, r3, #31
 80108ce:	f04f 0a01 	mov.w	sl, #1
 80108d2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80108d6:	fa0a f202 	lsl.w	r2, sl, r2
 80108da:	420a      	tst	r2, r1
 80108dc:	d003      	beq.n	80108e6 <__gethex+0x1c4>
 80108de:	4553      	cmp	r3, sl
 80108e0:	dc46      	bgt.n	8010970 <__gethex+0x24e>
 80108e2:	f04f 0a02 	mov.w	sl, #2
 80108e6:	4639      	mov	r1, r7
 80108e8:	4628      	mov	r0, r5
 80108ea:	f7ff fecb 	bl	8010684 <rshift>
 80108ee:	443c      	add	r4, r7
 80108f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80108f4:	42a3      	cmp	r3, r4
 80108f6:	da52      	bge.n	801099e <__gethex+0x27c>
 80108f8:	4629      	mov	r1, r5
 80108fa:	9802      	ldr	r0, [sp, #8]
 80108fc:	f000 faae 	bl	8010e5c <_Bfree>
 8010900:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010902:	2300      	movs	r3, #0
 8010904:	6013      	str	r3, [r2, #0]
 8010906:	27a3      	movs	r7, #163	; 0xa3
 8010908:	e793      	b.n	8010832 <__gethex+0x110>
 801090a:	3101      	adds	r1, #1
 801090c:	105b      	asrs	r3, r3, #1
 801090e:	e7b0      	b.n	8010872 <__gethex+0x150>
 8010910:	1e73      	subs	r3, r6, #1
 8010912:	9305      	str	r3, [sp, #20]
 8010914:	9a07      	ldr	r2, [sp, #28]
 8010916:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801091a:	4293      	cmp	r3, r2
 801091c:	d018      	beq.n	8010950 <__gethex+0x22e>
 801091e:	f1bb 0f20 	cmp.w	fp, #32
 8010922:	d107      	bne.n	8010934 <__gethex+0x212>
 8010924:	9b04      	ldr	r3, [sp, #16]
 8010926:	f8c3 a000 	str.w	sl, [r3]
 801092a:	3304      	adds	r3, #4
 801092c:	f04f 0a00 	mov.w	sl, #0
 8010930:	9304      	str	r3, [sp, #16]
 8010932:	46d3      	mov	fp, sl
 8010934:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010938:	f7ff fede 	bl	80106f8 <__hexdig_fun>
 801093c:	f000 000f 	and.w	r0, r0, #15
 8010940:	fa00 f00b 	lsl.w	r0, r0, fp
 8010944:	ea4a 0a00 	orr.w	sl, sl, r0
 8010948:	f10b 0b04 	add.w	fp, fp, #4
 801094c:	9b05      	ldr	r3, [sp, #20]
 801094e:	e00d      	b.n	801096c <__gethex+0x24a>
 8010950:	9b05      	ldr	r3, [sp, #20]
 8010952:	9a08      	ldr	r2, [sp, #32]
 8010954:	4413      	add	r3, r2
 8010956:	42bb      	cmp	r3, r7
 8010958:	d3e1      	bcc.n	801091e <__gethex+0x1fc>
 801095a:	4618      	mov	r0, r3
 801095c:	9a01      	ldr	r2, [sp, #4]
 801095e:	9903      	ldr	r1, [sp, #12]
 8010960:	9309      	str	r3, [sp, #36]	; 0x24
 8010962:	f001 f9e2 	bl	8011d2a <strncmp>
 8010966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010968:	2800      	cmp	r0, #0
 801096a:	d1d8      	bne.n	801091e <__gethex+0x1fc>
 801096c:	461e      	mov	r6, r3
 801096e:	e791      	b.n	8010894 <__gethex+0x172>
 8010970:	1eb9      	subs	r1, r7, #2
 8010972:	4628      	mov	r0, r5
 8010974:	f000 fe1c 	bl	80115b0 <__any_on>
 8010978:	2800      	cmp	r0, #0
 801097a:	d0b2      	beq.n	80108e2 <__gethex+0x1c0>
 801097c:	f04f 0a03 	mov.w	sl, #3
 8010980:	e7b1      	b.n	80108e6 <__gethex+0x1c4>
 8010982:	da09      	bge.n	8010998 <__gethex+0x276>
 8010984:	1bf7      	subs	r7, r6, r7
 8010986:	4629      	mov	r1, r5
 8010988:	463a      	mov	r2, r7
 801098a:	9802      	ldr	r0, [sp, #8]
 801098c:	f000 fc32 	bl	80111f4 <__lshift>
 8010990:	1be4      	subs	r4, r4, r7
 8010992:	4605      	mov	r5, r0
 8010994:	f100 0914 	add.w	r9, r0, #20
 8010998:	f04f 0a00 	mov.w	sl, #0
 801099c:	e7a8      	b.n	80108f0 <__gethex+0x1ce>
 801099e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80109a2:	42a0      	cmp	r0, r4
 80109a4:	dd6a      	ble.n	8010a7c <__gethex+0x35a>
 80109a6:	1b04      	subs	r4, r0, r4
 80109a8:	42a6      	cmp	r6, r4
 80109aa:	dc2e      	bgt.n	8010a0a <__gethex+0x2e8>
 80109ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80109b0:	2b02      	cmp	r3, #2
 80109b2:	d022      	beq.n	80109fa <__gethex+0x2d8>
 80109b4:	2b03      	cmp	r3, #3
 80109b6:	d024      	beq.n	8010a02 <__gethex+0x2e0>
 80109b8:	2b01      	cmp	r3, #1
 80109ba:	d115      	bne.n	80109e8 <__gethex+0x2c6>
 80109bc:	42a6      	cmp	r6, r4
 80109be:	d113      	bne.n	80109e8 <__gethex+0x2c6>
 80109c0:	2e01      	cmp	r6, #1
 80109c2:	dc0b      	bgt.n	80109dc <__gethex+0x2ba>
 80109c4:	9a06      	ldr	r2, [sp, #24]
 80109c6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80109ca:	6013      	str	r3, [r2, #0]
 80109cc:	2301      	movs	r3, #1
 80109ce:	612b      	str	r3, [r5, #16]
 80109d0:	f8c9 3000 	str.w	r3, [r9]
 80109d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80109d6:	2762      	movs	r7, #98	; 0x62
 80109d8:	601d      	str	r5, [r3, #0]
 80109da:	e72a      	b.n	8010832 <__gethex+0x110>
 80109dc:	1e71      	subs	r1, r6, #1
 80109de:	4628      	mov	r0, r5
 80109e0:	f000 fde6 	bl	80115b0 <__any_on>
 80109e4:	2800      	cmp	r0, #0
 80109e6:	d1ed      	bne.n	80109c4 <__gethex+0x2a2>
 80109e8:	4629      	mov	r1, r5
 80109ea:	9802      	ldr	r0, [sp, #8]
 80109ec:	f000 fa36 	bl	8010e5c <_Bfree>
 80109f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80109f2:	2300      	movs	r3, #0
 80109f4:	6013      	str	r3, [r2, #0]
 80109f6:	2750      	movs	r7, #80	; 0x50
 80109f8:	e71b      	b.n	8010832 <__gethex+0x110>
 80109fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d0e1      	beq.n	80109c4 <__gethex+0x2a2>
 8010a00:	e7f2      	b.n	80109e8 <__gethex+0x2c6>
 8010a02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d1dd      	bne.n	80109c4 <__gethex+0x2a2>
 8010a08:	e7ee      	b.n	80109e8 <__gethex+0x2c6>
 8010a0a:	1e67      	subs	r7, r4, #1
 8010a0c:	f1ba 0f00 	cmp.w	sl, #0
 8010a10:	d131      	bne.n	8010a76 <__gethex+0x354>
 8010a12:	b127      	cbz	r7, 8010a1e <__gethex+0x2fc>
 8010a14:	4639      	mov	r1, r7
 8010a16:	4628      	mov	r0, r5
 8010a18:	f000 fdca 	bl	80115b0 <__any_on>
 8010a1c:	4682      	mov	sl, r0
 8010a1e:	117a      	asrs	r2, r7, #5
 8010a20:	2301      	movs	r3, #1
 8010a22:	f007 071f 	and.w	r7, r7, #31
 8010a26:	fa03 f707 	lsl.w	r7, r3, r7
 8010a2a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8010a2e:	4621      	mov	r1, r4
 8010a30:	421f      	tst	r7, r3
 8010a32:	4628      	mov	r0, r5
 8010a34:	bf18      	it	ne
 8010a36:	f04a 0a02 	orrne.w	sl, sl, #2
 8010a3a:	1b36      	subs	r6, r6, r4
 8010a3c:	f7ff fe22 	bl	8010684 <rshift>
 8010a40:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010a44:	2702      	movs	r7, #2
 8010a46:	f1ba 0f00 	cmp.w	sl, #0
 8010a4a:	d048      	beq.n	8010ade <__gethex+0x3bc>
 8010a4c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010a50:	2b02      	cmp	r3, #2
 8010a52:	d015      	beq.n	8010a80 <__gethex+0x35e>
 8010a54:	2b03      	cmp	r3, #3
 8010a56:	d017      	beq.n	8010a88 <__gethex+0x366>
 8010a58:	2b01      	cmp	r3, #1
 8010a5a:	d109      	bne.n	8010a70 <__gethex+0x34e>
 8010a5c:	f01a 0f02 	tst.w	sl, #2
 8010a60:	d006      	beq.n	8010a70 <__gethex+0x34e>
 8010a62:	f8d9 3000 	ldr.w	r3, [r9]
 8010a66:	ea4a 0a03 	orr.w	sl, sl, r3
 8010a6a:	f01a 0f01 	tst.w	sl, #1
 8010a6e:	d10e      	bne.n	8010a8e <__gethex+0x36c>
 8010a70:	f047 0710 	orr.w	r7, r7, #16
 8010a74:	e033      	b.n	8010ade <__gethex+0x3bc>
 8010a76:	f04f 0a01 	mov.w	sl, #1
 8010a7a:	e7d0      	b.n	8010a1e <__gethex+0x2fc>
 8010a7c:	2701      	movs	r7, #1
 8010a7e:	e7e2      	b.n	8010a46 <__gethex+0x324>
 8010a80:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a82:	f1c3 0301 	rsb	r3, r3, #1
 8010a86:	9315      	str	r3, [sp, #84]	; 0x54
 8010a88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d0f0      	beq.n	8010a70 <__gethex+0x34e>
 8010a8e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8010a92:	f105 0314 	add.w	r3, r5, #20
 8010a96:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8010a9a:	eb03 010a 	add.w	r1, r3, sl
 8010a9e:	f04f 0c00 	mov.w	ip, #0
 8010aa2:	4618      	mov	r0, r3
 8010aa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8010aa8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010aac:	d01c      	beq.n	8010ae8 <__gethex+0x3c6>
 8010aae:	3201      	adds	r2, #1
 8010ab0:	6002      	str	r2, [r0, #0]
 8010ab2:	2f02      	cmp	r7, #2
 8010ab4:	f105 0314 	add.w	r3, r5, #20
 8010ab8:	d138      	bne.n	8010b2c <__gethex+0x40a>
 8010aba:	f8d8 2000 	ldr.w	r2, [r8]
 8010abe:	3a01      	subs	r2, #1
 8010ac0:	42b2      	cmp	r2, r6
 8010ac2:	d10a      	bne.n	8010ada <__gethex+0x3b8>
 8010ac4:	1171      	asrs	r1, r6, #5
 8010ac6:	2201      	movs	r2, #1
 8010ac8:	f006 061f 	and.w	r6, r6, #31
 8010acc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ad0:	fa02 f606 	lsl.w	r6, r2, r6
 8010ad4:	421e      	tst	r6, r3
 8010ad6:	bf18      	it	ne
 8010ad8:	4617      	movne	r7, r2
 8010ada:	f047 0720 	orr.w	r7, r7, #32
 8010ade:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010ae0:	601d      	str	r5, [r3, #0]
 8010ae2:	9b06      	ldr	r3, [sp, #24]
 8010ae4:	601c      	str	r4, [r3, #0]
 8010ae6:	e6a4      	b.n	8010832 <__gethex+0x110>
 8010ae8:	4299      	cmp	r1, r3
 8010aea:	f843 cc04 	str.w	ip, [r3, #-4]
 8010aee:	d8d8      	bhi.n	8010aa2 <__gethex+0x380>
 8010af0:	68ab      	ldr	r3, [r5, #8]
 8010af2:	4599      	cmp	r9, r3
 8010af4:	db12      	blt.n	8010b1c <__gethex+0x3fa>
 8010af6:	6869      	ldr	r1, [r5, #4]
 8010af8:	9802      	ldr	r0, [sp, #8]
 8010afa:	3101      	adds	r1, #1
 8010afc:	f000 f97a 	bl	8010df4 <_Balloc>
 8010b00:	692a      	ldr	r2, [r5, #16]
 8010b02:	3202      	adds	r2, #2
 8010b04:	f105 010c 	add.w	r1, r5, #12
 8010b08:	4683      	mov	fp, r0
 8010b0a:	0092      	lsls	r2, r2, #2
 8010b0c:	300c      	adds	r0, #12
 8010b0e:	f7fc fee1 	bl	800d8d4 <memcpy>
 8010b12:	4629      	mov	r1, r5
 8010b14:	9802      	ldr	r0, [sp, #8]
 8010b16:	f000 f9a1 	bl	8010e5c <_Bfree>
 8010b1a:	465d      	mov	r5, fp
 8010b1c:	692b      	ldr	r3, [r5, #16]
 8010b1e:	1c5a      	adds	r2, r3, #1
 8010b20:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010b24:	612a      	str	r2, [r5, #16]
 8010b26:	2201      	movs	r2, #1
 8010b28:	615a      	str	r2, [r3, #20]
 8010b2a:	e7c2      	b.n	8010ab2 <__gethex+0x390>
 8010b2c:	692a      	ldr	r2, [r5, #16]
 8010b2e:	454a      	cmp	r2, r9
 8010b30:	dd0b      	ble.n	8010b4a <__gethex+0x428>
 8010b32:	2101      	movs	r1, #1
 8010b34:	4628      	mov	r0, r5
 8010b36:	f7ff fda5 	bl	8010684 <rshift>
 8010b3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010b3e:	3401      	adds	r4, #1
 8010b40:	42a3      	cmp	r3, r4
 8010b42:	f6ff aed9 	blt.w	80108f8 <__gethex+0x1d6>
 8010b46:	2701      	movs	r7, #1
 8010b48:	e7c7      	b.n	8010ada <__gethex+0x3b8>
 8010b4a:	f016 061f 	ands.w	r6, r6, #31
 8010b4e:	d0fa      	beq.n	8010b46 <__gethex+0x424>
 8010b50:	449a      	add	sl, r3
 8010b52:	f1c6 0620 	rsb	r6, r6, #32
 8010b56:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010b5a:	f000 fa0f 	bl	8010f7c <__hi0bits>
 8010b5e:	42b0      	cmp	r0, r6
 8010b60:	dbe7      	blt.n	8010b32 <__gethex+0x410>
 8010b62:	e7f0      	b.n	8010b46 <__gethex+0x424>

08010b64 <L_shift>:
 8010b64:	f1c2 0208 	rsb	r2, r2, #8
 8010b68:	0092      	lsls	r2, r2, #2
 8010b6a:	b570      	push	{r4, r5, r6, lr}
 8010b6c:	f1c2 0620 	rsb	r6, r2, #32
 8010b70:	6843      	ldr	r3, [r0, #4]
 8010b72:	6804      	ldr	r4, [r0, #0]
 8010b74:	fa03 f506 	lsl.w	r5, r3, r6
 8010b78:	432c      	orrs	r4, r5
 8010b7a:	40d3      	lsrs	r3, r2
 8010b7c:	6004      	str	r4, [r0, #0]
 8010b7e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010b82:	4288      	cmp	r0, r1
 8010b84:	d3f4      	bcc.n	8010b70 <L_shift+0xc>
 8010b86:	bd70      	pop	{r4, r5, r6, pc}

08010b88 <__match>:
 8010b88:	b530      	push	{r4, r5, lr}
 8010b8a:	6803      	ldr	r3, [r0, #0]
 8010b8c:	3301      	adds	r3, #1
 8010b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010b92:	b914      	cbnz	r4, 8010b9a <__match+0x12>
 8010b94:	6003      	str	r3, [r0, #0]
 8010b96:	2001      	movs	r0, #1
 8010b98:	bd30      	pop	{r4, r5, pc}
 8010b9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b9e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010ba2:	2d19      	cmp	r5, #25
 8010ba4:	bf98      	it	ls
 8010ba6:	3220      	addls	r2, #32
 8010ba8:	42a2      	cmp	r2, r4
 8010baa:	d0f0      	beq.n	8010b8e <__match+0x6>
 8010bac:	2000      	movs	r0, #0
 8010bae:	e7f3      	b.n	8010b98 <__match+0x10>

08010bb0 <__hexnan>:
 8010bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bb4:	680b      	ldr	r3, [r1, #0]
 8010bb6:	6801      	ldr	r1, [r0, #0]
 8010bb8:	115f      	asrs	r7, r3, #5
 8010bba:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8010bbe:	f013 031f 	ands.w	r3, r3, #31
 8010bc2:	b087      	sub	sp, #28
 8010bc4:	bf18      	it	ne
 8010bc6:	3704      	addne	r7, #4
 8010bc8:	2500      	movs	r5, #0
 8010bca:	1f3e      	subs	r6, r7, #4
 8010bcc:	4682      	mov	sl, r0
 8010bce:	4690      	mov	r8, r2
 8010bd0:	9301      	str	r3, [sp, #4]
 8010bd2:	f847 5c04 	str.w	r5, [r7, #-4]
 8010bd6:	46b1      	mov	r9, r6
 8010bd8:	4634      	mov	r4, r6
 8010bda:	9502      	str	r5, [sp, #8]
 8010bdc:	46ab      	mov	fp, r5
 8010bde:	784a      	ldrb	r2, [r1, #1]
 8010be0:	1c4b      	adds	r3, r1, #1
 8010be2:	9303      	str	r3, [sp, #12]
 8010be4:	b342      	cbz	r2, 8010c38 <__hexnan+0x88>
 8010be6:	4610      	mov	r0, r2
 8010be8:	9105      	str	r1, [sp, #20]
 8010bea:	9204      	str	r2, [sp, #16]
 8010bec:	f7ff fd84 	bl	80106f8 <__hexdig_fun>
 8010bf0:	2800      	cmp	r0, #0
 8010bf2:	d143      	bne.n	8010c7c <__hexnan+0xcc>
 8010bf4:	9a04      	ldr	r2, [sp, #16]
 8010bf6:	9905      	ldr	r1, [sp, #20]
 8010bf8:	2a20      	cmp	r2, #32
 8010bfa:	d818      	bhi.n	8010c2e <__hexnan+0x7e>
 8010bfc:	9b02      	ldr	r3, [sp, #8]
 8010bfe:	459b      	cmp	fp, r3
 8010c00:	dd13      	ble.n	8010c2a <__hexnan+0x7a>
 8010c02:	454c      	cmp	r4, r9
 8010c04:	d206      	bcs.n	8010c14 <__hexnan+0x64>
 8010c06:	2d07      	cmp	r5, #7
 8010c08:	dc04      	bgt.n	8010c14 <__hexnan+0x64>
 8010c0a:	462a      	mov	r2, r5
 8010c0c:	4649      	mov	r1, r9
 8010c0e:	4620      	mov	r0, r4
 8010c10:	f7ff ffa8 	bl	8010b64 <L_shift>
 8010c14:	4544      	cmp	r4, r8
 8010c16:	d944      	bls.n	8010ca2 <__hexnan+0xf2>
 8010c18:	2300      	movs	r3, #0
 8010c1a:	f1a4 0904 	sub.w	r9, r4, #4
 8010c1e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c22:	f8cd b008 	str.w	fp, [sp, #8]
 8010c26:	464c      	mov	r4, r9
 8010c28:	461d      	mov	r5, r3
 8010c2a:	9903      	ldr	r1, [sp, #12]
 8010c2c:	e7d7      	b.n	8010bde <__hexnan+0x2e>
 8010c2e:	2a29      	cmp	r2, #41	; 0x29
 8010c30:	d14a      	bne.n	8010cc8 <__hexnan+0x118>
 8010c32:	3102      	adds	r1, #2
 8010c34:	f8ca 1000 	str.w	r1, [sl]
 8010c38:	f1bb 0f00 	cmp.w	fp, #0
 8010c3c:	d044      	beq.n	8010cc8 <__hexnan+0x118>
 8010c3e:	454c      	cmp	r4, r9
 8010c40:	d206      	bcs.n	8010c50 <__hexnan+0xa0>
 8010c42:	2d07      	cmp	r5, #7
 8010c44:	dc04      	bgt.n	8010c50 <__hexnan+0xa0>
 8010c46:	462a      	mov	r2, r5
 8010c48:	4649      	mov	r1, r9
 8010c4a:	4620      	mov	r0, r4
 8010c4c:	f7ff ff8a 	bl	8010b64 <L_shift>
 8010c50:	4544      	cmp	r4, r8
 8010c52:	d928      	bls.n	8010ca6 <__hexnan+0xf6>
 8010c54:	4643      	mov	r3, r8
 8010c56:	f854 2b04 	ldr.w	r2, [r4], #4
 8010c5a:	f843 2b04 	str.w	r2, [r3], #4
 8010c5e:	42a6      	cmp	r6, r4
 8010c60:	d2f9      	bcs.n	8010c56 <__hexnan+0xa6>
 8010c62:	2200      	movs	r2, #0
 8010c64:	f843 2b04 	str.w	r2, [r3], #4
 8010c68:	429e      	cmp	r6, r3
 8010c6a:	d2fb      	bcs.n	8010c64 <__hexnan+0xb4>
 8010c6c:	6833      	ldr	r3, [r6, #0]
 8010c6e:	b91b      	cbnz	r3, 8010c78 <__hexnan+0xc8>
 8010c70:	4546      	cmp	r6, r8
 8010c72:	d127      	bne.n	8010cc4 <__hexnan+0x114>
 8010c74:	2301      	movs	r3, #1
 8010c76:	6033      	str	r3, [r6, #0]
 8010c78:	2005      	movs	r0, #5
 8010c7a:	e026      	b.n	8010cca <__hexnan+0x11a>
 8010c7c:	3501      	adds	r5, #1
 8010c7e:	2d08      	cmp	r5, #8
 8010c80:	f10b 0b01 	add.w	fp, fp, #1
 8010c84:	dd06      	ble.n	8010c94 <__hexnan+0xe4>
 8010c86:	4544      	cmp	r4, r8
 8010c88:	d9cf      	bls.n	8010c2a <__hexnan+0x7a>
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c90:	2501      	movs	r5, #1
 8010c92:	3c04      	subs	r4, #4
 8010c94:	6822      	ldr	r2, [r4, #0]
 8010c96:	f000 000f 	and.w	r0, r0, #15
 8010c9a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010c9e:	6020      	str	r0, [r4, #0]
 8010ca0:	e7c3      	b.n	8010c2a <__hexnan+0x7a>
 8010ca2:	2508      	movs	r5, #8
 8010ca4:	e7c1      	b.n	8010c2a <__hexnan+0x7a>
 8010ca6:	9b01      	ldr	r3, [sp, #4]
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d0df      	beq.n	8010c6c <__hexnan+0xbc>
 8010cac:	f04f 32ff 	mov.w	r2, #4294967295
 8010cb0:	f1c3 0320 	rsb	r3, r3, #32
 8010cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8010cb8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8010cbc:	401a      	ands	r2, r3
 8010cbe:	f847 2c04 	str.w	r2, [r7, #-4]
 8010cc2:	e7d3      	b.n	8010c6c <__hexnan+0xbc>
 8010cc4:	3e04      	subs	r6, #4
 8010cc6:	e7d1      	b.n	8010c6c <__hexnan+0xbc>
 8010cc8:	2004      	movs	r0, #4
 8010cca:	b007      	add	sp, #28
 8010ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010cd0 <__locale_ctype_ptr_l>:
 8010cd0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8010cd4:	4770      	bx	lr

08010cd6 <__localeconv_l>:
 8010cd6:	30f0      	adds	r0, #240	; 0xf0
 8010cd8:	4770      	bx	lr
	...

08010cdc <_localeconv_r>:
 8010cdc:	4b04      	ldr	r3, [pc, #16]	; (8010cf0 <_localeconv_r+0x14>)
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	6a18      	ldr	r0, [r3, #32]
 8010ce2:	4b04      	ldr	r3, [pc, #16]	; (8010cf4 <_localeconv_r+0x18>)
 8010ce4:	2800      	cmp	r0, #0
 8010ce6:	bf08      	it	eq
 8010ce8:	4618      	moveq	r0, r3
 8010cea:	30f0      	adds	r0, #240	; 0xf0
 8010cec:	4770      	bx	lr
 8010cee:	bf00      	nop
 8010cf0:	20000020 	.word	0x20000020
 8010cf4:	20000084 	.word	0x20000084

08010cf8 <__swhatbuf_r>:
 8010cf8:	b570      	push	{r4, r5, r6, lr}
 8010cfa:	460e      	mov	r6, r1
 8010cfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d00:	2900      	cmp	r1, #0
 8010d02:	b096      	sub	sp, #88	; 0x58
 8010d04:	4614      	mov	r4, r2
 8010d06:	461d      	mov	r5, r3
 8010d08:	da07      	bge.n	8010d1a <__swhatbuf_r+0x22>
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	602b      	str	r3, [r5, #0]
 8010d0e:	89b3      	ldrh	r3, [r6, #12]
 8010d10:	061a      	lsls	r2, r3, #24
 8010d12:	d410      	bmi.n	8010d36 <__swhatbuf_r+0x3e>
 8010d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d18:	e00e      	b.n	8010d38 <__swhatbuf_r+0x40>
 8010d1a:	466a      	mov	r2, sp
 8010d1c:	f001 f846 	bl	8011dac <_fstat_r>
 8010d20:	2800      	cmp	r0, #0
 8010d22:	dbf2      	blt.n	8010d0a <__swhatbuf_r+0x12>
 8010d24:	9a01      	ldr	r2, [sp, #4]
 8010d26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010d2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010d2e:	425a      	negs	r2, r3
 8010d30:	415a      	adcs	r2, r3
 8010d32:	602a      	str	r2, [r5, #0]
 8010d34:	e7ee      	b.n	8010d14 <__swhatbuf_r+0x1c>
 8010d36:	2340      	movs	r3, #64	; 0x40
 8010d38:	2000      	movs	r0, #0
 8010d3a:	6023      	str	r3, [r4, #0]
 8010d3c:	b016      	add	sp, #88	; 0x58
 8010d3e:	bd70      	pop	{r4, r5, r6, pc}

08010d40 <__smakebuf_r>:
 8010d40:	898b      	ldrh	r3, [r1, #12]
 8010d42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010d44:	079d      	lsls	r5, r3, #30
 8010d46:	4606      	mov	r6, r0
 8010d48:	460c      	mov	r4, r1
 8010d4a:	d507      	bpl.n	8010d5c <__smakebuf_r+0x1c>
 8010d4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010d50:	6023      	str	r3, [r4, #0]
 8010d52:	6123      	str	r3, [r4, #16]
 8010d54:	2301      	movs	r3, #1
 8010d56:	6163      	str	r3, [r4, #20]
 8010d58:	b002      	add	sp, #8
 8010d5a:	bd70      	pop	{r4, r5, r6, pc}
 8010d5c:	ab01      	add	r3, sp, #4
 8010d5e:	466a      	mov	r2, sp
 8010d60:	f7ff ffca 	bl	8010cf8 <__swhatbuf_r>
 8010d64:	9900      	ldr	r1, [sp, #0]
 8010d66:	4605      	mov	r5, r0
 8010d68:	4630      	mov	r0, r6
 8010d6a:	f000 fc9f 	bl	80116ac <_malloc_r>
 8010d6e:	b948      	cbnz	r0, 8010d84 <__smakebuf_r+0x44>
 8010d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d74:	059a      	lsls	r2, r3, #22
 8010d76:	d4ef      	bmi.n	8010d58 <__smakebuf_r+0x18>
 8010d78:	f023 0303 	bic.w	r3, r3, #3
 8010d7c:	f043 0302 	orr.w	r3, r3, #2
 8010d80:	81a3      	strh	r3, [r4, #12]
 8010d82:	e7e3      	b.n	8010d4c <__smakebuf_r+0xc>
 8010d84:	4b0d      	ldr	r3, [pc, #52]	; (8010dbc <__smakebuf_r+0x7c>)
 8010d86:	62b3      	str	r3, [r6, #40]	; 0x28
 8010d88:	89a3      	ldrh	r3, [r4, #12]
 8010d8a:	6020      	str	r0, [r4, #0]
 8010d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d90:	81a3      	strh	r3, [r4, #12]
 8010d92:	9b00      	ldr	r3, [sp, #0]
 8010d94:	6163      	str	r3, [r4, #20]
 8010d96:	9b01      	ldr	r3, [sp, #4]
 8010d98:	6120      	str	r0, [r4, #16]
 8010d9a:	b15b      	cbz	r3, 8010db4 <__smakebuf_r+0x74>
 8010d9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010da0:	4630      	mov	r0, r6
 8010da2:	f001 f815 	bl	8011dd0 <_isatty_r>
 8010da6:	b128      	cbz	r0, 8010db4 <__smakebuf_r+0x74>
 8010da8:	89a3      	ldrh	r3, [r4, #12]
 8010daa:	f023 0303 	bic.w	r3, r3, #3
 8010dae:	f043 0301 	orr.w	r3, r3, #1
 8010db2:	81a3      	strh	r3, [r4, #12]
 8010db4:	89a3      	ldrh	r3, [r4, #12]
 8010db6:	431d      	orrs	r5, r3
 8010db8:	81a5      	strh	r5, [r4, #12]
 8010dba:	e7cd      	b.n	8010d58 <__smakebuf_r+0x18>
 8010dbc:	08010539 	.word	0x08010539

08010dc0 <malloc>:
 8010dc0:	4b02      	ldr	r3, [pc, #8]	; (8010dcc <malloc+0xc>)
 8010dc2:	4601      	mov	r1, r0
 8010dc4:	6818      	ldr	r0, [r3, #0]
 8010dc6:	f000 bc71 	b.w	80116ac <_malloc_r>
 8010dca:	bf00      	nop
 8010dcc:	20000020 	.word	0x20000020

08010dd0 <__ascii_mbtowc>:
 8010dd0:	b082      	sub	sp, #8
 8010dd2:	b901      	cbnz	r1, 8010dd6 <__ascii_mbtowc+0x6>
 8010dd4:	a901      	add	r1, sp, #4
 8010dd6:	b142      	cbz	r2, 8010dea <__ascii_mbtowc+0x1a>
 8010dd8:	b14b      	cbz	r3, 8010dee <__ascii_mbtowc+0x1e>
 8010dda:	7813      	ldrb	r3, [r2, #0]
 8010ddc:	600b      	str	r3, [r1, #0]
 8010dde:	7812      	ldrb	r2, [r2, #0]
 8010de0:	1c10      	adds	r0, r2, #0
 8010de2:	bf18      	it	ne
 8010de4:	2001      	movne	r0, #1
 8010de6:	b002      	add	sp, #8
 8010de8:	4770      	bx	lr
 8010dea:	4610      	mov	r0, r2
 8010dec:	e7fb      	b.n	8010de6 <__ascii_mbtowc+0x16>
 8010dee:	f06f 0001 	mvn.w	r0, #1
 8010df2:	e7f8      	b.n	8010de6 <__ascii_mbtowc+0x16>

08010df4 <_Balloc>:
 8010df4:	b570      	push	{r4, r5, r6, lr}
 8010df6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010df8:	4604      	mov	r4, r0
 8010dfa:	460e      	mov	r6, r1
 8010dfc:	b93d      	cbnz	r5, 8010e0e <_Balloc+0x1a>
 8010dfe:	2010      	movs	r0, #16
 8010e00:	f7ff ffde 	bl	8010dc0 <malloc>
 8010e04:	6260      	str	r0, [r4, #36]	; 0x24
 8010e06:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010e0a:	6005      	str	r5, [r0, #0]
 8010e0c:	60c5      	str	r5, [r0, #12]
 8010e0e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010e10:	68eb      	ldr	r3, [r5, #12]
 8010e12:	b183      	cbz	r3, 8010e36 <_Balloc+0x42>
 8010e14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e16:	68db      	ldr	r3, [r3, #12]
 8010e18:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010e1c:	b9b8      	cbnz	r0, 8010e4e <_Balloc+0x5a>
 8010e1e:	2101      	movs	r1, #1
 8010e20:	fa01 f506 	lsl.w	r5, r1, r6
 8010e24:	1d6a      	adds	r2, r5, #5
 8010e26:	0092      	lsls	r2, r2, #2
 8010e28:	4620      	mov	r0, r4
 8010e2a:	f000 fbe2 	bl	80115f2 <_calloc_r>
 8010e2e:	b160      	cbz	r0, 8010e4a <_Balloc+0x56>
 8010e30:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010e34:	e00e      	b.n	8010e54 <_Balloc+0x60>
 8010e36:	2221      	movs	r2, #33	; 0x21
 8010e38:	2104      	movs	r1, #4
 8010e3a:	4620      	mov	r0, r4
 8010e3c:	f000 fbd9 	bl	80115f2 <_calloc_r>
 8010e40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010e42:	60e8      	str	r0, [r5, #12]
 8010e44:	68db      	ldr	r3, [r3, #12]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d1e4      	bne.n	8010e14 <_Balloc+0x20>
 8010e4a:	2000      	movs	r0, #0
 8010e4c:	bd70      	pop	{r4, r5, r6, pc}
 8010e4e:	6802      	ldr	r2, [r0, #0]
 8010e50:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010e54:	2300      	movs	r3, #0
 8010e56:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010e5a:	e7f7      	b.n	8010e4c <_Balloc+0x58>

08010e5c <_Bfree>:
 8010e5c:	b570      	push	{r4, r5, r6, lr}
 8010e5e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010e60:	4606      	mov	r6, r0
 8010e62:	460d      	mov	r5, r1
 8010e64:	b93c      	cbnz	r4, 8010e76 <_Bfree+0x1a>
 8010e66:	2010      	movs	r0, #16
 8010e68:	f7ff ffaa 	bl	8010dc0 <malloc>
 8010e6c:	6270      	str	r0, [r6, #36]	; 0x24
 8010e6e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010e72:	6004      	str	r4, [r0, #0]
 8010e74:	60c4      	str	r4, [r0, #12]
 8010e76:	b13d      	cbz	r5, 8010e88 <_Bfree+0x2c>
 8010e78:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010e7a:	686a      	ldr	r2, [r5, #4]
 8010e7c:	68db      	ldr	r3, [r3, #12]
 8010e7e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010e82:	6029      	str	r1, [r5, #0]
 8010e84:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010e88:	bd70      	pop	{r4, r5, r6, pc}

08010e8a <__multadd>:
 8010e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e8e:	690d      	ldr	r5, [r1, #16]
 8010e90:	461f      	mov	r7, r3
 8010e92:	4606      	mov	r6, r0
 8010e94:	460c      	mov	r4, r1
 8010e96:	f101 0c14 	add.w	ip, r1, #20
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	f8dc 0000 	ldr.w	r0, [ip]
 8010ea0:	b281      	uxth	r1, r0
 8010ea2:	fb02 7101 	mla	r1, r2, r1, r7
 8010ea6:	0c0f      	lsrs	r7, r1, #16
 8010ea8:	0c00      	lsrs	r0, r0, #16
 8010eaa:	fb02 7000 	mla	r0, r2, r0, r7
 8010eae:	b289      	uxth	r1, r1
 8010eb0:	3301      	adds	r3, #1
 8010eb2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010eb6:	429d      	cmp	r5, r3
 8010eb8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010ebc:	f84c 1b04 	str.w	r1, [ip], #4
 8010ec0:	dcec      	bgt.n	8010e9c <__multadd+0x12>
 8010ec2:	b1d7      	cbz	r7, 8010efa <__multadd+0x70>
 8010ec4:	68a3      	ldr	r3, [r4, #8]
 8010ec6:	42ab      	cmp	r3, r5
 8010ec8:	dc12      	bgt.n	8010ef0 <__multadd+0x66>
 8010eca:	6861      	ldr	r1, [r4, #4]
 8010ecc:	4630      	mov	r0, r6
 8010ece:	3101      	adds	r1, #1
 8010ed0:	f7ff ff90 	bl	8010df4 <_Balloc>
 8010ed4:	6922      	ldr	r2, [r4, #16]
 8010ed6:	3202      	adds	r2, #2
 8010ed8:	f104 010c 	add.w	r1, r4, #12
 8010edc:	4680      	mov	r8, r0
 8010ede:	0092      	lsls	r2, r2, #2
 8010ee0:	300c      	adds	r0, #12
 8010ee2:	f7fc fcf7 	bl	800d8d4 <memcpy>
 8010ee6:	4621      	mov	r1, r4
 8010ee8:	4630      	mov	r0, r6
 8010eea:	f7ff ffb7 	bl	8010e5c <_Bfree>
 8010eee:	4644      	mov	r4, r8
 8010ef0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010ef4:	3501      	adds	r5, #1
 8010ef6:	615f      	str	r7, [r3, #20]
 8010ef8:	6125      	str	r5, [r4, #16]
 8010efa:	4620      	mov	r0, r4
 8010efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010f00 <__s2b>:
 8010f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f04:	460c      	mov	r4, r1
 8010f06:	4615      	mov	r5, r2
 8010f08:	461f      	mov	r7, r3
 8010f0a:	2209      	movs	r2, #9
 8010f0c:	3308      	adds	r3, #8
 8010f0e:	4606      	mov	r6, r0
 8010f10:	fb93 f3f2 	sdiv	r3, r3, r2
 8010f14:	2100      	movs	r1, #0
 8010f16:	2201      	movs	r2, #1
 8010f18:	429a      	cmp	r2, r3
 8010f1a:	db20      	blt.n	8010f5e <__s2b+0x5e>
 8010f1c:	4630      	mov	r0, r6
 8010f1e:	f7ff ff69 	bl	8010df4 <_Balloc>
 8010f22:	9b08      	ldr	r3, [sp, #32]
 8010f24:	6143      	str	r3, [r0, #20]
 8010f26:	2d09      	cmp	r5, #9
 8010f28:	f04f 0301 	mov.w	r3, #1
 8010f2c:	6103      	str	r3, [r0, #16]
 8010f2e:	dd19      	ble.n	8010f64 <__s2b+0x64>
 8010f30:	f104 0809 	add.w	r8, r4, #9
 8010f34:	46c1      	mov	r9, r8
 8010f36:	442c      	add	r4, r5
 8010f38:	f819 3b01 	ldrb.w	r3, [r9], #1
 8010f3c:	4601      	mov	r1, r0
 8010f3e:	3b30      	subs	r3, #48	; 0x30
 8010f40:	220a      	movs	r2, #10
 8010f42:	4630      	mov	r0, r6
 8010f44:	f7ff ffa1 	bl	8010e8a <__multadd>
 8010f48:	45a1      	cmp	r9, r4
 8010f4a:	d1f5      	bne.n	8010f38 <__s2b+0x38>
 8010f4c:	eb08 0405 	add.w	r4, r8, r5
 8010f50:	3c08      	subs	r4, #8
 8010f52:	1b2d      	subs	r5, r5, r4
 8010f54:	1963      	adds	r3, r4, r5
 8010f56:	42bb      	cmp	r3, r7
 8010f58:	db07      	blt.n	8010f6a <__s2b+0x6a>
 8010f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f5e:	0052      	lsls	r2, r2, #1
 8010f60:	3101      	adds	r1, #1
 8010f62:	e7d9      	b.n	8010f18 <__s2b+0x18>
 8010f64:	340a      	adds	r4, #10
 8010f66:	2509      	movs	r5, #9
 8010f68:	e7f3      	b.n	8010f52 <__s2b+0x52>
 8010f6a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010f6e:	4601      	mov	r1, r0
 8010f70:	3b30      	subs	r3, #48	; 0x30
 8010f72:	220a      	movs	r2, #10
 8010f74:	4630      	mov	r0, r6
 8010f76:	f7ff ff88 	bl	8010e8a <__multadd>
 8010f7a:	e7eb      	b.n	8010f54 <__s2b+0x54>

08010f7c <__hi0bits>:
 8010f7c:	0c02      	lsrs	r2, r0, #16
 8010f7e:	0412      	lsls	r2, r2, #16
 8010f80:	4603      	mov	r3, r0
 8010f82:	b9b2      	cbnz	r2, 8010fb2 <__hi0bits+0x36>
 8010f84:	0403      	lsls	r3, r0, #16
 8010f86:	2010      	movs	r0, #16
 8010f88:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010f8c:	bf04      	itt	eq
 8010f8e:	021b      	lsleq	r3, r3, #8
 8010f90:	3008      	addeq	r0, #8
 8010f92:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010f96:	bf04      	itt	eq
 8010f98:	011b      	lsleq	r3, r3, #4
 8010f9a:	3004      	addeq	r0, #4
 8010f9c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010fa0:	bf04      	itt	eq
 8010fa2:	009b      	lsleq	r3, r3, #2
 8010fa4:	3002      	addeq	r0, #2
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	db06      	blt.n	8010fb8 <__hi0bits+0x3c>
 8010faa:	005b      	lsls	r3, r3, #1
 8010fac:	d503      	bpl.n	8010fb6 <__hi0bits+0x3a>
 8010fae:	3001      	adds	r0, #1
 8010fb0:	4770      	bx	lr
 8010fb2:	2000      	movs	r0, #0
 8010fb4:	e7e8      	b.n	8010f88 <__hi0bits+0xc>
 8010fb6:	2020      	movs	r0, #32
 8010fb8:	4770      	bx	lr

08010fba <__lo0bits>:
 8010fba:	6803      	ldr	r3, [r0, #0]
 8010fbc:	f013 0207 	ands.w	r2, r3, #7
 8010fc0:	4601      	mov	r1, r0
 8010fc2:	d00b      	beq.n	8010fdc <__lo0bits+0x22>
 8010fc4:	07da      	lsls	r2, r3, #31
 8010fc6:	d423      	bmi.n	8011010 <__lo0bits+0x56>
 8010fc8:	0798      	lsls	r0, r3, #30
 8010fca:	bf49      	itett	mi
 8010fcc:	085b      	lsrmi	r3, r3, #1
 8010fce:	089b      	lsrpl	r3, r3, #2
 8010fd0:	2001      	movmi	r0, #1
 8010fd2:	600b      	strmi	r3, [r1, #0]
 8010fd4:	bf5c      	itt	pl
 8010fd6:	600b      	strpl	r3, [r1, #0]
 8010fd8:	2002      	movpl	r0, #2
 8010fda:	4770      	bx	lr
 8010fdc:	b298      	uxth	r0, r3
 8010fde:	b9a8      	cbnz	r0, 801100c <__lo0bits+0x52>
 8010fe0:	0c1b      	lsrs	r3, r3, #16
 8010fe2:	2010      	movs	r0, #16
 8010fe4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010fe8:	bf04      	itt	eq
 8010fea:	0a1b      	lsreq	r3, r3, #8
 8010fec:	3008      	addeq	r0, #8
 8010fee:	071a      	lsls	r2, r3, #28
 8010ff0:	bf04      	itt	eq
 8010ff2:	091b      	lsreq	r3, r3, #4
 8010ff4:	3004      	addeq	r0, #4
 8010ff6:	079a      	lsls	r2, r3, #30
 8010ff8:	bf04      	itt	eq
 8010ffa:	089b      	lsreq	r3, r3, #2
 8010ffc:	3002      	addeq	r0, #2
 8010ffe:	07da      	lsls	r2, r3, #31
 8011000:	d402      	bmi.n	8011008 <__lo0bits+0x4e>
 8011002:	085b      	lsrs	r3, r3, #1
 8011004:	d006      	beq.n	8011014 <__lo0bits+0x5a>
 8011006:	3001      	adds	r0, #1
 8011008:	600b      	str	r3, [r1, #0]
 801100a:	4770      	bx	lr
 801100c:	4610      	mov	r0, r2
 801100e:	e7e9      	b.n	8010fe4 <__lo0bits+0x2a>
 8011010:	2000      	movs	r0, #0
 8011012:	4770      	bx	lr
 8011014:	2020      	movs	r0, #32
 8011016:	4770      	bx	lr

08011018 <__i2b>:
 8011018:	b510      	push	{r4, lr}
 801101a:	460c      	mov	r4, r1
 801101c:	2101      	movs	r1, #1
 801101e:	f7ff fee9 	bl	8010df4 <_Balloc>
 8011022:	2201      	movs	r2, #1
 8011024:	6144      	str	r4, [r0, #20]
 8011026:	6102      	str	r2, [r0, #16]
 8011028:	bd10      	pop	{r4, pc}

0801102a <__multiply>:
 801102a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801102e:	4614      	mov	r4, r2
 8011030:	690a      	ldr	r2, [r1, #16]
 8011032:	6923      	ldr	r3, [r4, #16]
 8011034:	429a      	cmp	r2, r3
 8011036:	bfb8      	it	lt
 8011038:	460b      	movlt	r3, r1
 801103a:	4688      	mov	r8, r1
 801103c:	bfbc      	itt	lt
 801103e:	46a0      	movlt	r8, r4
 8011040:	461c      	movlt	r4, r3
 8011042:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011046:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801104a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801104e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011052:	eb07 0609 	add.w	r6, r7, r9
 8011056:	42b3      	cmp	r3, r6
 8011058:	bfb8      	it	lt
 801105a:	3101      	addlt	r1, #1
 801105c:	f7ff feca 	bl	8010df4 <_Balloc>
 8011060:	f100 0514 	add.w	r5, r0, #20
 8011064:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8011068:	462b      	mov	r3, r5
 801106a:	2200      	movs	r2, #0
 801106c:	4573      	cmp	r3, lr
 801106e:	d316      	bcc.n	801109e <__multiply+0x74>
 8011070:	f104 0214 	add.w	r2, r4, #20
 8011074:	f108 0114 	add.w	r1, r8, #20
 8011078:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801107c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8011080:	9300      	str	r3, [sp, #0]
 8011082:	9b00      	ldr	r3, [sp, #0]
 8011084:	9201      	str	r2, [sp, #4]
 8011086:	4293      	cmp	r3, r2
 8011088:	d80c      	bhi.n	80110a4 <__multiply+0x7a>
 801108a:	2e00      	cmp	r6, #0
 801108c:	dd03      	ble.n	8011096 <__multiply+0x6c>
 801108e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011092:	2b00      	cmp	r3, #0
 8011094:	d05d      	beq.n	8011152 <__multiply+0x128>
 8011096:	6106      	str	r6, [r0, #16]
 8011098:	b003      	add	sp, #12
 801109a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801109e:	f843 2b04 	str.w	r2, [r3], #4
 80110a2:	e7e3      	b.n	801106c <__multiply+0x42>
 80110a4:	f8b2 b000 	ldrh.w	fp, [r2]
 80110a8:	f1bb 0f00 	cmp.w	fp, #0
 80110ac:	d023      	beq.n	80110f6 <__multiply+0xcc>
 80110ae:	4689      	mov	r9, r1
 80110b0:	46ac      	mov	ip, r5
 80110b2:	f04f 0800 	mov.w	r8, #0
 80110b6:	f859 4b04 	ldr.w	r4, [r9], #4
 80110ba:	f8dc a000 	ldr.w	sl, [ip]
 80110be:	b2a3      	uxth	r3, r4
 80110c0:	fa1f fa8a 	uxth.w	sl, sl
 80110c4:	fb0b a303 	mla	r3, fp, r3, sl
 80110c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80110cc:	f8dc 4000 	ldr.w	r4, [ip]
 80110d0:	4443      	add	r3, r8
 80110d2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80110d6:	fb0b 840a 	mla	r4, fp, sl, r8
 80110da:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80110de:	46e2      	mov	sl, ip
 80110e0:	b29b      	uxth	r3, r3
 80110e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80110e6:	454f      	cmp	r7, r9
 80110e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80110ec:	f84a 3b04 	str.w	r3, [sl], #4
 80110f0:	d82b      	bhi.n	801114a <__multiply+0x120>
 80110f2:	f8cc 8004 	str.w	r8, [ip, #4]
 80110f6:	9b01      	ldr	r3, [sp, #4]
 80110f8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80110fc:	3204      	adds	r2, #4
 80110fe:	f1ba 0f00 	cmp.w	sl, #0
 8011102:	d020      	beq.n	8011146 <__multiply+0x11c>
 8011104:	682b      	ldr	r3, [r5, #0]
 8011106:	4689      	mov	r9, r1
 8011108:	46a8      	mov	r8, r5
 801110a:	f04f 0b00 	mov.w	fp, #0
 801110e:	f8b9 c000 	ldrh.w	ip, [r9]
 8011112:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011116:	fb0a 440c 	mla	r4, sl, ip, r4
 801111a:	445c      	add	r4, fp
 801111c:	46c4      	mov	ip, r8
 801111e:	b29b      	uxth	r3, r3
 8011120:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011124:	f84c 3b04 	str.w	r3, [ip], #4
 8011128:	f859 3b04 	ldr.w	r3, [r9], #4
 801112c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8011130:	0c1b      	lsrs	r3, r3, #16
 8011132:	fb0a b303 	mla	r3, sl, r3, fp
 8011136:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801113a:	454f      	cmp	r7, r9
 801113c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8011140:	d805      	bhi.n	801114e <__multiply+0x124>
 8011142:	f8c8 3004 	str.w	r3, [r8, #4]
 8011146:	3504      	adds	r5, #4
 8011148:	e79b      	b.n	8011082 <__multiply+0x58>
 801114a:	46d4      	mov	ip, sl
 801114c:	e7b3      	b.n	80110b6 <__multiply+0x8c>
 801114e:	46e0      	mov	r8, ip
 8011150:	e7dd      	b.n	801110e <__multiply+0xe4>
 8011152:	3e01      	subs	r6, #1
 8011154:	e799      	b.n	801108a <__multiply+0x60>
	...

08011158 <__pow5mult>:
 8011158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801115c:	4615      	mov	r5, r2
 801115e:	f012 0203 	ands.w	r2, r2, #3
 8011162:	4606      	mov	r6, r0
 8011164:	460f      	mov	r7, r1
 8011166:	d007      	beq.n	8011178 <__pow5mult+0x20>
 8011168:	3a01      	subs	r2, #1
 801116a:	4c21      	ldr	r4, [pc, #132]	; (80111f0 <__pow5mult+0x98>)
 801116c:	2300      	movs	r3, #0
 801116e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011172:	f7ff fe8a 	bl	8010e8a <__multadd>
 8011176:	4607      	mov	r7, r0
 8011178:	10ad      	asrs	r5, r5, #2
 801117a:	d035      	beq.n	80111e8 <__pow5mult+0x90>
 801117c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801117e:	b93c      	cbnz	r4, 8011190 <__pow5mult+0x38>
 8011180:	2010      	movs	r0, #16
 8011182:	f7ff fe1d 	bl	8010dc0 <malloc>
 8011186:	6270      	str	r0, [r6, #36]	; 0x24
 8011188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801118c:	6004      	str	r4, [r0, #0]
 801118e:	60c4      	str	r4, [r0, #12]
 8011190:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011198:	b94c      	cbnz	r4, 80111ae <__pow5mult+0x56>
 801119a:	f240 2171 	movw	r1, #625	; 0x271
 801119e:	4630      	mov	r0, r6
 80111a0:	f7ff ff3a 	bl	8011018 <__i2b>
 80111a4:	2300      	movs	r3, #0
 80111a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80111aa:	4604      	mov	r4, r0
 80111ac:	6003      	str	r3, [r0, #0]
 80111ae:	f04f 0800 	mov.w	r8, #0
 80111b2:	07eb      	lsls	r3, r5, #31
 80111b4:	d50a      	bpl.n	80111cc <__pow5mult+0x74>
 80111b6:	4639      	mov	r1, r7
 80111b8:	4622      	mov	r2, r4
 80111ba:	4630      	mov	r0, r6
 80111bc:	f7ff ff35 	bl	801102a <__multiply>
 80111c0:	4639      	mov	r1, r7
 80111c2:	4681      	mov	r9, r0
 80111c4:	4630      	mov	r0, r6
 80111c6:	f7ff fe49 	bl	8010e5c <_Bfree>
 80111ca:	464f      	mov	r7, r9
 80111cc:	106d      	asrs	r5, r5, #1
 80111ce:	d00b      	beq.n	80111e8 <__pow5mult+0x90>
 80111d0:	6820      	ldr	r0, [r4, #0]
 80111d2:	b938      	cbnz	r0, 80111e4 <__pow5mult+0x8c>
 80111d4:	4622      	mov	r2, r4
 80111d6:	4621      	mov	r1, r4
 80111d8:	4630      	mov	r0, r6
 80111da:	f7ff ff26 	bl	801102a <__multiply>
 80111de:	6020      	str	r0, [r4, #0]
 80111e0:	f8c0 8000 	str.w	r8, [r0]
 80111e4:	4604      	mov	r4, r0
 80111e6:	e7e4      	b.n	80111b2 <__pow5mult+0x5a>
 80111e8:	4638      	mov	r0, r7
 80111ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111ee:	bf00      	nop
 80111f0:	08014fb8 	.word	0x08014fb8

080111f4 <__lshift>:
 80111f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111f8:	460c      	mov	r4, r1
 80111fa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80111fe:	6923      	ldr	r3, [r4, #16]
 8011200:	6849      	ldr	r1, [r1, #4]
 8011202:	eb0a 0903 	add.w	r9, sl, r3
 8011206:	68a3      	ldr	r3, [r4, #8]
 8011208:	4607      	mov	r7, r0
 801120a:	4616      	mov	r6, r2
 801120c:	f109 0501 	add.w	r5, r9, #1
 8011210:	42ab      	cmp	r3, r5
 8011212:	db32      	blt.n	801127a <__lshift+0x86>
 8011214:	4638      	mov	r0, r7
 8011216:	f7ff fded 	bl	8010df4 <_Balloc>
 801121a:	2300      	movs	r3, #0
 801121c:	4680      	mov	r8, r0
 801121e:	f100 0114 	add.w	r1, r0, #20
 8011222:	461a      	mov	r2, r3
 8011224:	4553      	cmp	r3, sl
 8011226:	db2b      	blt.n	8011280 <__lshift+0x8c>
 8011228:	6920      	ldr	r0, [r4, #16]
 801122a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801122e:	f104 0314 	add.w	r3, r4, #20
 8011232:	f016 021f 	ands.w	r2, r6, #31
 8011236:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801123a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801123e:	d025      	beq.n	801128c <__lshift+0x98>
 8011240:	f1c2 0e20 	rsb	lr, r2, #32
 8011244:	2000      	movs	r0, #0
 8011246:	681e      	ldr	r6, [r3, #0]
 8011248:	468a      	mov	sl, r1
 801124a:	4096      	lsls	r6, r2
 801124c:	4330      	orrs	r0, r6
 801124e:	f84a 0b04 	str.w	r0, [sl], #4
 8011252:	f853 0b04 	ldr.w	r0, [r3], #4
 8011256:	459c      	cmp	ip, r3
 8011258:	fa20 f00e 	lsr.w	r0, r0, lr
 801125c:	d814      	bhi.n	8011288 <__lshift+0x94>
 801125e:	6048      	str	r0, [r1, #4]
 8011260:	b108      	cbz	r0, 8011266 <__lshift+0x72>
 8011262:	f109 0502 	add.w	r5, r9, #2
 8011266:	3d01      	subs	r5, #1
 8011268:	4638      	mov	r0, r7
 801126a:	f8c8 5010 	str.w	r5, [r8, #16]
 801126e:	4621      	mov	r1, r4
 8011270:	f7ff fdf4 	bl	8010e5c <_Bfree>
 8011274:	4640      	mov	r0, r8
 8011276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801127a:	3101      	adds	r1, #1
 801127c:	005b      	lsls	r3, r3, #1
 801127e:	e7c7      	b.n	8011210 <__lshift+0x1c>
 8011280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011284:	3301      	adds	r3, #1
 8011286:	e7cd      	b.n	8011224 <__lshift+0x30>
 8011288:	4651      	mov	r1, sl
 801128a:	e7dc      	b.n	8011246 <__lshift+0x52>
 801128c:	3904      	subs	r1, #4
 801128e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011292:	f841 2f04 	str.w	r2, [r1, #4]!
 8011296:	459c      	cmp	ip, r3
 8011298:	d8f9      	bhi.n	801128e <__lshift+0x9a>
 801129a:	e7e4      	b.n	8011266 <__lshift+0x72>

0801129c <__mcmp>:
 801129c:	6903      	ldr	r3, [r0, #16]
 801129e:	690a      	ldr	r2, [r1, #16]
 80112a0:	1a9b      	subs	r3, r3, r2
 80112a2:	b530      	push	{r4, r5, lr}
 80112a4:	d10c      	bne.n	80112c0 <__mcmp+0x24>
 80112a6:	0092      	lsls	r2, r2, #2
 80112a8:	3014      	adds	r0, #20
 80112aa:	3114      	adds	r1, #20
 80112ac:	1884      	adds	r4, r0, r2
 80112ae:	4411      	add	r1, r2
 80112b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80112b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80112b8:	4295      	cmp	r5, r2
 80112ba:	d003      	beq.n	80112c4 <__mcmp+0x28>
 80112bc:	d305      	bcc.n	80112ca <__mcmp+0x2e>
 80112be:	2301      	movs	r3, #1
 80112c0:	4618      	mov	r0, r3
 80112c2:	bd30      	pop	{r4, r5, pc}
 80112c4:	42a0      	cmp	r0, r4
 80112c6:	d3f3      	bcc.n	80112b0 <__mcmp+0x14>
 80112c8:	e7fa      	b.n	80112c0 <__mcmp+0x24>
 80112ca:	f04f 33ff 	mov.w	r3, #4294967295
 80112ce:	e7f7      	b.n	80112c0 <__mcmp+0x24>

080112d0 <__mdiff>:
 80112d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112d4:	460d      	mov	r5, r1
 80112d6:	4607      	mov	r7, r0
 80112d8:	4611      	mov	r1, r2
 80112da:	4628      	mov	r0, r5
 80112dc:	4614      	mov	r4, r2
 80112de:	f7ff ffdd 	bl	801129c <__mcmp>
 80112e2:	1e06      	subs	r6, r0, #0
 80112e4:	d108      	bne.n	80112f8 <__mdiff+0x28>
 80112e6:	4631      	mov	r1, r6
 80112e8:	4638      	mov	r0, r7
 80112ea:	f7ff fd83 	bl	8010df4 <_Balloc>
 80112ee:	2301      	movs	r3, #1
 80112f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80112f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112f8:	bfa4      	itt	ge
 80112fa:	4623      	movge	r3, r4
 80112fc:	462c      	movge	r4, r5
 80112fe:	4638      	mov	r0, r7
 8011300:	6861      	ldr	r1, [r4, #4]
 8011302:	bfa6      	itte	ge
 8011304:	461d      	movge	r5, r3
 8011306:	2600      	movge	r6, #0
 8011308:	2601      	movlt	r6, #1
 801130a:	f7ff fd73 	bl	8010df4 <_Balloc>
 801130e:	692b      	ldr	r3, [r5, #16]
 8011310:	60c6      	str	r6, [r0, #12]
 8011312:	6926      	ldr	r6, [r4, #16]
 8011314:	f105 0914 	add.w	r9, r5, #20
 8011318:	f104 0214 	add.w	r2, r4, #20
 801131c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011320:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011324:	f100 0514 	add.w	r5, r0, #20
 8011328:	f04f 0e00 	mov.w	lr, #0
 801132c:	f852 ab04 	ldr.w	sl, [r2], #4
 8011330:	f859 4b04 	ldr.w	r4, [r9], #4
 8011334:	fa1e f18a 	uxtah	r1, lr, sl
 8011338:	b2a3      	uxth	r3, r4
 801133a:	1ac9      	subs	r1, r1, r3
 801133c:	0c23      	lsrs	r3, r4, #16
 801133e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8011342:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011346:	b289      	uxth	r1, r1
 8011348:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801134c:	45c8      	cmp	r8, r9
 801134e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8011352:	4694      	mov	ip, r2
 8011354:	f845 3b04 	str.w	r3, [r5], #4
 8011358:	d8e8      	bhi.n	801132c <__mdiff+0x5c>
 801135a:	45bc      	cmp	ip, r7
 801135c:	d304      	bcc.n	8011368 <__mdiff+0x98>
 801135e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8011362:	b183      	cbz	r3, 8011386 <__mdiff+0xb6>
 8011364:	6106      	str	r6, [r0, #16]
 8011366:	e7c5      	b.n	80112f4 <__mdiff+0x24>
 8011368:	f85c 1b04 	ldr.w	r1, [ip], #4
 801136c:	fa1e f381 	uxtah	r3, lr, r1
 8011370:	141a      	asrs	r2, r3, #16
 8011372:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011376:	b29b      	uxth	r3, r3
 8011378:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801137c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8011380:	f845 3b04 	str.w	r3, [r5], #4
 8011384:	e7e9      	b.n	801135a <__mdiff+0x8a>
 8011386:	3e01      	subs	r6, #1
 8011388:	e7e9      	b.n	801135e <__mdiff+0x8e>
	...

0801138c <__ulp>:
 801138c:	4b12      	ldr	r3, [pc, #72]	; (80113d8 <__ulp+0x4c>)
 801138e:	ee10 2a90 	vmov	r2, s1
 8011392:	401a      	ands	r2, r3
 8011394:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8011398:	2b00      	cmp	r3, #0
 801139a:	dd04      	ble.n	80113a6 <__ulp+0x1a>
 801139c:	2000      	movs	r0, #0
 801139e:	4619      	mov	r1, r3
 80113a0:	ec41 0b10 	vmov	d0, r0, r1
 80113a4:	4770      	bx	lr
 80113a6:	425b      	negs	r3, r3
 80113a8:	151b      	asrs	r3, r3, #20
 80113aa:	2b13      	cmp	r3, #19
 80113ac:	f04f 0000 	mov.w	r0, #0
 80113b0:	f04f 0100 	mov.w	r1, #0
 80113b4:	dc04      	bgt.n	80113c0 <__ulp+0x34>
 80113b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80113ba:	fa42 f103 	asr.w	r1, r2, r3
 80113be:	e7ef      	b.n	80113a0 <__ulp+0x14>
 80113c0:	3b14      	subs	r3, #20
 80113c2:	2b1e      	cmp	r3, #30
 80113c4:	f04f 0201 	mov.w	r2, #1
 80113c8:	bfda      	itte	le
 80113ca:	f1c3 031f 	rsble	r3, r3, #31
 80113ce:	fa02 f303 	lslle.w	r3, r2, r3
 80113d2:	4613      	movgt	r3, r2
 80113d4:	4618      	mov	r0, r3
 80113d6:	e7e3      	b.n	80113a0 <__ulp+0x14>
 80113d8:	7ff00000 	.word	0x7ff00000

080113dc <__b2d>:
 80113dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80113de:	6905      	ldr	r5, [r0, #16]
 80113e0:	f100 0714 	add.w	r7, r0, #20
 80113e4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80113e8:	1f2e      	subs	r6, r5, #4
 80113ea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80113ee:	4620      	mov	r0, r4
 80113f0:	f7ff fdc4 	bl	8010f7c <__hi0bits>
 80113f4:	f1c0 0320 	rsb	r3, r0, #32
 80113f8:	280a      	cmp	r0, #10
 80113fa:	600b      	str	r3, [r1, #0]
 80113fc:	f8df c074 	ldr.w	ip, [pc, #116]	; 8011474 <__b2d+0x98>
 8011400:	dc14      	bgt.n	801142c <__b2d+0x50>
 8011402:	f1c0 0e0b 	rsb	lr, r0, #11
 8011406:	fa24 f10e 	lsr.w	r1, r4, lr
 801140a:	42b7      	cmp	r7, r6
 801140c:	ea41 030c 	orr.w	r3, r1, ip
 8011410:	bf34      	ite	cc
 8011412:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011416:	2100      	movcs	r1, #0
 8011418:	3015      	adds	r0, #21
 801141a:	fa04 f000 	lsl.w	r0, r4, r0
 801141e:	fa21 f10e 	lsr.w	r1, r1, lr
 8011422:	ea40 0201 	orr.w	r2, r0, r1
 8011426:	ec43 2b10 	vmov	d0, r2, r3
 801142a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801142c:	42b7      	cmp	r7, r6
 801142e:	bf3a      	itte	cc
 8011430:	f1a5 0608 	subcc.w	r6, r5, #8
 8011434:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011438:	2100      	movcs	r1, #0
 801143a:	380b      	subs	r0, #11
 801143c:	d015      	beq.n	801146a <__b2d+0x8e>
 801143e:	4084      	lsls	r4, r0
 8011440:	f1c0 0520 	rsb	r5, r0, #32
 8011444:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8011448:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801144c:	42be      	cmp	r6, r7
 801144e:	fa21 fc05 	lsr.w	ip, r1, r5
 8011452:	ea44 030c 	orr.w	r3, r4, ip
 8011456:	bf8c      	ite	hi
 8011458:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801145c:	2400      	movls	r4, #0
 801145e:	fa01 f000 	lsl.w	r0, r1, r0
 8011462:	40ec      	lsrs	r4, r5
 8011464:	ea40 0204 	orr.w	r2, r0, r4
 8011468:	e7dd      	b.n	8011426 <__b2d+0x4a>
 801146a:	ea44 030c 	orr.w	r3, r4, ip
 801146e:	460a      	mov	r2, r1
 8011470:	e7d9      	b.n	8011426 <__b2d+0x4a>
 8011472:	bf00      	nop
 8011474:	3ff00000 	.word	0x3ff00000

08011478 <__d2b>:
 8011478:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801147c:	460e      	mov	r6, r1
 801147e:	2101      	movs	r1, #1
 8011480:	ec59 8b10 	vmov	r8, r9, d0
 8011484:	4615      	mov	r5, r2
 8011486:	f7ff fcb5 	bl	8010df4 <_Balloc>
 801148a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801148e:	4607      	mov	r7, r0
 8011490:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011494:	bb34      	cbnz	r4, 80114e4 <__d2b+0x6c>
 8011496:	9301      	str	r3, [sp, #4]
 8011498:	f1b8 0300 	subs.w	r3, r8, #0
 801149c:	d027      	beq.n	80114ee <__d2b+0x76>
 801149e:	a802      	add	r0, sp, #8
 80114a0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80114a4:	f7ff fd89 	bl	8010fba <__lo0bits>
 80114a8:	9900      	ldr	r1, [sp, #0]
 80114aa:	b1f0      	cbz	r0, 80114ea <__d2b+0x72>
 80114ac:	9a01      	ldr	r2, [sp, #4]
 80114ae:	f1c0 0320 	rsb	r3, r0, #32
 80114b2:	fa02 f303 	lsl.w	r3, r2, r3
 80114b6:	430b      	orrs	r3, r1
 80114b8:	40c2      	lsrs	r2, r0
 80114ba:	617b      	str	r3, [r7, #20]
 80114bc:	9201      	str	r2, [sp, #4]
 80114be:	9b01      	ldr	r3, [sp, #4]
 80114c0:	61bb      	str	r3, [r7, #24]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	bf14      	ite	ne
 80114c6:	2102      	movne	r1, #2
 80114c8:	2101      	moveq	r1, #1
 80114ca:	6139      	str	r1, [r7, #16]
 80114cc:	b1c4      	cbz	r4, 8011500 <__d2b+0x88>
 80114ce:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80114d2:	4404      	add	r4, r0
 80114d4:	6034      	str	r4, [r6, #0]
 80114d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80114da:	6028      	str	r0, [r5, #0]
 80114dc:	4638      	mov	r0, r7
 80114de:	b003      	add	sp, #12
 80114e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80114e8:	e7d5      	b.n	8011496 <__d2b+0x1e>
 80114ea:	6179      	str	r1, [r7, #20]
 80114ec:	e7e7      	b.n	80114be <__d2b+0x46>
 80114ee:	a801      	add	r0, sp, #4
 80114f0:	f7ff fd63 	bl	8010fba <__lo0bits>
 80114f4:	9b01      	ldr	r3, [sp, #4]
 80114f6:	617b      	str	r3, [r7, #20]
 80114f8:	2101      	movs	r1, #1
 80114fa:	6139      	str	r1, [r7, #16]
 80114fc:	3020      	adds	r0, #32
 80114fe:	e7e5      	b.n	80114cc <__d2b+0x54>
 8011500:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011504:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011508:	6030      	str	r0, [r6, #0]
 801150a:	6918      	ldr	r0, [r3, #16]
 801150c:	f7ff fd36 	bl	8010f7c <__hi0bits>
 8011510:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011514:	e7e1      	b.n	80114da <__d2b+0x62>

08011516 <__ratio>:
 8011516:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801151a:	4688      	mov	r8, r1
 801151c:	4669      	mov	r1, sp
 801151e:	4681      	mov	r9, r0
 8011520:	f7ff ff5c 	bl	80113dc <__b2d>
 8011524:	a901      	add	r1, sp, #4
 8011526:	4640      	mov	r0, r8
 8011528:	ec57 6b10 	vmov	r6, r7, d0
 801152c:	f7ff ff56 	bl	80113dc <__b2d>
 8011530:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011534:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011538:	eba3 0c02 	sub.w	ip, r3, r2
 801153c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011540:	1a9b      	subs	r3, r3, r2
 8011542:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011546:	ec5b ab10 	vmov	sl, fp, d0
 801154a:	2b00      	cmp	r3, #0
 801154c:	bfce      	itee	gt
 801154e:	463a      	movgt	r2, r7
 8011550:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011554:	465a      	movle	r2, fp
 8011556:	4659      	mov	r1, fp
 8011558:	463d      	mov	r5, r7
 801155a:	bfd4      	ite	le
 801155c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8011560:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8011564:	4630      	mov	r0, r6
 8011566:	ee10 2a10 	vmov	r2, s0
 801156a:	460b      	mov	r3, r1
 801156c:	4629      	mov	r1, r5
 801156e:	f7ef f995 	bl	800089c <__aeabi_ddiv>
 8011572:	ec41 0b10 	vmov	d0, r0, r1
 8011576:	b003      	add	sp, #12
 8011578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801157c <__copybits>:
 801157c:	3901      	subs	r1, #1
 801157e:	b510      	push	{r4, lr}
 8011580:	1149      	asrs	r1, r1, #5
 8011582:	6914      	ldr	r4, [r2, #16]
 8011584:	3101      	adds	r1, #1
 8011586:	f102 0314 	add.w	r3, r2, #20
 801158a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801158e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011592:	42a3      	cmp	r3, r4
 8011594:	4602      	mov	r2, r0
 8011596:	d303      	bcc.n	80115a0 <__copybits+0x24>
 8011598:	2300      	movs	r3, #0
 801159a:	428a      	cmp	r2, r1
 801159c:	d305      	bcc.n	80115aa <__copybits+0x2e>
 801159e:	bd10      	pop	{r4, pc}
 80115a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80115a4:	f840 2b04 	str.w	r2, [r0], #4
 80115a8:	e7f3      	b.n	8011592 <__copybits+0x16>
 80115aa:	f842 3b04 	str.w	r3, [r2], #4
 80115ae:	e7f4      	b.n	801159a <__copybits+0x1e>

080115b0 <__any_on>:
 80115b0:	f100 0214 	add.w	r2, r0, #20
 80115b4:	6900      	ldr	r0, [r0, #16]
 80115b6:	114b      	asrs	r3, r1, #5
 80115b8:	4298      	cmp	r0, r3
 80115ba:	b510      	push	{r4, lr}
 80115bc:	db11      	blt.n	80115e2 <__any_on+0x32>
 80115be:	dd0a      	ble.n	80115d6 <__any_on+0x26>
 80115c0:	f011 011f 	ands.w	r1, r1, #31
 80115c4:	d007      	beq.n	80115d6 <__any_on+0x26>
 80115c6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80115ca:	fa24 f001 	lsr.w	r0, r4, r1
 80115ce:	fa00 f101 	lsl.w	r1, r0, r1
 80115d2:	428c      	cmp	r4, r1
 80115d4:	d10b      	bne.n	80115ee <__any_on+0x3e>
 80115d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80115da:	4293      	cmp	r3, r2
 80115dc:	d803      	bhi.n	80115e6 <__any_on+0x36>
 80115de:	2000      	movs	r0, #0
 80115e0:	bd10      	pop	{r4, pc}
 80115e2:	4603      	mov	r3, r0
 80115e4:	e7f7      	b.n	80115d6 <__any_on+0x26>
 80115e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80115ea:	2900      	cmp	r1, #0
 80115ec:	d0f5      	beq.n	80115da <__any_on+0x2a>
 80115ee:	2001      	movs	r0, #1
 80115f0:	e7f6      	b.n	80115e0 <__any_on+0x30>

080115f2 <_calloc_r>:
 80115f2:	b538      	push	{r3, r4, r5, lr}
 80115f4:	fb02 f401 	mul.w	r4, r2, r1
 80115f8:	4621      	mov	r1, r4
 80115fa:	f000 f857 	bl	80116ac <_malloc_r>
 80115fe:	4605      	mov	r5, r0
 8011600:	b118      	cbz	r0, 801160a <_calloc_r+0x18>
 8011602:	4622      	mov	r2, r4
 8011604:	2100      	movs	r1, #0
 8011606:	f7fc f970 	bl	800d8ea <memset>
 801160a:	4628      	mov	r0, r5
 801160c:	bd38      	pop	{r3, r4, r5, pc}
	...

08011610 <_free_r>:
 8011610:	b538      	push	{r3, r4, r5, lr}
 8011612:	4605      	mov	r5, r0
 8011614:	2900      	cmp	r1, #0
 8011616:	d045      	beq.n	80116a4 <_free_r+0x94>
 8011618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801161c:	1f0c      	subs	r4, r1, #4
 801161e:	2b00      	cmp	r3, #0
 8011620:	bfb8      	it	lt
 8011622:	18e4      	addlt	r4, r4, r3
 8011624:	f000 fc0f 	bl	8011e46 <__malloc_lock>
 8011628:	4a1f      	ldr	r2, [pc, #124]	; (80116a8 <_free_r+0x98>)
 801162a:	6813      	ldr	r3, [r2, #0]
 801162c:	4610      	mov	r0, r2
 801162e:	b933      	cbnz	r3, 801163e <_free_r+0x2e>
 8011630:	6063      	str	r3, [r4, #4]
 8011632:	6014      	str	r4, [r2, #0]
 8011634:	4628      	mov	r0, r5
 8011636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801163a:	f000 bc05 	b.w	8011e48 <__malloc_unlock>
 801163e:	42a3      	cmp	r3, r4
 8011640:	d90c      	bls.n	801165c <_free_r+0x4c>
 8011642:	6821      	ldr	r1, [r4, #0]
 8011644:	1862      	adds	r2, r4, r1
 8011646:	4293      	cmp	r3, r2
 8011648:	bf04      	itt	eq
 801164a:	681a      	ldreq	r2, [r3, #0]
 801164c:	685b      	ldreq	r3, [r3, #4]
 801164e:	6063      	str	r3, [r4, #4]
 8011650:	bf04      	itt	eq
 8011652:	1852      	addeq	r2, r2, r1
 8011654:	6022      	streq	r2, [r4, #0]
 8011656:	6004      	str	r4, [r0, #0]
 8011658:	e7ec      	b.n	8011634 <_free_r+0x24>
 801165a:	4613      	mov	r3, r2
 801165c:	685a      	ldr	r2, [r3, #4]
 801165e:	b10a      	cbz	r2, 8011664 <_free_r+0x54>
 8011660:	42a2      	cmp	r2, r4
 8011662:	d9fa      	bls.n	801165a <_free_r+0x4a>
 8011664:	6819      	ldr	r1, [r3, #0]
 8011666:	1858      	adds	r0, r3, r1
 8011668:	42a0      	cmp	r0, r4
 801166a:	d10b      	bne.n	8011684 <_free_r+0x74>
 801166c:	6820      	ldr	r0, [r4, #0]
 801166e:	4401      	add	r1, r0
 8011670:	1858      	adds	r0, r3, r1
 8011672:	4282      	cmp	r2, r0
 8011674:	6019      	str	r1, [r3, #0]
 8011676:	d1dd      	bne.n	8011634 <_free_r+0x24>
 8011678:	6810      	ldr	r0, [r2, #0]
 801167a:	6852      	ldr	r2, [r2, #4]
 801167c:	605a      	str	r2, [r3, #4]
 801167e:	4401      	add	r1, r0
 8011680:	6019      	str	r1, [r3, #0]
 8011682:	e7d7      	b.n	8011634 <_free_r+0x24>
 8011684:	d902      	bls.n	801168c <_free_r+0x7c>
 8011686:	230c      	movs	r3, #12
 8011688:	602b      	str	r3, [r5, #0]
 801168a:	e7d3      	b.n	8011634 <_free_r+0x24>
 801168c:	6820      	ldr	r0, [r4, #0]
 801168e:	1821      	adds	r1, r4, r0
 8011690:	428a      	cmp	r2, r1
 8011692:	bf04      	itt	eq
 8011694:	6811      	ldreq	r1, [r2, #0]
 8011696:	6852      	ldreq	r2, [r2, #4]
 8011698:	6062      	str	r2, [r4, #4]
 801169a:	bf04      	itt	eq
 801169c:	1809      	addeq	r1, r1, r0
 801169e:	6021      	streq	r1, [r4, #0]
 80116a0:	605c      	str	r4, [r3, #4]
 80116a2:	e7c7      	b.n	8011634 <_free_r+0x24>
 80116a4:	bd38      	pop	{r3, r4, r5, pc}
 80116a6:	bf00      	nop
 80116a8:	200002a8 	.word	0x200002a8

080116ac <_malloc_r>:
 80116ac:	b570      	push	{r4, r5, r6, lr}
 80116ae:	1ccd      	adds	r5, r1, #3
 80116b0:	f025 0503 	bic.w	r5, r5, #3
 80116b4:	3508      	adds	r5, #8
 80116b6:	2d0c      	cmp	r5, #12
 80116b8:	bf38      	it	cc
 80116ba:	250c      	movcc	r5, #12
 80116bc:	2d00      	cmp	r5, #0
 80116be:	4606      	mov	r6, r0
 80116c0:	db01      	blt.n	80116c6 <_malloc_r+0x1a>
 80116c2:	42a9      	cmp	r1, r5
 80116c4:	d903      	bls.n	80116ce <_malloc_r+0x22>
 80116c6:	230c      	movs	r3, #12
 80116c8:	6033      	str	r3, [r6, #0]
 80116ca:	2000      	movs	r0, #0
 80116cc:	bd70      	pop	{r4, r5, r6, pc}
 80116ce:	f000 fbba 	bl	8011e46 <__malloc_lock>
 80116d2:	4a21      	ldr	r2, [pc, #132]	; (8011758 <_malloc_r+0xac>)
 80116d4:	6814      	ldr	r4, [r2, #0]
 80116d6:	4621      	mov	r1, r4
 80116d8:	b991      	cbnz	r1, 8011700 <_malloc_r+0x54>
 80116da:	4c20      	ldr	r4, [pc, #128]	; (801175c <_malloc_r+0xb0>)
 80116dc:	6823      	ldr	r3, [r4, #0]
 80116de:	b91b      	cbnz	r3, 80116e8 <_malloc_r+0x3c>
 80116e0:	4630      	mov	r0, r6
 80116e2:	f000 facf 	bl	8011c84 <_sbrk_r>
 80116e6:	6020      	str	r0, [r4, #0]
 80116e8:	4629      	mov	r1, r5
 80116ea:	4630      	mov	r0, r6
 80116ec:	f000 faca 	bl	8011c84 <_sbrk_r>
 80116f0:	1c43      	adds	r3, r0, #1
 80116f2:	d124      	bne.n	801173e <_malloc_r+0x92>
 80116f4:	230c      	movs	r3, #12
 80116f6:	6033      	str	r3, [r6, #0]
 80116f8:	4630      	mov	r0, r6
 80116fa:	f000 fba5 	bl	8011e48 <__malloc_unlock>
 80116fe:	e7e4      	b.n	80116ca <_malloc_r+0x1e>
 8011700:	680b      	ldr	r3, [r1, #0]
 8011702:	1b5b      	subs	r3, r3, r5
 8011704:	d418      	bmi.n	8011738 <_malloc_r+0x8c>
 8011706:	2b0b      	cmp	r3, #11
 8011708:	d90f      	bls.n	801172a <_malloc_r+0x7e>
 801170a:	600b      	str	r3, [r1, #0]
 801170c:	50cd      	str	r5, [r1, r3]
 801170e:	18cc      	adds	r4, r1, r3
 8011710:	4630      	mov	r0, r6
 8011712:	f000 fb99 	bl	8011e48 <__malloc_unlock>
 8011716:	f104 000b 	add.w	r0, r4, #11
 801171a:	1d23      	adds	r3, r4, #4
 801171c:	f020 0007 	bic.w	r0, r0, #7
 8011720:	1ac3      	subs	r3, r0, r3
 8011722:	d0d3      	beq.n	80116cc <_malloc_r+0x20>
 8011724:	425a      	negs	r2, r3
 8011726:	50e2      	str	r2, [r4, r3]
 8011728:	e7d0      	b.n	80116cc <_malloc_r+0x20>
 801172a:	428c      	cmp	r4, r1
 801172c:	684b      	ldr	r3, [r1, #4]
 801172e:	bf16      	itet	ne
 8011730:	6063      	strne	r3, [r4, #4]
 8011732:	6013      	streq	r3, [r2, #0]
 8011734:	460c      	movne	r4, r1
 8011736:	e7eb      	b.n	8011710 <_malloc_r+0x64>
 8011738:	460c      	mov	r4, r1
 801173a:	6849      	ldr	r1, [r1, #4]
 801173c:	e7cc      	b.n	80116d8 <_malloc_r+0x2c>
 801173e:	1cc4      	adds	r4, r0, #3
 8011740:	f024 0403 	bic.w	r4, r4, #3
 8011744:	42a0      	cmp	r0, r4
 8011746:	d005      	beq.n	8011754 <_malloc_r+0xa8>
 8011748:	1a21      	subs	r1, r4, r0
 801174a:	4630      	mov	r0, r6
 801174c:	f000 fa9a 	bl	8011c84 <_sbrk_r>
 8011750:	3001      	adds	r0, #1
 8011752:	d0cf      	beq.n	80116f4 <_malloc_r+0x48>
 8011754:	6025      	str	r5, [r4, #0]
 8011756:	e7db      	b.n	8011710 <_malloc_r+0x64>
 8011758:	200002a8 	.word	0x200002a8
 801175c:	200002ac 	.word	0x200002ac

08011760 <__ssputs_r>:
 8011760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011764:	688e      	ldr	r6, [r1, #8]
 8011766:	429e      	cmp	r6, r3
 8011768:	4682      	mov	sl, r0
 801176a:	460c      	mov	r4, r1
 801176c:	4690      	mov	r8, r2
 801176e:	4699      	mov	r9, r3
 8011770:	d837      	bhi.n	80117e2 <__ssputs_r+0x82>
 8011772:	898a      	ldrh	r2, [r1, #12]
 8011774:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011778:	d031      	beq.n	80117de <__ssputs_r+0x7e>
 801177a:	6825      	ldr	r5, [r4, #0]
 801177c:	6909      	ldr	r1, [r1, #16]
 801177e:	1a6f      	subs	r7, r5, r1
 8011780:	6965      	ldr	r5, [r4, #20]
 8011782:	2302      	movs	r3, #2
 8011784:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011788:	fb95 f5f3 	sdiv	r5, r5, r3
 801178c:	f109 0301 	add.w	r3, r9, #1
 8011790:	443b      	add	r3, r7
 8011792:	429d      	cmp	r5, r3
 8011794:	bf38      	it	cc
 8011796:	461d      	movcc	r5, r3
 8011798:	0553      	lsls	r3, r2, #21
 801179a:	d530      	bpl.n	80117fe <__ssputs_r+0x9e>
 801179c:	4629      	mov	r1, r5
 801179e:	f7ff ff85 	bl	80116ac <_malloc_r>
 80117a2:	4606      	mov	r6, r0
 80117a4:	b950      	cbnz	r0, 80117bc <__ssputs_r+0x5c>
 80117a6:	230c      	movs	r3, #12
 80117a8:	f8ca 3000 	str.w	r3, [sl]
 80117ac:	89a3      	ldrh	r3, [r4, #12]
 80117ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117b2:	81a3      	strh	r3, [r4, #12]
 80117b4:	f04f 30ff 	mov.w	r0, #4294967295
 80117b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117bc:	463a      	mov	r2, r7
 80117be:	6921      	ldr	r1, [r4, #16]
 80117c0:	f7fc f888 	bl	800d8d4 <memcpy>
 80117c4:	89a3      	ldrh	r3, [r4, #12]
 80117c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80117ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80117ce:	81a3      	strh	r3, [r4, #12]
 80117d0:	6126      	str	r6, [r4, #16]
 80117d2:	6165      	str	r5, [r4, #20]
 80117d4:	443e      	add	r6, r7
 80117d6:	1bed      	subs	r5, r5, r7
 80117d8:	6026      	str	r6, [r4, #0]
 80117da:	60a5      	str	r5, [r4, #8]
 80117dc:	464e      	mov	r6, r9
 80117de:	454e      	cmp	r6, r9
 80117e0:	d900      	bls.n	80117e4 <__ssputs_r+0x84>
 80117e2:	464e      	mov	r6, r9
 80117e4:	4632      	mov	r2, r6
 80117e6:	4641      	mov	r1, r8
 80117e8:	6820      	ldr	r0, [r4, #0]
 80117ea:	f000 fb13 	bl	8011e14 <memmove>
 80117ee:	68a3      	ldr	r3, [r4, #8]
 80117f0:	1b9b      	subs	r3, r3, r6
 80117f2:	60a3      	str	r3, [r4, #8]
 80117f4:	6823      	ldr	r3, [r4, #0]
 80117f6:	441e      	add	r6, r3
 80117f8:	6026      	str	r6, [r4, #0]
 80117fa:	2000      	movs	r0, #0
 80117fc:	e7dc      	b.n	80117b8 <__ssputs_r+0x58>
 80117fe:	462a      	mov	r2, r5
 8011800:	f000 fb23 	bl	8011e4a <_realloc_r>
 8011804:	4606      	mov	r6, r0
 8011806:	2800      	cmp	r0, #0
 8011808:	d1e2      	bne.n	80117d0 <__ssputs_r+0x70>
 801180a:	6921      	ldr	r1, [r4, #16]
 801180c:	4650      	mov	r0, sl
 801180e:	f7ff feff 	bl	8011610 <_free_r>
 8011812:	e7c8      	b.n	80117a6 <__ssputs_r+0x46>

08011814 <_svfiprintf_r>:
 8011814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011818:	461d      	mov	r5, r3
 801181a:	898b      	ldrh	r3, [r1, #12]
 801181c:	061f      	lsls	r7, r3, #24
 801181e:	b09d      	sub	sp, #116	; 0x74
 8011820:	4680      	mov	r8, r0
 8011822:	460c      	mov	r4, r1
 8011824:	4616      	mov	r6, r2
 8011826:	d50f      	bpl.n	8011848 <_svfiprintf_r+0x34>
 8011828:	690b      	ldr	r3, [r1, #16]
 801182a:	b96b      	cbnz	r3, 8011848 <_svfiprintf_r+0x34>
 801182c:	2140      	movs	r1, #64	; 0x40
 801182e:	f7ff ff3d 	bl	80116ac <_malloc_r>
 8011832:	6020      	str	r0, [r4, #0]
 8011834:	6120      	str	r0, [r4, #16]
 8011836:	b928      	cbnz	r0, 8011844 <_svfiprintf_r+0x30>
 8011838:	230c      	movs	r3, #12
 801183a:	f8c8 3000 	str.w	r3, [r8]
 801183e:	f04f 30ff 	mov.w	r0, #4294967295
 8011842:	e0c8      	b.n	80119d6 <_svfiprintf_r+0x1c2>
 8011844:	2340      	movs	r3, #64	; 0x40
 8011846:	6163      	str	r3, [r4, #20]
 8011848:	2300      	movs	r3, #0
 801184a:	9309      	str	r3, [sp, #36]	; 0x24
 801184c:	2320      	movs	r3, #32
 801184e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011852:	2330      	movs	r3, #48	; 0x30
 8011854:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011858:	9503      	str	r5, [sp, #12]
 801185a:	f04f 0b01 	mov.w	fp, #1
 801185e:	4637      	mov	r7, r6
 8011860:	463d      	mov	r5, r7
 8011862:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011866:	b10b      	cbz	r3, 801186c <_svfiprintf_r+0x58>
 8011868:	2b25      	cmp	r3, #37	; 0x25
 801186a:	d13e      	bne.n	80118ea <_svfiprintf_r+0xd6>
 801186c:	ebb7 0a06 	subs.w	sl, r7, r6
 8011870:	d00b      	beq.n	801188a <_svfiprintf_r+0x76>
 8011872:	4653      	mov	r3, sl
 8011874:	4632      	mov	r2, r6
 8011876:	4621      	mov	r1, r4
 8011878:	4640      	mov	r0, r8
 801187a:	f7ff ff71 	bl	8011760 <__ssputs_r>
 801187e:	3001      	adds	r0, #1
 8011880:	f000 80a4 	beq.w	80119cc <_svfiprintf_r+0x1b8>
 8011884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011886:	4453      	add	r3, sl
 8011888:	9309      	str	r3, [sp, #36]	; 0x24
 801188a:	783b      	ldrb	r3, [r7, #0]
 801188c:	2b00      	cmp	r3, #0
 801188e:	f000 809d 	beq.w	80119cc <_svfiprintf_r+0x1b8>
 8011892:	2300      	movs	r3, #0
 8011894:	f04f 32ff 	mov.w	r2, #4294967295
 8011898:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801189c:	9304      	str	r3, [sp, #16]
 801189e:	9307      	str	r3, [sp, #28]
 80118a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80118a4:	931a      	str	r3, [sp, #104]	; 0x68
 80118a6:	462f      	mov	r7, r5
 80118a8:	2205      	movs	r2, #5
 80118aa:	f817 1b01 	ldrb.w	r1, [r7], #1
 80118ae:	4850      	ldr	r0, [pc, #320]	; (80119f0 <_svfiprintf_r+0x1dc>)
 80118b0:	f7ee fcbe 	bl	8000230 <memchr>
 80118b4:	9b04      	ldr	r3, [sp, #16]
 80118b6:	b9d0      	cbnz	r0, 80118ee <_svfiprintf_r+0xda>
 80118b8:	06d9      	lsls	r1, r3, #27
 80118ba:	bf44      	itt	mi
 80118bc:	2220      	movmi	r2, #32
 80118be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80118c2:	071a      	lsls	r2, r3, #28
 80118c4:	bf44      	itt	mi
 80118c6:	222b      	movmi	r2, #43	; 0x2b
 80118c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80118cc:	782a      	ldrb	r2, [r5, #0]
 80118ce:	2a2a      	cmp	r2, #42	; 0x2a
 80118d0:	d015      	beq.n	80118fe <_svfiprintf_r+0xea>
 80118d2:	9a07      	ldr	r2, [sp, #28]
 80118d4:	462f      	mov	r7, r5
 80118d6:	2000      	movs	r0, #0
 80118d8:	250a      	movs	r5, #10
 80118da:	4639      	mov	r1, r7
 80118dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80118e0:	3b30      	subs	r3, #48	; 0x30
 80118e2:	2b09      	cmp	r3, #9
 80118e4:	d94d      	bls.n	8011982 <_svfiprintf_r+0x16e>
 80118e6:	b1b8      	cbz	r0, 8011918 <_svfiprintf_r+0x104>
 80118e8:	e00f      	b.n	801190a <_svfiprintf_r+0xf6>
 80118ea:	462f      	mov	r7, r5
 80118ec:	e7b8      	b.n	8011860 <_svfiprintf_r+0x4c>
 80118ee:	4a40      	ldr	r2, [pc, #256]	; (80119f0 <_svfiprintf_r+0x1dc>)
 80118f0:	1a80      	subs	r0, r0, r2
 80118f2:	fa0b f000 	lsl.w	r0, fp, r0
 80118f6:	4318      	orrs	r0, r3
 80118f8:	9004      	str	r0, [sp, #16]
 80118fa:	463d      	mov	r5, r7
 80118fc:	e7d3      	b.n	80118a6 <_svfiprintf_r+0x92>
 80118fe:	9a03      	ldr	r2, [sp, #12]
 8011900:	1d11      	adds	r1, r2, #4
 8011902:	6812      	ldr	r2, [r2, #0]
 8011904:	9103      	str	r1, [sp, #12]
 8011906:	2a00      	cmp	r2, #0
 8011908:	db01      	blt.n	801190e <_svfiprintf_r+0xfa>
 801190a:	9207      	str	r2, [sp, #28]
 801190c:	e004      	b.n	8011918 <_svfiprintf_r+0x104>
 801190e:	4252      	negs	r2, r2
 8011910:	f043 0302 	orr.w	r3, r3, #2
 8011914:	9207      	str	r2, [sp, #28]
 8011916:	9304      	str	r3, [sp, #16]
 8011918:	783b      	ldrb	r3, [r7, #0]
 801191a:	2b2e      	cmp	r3, #46	; 0x2e
 801191c:	d10c      	bne.n	8011938 <_svfiprintf_r+0x124>
 801191e:	787b      	ldrb	r3, [r7, #1]
 8011920:	2b2a      	cmp	r3, #42	; 0x2a
 8011922:	d133      	bne.n	801198c <_svfiprintf_r+0x178>
 8011924:	9b03      	ldr	r3, [sp, #12]
 8011926:	1d1a      	adds	r2, r3, #4
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	9203      	str	r2, [sp, #12]
 801192c:	2b00      	cmp	r3, #0
 801192e:	bfb8      	it	lt
 8011930:	f04f 33ff 	movlt.w	r3, #4294967295
 8011934:	3702      	adds	r7, #2
 8011936:	9305      	str	r3, [sp, #20]
 8011938:	4d2e      	ldr	r5, [pc, #184]	; (80119f4 <_svfiprintf_r+0x1e0>)
 801193a:	7839      	ldrb	r1, [r7, #0]
 801193c:	2203      	movs	r2, #3
 801193e:	4628      	mov	r0, r5
 8011940:	f7ee fc76 	bl	8000230 <memchr>
 8011944:	b138      	cbz	r0, 8011956 <_svfiprintf_r+0x142>
 8011946:	2340      	movs	r3, #64	; 0x40
 8011948:	1b40      	subs	r0, r0, r5
 801194a:	fa03 f000 	lsl.w	r0, r3, r0
 801194e:	9b04      	ldr	r3, [sp, #16]
 8011950:	4303      	orrs	r3, r0
 8011952:	3701      	adds	r7, #1
 8011954:	9304      	str	r3, [sp, #16]
 8011956:	7839      	ldrb	r1, [r7, #0]
 8011958:	4827      	ldr	r0, [pc, #156]	; (80119f8 <_svfiprintf_r+0x1e4>)
 801195a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801195e:	2206      	movs	r2, #6
 8011960:	1c7e      	adds	r6, r7, #1
 8011962:	f7ee fc65 	bl	8000230 <memchr>
 8011966:	2800      	cmp	r0, #0
 8011968:	d038      	beq.n	80119dc <_svfiprintf_r+0x1c8>
 801196a:	4b24      	ldr	r3, [pc, #144]	; (80119fc <_svfiprintf_r+0x1e8>)
 801196c:	bb13      	cbnz	r3, 80119b4 <_svfiprintf_r+0x1a0>
 801196e:	9b03      	ldr	r3, [sp, #12]
 8011970:	3307      	adds	r3, #7
 8011972:	f023 0307 	bic.w	r3, r3, #7
 8011976:	3308      	adds	r3, #8
 8011978:	9303      	str	r3, [sp, #12]
 801197a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801197c:	444b      	add	r3, r9
 801197e:	9309      	str	r3, [sp, #36]	; 0x24
 8011980:	e76d      	b.n	801185e <_svfiprintf_r+0x4a>
 8011982:	fb05 3202 	mla	r2, r5, r2, r3
 8011986:	2001      	movs	r0, #1
 8011988:	460f      	mov	r7, r1
 801198a:	e7a6      	b.n	80118da <_svfiprintf_r+0xc6>
 801198c:	2300      	movs	r3, #0
 801198e:	3701      	adds	r7, #1
 8011990:	9305      	str	r3, [sp, #20]
 8011992:	4619      	mov	r1, r3
 8011994:	250a      	movs	r5, #10
 8011996:	4638      	mov	r0, r7
 8011998:	f810 2b01 	ldrb.w	r2, [r0], #1
 801199c:	3a30      	subs	r2, #48	; 0x30
 801199e:	2a09      	cmp	r2, #9
 80119a0:	d903      	bls.n	80119aa <_svfiprintf_r+0x196>
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d0c8      	beq.n	8011938 <_svfiprintf_r+0x124>
 80119a6:	9105      	str	r1, [sp, #20]
 80119a8:	e7c6      	b.n	8011938 <_svfiprintf_r+0x124>
 80119aa:	fb05 2101 	mla	r1, r5, r1, r2
 80119ae:	2301      	movs	r3, #1
 80119b0:	4607      	mov	r7, r0
 80119b2:	e7f0      	b.n	8011996 <_svfiprintf_r+0x182>
 80119b4:	ab03      	add	r3, sp, #12
 80119b6:	9300      	str	r3, [sp, #0]
 80119b8:	4622      	mov	r2, r4
 80119ba:	4b11      	ldr	r3, [pc, #68]	; (8011a00 <_svfiprintf_r+0x1ec>)
 80119bc:	a904      	add	r1, sp, #16
 80119be:	4640      	mov	r0, r8
 80119c0:	f7fc f830 	bl	800da24 <_printf_float>
 80119c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80119c8:	4681      	mov	r9, r0
 80119ca:	d1d6      	bne.n	801197a <_svfiprintf_r+0x166>
 80119cc:	89a3      	ldrh	r3, [r4, #12]
 80119ce:	065b      	lsls	r3, r3, #25
 80119d0:	f53f af35 	bmi.w	801183e <_svfiprintf_r+0x2a>
 80119d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80119d6:	b01d      	add	sp, #116	; 0x74
 80119d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119dc:	ab03      	add	r3, sp, #12
 80119de:	9300      	str	r3, [sp, #0]
 80119e0:	4622      	mov	r2, r4
 80119e2:	4b07      	ldr	r3, [pc, #28]	; (8011a00 <_svfiprintf_r+0x1ec>)
 80119e4:	a904      	add	r1, sp, #16
 80119e6:	4640      	mov	r0, r8
 80119e8:	f7fc fad2 	bl	800df90 <_printf_i>
 80119ec:	e7ea      	b.n	80119c4 <_svfiprintf_r+0x1b0>
 80119ee:	bf00      	nop
 80119f0:	08014fc4 	.word	0x08014fc4
 80119f4:	08014fca 	.word	0x08014fca
 80119f8:	08014fce 	.word	0x08014fce
 80119fc:	0800da25 	.word	0x0800da25
 8011a00:	08011761 	.word	0x08011761

08011a04 <__sfputc_r>:
 8011a04:	6893      	ldr	r3, [r2, #8]
 8011a06:	3b01      	subs	r3, #1
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	b410      	push	{r4}
 8011a0c:	6093      	str	r3, [r2, #8]
 8011a0e:	da08      	bge.n	8011a22 <__sfputc_r+0x1e>
 8011a10:	6994      	ldr	r4, [r2, #24]
 8011a12:	42a3      	cmp	r3, r4
 8011a14:	db01      	blt.n	8011a1a <__sfputc_r+0x16>
 8011a16:	290a      	cmp	r1, #10
 8011a18:	d103      	bne.n	8011a22 <__sfputc_r+0x1e>
 8011a1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a1e:	f7fd bdb1 	b.w	800f584 <__swbuf_r>
 8011a22:	6813      	ldr	r3, [r2, #0]
 8011a24:	1c58      	adds	r0, r3, #1
 8011a26:	6010      	str	r0, [r2, #0]
 8011a28:	7019      	strb	r1, [r3, #0]
 8011a2a:	4608      	mov	r0, r1
 8011a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a30:	4770      	bx	lr

08011a32 <__sfputs_r>:
 8011a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a34:	4606      	mov	r6, r0
 8011a36:	460f      	mov	r7, r1
 8011a38:	4614      	mov	r4, r2
 8011a3a:	18d5      	adds	r5, r2, r3
 8011a3c:	42ac      	cmp	r4, r5
 8011a3e:	d101      	bne.n	8011a44 <__sfputs_r+0x12>
 8011a40:	2000      	movs	r0, #0
 8011a42:	e007      	b.n	8011a54 <__sfputs_r+0x22>
 8011a44:	463a      	mov	r2, r7
 8011a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a4a:	4630      	mov	r0, r6
 8011a4c:	f7ff ffda 	bl	8011a04 <__sfputc_r>
 8011a50:	1c43      	adds	r3, r0, #1
 8011a52:	d1f3      	bne.n	8011a3c <__sfputs_r+0xa>
 8011a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011a58 <_vfiprintf_r>:
 8011a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a5c:	460c      	mov	r4, r1
 8011a5e:	b09d      	sub	sp, #116	; 0x74
 8011a60:	4617      	mov	r7, r2
 8011a62:	461d      	mov	r5, r3
 8011a64:	4606      	mov	r6, r0
 8011a66:	b118      	cbz	r0, 8011a70 <_vfiprintf_r+0x18>
 8011a68:	6983      	ldr	r3, [r0, #24]
 8011a6a:	b90b      	cbnz	r3, 8011a70 <_vfiprintf_r+0x18>
 8011a6c:	f7fe fd80 	bl	8010570 <__sinit>
 8011a70:	4b7c      	ldr	r3, [pc, #496]	; (8011c64 <_vfiprintf_r+0x20c>)
 8011a72:	429c      	cmp	r4, r3
 8011a74:	d158      	bne.n	8011b28 <_vfiprintf_r+0xd0>
 8011a76:	6874      	ldr	r4, [r6, #4]
 8011a78:	89a3      	ldrh	r3, [r4, #12]
 8011a7a:	0718      	lsls	r0, r3, #28
 8011a7c:	d55e      	bpl.n	8011b3c <_vfiprintf_r+0xe4>
 8011a7e:	6923      	ldr	r3, [r4, #16]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d05b      	beq.n	8011b3c <_vfiprintf_r+0xe4>
 8011a84:	2300      	movs	r3, #0
 8011a86:	9309      	str	r3, [sp, #36]	; 0x24
 8011a88:	2320      	movs	r3, #32
 8011a8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011a8e:	2330      	movs	r3, #48	; 0x30
 8011a90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011a94:	9503      	str	r5, [sp, #12]
 8011a96:	f04f 0b01 	mov.w	fp, #1
 8011a9a:	46b8      	mov	r8, r7
 8011a9c:	4645      	mov	r5, r8
 8011a9e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011aa2:	b10b      	cbz	r3, 8011aa8 <_vfiprintf_r+0x50>
 8011aa4:	2b25      	cmp	r3, #37	; 0x25
 8011aa6:	d154      	bne.n	8011b52 <_vfiprintf_r+0xfa>
 8011aa8:	ebb8 0a07 	subs.w	sl, r8, r7
 8011aac:	d00b      	beq.n	8011ac6 <_vfiprintf_r+0x6e>
 8011aae:	4653      	mov	r3, sl
 8011ab0:	463a      	mov	r2, r7
 8011ab2:	4621      	mov	r1, r4
 8011ab4:	4630      	mov	r0, r6
 8011ab6:	f7ff ffbc 	bl	8011a32 <__sfputs_r>
 8011aba:	3001      	adds	r0, #1
 8011abc:	f000 80c2 	beq.w	8011c44 <_vfiprintf_r+0x1ec>
 8011ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ac2:	4453      	add	r3, sl
 8011ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8011ac6:	f898 3000 	ldrb.w	r3, [r8]
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	f000 80ba 	beq.w	8011c44 <_vfiprintf_r+0x1ec>
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	f04f 32ff 	mov.w	r2, #4294967295
 8011ad6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ada:	9304      	str	r3, [sp, #16]
 8011adc:	9307      	str	r3, [sp, #28]
 8011ade:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011ae2:	931a      	str	r3, [sp, #104]	; 0x68
 8011ae4:	46a8      	mov	r8, r5
 8011ae6:	2205      	movs	r2, #5
 8011ae8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011aec:	485e      	ldr	r0, [pc, #376]	; (8011c68 <_vfiprintf_r+0x210>)
 8011aee:	f7ee fb9f 	bl	8000230 <memchr>
 8011af2:	9b04      	ldr	r3, [sp, #16]
 8011af4:	bb78      	cbnz	r0, 8011b56 <_vfiprintf_r+0xfe>
 8011af6:	06d9      	lsls	r1, r3, #27
 8011af8:	bf44      	itt	mi
 8011afa:	2220      	movmi	r2, #32
 8011afc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b00:	071a      	lsls	r2, r3, #28
 8011b02:	bf44      	itt	mi
 8011b04:	222b      	movmi	r2, #43	; 0x2b
 8011b06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011b0a:	782a      	ldrb	r2, [r5, #0]
 8011b0c:	2a2a      	cmp	r2, #42	; 0x2a
 8011b0e:	d02a      	beq.n	8011b66 <_vfiprintf_r+0x10e>
 8011b10:	9a07      	ldr	r2, [sp, #28]
 8011b12:	46a8      	mov	r8, r5
 8011b14:	2000      	movs	r0, #0
 8011b16:	250a      	movs	r5, #10
 8011b18:	4641      	mov	r1, r8
 8011b1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b1e:	3b30      	subs	r3, #48	; 0x30
 8011b20:	2b09      	cmp	r3, #9
 8011b22:	d969      	bls.n	8011bf8 <_vfiprintf_r+0x1a0>
 8011b24:	b360      	cbz	r0, 8011b80 <_vfiprintf_r+0x128>
 8011b26:	e024      	b.n	8011b72 <_vfiprintf_r+0x11a>
 8011b28:	4b50      	ldr	r3, [pc, #320]	; (8011c6c <_vfiprintf_r+0x214>)
 8011b2a:	429c      	cmp	r4, r3
 8011b2c:	d101      	bne.n	8011b32 <_vfiprintf_r+0xda>
 8011b2e:	68b4      	ldr	r4, [r6, #8]
 8011b30:	e7a2      	b.n	8011a78 <_vfiprintf_r+0x20>
 8011b32:	4b4f      	ldr	r3, [pc, #316]	; (8011c70 <_vfiprintf_r+0x218>)
 8011b34:	429c      	cmp	r4, r3
 8011b36:	bf08      	it	eq
 8011b38:	68f4      	ldreq	r4, [r6, #12]
 8011b3a:	e79d      	b.n	8011a78 <_vfiprintf_r+0x20>
 8011b3c:	4621      	mov	r1, r4
 8011b3e:	4630      	mov	r0, r6
 8011b40:	f7fd fd72 	bl	800f628 <__swsetup_r>
 8011b44:	2800      	cmp	r0, #0
 8011b46:	d09d      	beq.n	8011a84 <_vfiprintf_r+0x2c>
 8011b48:	f04f 30ff 	mov.w	r0, #4294967295
 8011b4c:	b01d      	add	sp, #116	; 0x74
 8011b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b52:	46a8      	mov	r8, r5
 8011b54:	e7a2      	b.n	8011a9c <_vfiprintf_r+0x44>
 8011b56:	4a44      	ldr	r2, [pc, #272]	; (8011c68 <_vfiprintf_r+0x210>)
 8011b58:	1a80      	subs	r0, r0, r2
 8011b5a:	fa0b f000 	lsl.w	r0, fp, r0
 8011b5e:	4318      	orrs	r0, r3
 8011b60:	9004      	str	r0, [sp, #16]
 8011b62:	4645      	mov	r5, r8
 8011b64:	e7be      	b.n	8011ae4 <_vfiprintf_r+0x8c>
 8011b66:	9a03      	ldr	r2, [sp, #12]
 8011b68:	1d11      	adds	r1, r2, #4
 8011b6a:	6812      	ldr	r2, [r2, #0]
 8011b6c:	9103      	str	r1, [sp, #12]
 8011b6e:	2a00      	cmp	r2, #0
 8011b70:	db01      	blt.n	8011b76 <_vfiprintf_r+0x11e>
 8011b72:	9207      	str	r2, [sp, #28]
 8011b74:	e004      	b.n	8011b80 <_vfiprintf_r+0x128>
 8011b76:	4252      	negs	r2, r2
 8011b78:	f043 0302 	orr.w	r3, r3, #2
 8011b7c:	9207      	str	r2, [sp, #28]
 8011b7e:	9304      	str	r3, [sp, #16]
 8011b80:	f898 3000 	ldrb.w	r3, [r8]
 8011b84:	2b2e      	cmp	r3, #46	; 0x2e
 8011b86:	d10e      	bne.n	8011ba6 <_vfiprintf_r+0x14e>
 8011b88:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011b8c:	2b2a      	cmp	r3, #42	; 0x2a
 8011b8e:	d138      	bne.n	8011c02 <_vfiprintf_r+0x1aa>
 8011b90:	9b03      	ldr	r3, [sp, #12]
 8011b92:	1d1a      	adds	r2, r3, #4
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	9203      	str	r2, [sp, #12]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	bfb8      	it	lt
 8011b9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011ba0:	f108 0802 	add.w	r8, r8, #2
 8011ba4:	9305      	str	r3, [sp, #20]
 8011ba6:	4d33      	ldr	r5, [pc, #204]	; (8011c74 <_vfiprintf_r+0x21c>)
 8011ba8:	f898 1000 	ldrb.w	r1, [r8]
 8011bac:	2203      	movs	r2, #3
 8011bae:	4628      	mov	r0, r5
 8011bb0:	f7ee fb3e 	bl	8000230 <memchr>
 8011bb4:	b140      	cbz	r0, 8011bc8 <_vfiprintf_r+0x170>
 8011bb6:	2340      	movs	r3, #64	; 0x40
 8011bb8:	1b40      	subs	r0, r0, r5
 8011bba:	fa03 f000 	lsl.w	r0, r3, r0
 8011bbe:	9b04      	ldr	r3, [sp, #16]
 8011bc0:	4303      	orrs	r3, r0
 8011bc2:	f108 0801 	add.w	r8, r8, #1
 8011bc6:	9304      	str	r3, [sp, #16]
 8011bc8:	f898 1000 	ldrb.w	r1, [r8]
 8011bcc:	482a      	ldr	r0, [pc, #168]	; (8011c78 <_vfiprintf_r+0x220>)
 8011bce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011bd2:	2206      	movs	r2, #6
 8011bd4:	f108 0701 	add.w	r7, r8, #1
 8011bd8:	f7ee fb2a 	bl	8000230 <memchr>
 8011bdc:	2800      	cmp	r0, #0
 8011bde:	d037      	beq.n	8011c50 <_vfiprintf_r+0x1f8>
 8011be0:	4b26      	ldr	r3, [pc, #152]	; (8011c7c <_vfiprintf_r+0x224>)
 8011be2:	bb1b      	cbnz	r3, 8011c2c <_vfiprintf_r+0x1d4>
 8011be4:	9b03      	ldr	r3, [sp, #12]
 8011be6:	3307      	adds	r3, #7
 8011be8:	f023 0307 	bic.w	r3, r3, #7
 8011bec:	3308      	adds	r3, #8
 8011bee:	9303      	str	r3, [sp, #12]
 8011bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bf2:	444b      	add	r3, r9
 8011bf4:	9309      	str	r3, [sp, #36]	; 0x24
 8011bf6:	e750      	b.n	8011a9a <_vfiprintf_r+0x42>
 8011bf8:	fb05 3202 	mla	r2, r5, r2, r3
 8011bfc:	2001      	movs	r0, #1
 8011bfe:	4688      	mov	r8, r1
 8011c00:	e78a      	b.n	8011b18 <_vfiprintf_r+0xc0>
 8011c02:	2300      	movs	r3, #0
 8011c04:	f108 0801 	add.w	r8, r8, #1
 8011c08:	9305      	str	r3, [sp, #20]
 8011c0a:	4619      	mov	r1, r3
 8011c0c:	250a      	movs	r5, #10
 8011c0e:	4640      	mov	r0, r8
 8011c10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c14:	3a30      	subs	r2, #48	; 0x30
 8011c16:	2a09      	cmp	r2, #9
 8011c18:	d903      	bls.n	8011c22 <_vfiprintf_r+0x1ca>
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d0c3      	beq.n	8011ba6 <_vfiprintf_r+0x14e>
 8011c1e:	9105      	str	r1, [sp, #20]
 8011c20:	e7c1      	b.n	8011ba6 <_vfiprintf_r+0x14e>
 8011c22:	fb05 2101 	mla	r1, r5, r1, r2
 8011c26:	2301      	movs	r3, #1
 8011c28:	4680      	mov	r8, r0
 8011c2a:	e7f0      	b.n	8011c0e <_vfiprintf_r+0x1b6>
 8011c2c:	ab03      	add	r3, sp, #12
 8011c2e:	9300      	str	r3, [sp, #0]
 8011c30:	4622      	mov	r2, r4
 8011c32:	4b13      	ldr	r3, [pc, #76]	; (8011c80 <_vfiprintf_r+0x228>)
 8011c34:	a904      	add	r1, sp, #16
 8011c36:	4630      	mov	r0, r6
 8011c38:	f7fb fef4 	bl	800da24 <_printf_float>
 8011c3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011c40:	4681      	mov	r9, r0
 8011c42:	d1d5      	bne.n	8011bf0 <_vfiprintf_r+0x198>
 8011c44:	89a3      	ldrh	r3, [r4, #12]
 8011c46:	065b      	lsls	r3, r3, #25
 8011c48:	f53f af7e 	bmi.w	8011b48 <_vfiprintf_r+0xf0>
 8011c4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011c4e:	e77d      	b.n	8011b4c <_vfiprintf_r+0xf4>
 8011c50:	ab03      	add	r3, sp, #12
 8011c52:	9300      	str	r3, [sp, #0]
 8011c54:	4622      	mov	r2, r4
 8011c56:	4b0a      	ldr	r3, [pc, #40]	; (8011c80 <_vfiprintf_r+0x228>)
 8011c58:	a904      	add	r1, sp, #16
 8011c5a:	4630      	mov	r0, r6
 8011c5c:	f7fc f998 	bl	800df90 <_printf_i>
 8011c60:	e7ec      	b.n	8011c3c <_vfiprintf_r+0x1e4>
 8011c62:	bf00      	nop
 8011c64:	08014e78 	.word	0x08014e78
 8011c68:	08014fc4 	.word	0x08014fc4
 8011c6c:	08014e98 	.word	0x08014e98
 8011c70:	08014e58 	.word	0x08014e58
 8011c74:	08014fca 	.word	0x08014fca
 8011c78:	08014fce 	.word	0x08014fce
 8011c7c:	0800da25 	.word	0x0800da25
 8011c80:	08011a33 	.word	0x08011a33

08011c84 <_sbrk_r>:
 8011c84:	b538      	push	{r3, r4, r5, lr}
 8011c86:	4c06      	ldr	r4, [pc, #24]	; (8011ca0 <_sbrk_r+0x1c>)
 8011c88:	2300      	movs	r3, #0
 8011c8a:	4605      	mov	r5, r0
 8011c8c:	4608      	mov	r0, r1
 8011c8e:	6023      	str	r3, [r4, #0]
 8011c90:	f7f2 fb50 	bl	8004334 <_sbrk>
 8011c94:	1c43      	adds	r3, r0, #1
 8011c96:	d102      	bne.n	8011c9e <_sbrk_r+0x1a>
 8011c98:	6823      	ldr	r3, [r4, #0]
 8011c9a:	b103      	cbz	r3, 8011c9e <_sbrk_r+0x1a>
 8011c9c:	602b      	str	r3, [r5, #0]
 8011c9e:	bd38      	pop	{r3, r4, r5, pc}
 8011ca0:	20004590 	.word	0x20004590

08011ca4 <__sread>:
 8011ca4:	b510      	push	{r4, lr}
 8011ca6:	460c      	mov	r4, r1
 8011ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cac:	f000 f8f4 	bl	8011e98 <_read_r>
 8011cb0:	2800      	cmp	r0, #0
 8011cb2:	bfab      	itete	ge
 8011cb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8011cb8:	181b      	addge	r3, r3, r0
 8011cba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011cbe:	bfac      	ite	ge
 8011cc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8011cc2:	81a3      	strhlt	r3, [r4, #12]
 8011cc4:	bd10      	pop	{r4, pc}

08011cc6 <__swrite>:
 8011cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cca:	461f      	mov	r7, r3
 8011ccc:	898b      	ldrh	r3, [r1, #12]
 8011cce:	05db      	lsls	r3, r3, #23
 8011cd0:	4605      	mov	r5, r0
 8011cd2:	460c      	mov	r4, r1
 8011cd4:	4616      	mov	r6, r2
 8011cd6:	d505      	bpl.n	8011ce4 <__swrite+0x1e>
 8011cd8:	2302      	movs	r3, #2
 8011cda:	2200      	movs	r2, #0
 8011cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ce0:	f000 f886 	bl	8011df0 <_lseek_r>
 8011ce4:	89a3      	ldrh	r3, [r4, #12]
 8011ce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011cea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011cee:	81a3      	strh	r3, [r4, #12]
 8011cf0:	4632      	mov	r2, r6
 8011cf2:	463b      	mov	r3, r7
 8011cf4:	4628      	mov	r0, r5
 8011cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011cfa:	f000 b835 	b.w	8011d68 <_write_r>

08011cfe <__sseek>:
 8011cfe:	b510      	push	{r4, lr}
 8011d00:	460c      	mov	r4, r1
 8011d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d06:	f000 f873 	bl	8011df0 <_lseek_r>
 8011d0a:	1c43      	adds	r3, r0, #1
 8011d0c:	89a3      	ldrh	r3, [r4, #12]
 8011d0e:	bf15      	itete	ne
 8011d10:	6560      	strne	r0, [r4, #84]	; 0x54
 8011d12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011d16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011d1a:	81a3      	strheq	r3, [r4, #12]
 8011d1c:	bf18      	it	ne
 8011d1e:	81a3      	strhne	r3, [r4, #12]
 8011d20:	bd10      	pop	{r4, pc}

08011d22 <__sclose>:
 8011d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d26:	f000 b831 	b.w	8011d8c <_close_r>

08011d2a <strncmp>:
 8011d2a:	b510      	push	{r4, lr}
 8011d2c:	b16a      	cbz	r2, 8011d4a <strncmp+0x20>
 8011d2e:	3901      	subs	r1, #1
 8011d30:	1884      	adds	r4, r0, r2
 8011d32:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011d36:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011d3a:	4293      	cmp	r3, r2
 8011d3c:	d103      	bne.n	8011d46 <strncmp+0x1c>
 8011d3e:	42a0      	cmp	r0, r4
 8011d40:	d001      	beq.n	8011d46 <strncmp+0x1c>
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d1f5      	bne.n	8011d32 <strncmp+0x8>
 8011d46:	1a98      	subs	r0, r3, r2
 8011d48:	bd10      	pop	{r4, pc}
 8011d4a:	4610      	mov	r0, r2
 8011d4c:	e7fc      	b.n	8011d48 <strncmp+0x1e>

08011d4e <__ascii_wctomb>:
 8011d4e:	b149      	cbz	r1, 8011d64 <__ascii_wctomb+0x16>
 8011d50:	2aff      	cmp	r2, #255	; 0xff
 8011d52:	bf85      	ittet	hi
 8011d54:	238a      	movhi	r3, #138	; 0x8a
 8011d56:	6003      	strhi	r3, [r0, #0]
 8011d58:	700a      	strbls	r2, [r1, #0]
 8011d5a:	f04f 30ff 	movhi.w	r0, #4294967295
 8011d5e:	bf98      	it	ls
 8011d60:	2001      	movls	r0, #1
 8011d62:	4770      	bx	lr
 8011d64:	4608      	mov	r0, r1
 8011d66:	4770      	bx	lr

08011d68 <_write_r>:
 8011d68:	b538      	push	{r3, r4, r5, lr}
 8011d6a:	4c07      	ldr	r4, [pc, #28]	; (8011d88 <_write_r+0x20>)
 8011d6c:	4605      	mov	r5, r0
 8011d6e:	4608      	mov	r0, r1
 8011d70:	4611      	mov	r1, r2
 8011d72:	2200      	movs	r2, #0
 8011d74:	6022      	str	r2, [r4, #0]
 8011d76:	461a      	mov	r2, r3
 8011d78:	f7f2 fa8b 	bl	8004292 <_write>
 8011d7c:	1c43      	adds	r3, r0, #1
 8011d7e:	d102      	bne.n	8011d86 <_write_r+0x1e>
 8011d80:	6823      	ldr	r3, [r4, #0]
 8011d82:	b103      	cbz	r3, 8011d86 <_write_r+0x1e>
 8011d84:	602b      	str	r3, [r5, #0]
 8011d86:	bd38      	pop	{r3, r4, r5, pc}
 8011d88:	20004590 	.word	0x20004590

08011d8c <_close_r>:
 8011d8c:	b538      	push	{r3, r4, r5, lr}
 8011d8e:	4c06      	ldr	r4, [pc, #24]	; (8011da8 <_close_r+0x1c>)
 8011d90:	2300      	movs	r3, #0
 8011d92:	4605      	mov	r5, r0
 8011d94:	4608      	mov	r0, r1
 8011d96:	6023      	str	r3, [r4, #0]
 8011d98:	f7f2 fa97 	bl	80042ca <_close>
 8011d9c:	1c43      	adds	r3, r0, #1
 8011d9e:	d102      	bne.n	8011da6 <_close_r+0x1a>
 8011da0:	6823      	ldr	r3, [r4, #0]
 8011da2:	b103      	cbz	r3, 8011da6 <_close_r+0x1a>
 8011da4:	602b      	str	r3, [r5, #0]
 8011da6:	bd38      	pop	{r3, r4, r5, pc}
 8011da8:	20004590 	.word	0x20004590

08011dac <_fstat_r>:
 8011dac:	b538      	push	{r3, r4, r5, lr}
 8011dae:	4c07      	ldr	r4, [pc, #28]	; (8011dcc <_fstat_r+0x20>)
 8011db0:	2300      	movs	r3, #0
 8011db2:	4605      	mov	r5, r0
 8011db4:	4608      	mov	r0, r1
 8011db6:	4611      	mov	r1, r2
 8011db8:	6023      	str	r3, [r4, #0]
 8011dba:	f7f2 fa92 	bl	80042e2 <_fstat>
 8011dbe:	1c43      	adds	r3, r0, #1
 8011dc0:	d102      	bne.n	8011dc8 <_fstat_r+0x1c>
 8011dc2:	6823      	ldr	r3, [r4, #0]
 8011dc4:	b103      	cbz	r3, 8011dc8 <_fstat_r+0x1c>
 8011dc6:	602b      	str	r3, [r5, #0]
 8011dc8:	bd38      	pop	{r3, r4, r5, pc}
 8011dca:	bf00      	nop
 8011dcc:	20004590 	.word	0x20004590

08011dd0 <_isatty_r>:
 8011dd0:	b538      	push	{r3, r4, r5, lr}
 8011dd2:	4c06      	ldr	r4, [pc, #24]	; (8011dec <_isatty_r+0x1c>)
 8011dd4:	2300      	movs	r3, #0
 8011dd6:	4605      	mov	r5, r0
 8011dd8:	4608      	mov	r0, r1
 8011dda:	6023      	str	r3, [r4, #0]
 8011ddc:	f7f2 fa91 	bl	8004302 <_isatty>
 8011de0:	1c43      	adds	r3, r0, #1
 8011de2:	d102      	bne.n	8011dea <_isatty_r+0x1a>
 8011de4:	6823      	ldr	r3, [r4, #0]
 8011de6:	b103      	cbz	r3, 8011dea <_isatty_r+0x1a>
 8011de8:	602b      	str	r3, [r5, #0]
 8011dea:	bd38      	pop	{r3, r4, r5, pc}
 8011dec:	20004590 	.word	0x20004590

08011df0 <_lseek_r>:
 8011df0:	b538      	push	{r3, r4, r5, lr}
 8011df2:	4c07      	ldr	r4, [pc, #28]	; (8011e10 <_lseek_r+0x20>)
 8011df4:	4605      	mov	r5, r0
 8011df6:	4608      	mov	r0, r1
 8011df8:	4611      	mov	r1, r2
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	6022      	str	r2, [r4, #0]
 8011dfe:	461a      	mov	r2, r3
 8011e00:	f7f2 fa8a 	bl	8004318 <_lseek>
 8011e04:	1c43      	adds	r3, r0, #1
 8011e06:	d102      	bne.n	8011e0e <_lseek_r+0x1e>
 8011e08:	6823      	ldr	r3, [r4, #0]
 8011e0a:	b103      	cbz	r3, 8011e0e <_lseek_r+0x1e>
 8011e0c:	602b      	str	r3, [r5, #0]
 8011e0e:	bd38      	pop	{r3, r4, r5, pc}
 8011e10:	20004590 	.word	0x20004590

08011e14 <memmove>:
 8011e14:	4288      	cmp	r0, r1
 8011e16:	b510      	push	{r4, lr}
 8011e18:	eb01 0302 	add.w	r3, r1, r2
 8011e1c:	d807      	bhi.n	8011e2e <memmove+0x1a>
 8011e1e:	1e42      	subs	r2, r0, #1
 8011e20:	4299      	cmp	r1, r3
 8011e22:	d00a      	beq.n	8011e3a <memmove+0x26>
 8011e24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011e28:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011e2c:	e7f8      	b.n	8011e20 <memmove+0xc>
 8011e2e:	4283      	cmp	r3, r0
 8011e30:	d9f5      	bls.n	8011e1e <memmove+0xa>
 8011e32:	1881      	adds	r1, r0, r2
 8011e34:	1ad2      	subs	r2, r2, r3
 8011e36:	42d3      	cmn	r3, r2
 8011e38:	d100      	bne.n	8011e3c <memmove+0x28>
 8011e3a:	bd10      	pop	{r4, pc}
 8011e3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011e40:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011e44:	e7f7      	b.n	8011e36 <memmove+0x22>

08011e46 <__malloc_lock>:
 8011e46:	4770      	bx	lr

08011e48 <__malloc_unlock>:
 8011e48:	4770      	bx	lr

08011e4a <_realloc_r>:
 8011e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e4c:	4607      	mov	r7, r0
 8011e4e:	4614      	mov	r4, r2
 8011e50:	460e      	mov	r6, r1
 8011e52:	b921      	cbnz	r1, 8011e5e <_realloc_r+0x14>
 8011e54:	4611      	mov	r1, r2
 8011e56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011e5a:	f7ff bc27 	b.w	80116ac <_malloc_r>
 8011e5e:	b922      	cbnz	r2, 8011e6a <_realloc_r+0x20>
 8011e60:	f7ff fbd6 	bl	8011610 <_free_r>
 8011e64:	4625      	mov	r5, r4
 8011e66:	4628      	mov	r0, r5
 8011e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e6a:	f000 f827 	bl	8011ebc <_malloc_usable_size_r>
 8011e6e:	42a0      	cmp	r0, r4
 8011e70:	d20f      	bcs.n	8011e92 <_realloc_r+0x48>
 8011e72:	4621      	mov	r1, r4
 8011e74:	4638      	mov	r0, r7
 8011e76:	f7ff fc19 	bl	80116ac <_malloc_r>
 8011e7a:	4605      	mov	r5, r0
 8011e7c:	2800      	cmp	r0, #0
 8011e7e:	d0f2      	beq.n	8011e66 <_realloc_r+0x1c>
 8011e80:	4631      	mov	r1, r6
 8011e82:	4622      	mov	r2, r4
 8011e84:	f7fb fd26 	bl	800d8d4 <memcpy>
 8011e88:	4631      	mov	r1, r6
 8011e8a:	4638      	mov	r0, r7
 8011e8c:	f7ff fbc0 	bl	8011610 <_free_r>
 8011e90:	e7e9      	b.n	8011e66 <_realloc_r+0x1c>
 8011e92:	4635      	mov	r5, r6
 8011e94:	e7e7      	b.n	8011e66 <_realloc_r+0x1c>
	...

08011e98 <_read_r>:
 8011e98:	b538      	push	{r3, r4, r5, lr}
 8011e9a:	4c07      	ldr	r4, [pc, #28]	; (8011eb8 <_read_r+0x20>)
 8011e9c:	4605      	mov	r5, r0
 8011e9e:	4608      	mov	r0, r1
 8011ea0:	4611      	mov	r1, r2
 8011ea2:	2200      	movs	r2, #0
 8011ea4:	6022      	str	r2, [r4, #0]
 8011ea6:	461a      	mov	r2, r3
 8011ea8:	f7f2 f9d6 	bl	8004258 <_read>
 8011eac:	1c43      	adds	r3, r0, #1
 8011eae:	d102      	bne.n	8011eb6 <_read_r+0x1e>
 8011eb0:	6823      	ldr	r3, [r4, #0]
 8011eb2:	b103      	cbz	r3, 8011eb6 <_read_r+0x1e>
 8011eb4:	602b      	str	r3, [r5, #0]
 8011eb6:	bd38      	pop	{r3, r4, r5, pc}
 8011eb8:	20004590 	.word	0x20004590

08011ebc <_malloc_usable_size_r>:
 8011ebc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ec0:	1f18      	subs	r0, r3, #4
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	bfbc      	itt	lt
 8011ec6:	580b      	ldrlt	r3, [r1, r0]
 8011ec8:	18c0      	addlt	r0, r0, r3
 8011eca:	4770      	bx	lr
 8011ecc:	0000      	movs	r0, r0
	...

08011ed0 <cos>:
 8011ed0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011ed2:	ec51 0b10 	vmov	r0, r1, d0
 8011ed6:	4a1e      	ldr	r2, [pc, #120]	; (8011f50 <cos+0x80>)
 8011ed8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011edc:	4293      	cmp	r3, r2
 8011ede:	dc06      	bgt.n	8011eee <cos+0x1e>
 8011ee0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011f48 <cos+0x78>
 8011ee4:	f000 fb80 	bl	80125e8 <__kernel_cos>
 8011ee8:	ec51 0b10 	vmov	r0, r1, d0
 8011eec:	e007      	b.n	8011efe <cos+0x2e>
 8011eee:	4a19      	ldr	r2, [pc, #100]	; (8011f54 <cos+0x84>)
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	dd09      	ble.n	8011f08 <cos+0x38>
 8011ef4:	ee10 2a10 	vmov	r2, s0
 8011ef8:	460b      	mov	r3, r1
 8011efa:	f7ee f9ed 	bl	80002d8 <__aeabi_dsub>
 8011efe:	ec41 0b10 	vmov	d0, r0, r1
 8011f02:	b005      	add	sp, #20
 8011f04:	f85d fb04 	ldr.w	pc, [sp], #4
 8011f08:	4668      	mov	r0, sp
 8011f0a:	f000 f8c9 	bl	80120a0 <__ieee754_rem_pio2>
 8011f0e:	f000 0003 	and.w	r0, r0, #3
 8011f12:	2801      	cmp	r0, #1
 8011f14:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011f18:	ed9d 0b00 	vldr	d0, [sp]
 8011f1c:	d007      	beq.n	8011f2e <cos+0x5e>
 8011f1e:	2802      	cmp	r0, #2
 8011f20:	d00e      	beq.n	8011f40 <cos+0x70>
 8011f22:	2800      	cmp	r0, #0
 8011f24:	d0de      	beq.n	8011ee4 <cos+0x14>
 8011f26:	2001      	movs	r0, #1
 8011f28:	f000 ff66 	bl	8012df8 <__kernel_sin>
 8011f2c:	e7dc      	b.n	8011ee8 <cos+0x18>
 8011f2e:	f000 ff63 	bl	8012df8 <__kernel_sin>
 8011f32:	ec53 2b10 	vmov	r2, r3, d0
 8011f36:	ee10 0a10 	vmov	r0, s0
 8011f3a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011f3e:	e7de      	b.n	8011efe <cos+0x2e>
 8011f40:	f000 fb52 	bl	80125e8 <__kernel_cos>
 8011f44:	e7f5      	b.n	8011f32 <cos+0x62>
 8011f46:	bf00      	nop
	...
 8011f50:	3fe921fb 	.word	0x3fe921fb
 8011f54:	7fefffff 	.word	0x7fefffff

08011f58 <sin>:
 8011f58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011f5a:	ec51 0b10 	vmov	r0, r1, d0
 8011f5e:	4a20      	ldr	r2, [pc, #128]	; (8011fe0 <sin+0x88>)
 8011f60:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011f64:	4293      	cmp	r3, r2
 8011f66:	dc07      	bgt.n	8011f78 <sin+0x20>
 8011f68:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011fd8 <sin+0x80>
 8011f6c:	2000      	movs	r0, #0
 8011f6e:	f000 ff43 	bl	8012df8 <__kernel_sin>
 8011f72:	ec51 0b10 	vmov	r0, r1, d0
 8011f76:	e007      	b.n	8011f88 <sin+0x30>
 8011f78:	4a1a      	ldr	r2, [pc, #104]	; (8011fe4 <sin+0x8c>)
 8011f7a:	4293      	cmp	r3, r2
 8011f7c:	dd09      	ble.n	8011f92 <sin+0x3a>
 8011f7e:	ee10 2a10 	vmov	r2, s0
 8011f82:	460b      	mov	r3, r1
 8011f84:	f7ee f9a8 	bl	80002d8 <__aeabi_dsub>
 8011f88:	ec41 0b10 	vmov	d0, r0, r1
 8011f8c:	b005      	add	sp, #20
 8011f8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011f92:	4668      	mov	r0, sp
 8011f94:	f000 f884 	bl	80120a0 <__ieee754_rem_pio2>
 8011f98:	f000 0003 	and.w	r0, r0, #3
 8011f9c:	2801      	cmp	r0, #1
 8011f9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011fa2:	ed9d 0b00 	vldr	d0, [sp]
 8011fa6:	d004      	beq.n	8011fb2 <sin+0x5a>
 8011fa8:	2802      	cmp	r0, #2
 8011faa:	d005      	beq.n	8011fb8 <sin+0x60>
 8011fac:	b970      	cbnz	r0, 8011fcc <sin+0x74>
 8011fae:	2001      	movs	r0, #1
 8011fb0:	e7dd      	b.n	8011f6e <sin+0x16>
 8011fb2:	f000 fb19 	bl	80125e8 <__kernel_cos>
 8011fb6:	e7dc      	b.n	8011f72 <sin+0x1a>
 8011fb8:	2001      	movs	r0, #1
 8011fba:	f000 ff1d 	bl	8012df8 <__kernel_sin>
 8011fbe:	ec53 2b10 	vmov	r2, r3, d0
 8011fc2:	ee10 0a10 	vmov	r0, s0
 8011fc6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011fca:	e7dd      	b.n	8011f88 <sin+0x30>
 8011fcc:	f000 fb0c 	bl	80125e8 <__kernel_cos>
 8011fd0:	e7f5      	b.n	8011fbe <sin+0x66>
 8011fd2:	bf00      	nop
 8011fd4:	f3af 8000 	nop.w
	...
 8011fe0:	3fe921fb 	.word	0x3fe921fb
 8011fe4:	7fefffff 	.word	0x7fefffff

08011fe8 <sqrt>:
 8011fe8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011fec:	ed2d 8b02 	vpush	{d8}
 8011ff0:	b08b      	sub	sp, #44	; 0x2c
 8011ff2:	ec55 4b10 	vmov	r4, r5, d0
 8011ff6:	f000 fa45 	bl	8012484 <__ieee754_sqrt>
 8011ffa:	4b26      	ldr	r3, [pc, #152]	; (8012094 <sqrt+0xac>)
 8011ffc:	eeb0 8a40 	vmov.f32	s16, s0
 8012000:	eef0 8a60 	vmov.f32	s17, s1
 8012004:	f993 6000 	ldrsb.w	r6, [r3]
 8012008:	1c73      	adds	r3, r6, #1
 801200a:	d02a      	beq.n	8012062 <sqrt+0x7a>
 801200c:	4622      	mov	r2, r4
 801200e:	462b      	mov	r3, r5
 8012010:	4620      	mov	r0, r4
 8012012:	4629      	mov	r1, r5
 8012014:	f7ee fdb2 	bl	8000b7c <__aeabi_dcmpun>
 8012018:	4607      	mov	r7, r0
 801201a:	bb10      	cbnz	r0, 8012062 <sqrt+0x7a>
 801201c:	f04f 0800 	mov.w	r8, #0
 8012020:	f04f 0900 	mov.w	r9, #0
 8012024:	4642      	mov	r2, r8
 8012026:	464b      	mov	r3, r9
 8012028:	4620      	mov	r0, r4
 801202a:	4629      	mov	r1, r5
 801202c:	f7ee fd7e 	bl	8000b2c <__aeabi_dcmplt>
 8012030:	b1b8      	cbz	r0, 8012062 <sqrt+0x7a>
 8012032:	2301      	movs	r3, #1
 8012034:	9300      	str	r3, [sp, #0]
 8012036:	4b18      	ldr	r3, [pc, #96]	; (8012098 <sqrt+0xb0>)
 8012038:	9301      	str	r3, [sp, #4]
 801203a:	9708      	str	r7, [sp, #32]
 801203c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8012040:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8012044:	b9b6      	cbnz	r6, 8012074 <sqrt+0x8c>
 8012046:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801204a:	4668      	mov	r0, sp
 801204c:	f001 f81c 	bl	8013088 <matherr>
 8012050:	b1d0      	cbz	r0, 8012088 <sqrt+0xa0>
 8012052:	9b08      	ldr	r3, [sp, #32]
 8012054:	b11b      	cbz	r3, 801205e <sqrt+0x76>
 8012056:	f7fb fc13 	bl	800d880 <__errno>
 801205a:	9b08      	ldr	r3, [sp, #32]
 801205c:	6003      	str	r3, [r0, #0]
 801205e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8012062:	eeb0 0a48 	vmov.f32	s0, s16
 8012066:	eef0 0a68 	vmov.f32	s1, s17
 801206a:	b00b      	add	sp, #44	; 0x2c
 801206c:	ecbd 8b02 	vpop	{d8}
 8012070:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012074:	4642      	mov	r2, r8
 8012076:	464b      	mov	r3, r9
 8012078:	4640      	mov	r0, r8
 801207a:	4649      	mov	r1, r9
 801207c:	f7ee fc0e 	bl	800089c <__aeabi_ddiv>
 8012080:	2e02      	cmp	r6, #2
 8012082:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012086:	d1e0      	bne.n	801204a <sqrt+0x62>
 8012088:	f7fb fbfa 	bl	800d880 <__errno>
 801208c:	2321      	movs	r3, #33	; 0x21
 801208e:	6003      	str	r3, [r0, #0]
 8012090:	e7df      	b.n	8012052 <sqrt+0x6a>
 8012092:	bf00      	nop
 8012094:	200001f0 	.word	0x200001f0
 8012098:	080150d6 	.word	0x080150d6
 801209c:	00000000 	.word	0x00000000

080120a0 <__ieee754_rem_pio2>:
 80120a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120a4:	ec57 6b10 	vmov	r6, r7, d0
 80120a8:	4bc3      	ldr	r3, [pc, #780]	; (80123b8 <__ieee754_rem_pio2+0x318>)
 80120aa:	b08d      	sub	sp, #52	; 0x34
 80120ac:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80120b0:	4598      	cmp	r8, r3
 80120b2:	4604      	mov	r4, r0
 80120b4:	9704      	str	r7, [sp, #16]
 80120b6:	dc07      	bgt.n	80120c8 <__ieee754_rem_pio2+0x28>
 80120b8:	2200      	movs	r2, #0
 80120ba:	2300      	movs	r3, #0
 80120bc:	ed84 0b00 	vstr	d0, [r4]
 80120c0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80120c4:	2500      	movs	r5, #0
 80120c6:	e027      	b.n	8012118 <__ieee754_rem_pio2+0x78>
 80120c8:	4bbc      	ldr	r3, [pc, #752]	; (80123bc <__ieee754_rem_pio2+0x31c>)
 80120ca:	4598      	cmp	r8, r3
 80120cc:	dc75      	bgt.n	80121ba <__ieee754_rem_pio2+0x11a>
 80120ce:	9b04      	ldr	r3, [sp, #16]
 80120d0:	4dbb      	ldr	r5, [pc, #748]	; (80123c0 <__ieee754_rem_pio2+0x320>)
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	ee10 0a10 	vmov	r0, s0
 80120d8:	a3a9      	add	r3, pc, #676	; (adr r3, 8012380 <__ieee754_rem_pio2+0x2e0>)
 80120da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120de:	4639      	mov	r1, r7
 80120e0:	dd36      	ble.n	8012150 <__ieee754_rem_pio2+0xb0>
 80120e2:	f7ee f8f9 	bl	80002d8 <__aeabi_dsub>
 80120e6:	45a8      	cmp	r8, r5
 80120e8:	4606      	mov	r6, r0
 80120ea:	460f      	mov	r7, r1
 80120ec:	d018      	beq.n	8012120 <__ieee754_rem_pio2+0x80>
 80120ee:	a3a6      	add	r3, pc, #664	; (adr r3, 8012388 <__ieee754_rem_pio2+0x2e8>)
 80120f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120f4:	f7ee f8f0 	bl	80002d8 <__aeabi_dsub>
 80120f8:	4602      	mov	r2, r0
 80120fa:	460b      	mov	r3, r1
 80120fc:	e9c4 2300 	strd	r2, r3, [r4]
 8012100:	4630      	mov	r0, r6
 8012102:	4639      	mov	r1, r7
 8012104:	f7ee f8e8 	bl	80002d8 <__aeabi_dsub>
 8012108:	a39f      	add	r3, pc, #636	; (adr r3, 8012388 <__ieee754_rem_pio2+0x2e8>)
 801210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801210e:	f7ee f8e3 	bl	80002d8 <__aeabi_dsub>
 8012112:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012116:	2501      	movs	r5, #1
 8012118:	4628      	mov	r0, r5
 801211a:	b00d      	add	sp, #52	; 0x34
 801211c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012120:	a39b      	add	r3, pc, #620	; (adr r3, 8012390 <__ieee754_rem_pio2+0x2f0>)
 8012122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012126:	f7ee f8d7 	bl	80002d8 <__aeabi_dsub>
 801212a:	a39b      	add	r3, pc, #620	; (adr r3, 8012398 <__ieee754_rem_pio2+0x2f8>)
 801212c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012130:	4606      	mov	r6, r0
 8012132:	460f      	mov	r7, r1
 8012134:	f7ee f8d0 	bl	80002d8 <__aeabi_dsub>
 8012138:	4602      	mov	r2, r0
 801213a:	460b      	mov	r3, r1
 801213c:	e9c4 2300 	strd	r2, r3, [r4]
 8012140:	4630      	mov	r0, r6
 8012142:	4639      	mov	r1, r7
 8012144:	f7ee f8c8 	bl	80002d8 <__aeabi_dsub>
 8012148:	a393      	add	r3, pc, #588	; (adr r3, 8012398 <__ieee754_rem_pio2+0x2f8>)
 801214a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801214e:	e7de      	b.n	801210e <__ieee754_rem_pio2+0x6e>
 8012150:	f7ee f8c4 	bl	80002dc <__adddf3>
 8012154:	45a8      	cmp	r8, r5
 8012156:	4606      	mov	r6, r0
 8012158:	460f      	mov	r7, r1
 801215a:	d016      	beq.n	801218a <__ieee754_rem_pio2+0xea>
 801215c:	a38a      	add	r3, pc, #552	; (adr r3, 8012388 <__ieee754_rem_pio2+0x2e8>)
 801215e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012162:	f7ee f8bb 	bl	80002dc <__adddf3>
 8012166:	4602      	mov	r2, r0
 8012168:	460b      	mov	r3, r1
 801216a:	e9c4 2300 	strd	r2, r3, [r4]
 801216e:	4630      	mov	r0, r6
 8012170:	4639      	mov	r1, r7
 8012172:	f7ee f8b1 	bl	80002d8 <__aeabi_dsub>
 8012176:	a384      	add	r3, pc, #528	; (adr r3, 8012388 <__ieee754_rem_pio2+0x2e8>)
 8012178:	e9d3 2300 	ldrd	r2, r3, [r3]
 801217c:	f7ee f8ae 	bl	80002dc <__adddf3>
 8012180:	f04f 35ff 	mov.w	r5, #4294967295
 8012184:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012188:	e7c6      	b.n	8012118 <__ieee754_rem_pio2+0x78>
 801218a:	a381      	add	r3, pc, #516	; (adr r3, 8012390 <__ieee754_rem_pio2+0x2f0>)
 801218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012190:	f7ee f8a4 	bl	80002dc <__adddf3>
 8012194:	a380      	add	r3, pc, #512	; (adr r3, 8012398 <__ieee754_rem_pio2+0x2f8>)
 8012196:	e9d3 2300 	ldrd	r2, r3, [r3]
 801219a:	4606      	mov	r6, r0
 801219c:	460f      	mov	r7, r1
 801219e:	f7ee f89d 	bl	80002dc <__adddf3>
 80121a2:	4602      	mov	r2, r0
 80121a4:	460b      	mov	r3, r1
 80121a6:	e9c4 2300 	strd	r2, r3, [r4]
 80121aa:	4630      	mov	r0, r6
 80121ac:	4639      	mov	r1, r7
 80121ae:	f7ee f893 	bl	80002d8 <__aeabi_dsub>
 80121b2:	a379      	add	r3, pc, #484	; (adr r3, 8012398 <__ieee754_rem_pio2+0x2f8>)
 80121b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b8:	e7e0      	b.n	801217c <__ieee754_rem_pio2+0xdc>
 80121ba:	4b82      	ldr	r3, [pc, #520]	; (80123c4 <__ieee754_rem_pio2+0x324>)
 80121bc:	4598      	cmp	r8, r3
 80121be:	f300 80d0 	bgt.w	8012362 <__ieee754_rem_pio2+0x2c2>
 80121c2:	f000 fed3 	bl	8012f6c <fabs>
 80121c6:	ec57 6b10 	vmov	r6, r7, d0
 80121ca:	ee10 0a10 	vmov	r0, s0
 80121ce:	a374      	add	r3, pc, #464	; (adr r3, 80123a0 <__ieee754_rem_pio2+0x300>)
 80121d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121d4:	4639      	mov	r1, r7
 80121d6:	f7ee fa37 	bl	8000648 <__aeabi_dmul>
 80121da:	2200      	movs	r2, #0
 80121dc:	4b7a      	ldr	r3, [pc, #488]	; (80123c8 <__ieee754_rem_pio2+0x328>)
 80121de:	f7ee f87d 	bl	80002dc <__adddf3>
 80121e2:	f7ee fce1 	bl	8000ba8 <__aeabi_d2iz>
 80121e6:	4605      	mov	r5, r0
 80121e8:	f7ee f9c4 	bl	8000574 <__aeabi_i2d>
 80121ec:	a364      	add	r3, pc, #400	; (adr r3, 8012380 <__ieee754_rem_pio2+0x2e0>)
 80121ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80121f6:	f7ee fa27 	bl	8000648 <__aeabi_dmul>
 80121fa:	4602      	mov	r2, r0
 80121fc:	460b      	mov	r3, r1
 80121fe:	4630      	mov	r0, r6
 8012200:	4639      	mov	r1, r7
 8012202:	f7ee f869 	bl	80002d8 <__aeabi_dsub>
 8012206:	a360      	add	r3, pc, #384	; (adr r3, 8012388 <__ieee754_rem_pio2+0x2e8>)
 8012208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801220c:	4682      	mov	sl, r0
 801220e:	468b      	mov	fp, r1
 8012210:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012214:	f7ee fa18 	bl	8000648 <__aeabi_dmul>
 8012218:	2d1f      	cmp	r5, #31
 801221a:	4606      	mov	r6, r0
 801221c:	460f      	mov	r7, r1
 801221e:	dc0c      	bgt.n	801223a <__ieee754_rem_pio2+0x19a>
 8012220:	1e6a      	subs	r2, r5, #1
 8012222:	4b6a      	ldr	r3, [pc, #424]	; (80123cc <__ieee754_rem_pio2+0x32c>)
 8012224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012228:	4543      	cmp	r3, r8
 801222a:	d006      	beq.n	801223a <__ieee754_rem_pio2+0x19a>
 801222c:	4632      	mov	r2, r6
 801222e:	463b      	mov	r3, r7
 8012230:	4650      	mov	r0, sl
 8012232:	4659      	mov	r1, fp
 8012234:	f7ee f850 	bl	80002d8 <__aeabi_dsub>
 8012238:	e00e      	b.n	8012258 <__ieee754_rem_pio2+0x1b8>
 801223a:	4632      	mov	r2, r6
 801223c:	463b      	mov	r3, r7
 801223e:	4650      	mov	r0, sl
 8012240:	4659      	mov	r1, fp
 8012242:	f7ee f849 	bl	80002d8 <__aeabi_dsub>
 8012246:	ea4f 5328 	mov.w	r3, r8, asr #20
 801224a:	9305      	str	r3, [sp, #20]
 801224c:	9a05      	ldr	r2, [sp, #20]
 801224e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012252:	1ad3      	subs	r3, r2, r3
 8012254:	2b10      	cmp	r3, #16
 8012256:	dc02      	bgt.n	801225e <__ieee754_rem_pio2+0x1be>
 8012258:	e9c4 0100 	strd	r0, r1, [r4]
 801225c:	e039      	b.n	80122d2 <__ieee754_rem_pio2+0x232>
 801225e:	a34c      	add	r3, pc, #304	; (adr r3, 8012390 <__ieee754_rem_pio2+0x2f0>)
 8012260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012264:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012268:	f7ee f9ee 	bl	8000648 <__aeabi_dmul>
 801226c:	4606      	mov	r6, r0
 801226e:	460f      	mov	r7, r1
 8012270:	4602      	mov	r2, r0
 8012272:	460b      	mov	r3, r1
 8012274:	4650      	mov	r0, sl
 8012276:	4659      	mov	r1, fp
 8012278:	f7ee f82e 	bl	80002d8 <__aeabi_dsub>
 801227c:	4602      	mov	r2, r0
 801227e:	460b      	mov	r3, r1
 8012280:	4680      	mov	r8, r0
 8012282:	4689      	mov	r9, r1
 8012284:	4650      	mov	r0, sl
 8012286:	4659      	mov	r1, fp
 8012288:	f7ee f826 	bl	80002d8 <__aeabi_dsub>
 801228c:	4632      	mov	r2, r6
 801228e:	463b      	mov	r3, r7
 8012290:	f7ee f822 	bl	80002d8 <__aeabi_dsub>
 8012294:	a340      	add	r3, pc, #256	; (adr r3, 8012398 <__ieee754_rem_pio2+0x2f8>)
 8012296:	e9d3 2300 	ldrd	r2, r3, [r3]
 801229a:	4606      	mov	r6, r0
 801229c:	460f      	mov	r7, r1
 801229e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80122a2:	f7ee f9d1 	bl	8000648 <__aeabi_dmul>
 80122a6:	4632      	mov	r2, r6
 80122a8:	463b      	mov	r3, r7
 80122aa:	f7ee f815 	bl	80002d8 <__aeabi_dsub>
 80122ae:	4602      	mov	r2, r0
 80122b0:	460b      	mov	r3, r1
 80122b2:	4606      	mov	r6, r0
 80122b4:	460f      	mov	r7, r1
 80122b6:	4640      	mov	r0, r8
 80122b8:	4649      	mov	r1, r9
 80122ba:	f7ee f80d 	bl	80002d8 <__aeabi_dsub>
 80122be:	9a05      	ldr	r2, [sp, #20]
 80122c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80122c4:	1ad3      	subs	r3, r2, r3
 80122c6:	2b31      	cmp	r3, #49	; 0x31
 80122c8:	dc20      	bgt.n	801230c <__ieee754_rem_pio2+0x26c>
 80122ca:	e9c4 0100 	strd	r0, r1, [r4]
 80122ce:	46c2      	mov	sl, r8
 80122d0:	46cb      	mov	fp, r9
 80122d2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80122d6:	4650      	mov	r0, sl
 80122d8:	4642      	mov	r2, r8
 80122da:	464b      	mov	r3, r9
 80122dc:	4659      	mov	r1, fp
 80122de:	f7ed fffb 	bl	80002d8 <__aeabi_dsub>
 80122e2:	463b      	mov	r3, r7
 80122e4:	4632      	mov	r2, r6
 80122e6:	f7ed fff7 	bl	80002d8 <__aeabi_dsub>
 80122ea:	9b04      	ldr	r3, [sp, #16]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80122f2:	f6bf af11 	bge.w	8012118 <__ieee754_rem_pio2+0x78>
 80122f6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80122fa:	6063      	str	r3, [r4, #4]
 80122fc:	f8c4 8000 	str.w	r8, [r4]
 8012300:	60a0      	str	r0, [r4, #8]
 8012302:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012306:	60e3      	str	r3, [r4, #12]
 8012308:	426d      	negs	r5, r5
 801230a:	e705      	b.n	8012118 <__ieee754_rem_pio2+0x78>
 801230c:	a326      	add	r3, pc, #152	; (adr r3, 80123a8 <__ieee754_rem_pio2+0x308>)
 801230e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012312:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012316:	f7ee f997 	bl	8000648 <__aeabi_dmul>
 801231a:	4606      	mov	r6, r0
 801231c:	460f      	mov	r7, r1
 801231e:	4602      	mov	r2, r0
 8012320:	460b      	mov	r3, r1
 8012322:	4640      	mov	r0, r8
 8012324:	4649      	mov	r1, r9
 8012326:	f7ed ffd7 	bl	80002d8 <__aeabi_dsub>
 801232a:	4602      	mov	r2, r0
 801232c:	460b      	mov	r3, r1
 801232e:	4682      	mov	sl, r0
 8012330:	468b      	mov	fp, r1
 8012332:	4640      	mov	r0, r8
 8012334:	4649      	mov	r1, r9
 8012336:	f7ed ffcf 	bl	80002d8 <__aeabi_dsub>
 801233a:	4632      	mov	r2, r6
 801233c:	463b      	mov	r3, r7
 801233e:	f7ed ffcb 	bl	80002d8 <__aeabi_dsub>
 8012342:	a31b      	add	r3, pc, #108	; (adr r3, 80123b0 <__ieee754_rem_pio2+0x310>)
 8012344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012348:	4606      	mov	r6, r0
 801234a:	460f      	mov	r7, r1
 801234c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012350:	f7ee f97a 	bl	8000648 <__aeabi_dmul>
 8012354:	4632      	mov	r2, r6
 8012356:	463b      	mov	r3, r7
 8012358:	f7ed ffbe 	bl	80002d8 <__aeabi_dsub>
 801235c:	4606      	mov	r6, r0
 801235e:	460f      	mov	r7, r1
 8012360:	e764      	b.n	801222c <__ieee754_rem_pio2+0x18c>
 8012362:	4b1b      	ldr	r3, [pc, #108]	; (80123d0 <__ieee754_rem_pio2+0x330>)
 8012364:	4598      	cmp	r8, r3
 8012366:	dd35      	ble.n	80123d4 <__ieee754_rem_pio2+0x334>
 8012368:	ee10 2a10 	vmov	r2, s0
 801236c:	463b      	mov	r3, r7
 801236e:	4630      	mov	r0, r6
 8012370:	4639      	mov	r1, r7
 8012372:	f7ed ffb1 	bl	80002d8 <__aeabi_dsub>
 8012376:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801237a:	e9c4 0100 	strd	r0, r1, [r4]
 801237e:	e6a1      	b.n	80120c4 <__ieee754_rem_pio2+0x24>
 8012380:	54400000 	.word	0x54400000
 8012384:	3ff921fb 	.word	0x3ff921fb
 8012388:	1a626331 	.word	0x1a626331
 801238c:	3dd0b461 	.word	0x3dd0b461
 8012390:	1a600000 	.word	0x1a600000
 8012394:	3dd0b461 	.word	0x3dd0b461
 8012398:	2e037073 	.word	0x2e037073
 801239c:	3ba3198a 	.word	0x3ba3198a
 80123a0:	6dc9c883 	.word	0x6dc9c883
 80123a4:	3fe45f30 	.word	0x3fe45f30
 80123a8:	2e000000 	.word	0x2e000000
 80123ac:	3ba3198a 	.word	0x3ba3198a
 80123b0:	252049c1 	.word	0x252049c1
 80123b4:	397b839a 	.word	0x397b839a
 80123b8:	3fe921fb 	.word	0x3fe921fb
 80123bc:	4002d97b 	.word	0x4002d97b
 80123c0:	3ff921fb 	.word	0x3ff921fb
 80123c4:	413921fb 	.word	0x413921fb
 80123c8:	3fe00000 	.word	0x3fe00000
 80123cc:	080150dc 	.word	0x080150dc
 80123d0:	7fefffff 	.word	0x7fefffff
 80123d4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80123d8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80123dc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80123e0:	4630      	mov	r0, r6
 80123e2:	460f      	mov	r7, r1
 80123e4:	f7ee fbe0 	bl	8000ba8 <__aeabi_d2iz>
 80123e8:	f7ee f8c4 	bl	8000574 <__aeabi_i2d>
 80123ec:	4602      	mov	r2, r0
 80123ee:	460b      	mov	r3, r1
 80123f0:	4630      	mov	r0, r6
 80123f2:	4639      	mov	r1, r7
 80123f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80123f8:	f7ed ff6e 	bl	80002d8 <__aeabi_dsub>
 80123fc:	2200      	movs	r2, #0
 80123fe:	4b1f      	ldr	r3, [pc, #124]	; (801247c <__ieee754_rem_pio2+0x3dc>)
 8012400:	f7ee f922 	bl	8000648 <__aeabi_dmul>
 8012404:	460f      	mov	r7, r1
 8012406:	4606      	mov	r6, r0
 8012408:	f7ee fbce 	bl	8000ba8 <__aeabi_d2iz>
 801240c:	f7ee f8b2 	bl	8000574 <__aeabi_i2d>
 8012410:	4602      	mov	r2, r0
 8012412:	460b      	mov	r3, r1
 8012414:	4630      	mov	r0, r6
 8012416:	4639      	mov	r1, r7
 8012418:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801241c:	f7ed ff5c 	bl	80002d8 <__aeabi_dsub>
 8012420:	2200      	movs	r2, #0
 8012422:	4b16      	ldr	r3, [pc, #88]	; (801247c <__ieee754_rem_pio2+0x3dc>)
 8012424:	f7ee f910 	bl	8000648 <__aeabi_dmul>
 8012428:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801242c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012430:	f04f 0803 	mov.w	r8, #3
 8012434:	2600      	movs	r6, #0
 8012436:	2700      	movs	r7, #0
 8012438:	4632      	mov	r2, r6
 801243a:	463b      	mov	r3, r7
 801243c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012440:	f108 3aff 	add.w	sl, r8, #4294967295
 8012444:	f7ee fb68 	bl	8000b18 <__aeabi_dcmpeq>
 8012448:	b9b0      	cbnz	r0, 8012478 <__ieee754_rem_pio2+0x3d8>
 801244a:	4b0d      	ldr	r3, [pc, #52]	; (8012480 <__ieee754_rem_pio2+0x3e0>)
 801244c:	9301      	str	r3, [sp, #4]
 801244e:	2302      	movs	r3, #2
 8012450:	9300      	str	r3, [sp, #0]
 8012452:	462a      	mov	r2, r5
 8012454:	4643      	mov	r3, r8
 8012456:	4621      	mov	r1, r4
 8012458:	a806      	add	r0, sp, #24
 801245a:	f000 f98d 	bl	8012778 <__kernel_rem_pio2>
 801245e:	9b04      	ldr	r3, [sp, #16]
 8012460:	2b00      	cmp	r3, #0
 8012462:	4605      	mov	r5, r0
 8012464:	f6bf ae58 	bge.w	8012118 <__ieee754_rem_pio2+0x78>
 8012468:	6863      	ldr	r3, [r4, #4]
 801246a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801246e:	6063      	str	r3, [r4, #4]
 8012470:	68e3      	ldr	r3, [r4, #12]
 8012472:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012476:	e746      	b.n	8012306 <__ieee754_rem_pio2+0x266>
 8012478:	46d0      	mov	r8, sl
 801247a:	e7dd      	b.n	8012438 <__ieee754_rem_pio2+0x398>
 801247c:	41700000 	.word	0x41700000
 8012480:	0801515c 	.word	0x0801515c

08012484 <__ieee754_sqrt>:
 8012484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012488:	4955      	ldr	r1, [pc, #340]	; (80125e0 <__ieee754_sqrt+0x15c>)
 801248a:	ec55 4b10 	vmov	r4, r5, d0
 801248e:	43a9      	bics	r1, r5
 8012490:	462b      	mov	r3, r5
 8012492:	462a      	mov	r2, r5
 8012494:	d112      	bne.n	80124bc <__ieee754_sqrt+0x38>
 8012496:	ee10 2a10 	vmov	r2, s0
 801249a:	ee10 0a10 	vmov	r0, s0
 801249e:	4629      	mov	r1, r5
 80124a0:	f7ee f8d2 	bl	8000648 <__aeabi_dmul>
 80124a4:	4602      	mov	r2, r0
 80124a6:	460b      	mov	r3, r1
 80124a8:	4620      	mov	r0, r4
 80124aa:	4629      	mov	r1, r5
 80124ac:	f7ed ff16 	bl	80002dc <__adddf3>
 80124b0:	4604      	mov	r4, r0
 80124b2:	460d      	mov	r5, r1
 80124b4:	ec45 4b10 	vmov	d0, r4, r5
 80124b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124bc:	2d00      	cmp	r5, #0
 80124be:	ee10 0a10 	vmov	r0, s0
 80124c2:	4621      	mov	r1, r4
 80124c4:	dc0f      	bgt.n	80124e6 <__ieee754_sqrt+0x62>
 80124c6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80124ca:	4330      	orrs	r0, r6
 80124cc:	d0f2      	beq.n	80124b4 <__ieee754_sqrt+0x30>
 80124ce:	b155      	cbz	r5, 80124e6 <__ieee754_sqrt+0x62>
 80124d0:	ee10 2a10 	vmov	r2, s0
 80124d4:	4620      	mov	r0, r4
 80124d6:	4629      	mov	r1, r5
 80124d8:	f7ed fefe 	bl	80002d8 <__aeabi_dsub>
 80124dc:	4602      	mov	r2, r0
 80124de:	460b      	mov	r3, r1
 80124e0:	f7ee f9dc 	bl	800089c <__aeabi_ddiv>
 80124e4:	e7e4      	b.n	80124b0 <__ieee754_sqrt+0x2c>
 80124e6:	151b      	asrs	r3, r3, #20
 80124e8:	d073      	beq.n	80125d2 <__ieee754_sqrt+0x14e>
 80124ea:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80124ee:	07dd      	lsls	r5, r3, #31
 80124f0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80124f4:	bf48      	it	mi
 80124f6:	0fc8      	lsrmi	r0, r1, #31
 80124f8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80124fc:	bf44      	itt	mi
 80124fe:	0049      	lslmi	r1, r1, #1
 8012500:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8012504:	2500      	movs	r5, #0
 8012506:	1058      	asrs	r0, r3, #1
 8012508:	0fcb      	lsrs	r3, r1, #31
 801250a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801250e:	0049      	lsls	r1, r1, #1
 8012510:	2316      	movs	r3, #22
 8012512:	462c      	mov	r4, r5
 8012514:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012518:	19a7      	adds	r7, r4, r6
 801251a:	4297      	cmp	r7, r2
 801251c:	bfde      	ittt	le
 801251e:	19bc      	addle	r4, r7, r6
 8012520:	1bd2      	suble	r2, r2, r7
 8012522:	19ad      	addle	r5, r5, r6
 8012524:	0fcf      	lsrs	r7, r1, #31
 8012526:	3b01      	subs	r3, #1
 8012528:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 801252c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012530:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012534:	d1f0      	bne.n	8012518 <__ieee754_sqrt+0x94>
 8012536:	f04f 0c20 	mov.w	ip, #32
 801253a:	469e      	mov	lr, r3
 801253c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012540:	42a2      	cmp	r2, r4
 8012542:	eb06 070e 	add.w	r7, r6, lr
 8012546:	dc02      	bgt.n	801254e <__ieee754_sqrt+0xca>
 8012548:	d112      	bne.n	8012570 <__ieee754_sqrt+0xec>
 801254a:	428f      	cmp	r7, r1
 801254c:	d810      	bhi.n	8012570 <__ieee754_sqrt+0xec>
 801254e:	2f00      	cmp	r7, #0
 8012550:	eb07 0e06 	add.w	lr, r7, r6
 8012554:	da42      	bge.n	80125dc <__ieee754_sqrt+0x158>
 8012556:	f1be 0f00 	cmp.w	lr, #0
 801255a:	db3f      	blt.n	80125dc <__ieee754_sqrt+0x158>
 801255c:	f104 0801 	add.w	r8, r4, #1
 8012560:	1b12      	subs	r2, r2, r4
 8012562:	428f      	cmp	r7, r1
 8012564:	bf88      	it	hi
 8012566:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801256a:	1bc9      	subs	r1, r1, r7
 801256c:	4433      	add	r3, r6
 801256e:	4644      	mov	r4, r8
 8012570:	0052      	lsls	r2, r2, #1
 8012572:	f1bc 0c01 	subs.w	ip, ip, #1
 8012576:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801257a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801257e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012582:	d1dd      	bne.n	8012540 <__ieee754_sqrt+0xbc>
 8012584:	430a      	orrs	r2, r1
 8012586:	d006      	beq.n	8012596 <__ieee754_sqrt+0x112>
 8012588:	1c5c      	adds	r4, r3, #1
 801258a:	bf13      	iteet	ne
 801258c:	3301      	addne	r3, #1
 801258e:	3501      	addeq	r5, #1
 8012590:	4663      	moveq	r3, ip
 8012592:	f023 0301 	bicne.w	r3, r3, #1
 8012596:	106a      	asrs	r2, r5, #1
 8012598:	085b      	lsrs	r3, r3, #1
 801259a:	07e9      	lsls	r1, r5, #31
 801259c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80125a0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80125a4:	bf48      	it	mi
 80125a6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80125aa:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80125ae:	461c      	mov	r4, r3
 80125b0:	e780      	b.n	80124b4 <__ieee754_sqrt+0x30>
 80125b2:	0aca      	lsrs	r2, r1, #11
 80125b4:	3815      	subs	r0, #21
 80125b6:	0549      	lsls	r1, r1, #21
 80125b8:	2a00      	cmp	r2, #0
 80125ba:	d0fa      	beq.n	80125b2 <__ieee754_sqrt+0x12e>
 80125bc:	02d6      	lsls	r6, r2, #11
 80125be:	d50a      	bpl.n	80125d6 <__ieee754_sqrt+0x152>
 80125c0:	f1c3 0420 	rsb	r4, r3, #32
 80125c4:	fa21 f404 	lsr.w	r4, r1, r4
 80125c8:	1e5d      	subs	r5, r3, #1
 80125ca:	4099      	lsls	r1, r3
 80125cc:	4322      	orrs	r2, r4
 80125ce:	1b43      	subs	r3, r0, r5
 80125d0:	e78b      	b.n	80124ea <__ieee754_sqrt+0x66>
 80125d2:	4618      	mov	r0, r3
 80125d4:	e7f0      	b.n	80125b8 <__ieee754_sqrt+0x134>
 80125d6:	0052      	lsls	r2, r2, #1
 80125d8:	3301      	adds	r3, #1
 80125da:	e7ef      	b.n	80125bc <__ieee754_sqrt+0x138>
 80125dc:	46a0      	mov	r8, r4
 80125de:	e7bf      	b.n	8012560 <__ieee754_sqrt+0xdc>
 80125e0:	7ff00000 	.word	0x7ff00000
 80125e4:	00000000 	.word	0x00000000

080125e8 <__kernel_cos>:
 80125e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125ec:	ec59 8b10 	vmov	r8, r9, d0
 80125f0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80125f4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80125f8:	ed2d 8b02 	vpush	{d8}
 80125fc:	eeb0 8a41 	vmov.f32	s16, s2
 8012600:	eef0 8a61 	vmov.f32	s17, s3
 8012604:	da07      	bge.n	8012616 <__kernel_cos+0x2e>
 8012606:	ee10 0a10 	vmov	r0, s0
 801260a:	4649      	mov	r1, r9
 801260c:	f7ee facc 	bl	8000ba8 <__aeabi_d2iz>
 8012610:	2800      	cmp	r0, #0
 8012612:	f000 8089 	beq.w	8012728 <__kernel_cos+0x140>
 8012616:	4642      	mov	r2, r8
 8012618:	464b      	mov	r3, r9
 801261a:	4640      	mov	r0, r8
 801261c:	4649      	mov	r1, r9
 801261e:	f7ee f813 	bl	8000648 <__aeabi_dmul>
 8012622:	2200      	movs	r2, #0
 8012624:	4b4e      	ldr	r3, [pc, #312]	; (8012760 <__kernel_cos+0x178>)
 8012626:	4604      	mov	r4, r0
 8012628:	460d      	mov	r5, r1
 801262a:	f7ee f80d 	bl	8000648 <__aeabi_dmul>
 801262e:	a340      	add	r3, pc, #256	; (adr r3, 8012730 <__kernel_cos+0x148>)
 8012630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012634:	4682      	mov	sl, r0
 8012636:	468b      	mov	fp, r1
 8012638:	4620      	mov	r0, r4
 801263a:	4629      	mov	r1, r5
 801263c:	f7ee f804 	bl	8000648 <__aeabi_dmul>
 8012640:	a33d      	add	r3, pc, #244	; (adr r3, 8012738 <__kernel_cos+0x150>)
 8012642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012646:	f7ed fe49 	bl	80002dc <__adddf3>
 801264a:	4622      	mov	r2, r4
 801264c:	462b      	mov	r3, r5
 801264e:	f7ed fffb 	bl	8000648 <__aeabi_dmul>
 8012652:	a33b      	add	r3, pc, #236	; (adr r3, 8012740 <__kernel_cos+0x158>)
 8012654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012658:	f7ed fe3e 	bl	80002d8 <__aeabi_dsub>
 801265c:	4622      	mov	r2, r4
 801265e:	462b      	mov	r3, r5
 8012660:	f7ed fff2 	bl	8000648 <__aeabi_dmul>
 8012664:	a338      	add	r3, pc, #224	; (adr r3, 8012748 <__kernel_cos+0x160>)
 8012666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801266a:	f7ed fe37 	bl	80002dc <__adddf3>
 801266e:	4622      	mov	r2, r4
 8012670:	462b      	mov	r3, r5
 8012672:	f7ed ffe9 	bl	8000648 <__aeabi_dmul>
 8012676:	a336      	add	r3, pc, #216	; (adr r3, 8012750 <__kernel_cos+0x168>)
 8012678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801267c:	f7ed fe2c 	bl	80002d8 <__aeabi_dsub>
 8012680:	4622      	mov	r2, r4
 8012682:	462b      	mov	r3, r5
 8012684:	f7ed ffe0 	bl	8000648 <__aeabi_dmul>
 8012688:	a333      	add	r3, pc, #204	; (adr r3, 8012758 <__kernel_cos+0x170>)
 801268a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801268e:	f7ed fe25 	bl	80002dc <__adddf3>
 8012692:	4622      	mov	r2, r4
 8012694:	462b      	mov	r3, r5
 8012696:	f7ed ffd7 	bl	8000648 <__aeabi_dmul>
 801269a:	4622      	mov	r2, r4
 801269c:	462b      	mov	r3, r5
 801269e:	f7ed ffd3 	bl	8000648 <__aeabi_dmul>
 80126a2:	ec53 2b18 	vmov	r2, r3, d8
 80126a6:	4604      	mov	r4, r0
 80126a8:	460d      	mov	r5, r1
 80126aa:	4640      	mov	r0, r8
 80126ac:	4649      	mov	r1, r9
 80126ae:	f7ed ffcb 	bl	8000648 <__aeabi_dmul>
 80126b2:	460b      	mov	r3, r1
 80126b4:	4602      	mov	r2, r0
 80126b6:	4629      	mov	r1, r5
 80126b8:	4620      	mov	r0, r4
 80126ba:	f7ed fe0d 	bl	80002d8 <__aeabi_dsub>
 80126be:	4b29      	ldr	r3, [pc, #164]	; (8012764 <__kernel_cos+0x17c>)
 80126c0:	429e      	cmp	r6, r3
 80126c2:	4680      	mov	r8, r0
 80126c4:	4689      	mov	r9, r1
 80126c6:	dc11      	bgt.n	80126ec <__kernel_cos+0x104>
 80126c8:	4602      	mov	r2, r0
 80126ca:	460b      	mov	r3, r1
 80126cc:	4650      	mov	r0, sl
 80126ce:	4659      	mov	r1, fp
 80126d0:	f7ed fe02 	bl	80002d8 <__aeabi_dsub>
 80126d4:	460b      	mov	r3, r1
 80126d6:	4924      	ldr	r1, [pc, #144]	; (8012768 <__kernel_cos+0x180>)
 80126d8:	4602      	mov	r2, r0
 80126da:	2000      	movs	r0, #0
 80126dc:	f7ed fdfc 	bl	80002d8 <__aeabi_dsub>
 80126e0:	ecbd 8b02 	vpop	{d8}
 80126e4:	ec41 0b10 	vmov	d0, r0, r1
 80126e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126ec:	4b1f      	ldr	r3, [pc, #124]	; (801276c <__kernel_cos+0x184>)
 80126ee:	491e      	ldr	r1, [pc, #120]	; (8012768 <__kernel_cos+0x180>)
 80126f0:	429e      	cmp	r6, r3
 80126f2:	bfcc      	ite	gt
 80126f4:	4d1e      	ldrgt	r5, [pc, #120]	; (8012770 <__kernel_cos+0x188>)
 80126f6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80126fa:	2400      	movs	r4, #0
 80126fc:	4622      	mov	r2, r4
 80126fe:	462b      	mov	r3, r5
 8012700:	2000      	movs	r0, #0
 8012702:	f7ed fde9 	bl	80002d8 <__aeabi_dsub>
 8012706:	4622      	mov	r2, r4
 8012708:	4606      	mov	r6, r0
 801270a:	460f      	mov	r7, r1
 801270c:	462b      	mov	r3, r5
 801270e:	4650      	mov	r0, sl
 8012710:	4659      	mov	r1, fp
 8012712:	f7ed fde1 	bl	80002d8 <__aeabi_dsub>
 8012716:	4642      	mov	r2, r8
 8012718:	464b      	mov	r3, r9
 801271a:	f7ed fddd 	bl	80002d8 <__aeabi_dsub>
 801271e:	4602      	mov	r2, r0
 8012720:	460b      	mov	r3, r1
 8012722:	4630      	mov	r0, r6
 8012724:	4639      	mov	r1, r7
 8012726:	e7d9      	b.n	80126dc <__kernel_cos+0xf4>
 8012728:	2000      	movs	r0, #0
 801272a:	490f      	ldr	r1, [pc, #60]	; (8012768 <__kernel_cos+0x180>)
 801272c:	e7d8      	b.n	80126e0 <__kernel_cos+0xf8>
 801272e:	bf00      	nop
 8012730:	be8838d4 	.word	0xbe8838d4
 8012734:	bda8fae9 	.word	0xbda8fae9
 8012738:	bdb4b1c4 	.word	0xbdb4b1c4
 801273c:	3e21ee9e 	.word	0x3e21ee9e
 8012740:	809c52ad 	.word	0x809c52ad
 8012744:	3e927e4f 	.word	0x3e927e4f
 8012748:	19cb1590 	.word	0x19cb1590
 801274c:	3efa01a0 	.word	0x3efa01a0
 8012750:	16c15177 	.word	0x16c15177
 8012754:	3f56c16c 	.word	0x3f56c16c
 8012758:	5555554c 	.word	0x5555554c
 801275c:	3fa55555 	.word	0x3fa55555
 8012760:	3fe00000 	.word	0x3fe00000
 8012764:	3fd33332 	.word	0x3fd33332
 8012768:	3ff00000 	.word	0x3ff00000
 801276c:	3fe90000 	.word	0x3fe90000
 8012770:	3fd20000 	.word	0x3fd20000
 8012774:	00000000 	.word	0x00000000

08012778 <__kernel_rem_pio2>:
 8012778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801277c:	ed2d 8b02 	vpush	{d8}
 8012780:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012784:	1ed4      	subs	r4, r2, #3
 8012786:	9308      	str	r3, [sp, #32]
 8012788:	9101      	str	r1, [sp, #4]
 801278a:	4bc5      	ldr	r3, [pc, #788]	; (8012aa0 <__kernel_rem_pio2+0x328>)
 801278c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801278e:	9009      	str	r0, [sp, #36]	; 0x24
 8012790:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012794:	9304      	str	r3, [sp, #16]
 8012796:	9b08      	ldr	r3, [sp, #32]
 8012798:	3b01      	subs	r3, #1
 801279a:	9307      	str	r3, [sp, #28]
 801279c:	2318      	movs	r3, #24
 801279e:	fb94 f4f3 	sdiv	r4, r4, r3
 80127a2:	f06f 0317 	mvn.w	r3, #23
 80127a6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80127aa:	fb04 3303 	mla	r3, r4, r3, r3
 80127ae:	eb03 0a02 	add.w	sl, r3, r2
 80127b2:	9b04      	ldr	r3, [sp, #16]
 80127b4:	9a07      	ldr	r2, [sp, #28]
 80127b6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012a90 <__kernel_rem_pio2+0x318>
 80127ba:	eb03 0802 	add.w	r8, r3, r2
 80127be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80127c0:	1aa7      	subs	r7, r4, r2
 80127c2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80127c6:	ae22      	add	r6, sp, #136	; 0x88
 80127c8:	2500      	movs	r5, #0
 80127ca:	4545      	cmp	r5, r8
 80127cc:	dd13      	ble.n	80127f6 <__kernel_rem_pio2+0x7e>
 80127ce:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012a90 <__kernel_rem_pio2+0x318>
 80127d2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80127d6:	2600      	movs	r6, #0
 80127d8:	9b04      	ldr	r3, [sp, #16]
 80127da:	429e      	cmp	r6, r3
 80127dc:	dc32      	bgt.n	8012844 <__kernel_rem_pio2+0xcc>
 80127de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127e0:	9302      	str	r3, [sp, #8]
 80127e2:	9b08      	ldr	r3, [sp, #32]
 80127e4:	199d      	adds	r5, r3, r6
 80127e6:	ab22      	add	r3, sp, #136	; 0x88
 80127e8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80127ec:	9306      	str	r3, [sp, #24]
 80127ee:	ec59 8b18 	vmov	r8, r9, d8
 80127f2:	2700      	movs	r7, #0
 80127f4:	e01f      	b.n	8012836 <__kernel_rem_pio2+0xbe>
 80127f6:	42ef      	cmn	r7, r5
 80127f8:	d407      	bmi.n	801280a <__kernel_rem_pio2+0x92>
 80127fa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80127fe:	f7ed feb9 	bl	8000574 <__aeabi_i2d>
 8012802:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012806:	3501      	adds	r5, #1
 8012808:	e7df      	b.n	80127ca <__kernel_rem_pio2+0x52>
 801280a:	ec51 0b18 	vmov	r0, r1, d8
 801280e:	e7f8      	b.n	8012802 <__kernel_rem_pio2+0x8a>
 8012810:	9906      	ldr	r1, [sp, #24]
 8012812:	9d02      	ldr	r5, [sp, #8]
 8012814:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012818:	9106      	str	r1, [sp, #24]
 801281a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801281e:	9502      	str	r5, [sp, #8]
 8012820:	f7ed ff12 	bl	8000648 <__aeabi_dmul>
 8012824:	4602      	mov	r2, r0
 8012826:	460b      	mov	r3, r1
 8012828:	4640      	mov	r0, r8
 801282a:	4649      	mov	r1, r9
 801282c:	f7ed fd56 	bl	80002dc <__adddf3>
 8012830:	3701      	adds	r7, #1
 8012832:	4680      	mov	r8, r0
 8012834:	4689      	mov	r9, r1
 8012836:	9b07      	ldr	r3, [sp, #28]
 8012838:	429f      	cmp	r7, r3
 801283a:	dde9      	ble.n	8012810 <__kernel_rem_pio2+0x98>
 801283c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012840:	3601      	adds	r6, #1
 8012842:	e7c9      	b.n	80127d8 <__kernel_rem_pio2+0x60>
 8012844:	9b04      	ldr	r3, [sp, #16]
 8012846:	aa0e      	add	r2, sp, #56	; 0x38
 8012848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801284c:	930c      	str	r3, [sp, #48]	; 0x30
 801284e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012850:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012854:	9c04      	ldr	r4, [sp, #16]
 8012856:	930b      	str	r3, [sp, #44]	; 0x2c
 8012858:	ab9a      	add	r3, sp, #616	; 0x268
 801285a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801285e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012862:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012866:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801286a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801286e:	ab9a      	add	r3, sp, #616	; 0x268
 8012870:	445b      	add	r3, fp
 8012872:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012876:	2500      	movs	r5, #0
 8012878:	1b63      	subs	r3, r4, r5
 801287a:	2b00      	cmp	r3, #0
 801287c:	dc78      	bgt.n	8012970 <__kernel_rem_pio2+0x1f8>
 801287e:	4650      	mov	r0, sl
 8012880:	ec49 8b10 	vmov	d0, r8, r9
 8012884:	f000 fc04 	bl	8013090 <scalbn>
 8012888:	ec57 6b10 	vmov	r6, r7, d0
 801288c:	2200      	movs	r2, #0
 801288e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012892:	ee10 0a10 	vmov	r0, s0
 8012896:	4639      	mov	r1, r7
 8012898:	f7ed fed6 	bl	8000648 <__aeabi_dmul>
 801289c:	ec41 0b10 	vmov	d0, r0, r1
 80128a0:	f000 fb6e 	bl	8012f80 <floor>
 80128a4:	2200      	movs	r2, #0
 80128a6:	ec51 0b10 	vmov	r0, r1, d0
 80128aa:	4b7e      	ldr	r3, [pc, #504]	; (8012aa4 <__kernel_rem_pio2+0x32c>)
 80128ac:	f7ed fecc 	bl	8000648 <__aeabi_dmul>
 80128b0:	4602      	mov	r2, r0
 80128b2:	460b      	mov	r3, r1
 80128b4:	4630      	mov	r0, r6
 80128b6:	4639      	mov	r1, r7
 80128b8:	f7ed fd0e 	bl	80002d8 <__aeabi_dsub>
 80128bc:	460f      	mov	r7, r1
 80128be:	4606      	mov	r6, r0
 80128c0:	f7ee f972 	bl	8000ba8 <__aeabi_d2iz>
 80128c4:	9006      	str	r0, [sp, #24]
 80128c6:	f7ed fe55 	bl	8000574 <__aeabi_i2d>
 80128ca:	4602      	mov	r2, r0
 80128cc:	460b      	mov	r3, r1
 80128ce:	4630      	mov	r0, r6
 80128d0:	4639      	mov	r1, r7
 80128d2:	f7ed fd01 	bl	80002d8 <__aeabi_dsub>
 80128d6:	f1ba 0f00 	cmp.w	sl, #0
 80128da:	4606      	mov	r6, r0
 80128dc:	460f      	mov	r7, r1
 80128de:	dd6c      	ble.n	80129ba <__kernel_rem_pio2+0x242>
 80128e0:	1e62      	subs	r2, r4, #1
 80128e2:	ab0e      	add	r3, sp, #56	; 0x38
 80128e4:	f1ca 0118 	rsb	r1, sl, #24
 80128e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80128ec:	9d06      	ldr	r5, [sp, #24]
 80128ee:	fa40 f301 	asr.w	r3, r0, r1
 80128f2:	441d      	add	r5, r3
 80128f4:	408b      	lsls	r3, r1
 80128f6:	1ac0      	subs	r0, r0, r3
 80128f8:	ab0e      	add	r3, sp, #56	; 0x38
 80128fa:	9506      	str	r5, [sp, #24]
 80128fc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012900:	f1ca 0317 	rsb	r3, sl, #23
 8012904:	fa40 f303 	asr.w	r3, r0, r3
 8012908:	9302      	str	r3, [sp, #8]
 801290a:	9b02      	ldr	r3, [sp, #8]
 801290c:	2b00      	cmp	r3, #0
 801290e:	dd62      	ble.n	80129d6 <__kernel_rem_pio2+0x25e>
 8012910:	9b06      	ldr	r3, [sp, #24]
 8012912:	2200      	movs	r2, #0
 8012914:	3301      	adds	r3, #1
 8012916:	9306      	str	r3, [sp, #24]
 8012918:	4615      	mov	r5, r2
 801291a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801291e:	4294      	cmp	r4, r2
 8012920:	f300 8095 	bgt.w	8012a4e <__kernel_rem_pio2+0x2d6>
 8012924:	f1ba 0f00 	cmp.w	sl, #0
 8012928:	dd07      	ble.n	801293a <__kernel_rem_pio2+0x1c2>
 801292a:	f1ba 0f01 	cmp.w	sl, #1
 801292e:	f000 80a2 	beq.w	8012a76 <__kernel_rem_pio2+0x2fe>
 8012932:	f1ba 0f02 	cmp.w	sl, #2
 8012936:	f000 80c1 	beq.w	8012abc <__kernel_rem_pio2+0x344>
 801293a:	9b02      	ldr	r3, [sp, #8]
 801293c:	2b02      	cmp	r3, #2
 801293e:	d14a      	bne.n	80129d6 <__kernel_rem_pio2+0x25e>
 8012940:	4632      	mov	r2, r6
 8012942:	463b      	mov	r3, r7
 8012944:	2000      	movs	r0, #0
 8012946:	4958      	ldr	r1, [pc, #352]	; (8012aa8 <__kernel_rem_pio2+0x330>)
 8012948:	f7ed fcc6 	bl	80002d8 <__aeabi_dsub>
 801294c:	4606      	mov	r6, r0
 801294e:	460f      	mov	r7, r1
 8012950:	2d00      	cmp	r5, #0
 8012952:	d040      	beq.n	80129d6 <__kernel_rem_pio2+0x25e>
 8012954:	4650      	mov	r0, sl
 8012956:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012a98 <__kernel_rem_pio2+0x320>
 801295a:	f000 fb99 	bl	8013090 <scalbn>
 801295e:	4630      	mov	r0, r6
 8012960:	4639      	mov	r1, r7
 8012962:	ec53 2b10 	vmov	r2, r3, d0
 8012966:	f7ed fcb7 	bl	80002d8 <__aeabi_dsub>
 801296a:	4606      	mov	r6, r0
 801296c:	460f      	mov	r7, r1
 801296e:	e032      	b.n	80129d6 <__kernel_rem_pio2+0x25e>
 8012970:	2200      	movs	r2, #0
 8012972:	4b4e      	ldr	r3, [pc, #312]	; (8012aac <__kernel_rem_pio2+0x334>)
 8012974:	4640      	mov	r0, r8
 8012976:	4649      	mov	r1, r9
 8012978:	f7ed fe66 	bl	8000648 <__aeabi_dmul>
 801297c:	f7ee f914 	bl	8000ba8 <__aeabi_d2iz>
 8012980:	f7ed fdf8 	bl	8000574 <__aeabi_i2d>
 8012984:	2200      	movs	r2, #0
 8012986:	4b4a      	ldr	r3, [pc, #296]	; (8012ab0 <__kernel_rem_pio2+0x338>)
 8012988:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801298c:	f7ed fe5c 	bl	8000648 <__aeabi_dmul>
 8012990:	4602      	mov	r2, r0
 8012992:	460b      	mov	r3, r1
 8012994:	4640      	mov	r0, r8
 8012996:	4649      	mov	r1, r9
 8012998:	f7ed fc9e 	bl	80002d8 <__aeabi_dsub>
 801299c:	f7ee f904 	bl	8000ba8 <__aeabi_d2iz>
 80129a0:	ab0e      	add	r3, sp, #56	; 0x38
 80129a2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80129a6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80129aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80129ae:	f7ed fc95 	bl	80002dc <__adddf3>
 80129b2:	3501      	adds	r5, #1
 80129b4:	4680      	mov	r8, r0
 80129b6:	4689      	mov	r9, r1
 80129b8:	e75e      	b.n	8012878 <__kernel_rem_pio2+0x100>
 80129ba:	d105      	bne.n	80129c8 <__kernel_rem_pio2+0x250>
 80129bc:	1e63      	subs	r3, r4, #1
 80129be:	aa0e      	add	r2, sp, #56	; 0x38
 80129c0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80129c4:	15c3      	asrs	r3, r0, #23
 80129c6:	e79f      	b.n	8012908 <__kernel_rem_pio2+0x190>
 80129c8:	2200      	movs	r2, #0
 80129ca:	4b3a      	ldr	r3, [pc, #232]	; (8012ab4 <__kernel_rem_pio2+0x33c>)
 80129cc:	f7ee f8c2 	bl	8000b54 <__aeabi_dcmpge>
 80129d0:	2800      	cmp	r0, #0
 80129d2:	d139      	bne.n	8012a48 <__kernel_rem_pio2+0x2d0>
 80129d4:	9002      	str	r0, [sp, #8]
 80129d6:	2200      	movs	r2, #0
 80129d8:	2300      	movs	r3, #0
 80129da:	4630      	mov	r0, r6
 80129dc:	4639      	mov	r1, r7
 80129de:	f7ee f89b 	bl	8000b18 <__aeabi_dcmpeq>
 80129e2:	2800      	cmp	r0, #0
 80129e4:	f000 80c7 	beq.w	8012b76 <__kernel_rem_pio2+0x3fe>
 80129e8:	1e65      	subs	r5, r4, #1
 80129ea:	462b      	mov	r3, r5
 80129ec:	2200      	movs	r2, #0
 80129ee:	9904      	ldr	r1, [sp, #16]
 80129f0:	428b      	cmp	r3, r1
 80129f2:	da6a      	bge.n	8012aca <__kernel_rem_pio2+0x352>
 80129f4:	2a00      	cmp	r2, #0
 80129f6:	f000 8088 	beq.w	8012b0a <__kernel_rem_pio2+0x392>
 80129fa:	ab0e      	add	r3, sp, #56	; 0x38
 80129fc:	f1aa 0a18 	sub.w	sl, sl, #24
 8012a00:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	f000 80b4 	beq.w	8012b72 <__kernel_rem_pio2+0x3fa>
 8012a0a:	4650      	mov	r0, sl
 8012a0c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012a98 <__kernel_rem_pio2+0x320>
 8012a10:	f000 fb3e 	bl	8013090 <scalbn>
 8012a14:	00ec      	lsls	r4, r5, #3
 8012a16:	ab72      	add	r3, sp, #456	; 0x1c8
 8012a18:	191e      	adds	r6, r3, r4
 8012a1a:	ec59 8b10 	vmov	r8, r9, d0
 8012a1e:	f106 0a08 	add.w	sl, r6, #8
 8012a22:	462f      	mov	r7, r5
 8012a24:	2f00      	cmp	r7, #0
 8012a26:	f280 80df 	bge.w	8012be8 <__kernel_rem_pio2+0x470>
 8012a2a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012a90 <__kernel_rem_pio2+0x318>
 8012a2e:	f04f 0a00 	mov.w	sl, #0
 8012a32:	eba5 030a 	sub.w	r3, r5, sl
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	f2c0 810a 	blt.w	8012c50 <__kernel_rem_pio2+0x4d8>
 8012a3c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012ab8 <__kernel_rem_pio2+0x340>
 8012a40:	ec59 8b18 	vmov	r8, r9, d8
 8012a44:	2700      	movs	r7, #0
 8012a46:	e0f5      	b.n	8012c34 <__kernel_rem_pio2+0x4bc>
 8012a48:	2302      	movs	r3, #2
 8012a4a:	9302      	str	r3, [sp, #8]
 8012a4c:	e760      	b.n	8012910 <__kernel_rem_pio2+0x198>
 8012a4e:	ab0e      	add	r3, sp, #56	; 0x38
 8012a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a54:	b94d      	cbnz	r5, 8012a6a <__kernel_rem_pio2+0x2f2>
 8012a56:	b12b      	cbz	r3, 8012a64 <__kernel_rem_pio2+0x2ec>
 8012a58:	a80e      	add	r0, sp, #56	; 0x38
 8012a5a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012a5e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012a62:	2301      	movs	r3, #1
 8012a64:	3201      	adds	r2, #1
 8012a66:	461d      	mov	r5, r3
 8012a68:	e759      	b.n	801291e <__kernel_rem_pio2+0x1a6>
 8012a6a:	a80e      	add	r0, sp, #56	; 0x38
 8012a6c:	1acb      	subs	r3, r1, r3
 8012a6e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012a72:	462b      	mov	r3, r5
 8012a74:	e7f6      	b.n	8012a64 <__kernel_rem_pio2+0x2ec>
 8012a76:	1e62      	subs	r2, r4, #1
 8012a78:	ab0e      	add	r3, sp, #56	; 0x38
 8012a7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012a7e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012a82:	a90e      	add	r1, sp, #56	; 0x38
 8012a84:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012a88:	e757      	b.n	801293a <__kernel_rem_pio2+0x1c2>
 8012a8a:	bf00      	nop
 8012a8c:	f3af 8000 	nop.w
	...
 8012a9c:	3ff00000 	.word	0x3ff00000
 8012aa0:	080152a8 	.word	0x080152a8
 8012aa4:	40200000 	.word	0x40200000
 8012aa8:	3ff00000 	.word	0x3ff00000
 8012aac:	3e700000 	.word	0x3e700000
 8012ab0:	41700000 	.word	0x41700000
 8012ab4:	3fe00000 	.word	0x3fe00000
 8012ab8:	08015268 	.word	0x08015268
 8012abc:	1e62      	subs	r2, r4, #1
 8012abe:	ab0e      	add	r3, sp, #56	; 0x38
 8012ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ac4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012ac8:	e7db      	b.n	8012a82 <__kernel_rem_pio2+0x30a>
 8012aca:	a90e      	add	r1, sp, #56	; 0x38
 8012acc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012ad0:	3b01      	subs	r3, #1
 8012ad2:	430a      	orrs	r2, r1
 8012ad4:	e78b      	b.n	80129ee <__kernel_rem_pio2+0x276>
 8012ad6:	3301      	adds	r3, #1
 8012ad8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012adc:	2900      	cmp	r1, #0
 8012ade:	d0fa      	beq.n	8012ad6 <__kernel_rem_pio2+0x35e>
 8012ae0:	9a08      	ldr	r2, [sp, #32]
 8012ae2:	4422      	add	r2, r4
 8012ae4:	00d2      	lsls	r2, r2, #3
 8012ae6:	a922      	add	r1, sp, #136	; 0x88
 8012ae8:	18e3      	adds	r3, r4, r3
 8012aea:	9206      	str	r2, [sp, #24]
 8012aec:	440a      	add	r2, r1
 8012aee:	9302      	str	r3, [sp, #8]
 8012af0:	f10b 0108 	add.w	r1, fp, #8
 8012af4:	f102 0308 	add.w	r3, r2, #8
 8012af8:	1c66      	adds	r6, r4, #1
 8012afa:	910a      	str	r1, [sp, #40]	; 0x28
 8012afc:	2500      	movs	r5, #0
 8012afe:	930d      	str	r3, [sp, #52]	; 0x34
 8012b00:	9b02      	ldr	r3, [sp, #8]
 8012b02:	42b3      	cmp	r3, r6
 8012b04:	da04      	bge.n	8012b10 <__kernel_rem_pio2+0x398>
 8012b06:	461c      	mov	r4, r3
 8012b08:	e6a6      	b.n	8012858 <__kernel_rem_pio2+0xe0>
 8012b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	e7e3      	b.n	8012ad8 <__kernel_rem_pio2+0x360>
 8012b10:	9b06      	ldr	r3, [sp, #24]
 8012b12:	18ef      	adds	r7, r5, r3
 8012b14:	ab22      	add	r3, sp, #136	; 0x88
 8012b16:	441f      	add	r7, r3
 8012b18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b1a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012b1e:	f7ed fd29 	bl	8000574 <__aeabi_i2d>
 8012b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b24:	461c      	mov	r4, r3
 8012b26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012b28:	e9c7 0100 	strd	r0, r1, [r7]
 8012b2c:	eb03 0b05 	add.w	fp, r3, r5
 8012b30:	2700      	movs	r7, #0
 8012b32:	f04f 0800 	mov.w	r8, #0
 8012b36:	f04f 0900 	mov.w	r9, #0
 8012b3a:	9b07      	ldr	r3, [sp, #28]
 8012b3c:	429f      	cmp	r7, r3
 8012b3e:	dd08      	ble.n	8012b52 <__kernel_rem_pio2+0x3da>
 8012b40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012b42:	aa72      	add	r2, sp, #456	; 0x1c8
 8012b44:	18eb      	adds	r3, r5, r3
 8012b46:	4413      	add	r3, r2
 8012b48:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012b4c:	3601      	adds	r6, #1
 8012b4e:	3508      	adds	r5, #8
 8012b50:	e7d6      	b.n	8012b00 <__kernel_rem_pio2+0x388>
 8012b52:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012b56:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012b5a:	f7ed fd75 	bl	8000648 <__aeabi_dmul>
 8012b5e:	4602      	mov	r2, r0
 8012b60:	460b      	mov	r3, r1
 8012b62:	4640      	mov	r0, r8
 8012b64:	4649      	mov	r1, r9
 8012b66:	f7ed fbb9 	bl	80002dc <__adddf3>
 8012b6a:	3701      	adds	r7, #1
 8012b6c:	4680      	mov	r8, r0
 8012b6e:	4689      	mov	r9, r1
 8012b70:	e7e3      	b.n	8012b3a <__kernel_rem_pio2+0x3c2>
 8012b72:	3d01      	subs	r5, #1
 8012b74:	e741      	b.n	80129fa <__kernel_rem_pio2+0x282>
 8012b76:	f1ca 0000 	rsb	r0, sl, #0
 8012b7a:	ec47 6b10 	vmov	d0, r6, r7
 8012b7e:	f000 fa87 	bl	8013090 <scalbn>
 8012b82:	ec57 6b10 	vmov	r6, r7, d0
 8012b86:	2200      	movs	r2, #0
 8012b88:	4b99      	ldr	r3, [pc, #612]	; (8012df0 <__kernel_rem_pio2+0x678>)
 8012b8a:	ee10 0a10 	vmov	r0, s0
 8012b8e:	4639      	mov	r1, r7
 8012b90:	f7ed ffe0 	bl	8000b54 <__aeabi_dcmpge>
 8012b94:	b1f8      	cbz	r0, 8012bd6 <__kernel_rem_pio2+0x45e>
 8012b96:	2200      	movs	r2, #0
 8012b98:	4b96      	ldr	r3, [pc, #600]	; (8012df4 <__kernel_rem_pio2+0x67c>)
 8012b9a:	4630      	mov	r0, r6
 8012b9c:	4639      	mov	r1, r7
 8012b9e:	f7ed fd53 	bl	8000648 <__aeabi_dmul>
 8012ba2:	f7ee f801 	bl	8000ba8 <__aeabi_d2iz>
 8012ba6:	4680      	mov	r8, r0
 8012ba8:	f7ed fce4 	bl	8000574 <__aeabi_i2d>
 8012bac:	2200      	movs	r2, #0
 8012bae:	4b90      	ldr	r3, [pc, #576]	; (8012df0 <__kernel_rem_pio2+0x678>)
 8012bb0:	f7ed fd4a 	bl	8000648 <__aeabi_dmul>
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	4639      	mov	r1, r7
 8012bba:	4630      	mov	r0, r6
 8012bbc:	f7ed fb8c 	bl	80002d8 <__aeabi_dsub>
 8012bc0:	f7ed fff2 	bl	8000ba8 <__aeabi_d2iz>
 8012bc4:	1c65      	adds	r5, r4, #1
 8012bc6:	ab0e      	add	r3, sp, #56	; 0x38
 8012bc8:	f10a 0a18 	add.w	sl, sl, #24
 8012bcc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012bd0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012bd4:	e719      	b.n	8012a0a <__kernel_rem_pio2+0x292>
 8012bd6:	4630      	mov	r0, r6
 8012bd8:	4639      	mov	r1, r7
 8012bda:	f7ed ffe5 	bl	8000ba8 <__aeabi_d2iz>
 8012bde:	ab0e      	add	r3, sp, #56	; 0x38
 8012be0:	4625      	mov	r5, r4
 8012be2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012be6:	e710      	b.n	8012a0a <__kernel_rem_pio2+0x292>
 8012be8:	ab0e      	add	r3, sp, #56	; 0x38
 8012bea:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012bee:	f7ed fcc1 	bl	8000574 <__aeabi_i2d>
 8012bf2:	4642      	mov	r2, r8
 8012bf4:	464b      	mov	r3, r9
 8012bf6:	f7ed fd27 	bl	8000648 <__aeabi_dmul>
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012c00:	4b7c      	ldr	r3, [pc, #496]	; (8012df4 <__kernel_rem_pio2+0x67c>)
 8012c02:	4640      	mov	r0, r8
 8012c04:	4649      	mov	r1, r9
 8012c06:	f7ed fd1f 	bl	8000648 <__aeabi_dmul>
 8012c0a:	3f01      	subs	r7, #1
 8012c0c:	4680      	mov	r8, r0
 8012c0e:	4689      	mov	r9, r1
 8012c10:	e708      	b.n	8012a24 <__kernel_rem_pio2+0x2ac>
 8012c12:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c1a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012c1e:	f7ed fd13 	bl	8000648 <__aeabi_dmul>
 8012c22:	4602      	mov	r2, r0
 8012c24:	460b      	mov	r3, r1
 8012c26:	4640      	mov	r0, r8
 8012c28:	4649      	mov	r1, r9
 8012c2a:	f7ed fb57 	bl	80002dc <__adddf3>
 8012c2e:	3701      	adds	r7, #1
 8012c30:	4680      	mov	r8, r0
 8012c32:	4689      	mov	r9, r1
 8012c34:	9b04      	ldr	r3, [sp, #16]
 8012c36:	429f      	cmp	r7, r3
 8012c38:	dc01      	bgt.n	8012c3e <__kernel_rem_pio2+0x4c6>
 8012c3a:	45ba      	cmp	sl, r7
 8012c3c:	dae9      	bge.n	8012c12 <__kernel_rem_pio2+0x49a>
 8012c3e:	ab4a      	add	r3, sp, #296	; 0x128
 8012c40:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012c44:	e9c3 8900 	strd	r8, r9, [r3]
 8012c48:	f10a 0a01 	add.w	sl, sl, #1
 8012c4c:	3e08      	subs	r6, #8
 8012c4e:	e6f0      	b.n	8012a32 <__kernel_rem_pio2+0x2ba>
 8012c50:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012c52:	2b03      	cmp	r3, #3
 8012c54:	d85b      	bhi.n	8012d0e <__kernel_rem_pio2+0x596>
 8012c56:	e8df f003 	tbb	[pc, r3]
 8012c5a:	264a      	.short	0x264a
 8012c5c:	0226      	.short	0x0226
 8012c5e:	ab9a      	add	r3, sp, #616	; 0x268
 8012c60:	441c      	add	r4, r3
 8012c62:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012c66:	46a2      	mov	sl, r4
 8012c68:	46ab      	mov	fp, r5
 8012c6a:	f1bb 0f00 	cmp.w	fp, #0
 8012c6e:	dc6c      	bgt.n	8012d4a <__kernel_rem_pio2+0x5d2>
 8012c70:	46a2      	mov	sl, r4
 8012c72:	46ab      	mov	fp, r5
 8012c74:	f1bb 0f01 	cmp.w	fp, #1
 8012c78:	f300 8086 	bgt.w	8012d88 <__kernel_rem_pio2+0x610>
 8012c7c:	2000      	movs	r0, #0
 8012c7e:	2100      	movs	r1, #0
 8012c80:	2d01      	cmp	r5, #1
 8012c82:	f300 80a0 	bgt.w	8012dc6 <__kernel_rem_pio2+0x64e>
 8012c86:	9b02      	ldr	r3, [sp, #8]
 8012c88:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012c8c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	f040 809e 	bne.w	8012dd2 <__kernel_rem_pio2+0x65a>
 8012c96:	9b01      	ldr	r3, [sp, #4]
 8012c98:	e9c3 7800 	strd	r7, r8, [r3]
 8012c9c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012ca0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012ca4:	e033      	b.n	8012d0e <__kernel_rem_pio2+0x596>
 8012ca6:	3408      	adds	r4, #8
 8012ca8:	ab4a      	add	r3, sp, #296	; 0x128
 8012caa:	441c      	add	r4, r3
 8012cac:	462e      	mov	r6, r5
 8012cae:	2000      	movs	r0, #0
 8012cb0:	2100      	movs	r1, #0
 8012cb2:	2e00      	cmp	r6, #0
 8012cb4:	da3a      	bge.n	8012d2c <__kernel_rem_pio2+0x5b4>
 8012cb6:	9b02      	ldr	r3, [sp, #8]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d03d      	beq.n	8012d38 <__kernel_rem_pio2+0x5c0>
 8012cbc:	4602      	mov	r2, r0
 8012cbe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012cc2:	9c01      	ldr	r4, [sp, #4]
 8012cc4:	e9c4 2300 	strd	r2, r3, [r4]
 8012cc8:	4602      	mov	r2, r0
 8012cca:	460b      	mov	r3, r1
 8012ccc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012cd0:	f7ed fb02 	bl	80002d8 <__aeabi_dsub>
 8012cd4:	ae4c      	add	r6, sp, #304	; 0x130
 8012cd6:	2401      	movs	r4, #1
 8012cd8:	42a5      	cmp	r5, r4
 8012cda:	da30      	bge.n	8012d3e <__kernel_rem_pio2+0x5c6>
 8012cdc:	9b02      	ldr	r3, [sp, #8]
 8012cde:	b113      	cbz	r3, 8012ce6 <__kernel_rem_pio2+0x56e>
 8012ce0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012ce4:	4619      	mov	r1, r3
 8012ce6:	9b01      	ldr	r3, [sp, #4]
 8012ce8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012cec:	e00f      	b.n	8012d0e <__kernel_rem_pio2+0x596>
 8012cee:	ab9a      	add	r3, sp, #616	; 0x268
 8012cf0:	441c      	add	r4, r3
 8012cf2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012cf6:	2000      	movs	r0, #0
 8012cf8:	2100      	movs	r1, #0
 8012cfa:	2d00      	cmp	r5, #0
 8012cfc:	da10      	bge.n	8012d20 <__kernel_rem_pio2+0x5a8>
 8012cfe:	9b02      	ldr	r3, [sp, #8]
 8012d00:	b113      	cbz	r3, 8012d08 <__kernel_rem_pio2+0x590>
 8012d02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012d06:	4619      	mov	r1, r3
 8012d08:	9b01      	ldr	r3, [sp, #4]
 8012d0a:	e9c3 0100 	strd	r0, r1, [r3]
 8012d0e:	9b06      	ldr	r3, [sp, #24]
 8012d10:	f003 0007 	and.w	r0, r3, #7
 8012d14:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012d18:	ecbd 8b02 	vpop	{d8}
 8012d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d20:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012d24:	f7ed fada 	bl	80002dc <__adddf3>
 8012d28:	3d01      	subs	r5, #1
 8012d2a:	e7e6      	b.n	8012cfa <__kernel_rem_pio2+0x582>
 8012d2c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012d30:	f7ed fad4 	bl	80002dc <__adddf3>
 8012d34:	3e01      	subs	r6, #1
 8012d36:	e7bc      	b.n	8012cb2 <__kernel_rem_pio2+0x53a>
 8012d38:	4602      	mov	r2, r0
 8012d3a:	460b      	mov	r3, r1
 8012d3c:	e7c1      	b.n	8012cc2 <__kernel_rem_pio2+0x54a>
 8012d3e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012d42:	f7ed facb 	bl	80002dc <__adddf3>
 8012d46:	3401      	adds	r4, #1
 8012d48:	e7c6      	b.n	8012cd8 <__kernel_rem_pio2+0x560>
 8012d4a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012d4e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012d52:	4640      	mov	r0, r8
 8012d54:	ec53 2b17 	vmov	r2, r3, d7
 8012d58:	4649      	mov	r1, r9
 8012d5a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012d5e:	f7ed fabd 	bl	80002dc <__adddf3>
 8012d62:	4602      	mov	r2, r0
 8012d64:	460b      	mov	r3, r1
 8012d66:	4606      	mov	r6, r0
 8012d68:	460f      	mov	r7, r1
 8012d6a:	4640      	mov	r0, r8
 8012d6c:	4649      	mov	r1, r9
 8012d6e:	f7ed fab3 	bl	80002d8 <__aeabi_dsub>
 8012d72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d76:	f7ed fab1 	bl	80002dc <__adddf3>
 8012d7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012d7e:	e9ca 0100 	strd	r0, r1, [sl]
 8012d82:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012d86:	e770      	b.n	8012c6a <__kernel_rem_pio2+0x4f2>
 8012d88:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012d8c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012d90:	4630      	mov	r0, r6
 8012d92:	ec53 2b17 	vmov	r2, r3, d7
 8012d96:	4639      	mov	r1, r7
 8012d98:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012d9c:	f7ed fa9e 	bl	80002dc <__adddf3>
 8012da0:	4602      	mov	r2, r0
 8012da2:	460b      	mov	r3, r1
 8012da4:	4680      	mov	r8, r0
 8012da6:	4689      	mov	r9, r1
 8012da8:	4630      	mov	r0, r6
 8012daa:	4639      	mov	r1, r7
 8012dac:	f7ed fa94 	bl	80002d8 <__aeabi_dsub>
 8012db0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012db4:	f7ed fa92 	bl	80002dc <__adddf3>
 8012db8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012dbc:	e9ca 0100 	strd	r0, r1, [sl]
 8012dc0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012dc4:	e756      	b.n	8012c74 <__kernel_rem_pio2+0x4fc>
 8012dc6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012dca:	f7ed fa87 	bl	80002dc <__adddf3>
 8012dce:	3d01      	subs	r5, #1
 8012dd0:	e756      	b.n	8012c80 <__kernel_rem_pio2+0x508>
 8012dd2:	9b01      	ldr	r3, [sp, #4]
 8012dd4:	9a01      	ldr	r2, [sp, #4]
 8012dd6:	601f      	str	r7, [r3, #0]
 8012dd8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012ddc:	605c      	str	r4, [r3, #4]
 8012dde:	609d      	str	r5, [r3, #8]
 8012de0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012de4:	60d3      	str	r3, [r2, #12]
 8012de6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012dea:	6110      	str	r0, [r2, #16]
 8012dec:	6153      	str	r3, [r2, #20]
 8012dee:	e78e      	b.n	8012d0e <__kernel_rem_pio2+0x596>
 8012df0:	41700000 	.word	0x41700000
 8012df4:	3e700000 	.word	0x3e700000

08012df8 <__kernel_sin>:
 8012df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dfc:	ec55 4b10 	vmov	r4, r5, d0
 8012e00:	b085      	sub	sp, #20
 8012e02:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012e06:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012e0a:	ed8d 1b00 	vstr	d1, [sp]
 8012e0e:	9002      	str	r0, [sp, #8]
 8012e10:	da06      	bge.n	8012e20 <__kernel_sin+0x28>
 8012e12:	ee10 0a10 	vmov	r0, s0
 8012e16:	4629      	mov	r1, r5
 8012e18:	f7ed fec6 	bl	8000ba8 <__aeabi_d2iz>
 8012e1c:	2800      	cmp	r0, #0
 8012e1e:	d051      	beq.n	8012ec4 <__kernel_sin+0xcc>
 8012e20:	4622      	mov	r2, r4
 8012e22:	462b      	mov	r3, r5
 8012e24:	4620      	mov	r0, r4
 8012e26:	4629      	mov	r1, r5
 8012e28:	f7ed fc0e 	bl	8000648 <__aeabi_dmul>
 8012e2c:	4682      	mov	sl, r0
 8012e2e:	468b      	mov	fp, r1
 8012e30:	4602      	mov	r2, r0
 8012e32:	460b      	mov	r3, r1
 8012e34:	4620      	mov	r0, r4
 8012e36:	4629      	mov	r1, r5
 8012e38:	f7ed fc06 	bl	8000648 <__aeabi_dmul>
 8012e3c:	a341      	add	r3, pc, #260	; (adr r3, 8012f44 <__kernel_sin+0x14c>)
 8012e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e42:	4680      	mov	r8, r0
 8012e44:	4689      	mov	r9, r1
 8012e46:	4650      	mov	r0, sl
 8012e48:	4659      	mov	r1, fp
 8012e4a:	f7ed fbfd 	bl	8000648 <__aeabi_dmul>
 8012e4e:	a33f      	add	r3, pc, #252	; (adr r3, 8012f4c <__kernel_sin+0x154>)
 8012e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e54:	f7ed fa40 	bl	80002d8 <__aeabi_dsub>
 8012e58:	4652      	mov	r2, sl
 8012e5a:	465b      	mov	r3, fp
 8012e5c:	f7ed fbf4 	bl	8000648 <__aeabi_dmul>
 8012e60:	a33c      	add	r3, pc, #240	; (adr r3, 8012f54 <__kernel_sin+0x15c>)
 8012e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e66:	f7ed fa39 	bl	80002dc <__adddf3>
 8012e6a:	4652      	mov	r2, sl
 8012e6c:	465b      	mov	r3, fp
 8012e6e:	f7ed fbeb 	bl	8000648 <__aeabi_dmul>
 8012e72:	a33a      	add	r3, pc, #232	; (adr r3, 8012f5c <__kernel_sin+0x164>)
 8012e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e78:	f7ed fa2e 	bl	80002d8 <__aeabi_dsub>
 8012e7c:	4652      	mov	r2, sl
 8012e7e:	465b      	mov	r3, fp
 8012e80:	f7ed fbe2 	bl	8000648 <__aeabi_dmul>
 8012e84:	a337      	add	r3, pc, #220	; (adr r3, 8012f64 <__kernel_sin+0x16c>)
 8012e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e8a:	f7ed fa27 	bl	80002dc <__adddf3>
 8012e8e:	9b02      	ldr	r3, [sp, #8]
 8012e90:	4606      	mov	r6, r0
 8012e92:	460f      	mov	r7, r1
 8012e94:	b9db      	cbnz	r3, 8012ece <__kernel_sin+0xd6>
 8012e96:	4602      	mov	r2, r0
 8012e98:	460b      	mov	r3, r1
 8012e9a:	4650      	mov	r0, sl
 8012e9c:	4659      	mov	r1, fp
 8012e9e:	f7ed fbd3 	bl	8000648 <__aeabi_dmul>
 8012ea2:	a325      	add	r3, pc, #148	; (adr r3, 8012f38 <__kernel_sin+0x140>)
 8012ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ea8:	f7ed fa16 	bl	80002d8 <__aeabi_dsub>
 8012eac:	4642      	mov	r2, r8
 8012eae:	464b      	mov	r3, r9
 8012eb0:	f7ed fbca 	bl	8000648 <__aeabi_dmul>
 8012eb4:	4602      	mov	r2, r0
 8012eb6:	460b      	mov	r3, r1
 8012eb8:	4620      	mov	r0, r4
 8012eba:	4629      	mov	r1, r5
 8012ebc:	f7ed fa0e 	bl	80002dc <__adddf3>
 8012ec0:	4604      	mov	r4, r0
 8012ec2:	460d      	mov	r5, r1
 8012ec4:	ec45 4b10 	vmov	d0, r4, r5
 8012ec8:	b005      	add	sp, #20
 8012eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ece:	2200      	movs	r2, #0
 8012ed0:	4b1b      	ldr	r3, [pc, #108]	; (8012f40 <__kernel_sin+0x148>)
 8012ed2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012ed6:	f7ed fbb7 	bl	8000648 <__aeabi_dmul>
 8012eda:	4632      	mov	r2, r6
 8012edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ee0:	463b      	mov	r3, r7
 8012ee2:	4640      	mov	r0, r8
 8012ee4:	4649      	mov	r1, r9
 8012ee6:	f7ed fbaf 	bl	8000648 <__aeabi_dmul>
 8012eea:	4602      	mov	r2, r0
 8012eec:	460b      	mov	r3, r1
 8012eee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012ef2:	f7ed f9f1 	bl	80002d8 <__aeabi_dsub>
 8012ef6:	4652      	mov	r2, sl
 8012ef8:	465b      	mov	r3, fp
 8012efa:	f7ed fba5 	bl	8000648 <__aeabi_dmul>
 8012efe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f02:	f7ed f9e9 	bl	80002d8 <__aeabi_dsub>
 8012f06:	a30c      	add	r3, pc, #48	; (adr r3, 8012f38 <__kernel_sin+0x140>)
 8012f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f0c:	4606      	mov	r6, r0
 8012f0e:	460f      	mov	r7, r1
 8012f10:	4640      	mov	r0, r8
 8012f12:	4649      	mov	r1, r9
 8012f14:	f7ed fb98 	bl	8000648 <__aeabi_dmul>
 8012f18:	4602      	mov	r2, r0
 8012f1a:	460b      	mov	r3, r1
 8012f1c:	4630      	mov	r0, r6
 8012f1e:	4639      	mov	r1, r7
 8012f20:	f7ed f9dc 	bl	80002dc <__adddf3>
 8012f24:	4602      	mov	r2, r0
 8012f26:	460b      	mov	r3, r1
 8012f28:	4620      	mov	r0, r4
 8012f2a:	4629      	mov	r1, r5
 8012f2c:	f7ed f9d4 	bl	80002d8 <__aeabi_dsub>
 8012f30:	e7c6      	b.n	8012ec0 <__kernel_sin+0xc8>
 8012f32:	bf00      	nop
 8012f34:	f3af 8000 	nop.w
 8012f38:	55555549 	.word	0x55555549
 8012f3c:	3fc55555 	.word	0x3fc55555
 8012f40:	3fe00000 	.word	0x3fe00000
 8012f44:	5acfd57c 	.word	0x5acfd57c
 8012f48:	3de5d93a 	.word	0x3de5d93a
 8012f4c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012f50:	3e5ae5e6 	.word	0x3e5ae5e6
 8012f54:	57b1fe7d 	.word	0x57b1fe7d
 8012f58:	3ec71de3 	.word	0x3ec71de3
 8012f5c:	19c161d5 	.word	0x19c161d5
 8012f60:	3f2a01a0 	.word	0x3f2a01a0
 8012f64:	1110f8a6 	.word	0x1110f8a6
 8012f68:	3f811111 	.word	0x3f811111

08012f6c <fabs>:
 8012f6c:	ec51 0b10 	vmov	r0, r1, d0
 8012f70:	ee10 2a10 	vmov	r2, s0
 8012f74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012f78:	ec43 2b10 	vmov	d0, r2, r3
 8012f7c:	4770      	bx	lr
	...

08012f80 <floor>:
 8012f80:	ec51 0b10 	vmov	r0, r1, d0
 8012f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f88:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8012f8c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012f90:	2e13      	cmp	r6, #19
 8012f92:	460c      	mov	r4, r1
 8012f94:	ee10 5a10 	vmov	r5, s0
 8012f98:	4680      	mov	r8, r0
 8012f9a:	dc34      	bgt.n	8013006 <floor+0x86>
 8012f9c:	2e00      	cmp	r6, #0
 8012f9e:	da16      	bge.n	8012fce <floor+0x4e>
 8012fa0:	a335      	add	r3, pc, #212	; (adr r3, 8013078 <floor+0xf8>)
 8012fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa6:	f7ed f999 	bl	80002dc <__adddf3>
 8012faa:	2200      	movs	r2, #0
 8012fac:	2300      	movs	r3, #0
 8012fae:	f7ed fddb 	bl	8000b68 <__aeabi_dcmpgt>
 8012fb2:	b148      	cbz	r0, 8012fc8 <floor+0x48>
 8012fb4:	2c00      	cmp	r4, #0
 8012fb6:	da59      	bge.n	801306c <floor+0xec>
 8012fb8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012fbc:	4a30      	ldr	r2, [pc, #192]	; (8013080 <floor+0x100>)
 8012fbe:	432b      	orrs	r3, r5
 8012fc0:	2500      	movs	r5, #0
 8012fc2:	42ab      	cmp	r3, r5
 8012fc4:	bf18      	it	ne
 8012fc6:	4614      	movne	r4, r2
 8012fc8:	4621      	mov	r1, r4
 8012fca:	4628      	mov	r0, r5
 8012fcc:	e025      	b.n	801301a <floor+0x9a>
 8012fce:	4f2d      	ldr	r7, [pc, #180]	; (8013084 <floor+0x104>)
 8012fd0:	4137      	asrs	r7, r6
 8012fd2:	ea01 0307 	and.w	r3, r1, r7
 8012fd6:	4303      	orrs	r3, r0
 8012fd8:	d01f      	beq.n	801301a <floor+0x9a>
 8012fda:	a327      	add	r3, pc, #156	; (adr r3, 8013078 <floor+0xf8>)
 8012fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe0:	f7ed f97c 	bl	80002dc <__adddf3>
 8012fe4:	2200      	movs	r2, #0
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	f7ed fdbe 	bl	8000b68 <__aeabi_dcmpgt>
 8012fec:	2800      	cmp	r0, #0
 8012fee:	d0eb      	beq.n	8012fc8 <floor+0x48>
 8012ff0:	2c00      	cmp	r4, #0
 8012ff2:	bfbe      	ittt	lt
 8012ff4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012ff8:	fa43 f606 	asrlt.w	r6, r3, r6
 8012ffc:	19a4      	addlt	r4, r4, r6
 8012ffe:	ea24 0407 	bic.w	r4, r4, r7
 8013002:	2500      	movs	r5, #0
 8013004:	e7e0      	b.n	8012fc8 <floor+0x48>
 8013006:	2e33      	cmp	r6, #51	; 0x33
 8013008:	dd0b      	ble.n	8013022 <floor+0xa2>
 801300a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801300e:	d104      	bne.n	801301a <floor+0x9a>
 8013010:	ee10 2a10 	vmov	r2, s0
 8013014:	460b      	mov	r3, r1
 8013016:	f7ed f961 	bl	80002dc <__adddf3>
 801301a:	ec41 0b10 	vmov	d0, r0, r1
 801301e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013022:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8013026:	f04f 33ff 	mov.w	r3, #4294967295
 801302a:	fa23 f707 	lsr.w	r7, r3, r7
 801302e:	4207      	tst	r7, r0
 8013030:	d0f3      	beq.n	801301a <floor+0x9a>
 8013032:	a311      	add	r3, pc, #68	; (adr r3, 8013078 <floor+0xf8>)
 8013034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013038:	f7ed f950 	bl	80002dc <__adddf3>
 801303c:	2200      	movs	r2, #0
 801303e:	2300      	movs	r3, #0
 8013040:	f7ed fd92 	bl	8000b68 <__aeabi_dcmpgt>
 8013044:	2800      	cmp	r0, #0
 8013046:	d0bf      	beq.n	8012fc8 <floor+0x48>
 8013048:	2c00      	cmp	r4, #0
 801304a:	da02      	bge.n	8013052 <floor+0xd2>
 801304c:	2e14      	cmp	r6, #20
 801304e:	d103      	bne.n	8013058 <floor+0xd8>
 8013050:	3401      	adds	r4, #1
 8013052:	ea25 0507 	bic.w	r5, r5, r7
 8013056:	e7b7      	b.n	8012fc8 <floor+0x48>
 8013058:	2301      	movs	r3, #1
 801305a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801305e:	fa03 f606 	lsl.w	r6, r3, r6
 8013062:	4435      	add	r5, r6
 8013064:	4545      	cmp	r5, r8
 8013066:	bf38      	it	cc
 8013068:	18e4      	addcc	r4, r4, r3
 801306a:	e7f2      	b.n	8013052 <floor+0xd2>
 801306c:	2500      	movs	r5, #0
 801306e:	462c      	mov	r4, r5
 8013070:	e7aa      	b.n	8012fc8 <floor+0x48>
 8013072:	bf00      	nop
 8013074:	f3af 8000 	nop.w
 8013078:	8800759c 	.word	0x8800759c
 801307c:	7e37e43c 	.word	0x7e37e43c
 8013080:	bff00000 	.word	0xbff00000
 8013084:	000fffff 	.word	0x000fffff

08013088 <matherr>:
 8013088:	2000      	movs	r0, #0
 801308a:	4770      	bx	lr
 801308c:	0000      	movs	r0, r0
	...

08013090 <scalbn>:
 8013090:	b570      	push	{r4, r5, r6, lr}
 8013092:	ec55 4b10 	vmov	r4, r5, d0
 8013096:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801309a:	4606      	mov	r6, r0
 801309c:	462b      	mov	r3, r5
 801309e:	b9aa      	cbnz	r2, 80130cc <scalbn+0x3c>
 80130a0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80130a4:	4323      	orrs	r3, r4
 80130a6:	d03b      	beq.n	8013120 <scalbn+0x90>
 80130a8:	4b31      	ldr	r3, [pc, #196]	; (8013170 <scalbn+0xe0>)
 80130aa:	4629      	mov	r1, r5
 80130ac:	2200      	movs	r2, #0
 80130ae:	ee10 0a10 	vmov	r0, s0
 80130b2:	f7ed fac9 	bl	8000648 <__aeabi_dmul>
 80130b6:	4b2f      	ldr	r3, [pc, #188]	; (8013174 <scalbn+0xe4>)
 80130b8:	429e      	cmp	r6, r3
 80130ba:	4604      	mov	r4, r0
 80130bc:	460d      	mov	r5, r1
 80130be:	da12      	bge.n	80130e6 <scalbn+0x56>
 80130c0:	a327      	add	r3, pc, #156	; (adr r3, 8013160 <scalbn+0xd0>)
 80130c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130c6:	f7ed fabf 	bl	8000648 <__aeabi_dmul>
 80130ca:	e009      	b.n	80130e0 <scalbn+0x50>
 80130cc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80130d0:	428a      	cmp	r2, r1
 80130d2:	d10c      	bne.n	80130ee <scalbn+0x5e>
 80130d4:	ee10 2a10 	vmov	r2, s0
 80130d8:	4620      	mov	r0, r4
 80130da:	4629      	mov	r1, r5
 80130dc:	f7ed f8fe 	bl	80002dc <__adddf3>
 80130e0:	4604      	mov	r4, r0
 80130e2:	460d      	mov	r5, r1
 80130e4:	e01c      	b.n	8013120 <scalbn+0x90>
 80130e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80130ea:	460b      	mov	r3, r1
 80130ec:	3a36      	subs	r2, #54	; 0x36
 80130ee:	4432      	add	r2, r6
 80130f0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80130f4:	428a      	cmp	r2, r1
 80130f6:	dd0b      	ble.n	8013110 <scalbn+0x80>
 80130f8:	ec45 4b11 	vmov	d1, r4, r5
 80130fc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013168 <scalbn+0xd8>
 8013100:	f000 f83c 	bl	801317c <copysign>
 8013104:	a318      	add	r3, pc, #96	; (adr r3, 8013168 <scalbn+0xd8>)
 8013106:	e9d3 2300 	ldrd	r2, r3, [r3]
 801310a:	ec51 0b10 	vmov	r0, r1, d0
 801310e:	e7da      	b.n	80130c6 <scalbn+0x36>
 8013110:	2a00      	cmp	r2, #0
 8013112:	dd08      	ble.n	8013126 <scalbn+0x96>
 8013114:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013118:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801311c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013120:	ec45 4b10 	vmov	d0, r4, r5
 8013124:	bd70      	pop	{r4, r5, r6, pc}
 8013126:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801312a:	da0d      	bge.n	8013148 <scalbn+0xb8>
 801312c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013130:	429e      	cmp	r6, r3
 8013132:	ec45 4b11 	vmov	d1, r4, r5
 8013136:	dce1      	bgt.n	80130fc <scalbn+0x6c>
 8013138:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013160 <scalbn+0xd0>
 801313c:	f000 f81e 	bl	801317c <copysign>
 8013140:	a307      	add	r3, pc, #28	; (adr r3, 8013160 <scalbn+0xd0>)
 8013142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013146:	e7e0      	b.n	801310a <scalbn+0x7a>
 8013148:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801314c:	3236      	adds	r2, #54	; 0x36
 801314e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013152:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013156:	4620      	mov	r0, r4
 8013158:	4629      	mov	r1, r5
 801315a:	2200      	movs	r2, #0
 801315c:	4b06      	ldr	r3, [pc, #24]	; (8013178 <scalbn+0xe8>)
 801315e:	e7b2      	b.n	80130c6 <scalbn+0x36>
 8013160:	c2f8f359 	.word	0xc2f8f359
 8013164:	01a56e1f 	.word	0x01a56e1f
 8013168:	8800759c 	.word	0x8800759c
 801316c:	7e37e43c 	.word	0x7e37e43c
 8013170:	43500000 	.word	0x43500000
 8013174:	ffff3cb0 	.word	0xffff3cb0
 8013178:	3c900000 	.word	0x3c900000

0801317c <copysign>:
 801317c:	ec51 0b10 	vmov	r0, r1, d0
 8013180:	ee11 0a90 	vmov	r0, s3
 8013184:	ee10 2a10 	vmov	r2, s0
 8013188:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801318c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013190:	ea41 0300 	orr.w	r3, r1, r0
 8013194:	ec43 2b10 	vmov	d0, r2, r3
 8013198:	4770      	bx	lr
	...

0801319c <_init>:
 801319c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801319e:	bf00      	nop
 80131a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131a2:	bc08      	pop	{r3}
 80131a4:	469e      	mov	lr, r3
 80131a6:	4770      	bx	lr

080131a8 <_fini>:
 80131a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131aa:	bf00      	nop
 80131ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131ae:	bc08      	pop	{r3}
 80131b0:	469e      	mov	lr, r3
 80131b2:	4770      	bx	lr
