{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 22:27:40 2015 " "Info: Processing started: Wed Mar 18 22:27:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer4 -c buffer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[0\] " "Warning: Node \"current_length\[0\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[12\] " "Warning: Node \"current_length\[12\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[13\] " "Warning: Node \"current_length\[13\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[14\] " "Warning: Node \"current_length\[14\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[11\] " "Warning: Node \"current_length\[11\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[10\] " "Warning: Node \"current_length\[10\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[6\] " "Warning: Node \"current_length\[6\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[15\] " "Warning: Node \"current_length\[15\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[8\] " "Warning: Node \"current_length\[8\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[7\] " "Warning: Node \"current_length\[7\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[9\] " "Warning: Node \"current_length\[9\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[3\] " "Warning: Node \"current_length\[3\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[2\] " "Warning: Node \"current_length\[2\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[5\] " "Warning: Node \"current_length\[5\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[4\] " "Warning: Node \"current_length\[4\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_prev.C_487 " "Warning: Node \"state_prev.C_487\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_prev.D_471 " "Warning: Node \"state_prev.D_471\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_prev.E_455 " "Warning: Node \"state_prev.E_455\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_prev.B_503 " "Warning: Node \"state_prev.B_503\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "current_length\[1\] " "Warning: Node \"current_length\[1\]\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[0\]\$latch " "Warning: Node \"output\[0\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[1\]\$latch " "Warning: Node \"output\[1\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[2\]\$latch " "Warning: Node \"output\[2\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[3\]\$latch " "Warning: Node \"output\[3\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[4\]\$latch " "Warning: Node \"output\[4\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[5\]\$latch " "Warning: Node \"output\[5\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[6\]\$latch " "Warning: Node \"output\[6\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[7\]\$latch " "Warning: Node \"output\[7\]\$latch\" is a latch" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[1\] " "Info: Assuming node \"lngth_four\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[2\] " "Info: Assuming node \"lngth_four\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[3\] " "Info: Assuming node \"lngth_four\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[4\] " "Info: Assuming node \"lngth_four\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[5\] " "Info: Assuming node \"lngth_four\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[6\] " "Info: Assuming node \"lngth_four\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[7\] " "Info: Assuming node \"lngth_four\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[8\] " "Info: Assuming node \"lngth_four\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[9\] " "Info: Assuming node \"lngth_four\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[10\] " "Info: Assuming node \"lngth_four\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[11\] " "Info: Assuming node \"lngth_four\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[12\] " "Info: Assuming node \"lngth_four\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[13\] " "Info: Assuming node \"lngth_four\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[14\] " "Info: Assuming node \"lngth_four\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[15\] " "Info: Assuming node \"lngth_four\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_four\[0\] " "Info: Assuming node \"lngth_four\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[2\] " "Info: Assuming node \"lngth_one\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[1\] " "Info: Assuming node \"lngth_one\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[3\] " "Info: Assuming node \"lngth_one\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[4\] " "Info: Assuming node \"lngth_one\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[5\] " "Info: Assuming node \"lngth_one\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[6\] " "Info: Assuming node \"lngth_one\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[7\] " "Info: Assuming node \"lngth_one\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[8\] " "Info: Assuming node \"lngth_one\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[9\] " "Info: Assuming node \"lngth_one\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[10\] " "Info: Assuming node \"lngth_one\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[11\] " "Info: Assuming node \"lngth_one\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[12\] " "Info: Assuming node \"lngth_one\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[13\] " "Info: Assuming node \"lngth_one\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[0\] " "Info: Assuming node \"lngth_one\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[14\] " "Info: Assuming node \"lngth_one\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_one\[15\] " "Info: Assuming node \"lngth_one\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[2\] " "Info: Assuming node \"lngth_three\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[1\] " "Info: Assuming node \"lngth_three\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[3\] " "Info: Assuming node \"lngth_three\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[4\] " "Info: Assuming node \"lngth_three\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[5\] " "Info: Assuming node \"lngth_three\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[6\] " "Info: Assuming node \"lngth_three\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[7\] " "Info: Assuming node \"lngth_three\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[8\] " "Info: Assuming node \"lngth_three\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[9\] " "Info: Assuming node \"lngth_three\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[10\] " "Info: Assuming node \"lngth_three\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[11\] " "Info: Assuming node \"lngth_three\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[12\] " "Info: Assuming node \"lngth_three\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[13\] " "Info: Assuming node \"lngth_three\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[14\] " "Info: Assuming node \"lngth_three\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[15\] " "Info: Assuming node \"lngth_three\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_three\[0\] " "Info: Assuming node \"lngth_three\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[1\] " "Info: Assuming node \"lngth_two\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[2\] " "Info: Assuming node \"lngth_two\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[3\] " "Info: Assuming node \"lngth_two\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[4\] " "Info: Assuming node \"lngth_two\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[5\] " "Info: Assuming node \"lngth_two\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[6\] " "Info: Assuming node \"lngth_two\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[7\] " "Info: Assuming node \"lngth_two\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[8\] " "Info: Assuming node \"lngth_two\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[9\] " "Info: Assuming node \"lngth_two\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[10\] " "Info: Assuming node \"lngth_two\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[11\] " "Info: Assuming node \"lngth_two\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[12\] " "Info: Assuming node \"lngth_two\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[13\] " "Info: Assuming node \"lngth_two\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[14\] " "Info: Assuming node \"lngth_two\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[15\] " "Info: Assuming node \"lngth_two\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "lngth_two\[0\] " "Info: Assuming node \"lngth_two\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "167 " "Warning: Found 167 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "current_length\[1\] " "Info: Detected ripple clock \"current_length\[1\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[4\] " "Info: Detected ripple clock \"current_length\[4\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[5\] " "Info: Detected ripple clock \"current_length\[5\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[2\] " "Info: Detected ripple clock \"current_length\[2\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[3\] " "Info: Detected ripple clock \"current_length\[3\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[9\] " "Info: Detected ripple clock \"current_length\[9\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[7\] " "Info: Detected ripple clock \"current_length\[7\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[8\] " "Info: Detected ripple clock \"current_length\[8\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[15\] " "Info: Detected ripple clock \"current_length\[15\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[6\] " "Info: Detected ripple clock \"current_length\[6\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[10\] " "Info: Detected ripple clock \"current_length\[10\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[11\] " "Info: Detected ripple clock \"current_length\[11\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[14\] " "Info: Detected ripple clock \"current_length\[14\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[13\] " "Info: Detected ripple clock \"current_length\[13\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[12\] " "Info: Detected ripple clock \"current_length\[12\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "current_length\[0\] " "Info: Detected ripple clock \"current_length\[0\]\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_length\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector1~2 " "Info: Detected gated clock \"Selector1~2\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~7 " "Info: Detected gated clock \"Equal3~7\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector1~1 " "Info: Detected gated clock \"Selector1~1\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector1~3 " "Info: Detected gated clock \"Selector1~3\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~1 " "Info: Detected gated clock \"Equal3~1\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~1 " "Info: Detected gated clock \"Equal2~1\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~1 " "Info: Detected gated clock \"Equal1~1\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~5 " "Info: Detected gated clock \"Equal3~5\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~2 " "Info: Detected gated clock \"Equal3~2\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~5 " "Info: Detected gated clock \"Equal0~5\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~5 " "Info: Detected gated clock \"Equal2~5\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~2 " "Info: Detected gated clock \"Equal2~2\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~5 " "Info: Detected gated clock \"Equal1~5\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~2 " "Info: Detected gated clock \"Equal1~2\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~0 " "Info: Detected gated clock \"Equal3~0\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~6 " "Info: Detected gated clock \"Equal3~6\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~4 " "Info: Detected gated clock \"Equal3~4\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~3 " "Info: Detected gated clock \"Equal3~3\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~4 " "Info: Detected gated clock \"Equal0~4\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~6 " "Info: Detected gated clock \"Equal0~6\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~0 " "Info: Detected gated clock \"Selector8~0\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~6 " "Info: Detected gated clock \"Equal2~6\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~4 " "Info: Detected gated clock \"Equal2~4\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~3 " "Info: Detected gated clock \"Equal2~3\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~4 " "Info: Detected gated clock \"Equal1~4\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~6 " "Info: Detected gated clock \"Equal1~6\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~3 " "Info: Detected gated clock \"Equal1~3\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_reg.B " "Info: Detected ripple clock \"state_reg.B\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.B" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_reg.E " "Info: Detected ripple clock \"state_reg.E\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.E" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_reg.D " "Info: Detected ripple clock \"state_reg.D\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_reg.C " "Info: Detected ripple clock \"state_reg.C\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.C" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~4 " "Info: Detected gated clock \"Selector8~4\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~1 " "Info: Detected gated clock \"Selector8~1\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector1~0 " "Info: Detected gated clock \"Selector1~0\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~3 " "Info: Detected gated clock \"Selector8~3\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~5 " "Info: Detected gated clock \"Selector8~5\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_reg.F " "Info: Detected ripple clock \"state_reg.F\" as buffer" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_reg.F" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~53 " "Info: Detected gated clock \"Add1~53\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~50 " "Info: Detected gated clock \"Add1~50\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~49 " "Info: Detected gated clock \"Add1~49\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~46 " "Info: Detected gated clock \"Add1~46\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~45 " "Info: Detected gated clock \"Add1~45\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~42 " "Info: Detected gated clock \"Add1~42\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~41 " "Info: Detected gated clock \"Add1~41\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~38 " "Info: Detected gated clock \"Add1~38\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~37 " "Info: Detected gated clock \"Add1~37\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~34 " "Info: Detected gated clock \"Add1~34\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~33 " "Info: Detected gated clock \"Add1~33\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~30 " "Info: Detected gated clock \"Add1~30\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~29 " "Info: Detected gated clock \"Add1~29\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~26 " "Info: Detected gated clock \"Add1~26\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~25 " "Info: Detected gated clock \"Add1~25\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~22 " "Info: Detected gated clock \"Add1~22\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~21 " "Info: Detected gated clock \"Add1~21\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~18 " "Info: Detected gated clock \"Add1~18\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~17 " "Info: Detected gated clock \"Add1~17\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~14 " "Info: Detected gated clock \"Add1~14\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~13 " "Info: Detected gated clock \"Add1~13\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~10 " "Info: Detected gated clock \"Add1~10\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~9 " "Info: Detected gated clock \"Add1~9\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~6 " "Info: Detected gated clock \"Add1~6\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~5 " "Info: Detected gated clock \"Add1~5\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~2 " "Info: Detected gated clock \"Add1~2\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add1~1 " "Info: Detected gated clock \"Add1~1\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~53 " "Info: Detected gated clock \"Add3~53\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~50 " "Info: Detected gated clock \"Add3~50\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~49 " "Info: Detected gated clock \"Add3~49\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~46 " "Info: Detected gated clock \"Add3~46\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~45 " "Info: Detected gated clock \"Add3~45\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~42 " "Info: Detected gated clock \"Add3~42\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~41 " "Info: Detected gated clock \"Add3~41\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~38 " "Info: Detected gated clock \"Add3~38\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~37 " "Info: Detected gated clock \"Add3~37\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~34 " "Info: Detected gated clock \"Add3~34\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~33 " "Info: Detected gated clock \"Add3~33\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~30 " "Info: Detected gated clock \"Add3~30\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~29 " "Info: Detected gated clock \"Add3~29\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~26 " "Info: Detected gated clock \"Add3~26\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~25 " "Info: Detected gated clock \"Add3~25\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~22 " "Info: Detected gated clock \"Add3~22\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~21 " "Info: Detected gated clock \"Add3~21\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~18 " "Info: Detected gated clock \"Add3~18\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~17 " "Info: Detected gated clock \"Add3~17\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~14 " "Info: Detected gated clock \"Add3~14\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~13 " "Info: Detected gated clock \"Add3~13\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~10 " "Info: Detected gated clock \"Add3~10\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~9 " "Info: Detected gated clock \"Add3~9\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~6 " "Info: Detected gated clock \"Add3~6\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~5 " "Info: Detected gated clock \"Add3~5\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~2 " "Info: Detected gated clock \"Add3~2\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add3~1 " "Info: Detected gated clock \"Add3~1\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~53 " "Info: Detected gated clock \"Add2~53\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~50 " "Info: Detected gated clock \"Add2~50\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~49 " "Info: Detected gated clock \"Add2~49\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~46 " "Info: Detected gated clock \"Add2~46\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~45 " "Info: Detected gated clock \"Add2~45\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~42 " "Info: Detected gated clock \"Add2~42\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~41 " "Info: Detected gated clock \"Add2~41\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~38 " "Info: Detected gated clock \"Add2~38\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~37 " "Info: Detected gated clock \"Add2~37\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~34 " "Info: Detected gated clock \"Add2~34\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~33 " "Info: Detected gated clock \"Add2~33\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~30 " "Info: Detected gated clock \"Add2~30\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~29 " "Info: Detected gated clock \"Add2~29\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~26 " "Info: Detected gated clock \"Add2~26\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~25 " "Info: Detected gated clock \"Add2~25\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~22 " "Info: Detected gated clock \"Add2~22\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~21 " "Info: Detected gated clock \"Add2~21\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~18 " "Info: Detected gated clock \"Add2~18\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~17 " "Info: Detected gated clock \"Add2~17\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~14 " "Info: Detected gated clock \"Add2~14\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~13 " "Info: Detected gated clock \"Add2~13\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~10 " "Info: Detected gated clock \"Add2~10\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~9 " "Info: Detected gated clock \"Add2~9\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~6 " "Info: Detected gated clock \"Add2~6\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~5 " "Info: Detected gated clock \"Add2~5\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~2 " "Info: Detected gated clock \"Add2~2\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add2~1 " "Info: Detected gated clock \"Add2~1\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~53 " "Info: Detected gated clock \"Add0~53\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~50 " "Info: Detected gated clock \"Add0~50\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~49 " "Info: Detected gated clock \"Add0~49\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~46 " "Info: Detected gated clock \"Add0~46\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~45 " "Info: Detected gated clock \"Add0~45\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~42 " "Info: Detected gated clock \"Add0~42\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~41 " "Info: Detected gated clock \"Add0~41\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~38 " "Info: Detected gated clock \"Add0~38\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~37 " "Info: Detected gated clock \"Add0~37\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~34 " "Info: Detected gated clock \"Add0~34\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~33 " "Info: Detected gated clock \"Add0~33\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~30 " "Info: Detected gated clock \"Add0~30\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~29 " "Info: Detected gated clock \"Add0~29\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~26 " "Info: Detected gated clock \"Add0~26\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~25 " "Info: Detected gated clock \"Add0~25\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~22 " "Info: Detected gated clock \"Add0~22\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~21 " "Info: Detected gated clock \"Add0~21\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~18 " "Info: Detected gated clock \"Add0~18\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~17 " "Info: Detected gated clock \"Add0~17\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~14 " "Info: Detected gated clock \"Add0~14\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~13 " "Info: Detected gated clock \"Add0~13\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~10 " "Info: Detected gated clock \"Add0~10\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~9 " "Info: Detected gated clock \"Add0~9\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~6 " "Info: Detected gated clock \"Add0~6\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~5 " "Info: Detected gated clock \"Add0~5\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~2 " "Info: Detected gated clock \"Add0~2\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Add0~1 " "Info: Detected gated clock \"Add0~1\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state_prev.E_455 register state_reg.E 102.52 MHz 9.754 ns Internal " "Info: Clock \"clk\" has Internal fmax of 102.52 MHz between source register \"state_prev.E_455\" and destination register \"state_reg.E\" (period= 9.754 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.839 ns + Longest register register " "Info: + Longest register to register delay is 0.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_prev.E_455 1 REG LCCOMB_X31_Y6_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y6_N12; Fanout = 1; REG Node = 'state_prev.E_455'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_prev.E_455 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 0.423 ns Selector7~0 2 COMB LCCOMB_X31_Y6_N10 1 " "Info: 2: + IC(0.370 ns) + CELL(0.053 ns) = 0.423 ns; Loc. = LCCOMB_X31_Y6_N10; Fanout = 1; COMB Node = 'Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { state_prev.E_455 Selector7~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 0.684 ns Selector7~1 3 COMB LCCOMB_X31_Y6_N20 1 " "Info: 3: + IC(0.208 ns) + CELL(0.053 ns) = 0.684 ns; Loc. = LCCOMB_X31_Y6_N20; Fanout = 1; COMB Node = 'Selector7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Selector7~0 Selector7~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.839 ns state_reg.E 4 REG LCFF_X31_Y6_N21 17 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 0.839 ns; Loc. = LCFF_X31_Y6_N21; Fanout = 17; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector7~1 state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 31.11 % ) " "Info: Total cell delay = 0.261 ns ( 31.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 68.89 % ) " "Info: Total interconnect delay = 0.578 ns ( 68.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { state_prev.E_455 Selector7~0 Selector7~1 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.839 ns" { state_prev.E_455 {} Selector7~0 {} Selector7~1 {} state_reg.E {} } { 0.000ns 0.370ns 0.208ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.948 ns - Smallest " "Info: - Smallest clock skew is -3.948 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.725 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.618 ns) 2.725 ns state_reg.E 2 REG LCFF_X31_Y6_N21 17 " "Info: 2: + IC(1.280 ns) + CELL(0.618 ns) = 2.725 ns; Loc. = LCFF_X31_Y6_N21; Fanout = 17; REG Node = 'state_reg.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { clk state_reg.E } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 53.03 % ) " "Info: Total cell delay = 1.445 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.280 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.280 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk {} clk~combout {} state_reg.E {} } { 0.000ns 0.000ns 1.280ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.673 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.712 ns) 2.702 ns state_reg.C 2 REG LCFF_X34_Y6_N13 16 " "Info: 2: + IC(1.163 ns) + CELL(0.712 ns) = 2.702 ns; Loc. = LCFF_X34_Y6_N13; Fanout = 16; REG Node = 'state_reg.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { clk state_reg.C } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.366 ns) 3.352 ns Selector1~0 3 COMB LCCOMB_X34_Y6_N18 2 " "Info: 3: + IC(0.284 ns) + CELL(0.366 ns) = 3.352 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { state_reg.C Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.053 ns) 4.098 ns Selector1~3 4 COMB LCCOMB_X29_Y6_N18 1 " "Info: 4: + IC(0.693 ns) + CELL(0.053 ns) = 4.098 ns; Loc. = LCCOMB_X29_Y6_N18; Fanout = 1; COMB Node = 'Selector1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Selector1~0 Selector1~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.000 ns) 5.740 ns Selector1~3clkctrl 5 COMB CLKCTRL_G6 4 " "Info: 5: + IC(1.642 ns) + CELL(0.000 ns) = 5.740 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Selector1~3clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Selector1~3 Selector1~3clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.053 ns) 6.673 ns state_prev.E_455 6 REG LCCOMB_X31_Y6_N12 1 " "Info: 6: + IC(0.880 ns) + CELL(0.053 ns) = 6.673 ns; Loc. = LCCOMB_X31_Y6_N12; Fanout = 1; REG Node = 'state_prev.E_455'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { Selector1~3clkctrl state_prev.E_455 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.011 ns ( 30.14 % ) " "Info: Total cell delay = 2.011 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.662 ns ( 69.86 % ) " "Info: Total interconnect delay = 4.662 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { clk state_reg.C Selector1~0 Selector1~3 Selector1~3clkctrl state_prev.E_455 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.673 ns" { clk {} clk~combout {} state_reg.C {} Selector1~0 {} Selector1~3 {} Selector1~3clkctrl {} state_prev.E_455 {} } { 0.000ns 0.000ns 1.163ns 0.284ns 0.693ns 1.642ns 0.880ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk {} clk~combout {} state_reg.E {} } { 0.000ns 0.000ns 1.280ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { clk state_reg.C Selector1~0 Selector1~3 Selector1~3clkctrl state_prev.E_455 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.673 ns" { clk {} clk~combout {} state_reg.C {} Selector1~0 {} Selector1~3 {} Selector1~3clkctrl {} state_prev.E_455 {} } { 0.000ns 0.000ns 1.163ns 0.284ns 0.693ns 1.642ns 0.880ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { state_prev.E_455 Selector7~0 Selector7~1 state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.839 ns" { state_prev.E_455 {} Selector7~0 {} Selector7~1 {} state_reg.E {} } { 0.000ns 0.370ns 0.208ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { clk state_reg.E } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { clk {} clk~combout {} state_reg.E {} } { 0.000ns 0.000ns 1.280ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.673 ns" { clk state_reg.C Selector1~0 Selector1~3 Selector1~3clkctrl state_prev.E_455 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.673 ns" { clk {} clk~combout {} state_reg.C {} Selector1~0 {} Selector1~3 {} Selector1~3clkctrl {} state_prev.E_455 {} } { 0.000ns 0.000ns 1.163ns 0.284ns 0.693ns 1.642ns 0.880ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[1\] register current_length\[4\] register current_length\[5\] 182.82 MHz 5.47 ns Internal " "Info: Clock \"lngth_four\[1\]\" has Internal fmax of 182.82 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.825 ns - Smallest " "Info: - Smallest clock skew is -2.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[1\] destination 4.379 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[1\]\" to destination register is 4.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[1\] 1 CLK PIN_R6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R6; Fanout = 3; CLK Node = 'lngth_four\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.309 ns) 1.683 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.574 ns) + CELL(0.309 ns) = 1.683 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { lngth_four[1] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.718 ns Add3~6 3 COMB LCCOMB_X39_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.718 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~2 Add3~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.753 ns Add3~10 4 COMB LCCOMB_X39_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.753 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.788 ns Add3~14 5 COMB LCCOMB_X39_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.788 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.823 ns Add3~18 6 COMB LCCOMB_X39_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.823 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.858 ns Add3~22 7 COMB LCCOMB_X39_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.858 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.893 ns Add3~26 8 COMB LCCOMB_X39_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.893 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.017 ns Add3~30 9 COMB LCCOMB_X39_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.017 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.142 ns Add3~33 10 COMB LCCOMB_X39_Y6_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.142 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.693 ns Equal3~0 11 COMB LCCOMB_X35_Y6_N16 3 " "Info: 11: + IC(0.498 ns) + CELL(0.053 ns) = 2.693 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.065 ns Selector8~4 12 COMB LCCOMB_X34_Y6_N0 1 " "Info: 12: + IC(0.319 ns) + CELL(0.053 ns) = 3.065 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.327 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 3.327 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.379 ns current_length\[5\] 14 REG LCCOMB_X31_Y4_N16 6 " "Info: 14: + IC(0.827 ns) + CELL(0.225 ns) = 4.379 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 44.58 % ) " "Info: Total cell delay = 1.952 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 55.42 % ) " "Info: Total interconnect delay = 2.427 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { lngth_four[1] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[1\] source 7.204 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[1\]\" to source register is 7.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[1\] 1 CLK PIN_R6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R6; Fanout = 3; CLK Node = 'lngth_four\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.309 ns) 1.683 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.574 ns) + CELL(0.309 ns) = 1.683 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { lngth_four[1] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.808 ns Add3~5 3 COMB LCCOMB_X39_Y6_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.808 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 1; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~2 Add3~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.225 ns) 2.759 ns Equal3~2 4 COMB LCCOMB_X31_Y6_N16 1 " "Info: 4: + IC(0.726 ns) + CELL(0.225 ns) = 2.759 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add3~5 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.230 ns Equal3~3 5 COMB LCCOMB_X31_Y6_N24 3 " "Info: 5: + IC(0.243 ns) + CELL(0.228 ns) = 3.230 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.192 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.584 ns) + CELL(0.378 ns) = 4.192 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.454 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 4.454 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.238 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.238 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.204 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.204 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.171 ns ( 30.14 % ) " "Info: Total cell delay = 2.171 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.033 ns ( 69.86 % ) " "Info: Total interconnect delay = 5.033 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.204 ns" { lngth_four[1] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.204 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.309ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { lngth_four[1] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.204 ns" { lngth_four[1] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.204 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.309ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { lngth_four[1] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.204 ns" { lngth_four[1] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.204 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.309ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[2\] register current_length\[4\] register current_length\[5\] 182.82 MHz 5.47 ns Internal " "Info: Clock \"lngth_four\[2\]\" has Internal fmax of 182.82 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.47 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.825 ns - Smallest " "Info: - Smallest clock skew is -2.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[2\] destination 4.423 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[2\]\" to destination register is 4.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[2\] 1 CLK PIN_R5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 2; CLK Node = 'lngth_four\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.350 ns) 1.727 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.577 ns) + CELL(0.350 ns) = 1.727 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { lngth_four[2] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.762 ns Add3~6 3 COMB LCCOMB_X39_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.762 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~2 Add3~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.797 ns Add3~10 4 COMB LCCOMB_X39_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.797 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.832 ns Add3~14 5 COMB LCCOMB_X39_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.832 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.867 ns Add3~18 6 COMB LCCOMB_X39_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.867 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.902 ns Add3~22 7 COMB LCCOMB_X39_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.902 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.937 ns Add3~26 8 COMB LCCOMB_X39_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.937 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.061 ns Add3~30 9 COMB LCCOMB_X39_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.061 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.186 ns Add3~33 10 COMB LCCOMB_X39_Y6_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.186 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.737 ns Equal3~0 11 COMB LCCOMB_X35_Y6_N16 3 " "Info: 11: + IC(0.498 ns) + CELL(0.053 ns) = 2.737 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.109 ns Selector8~4 12 COMB LCCOMB_X34_Y6_N0 1 " "Info: 12: + IC(0.319 ns) + CELL(0.053 ns) = 3.109 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.371 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 3.371 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.423 ns current_length\[5\] 14 REG LCCOMB_X31_Y4_N16 6 " "Info: 14: + IC(0.827 ns) + CELL(0.225 ns) = 4.423 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.993 ns ( 45.06 % ) " "Info: Total cell delay = 1.993 ns ( 45.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.430 ns ( 54.94 % ) " "Info: Total interconnect delay = 2.430 ns ( 54.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { lngth_four[2] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[2\] source 7.248 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[2\]\" to source register is 7.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[2\] 1 CLK PIN_R5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 2; CLK Node = 'lngth_four\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.350 ns) 1.727 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.577 ns) + CELL(0.350 ns) = 1.727 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { lngth_four[2] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.852 ns Add3~5 3 COMB LCCOMB_X39_Y6_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.852 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 1; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~2 Add3~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.225 ns) 2.803 ns Equal3~2 4 COMB LCCOMB_X31_Y6_N16 1 " "Info: 4: + IC(0.726 ns) + CELL(0.225 ns) = 2.803 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add3~5 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.274 ns Equal3~3 5 COMB LCCOMB_X31_Y6_N24 3 " "Info: 5: + IC(0.243 ns) + CELL(0.228 ns) = 3.274 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.236 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.584 ns) + CELL(0.378 ns) = 4.236 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.498 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 4.498 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.282 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.282 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.248 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.248 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 30.52 % ) " "Info: Total cell delay = 2.212 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.036 ns ( 69.48 % ) " "Info: Total interconnect delay = 5.036 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { lngth_four[2] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.350ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { lngth_four[2] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { lngth_four[2] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.350ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { lngth_four[2] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { lngth_four[2] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.350ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[3\] register current_length\[4\] register current_length\[5\] 183.55 MHz 5.448 ns Internal " "Info: Clock \"lngth_four\[3\]\" has Internal fmax of 183.55 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.448 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.803 ns - Smallest " "Info: - Smallest clock skew is -2.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[3\] destination 5.425 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[3\]\" to destination register is 5.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[3\] 1 CLK PIN_T18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T18; Fanout = 2; CLK Node = 'lngth_four\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.350 ns) 2.764 ns Add3~6 2 COMB LCCOMB_X39_Y6_N2 2 " "Info: 2: + IC(1.614 ns) + CELL(0.350 ns) = 2.764 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { lngth_four[3] Add3~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.799 ns Add3~10 3 COMB LCCOMB_X39_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.799 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.834 ns Add3~14 4 COMB LCCOMB_X39_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.834 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.869 ns Add3~18 5 COMB LCCOMB_X39_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.869 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.904 ns Add3~22 6 COMB LCCOMB_X39_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.904 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.939 ns Add3~26 7 COMB LCCOMB_X39_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.939 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.063 ns Add3~30 8 COMB LCCOMB_X39_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 3.063 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.188 ns Add3~33 9 COMB LCCOMB_X39_Y6_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 3.188 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 3.739 ns Equal3~0 10 COMB LCCOMB_X35_Y6_N16 3 " "Info: 10: + IC(0.498 ns) + CELL(0.053 ns) = 3.739 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 4.111 ns Selector8~4 11 COMB LCCOMB_X34_Y6_N0 1 " "Info: 11: + IC(0.319 ns) + CELL(0.053 ns) = 4.111 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.373 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 4.373 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.425 ns current_length\[5\] 13 REG LCCOMB_X31_Y4_N16 6 " "Info: 13: + IC(0.827 ns) + CELL(0.225 ns) = 5.425 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.958 ns ( 36.09 % ) " "Info: Total cell delay = 1.958 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.467 ns ( 63.91 % ) " "Info: Total interconnect delay = 3.467 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { lngth_four[3] Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[3\] source 8.228 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[3\]\" to source register is 8.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[3\] 1 CLK PIN_T18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T18; Fanout = 2; CLK Node = 'lngth_four\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.418 ns) 2.832 ns Add3~5 2 COMB LCCOMB_X39_Y6_N2 1 " "Info: 2: + IC(1.614 ns) + CELL(0.418 ns) = 2.832 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 1; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { lngth_four[3] Add3~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.225 ns) 3.783 ns Equal3~2 3 COMB LCCOMB_X31_Y6_N16 1 " "Info: 3: + IC(0.726 ns) + CELL(0.225 ns) = 3.783 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add3~5 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 4.254 ns Equal3~3 4 COMB LCCOMB_X31_Y6_N24 3 " "Info: 4: + IC(0.243 ns) + CELL(0.228 ns) = 4.254 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 5.216 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.584 ns) + CELL(0.378 ns) = 5.216 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.478 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.478 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.262 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.262 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 8.228 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 8.228 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.155 ns ( 26.19 % ) " "Info: Total cell delay = 2.155 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.073 ns ( 73.81 % ) " "Info: Total interconnect delay = 6.073 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { lngth_four[3] Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.614ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.418ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { lngth_four[3] Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { lngth_four[3] Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.614ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.418ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { lngth_four[3] Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.228 ns" { lngth_four[3] Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.228 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.614ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.418ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[4\] register current_length\[4\] register current_length\[5\] 185.91 MHz 5.379 ns Internal " "Info: Clock \"lngth_four\[4\]\" has Internal fmax of 185.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.734 ns - Smallest " "Info: - Smallest clock skew is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[4\] destination 4.771 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[4\]\" to destination register is 4.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_four\[4\] 1 CLK PIN_R8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 2; CLK Node = 'lngth_four\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.309 ns) 2.145 ns Add3~10 2 COMB LCCOMB_X39_Y6_N4 2 " "Info: 2: + IC(1.056 ns) + CELL(0.309 ns) = 2.145 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lngth_four[4] Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.180 ns Add3~14 3 COMB LCCOMB_X39_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.215 ns Add3~18 4 COMB LCCOMB_X39_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.215 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.250 ns Add3~22 5 COMB LCCOMB_X39_Y6_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.250 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.285 ns Add3~26 6 COMB LCCOMB_X39_Y6_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.285 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.409 ns Add3~30 7 COMB LCCOMB_X39_Y6_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 2.409 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.534 ns Add3~33 8 COMB LCCOMB_X39_Y6_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.534 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 3.085 ns Equal3~0 9 COMB LCCOMB_X35_Y6_N16 3 " "Info: 9: + IC(0.498 ns) + CELL(0.053 ns) = 3.085 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.457 ns Selector8~4 10 COMB LCCOMB_X34_Y6_N0 1 " "Info: 10: + IC(0.319 ns) + CELL(0.053 ns) = 3.457 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.719 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.209 ns) + CELL(0.053 ns) = 3.719 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.771 ns current_length\[5\] 12 REG LCCOMB_X31_Y4_N16 6 " "Info: 12: + IC(0.827 ns) + CELL(0.225 ns) = 4.771 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 39.03 % ) " "Info: Total cell delay = 1.862 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.909 ns ( 60.97 % ) " "Info: Total interconnect delay = 2.909 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[4\] source 7.505 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[4\]\" to source register is 7.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_four\[4\] 1 CLK PIN_R8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 2; CLK Node = 'lngth_four\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.309 ns) 2.145 ns Add3~10 2 COMB LCCOMB_X39_Y6_N4 2 " "Info: 2: + IC(1.056 ns) + CELL(0.309 ns) = 2.145 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lngth_four[4] Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.180 ns Add3~14 3 COMB LCCOMB_X39_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.215 ns Add3~18 4 COMB LCCOMB_X39_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.215 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.250 ns Add3~22 5 COMB LCCOMB_X39_Y6_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.250 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.285 ns Add3~26 6 COMB LCCOMB_X39_Y6_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.285 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.409 ns Add3~30 7 COMB LCCOMB_X39_Y6_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 2.409 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.444 ns Add3~34 8 COMB LCCOMB_X39_Y6_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.444 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.479 ns Add3~38 9 COMB LCCOMB_X39_Y6_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.479 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.604 ns Add3~41 10 COMB LCCOMB_X39_Y6_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.604 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.531 ns Equal3~3 11 COMB LCCOMB_X31_Y6_N24 3 " "Info: 11: + IC(0.702 ns) + CELL(0.225 ns) = 3.531 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.493 ns Selector8~4 12 COMB LCCOMB_X34_Y6_N0 1 " "Info: 12: + IC(0.584 ns) + CELL(0.378 ns) = 4.493 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.755 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.539 ns Selector8~5clkctrl 14 COMB CLKCTRL_G9 15 " "Info: 14: + IC(1.784 ns) + CELL(0.000 ns) = 6.539 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.505 ns current_length\[4\] 15 REG LCCOMB_X35_Y6_N30 6 " "Info: 15: + IC(0.913 ns) + CELL(0.053 ns) = 7.505 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 30.07 % ) " "Info: Total cell delay = 2.257 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.248 ns ( 69.93 % ) " "Info: Total interconnect delay = 5.248 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.505 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.505 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[5\] register current_length\[4\] register current_length\[5\] 185.91 MHz 5.379 ns Internal " "Info: Clock \"lngth_four\[5\]\" has Internal fmax of 185.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.734 ns - Smallest " "Info: - Smallest clock skew is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[5\] destination 4.562 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[5\]\" to destination register is 4.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[5\] 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'lngth_four\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.309 ns) 1.971 ns Add3~14 2 COMB LCCOMB_X39_Y6_N6 2 " "Info: 2: + IC(0.842 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lngth_four[5] Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.006 ns Add3~18 3 COMB LCCOMB_X39_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.006 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.041 ns Add3~22 4 COMB LCCOMB_X39_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.041 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.076 ns Add3~26 5 COMB LCCOMB_X39_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.076 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.200 ns Add3~30 6 COMB LCCOMB_X39_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 2.200 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.325 ns Add3~33 7 COMB LCCOMB_X39_Y6_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.325 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.876 ns Equal3~0 8 COMB LCCOMB_X35_Y6_N16 3 " "Info: 8: + IC(0.498 ns) + CELL(0.053 ns) = 2.876 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.248 ns Selector8~4 9 COMB LCCOMB_X34_Y6_N0 1 " "Info: 9: + IC(0.319 ns) + CELL(0.053 ns) = 3.248 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.510 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 3.510 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.562 ns current_length\[5\] 11 REG LCCOMB_X31_Y4_N16 6 " "Info: 11: + IC(0.827 ns) + CELL(0.225 ns) = 4.562 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 40.93 % ) " "Info: Total cell delay = 1.867 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 59.07 % ) " "Info: Total interconnect delay = 2.695 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[5\] source 7.296 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[5\]\" to source register is 7.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[5\] 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'lngth_four\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.309 ns) 1.971 ns Add3~14 2 COMB LCCOMB_X39_Y6_N6 2 " "Info: 2: + IC(0.842 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lngth_four[5] Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.006 ns Add3~18 3 COMB LCCOMB_X39_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.006 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.041 ns Add3~22 4 COMB LCCOMB_X39_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.041 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.076 ns Add3~26 5 COMB LCCOMB_X39_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.076 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.200 ns Add3~30 6 COMB LCCOMB_X39_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 2.200 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.235 ns Add3~34 7 COMB LCCOMB_X39_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.235 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.270 ns Add3~38 8 COMB LCCOMB_X39_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.270 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.395 ns Add3~41 9 COMB LCCOMB_X39_Y6_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.395 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.322 ns Equal3~3 10 COMB LCCOMB_X31_Y6_N24 3 " "Info: 10: + IC(0.702 ns) + CELL(0.225 ns) = 3.322 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.284 ns Selector8~4 11 COMB LCCOMB_X34_Y6_N0 1 " "Info: 11: + IC(0.584 ns) + CELL(0.378 ns) = 4.284 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.546 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 4.546 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.330 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.330 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.296 ns current_length\[4\] 14 REG LCCOMB_X35_Y6_N30 6 " "Info: 14: + IC(0.913 ns) + CELL(0.053 ns) = 7.296 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 31.00 % ) " "Info: Total cell delay = 2.262 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.034 ns ( 69.00 % ) " "Info: Total interconnect delay = 5.034 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[6\] register current_length\[4\] register current_length\[5\] 185.91 MHz 5.379 ns Internal " "Info: Clock \"lngth_four\[6\]\" has Internal fmax of 185.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.734 ns - Smallest " "Info: - Smallest clock skew is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[6\] destination 4.242 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[6\]\" to destination register is 4.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[6\] 1 CLK PIN_R4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 2; CLK Node = 'lngth_four\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.309 ns) 1.686 ns Add3~18 2 COMB LCCOMB_X39_Y6_N8 2 " "Info: 2: + IC(0.567 ns) + CELL(0.309 ns) = 1.686 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { lngth_four[6] Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.721 ns Add3~22 3 COMB LCCOMB_X39_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.721 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.756 ns Add3~26 4 COMB LCCOMB_X39_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.756 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.880 ns Add3~30 5 COMB LCCOMB_X39_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.124 ns) = 1.880 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.005 ns Add3~33 6 COMB LCCOMB_X39_Y6_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.005 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.556 ns Equal3~0 7 COMB LCCOMB_X35_Y6_N16 3 " "Info: 7: + IC(0.498 ns) + CELL(0.053 ns) = 2.556 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 2.928 ns Selector8~4 8 COMB LCCOMB_X34_Y6_N0 1 " "Info: 8: + IC(0.319 ns) + CELL(0.053 ns) = 2.928 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.190 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 3.190 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.242 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 4.242 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 42.95 % ) " "Info: Total cell delay = 1.822 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 57.05 % ) " "Info: Total interconnect delay = 2.420 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.242 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[6\] source 6.976 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[6\]\" to source register is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[6\] 1 CLK PIN_R4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 2; CLK Node = 'lngth_four\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.309 ns) 1.686 ns Add3~18 2 COMB LCCOMB_X39_Y6_N8 2 " "Info: 2: + IC(0.567 ns) + CELL(0.309 ns) = 1.686 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { lngth_four[6] Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.721 ns Add3~22 3 COMB LCCOMB_X39_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.721 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.756 ns Add3~26 4 COMB LCCOMB_X39_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.756 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.880 ns Add3~30 5 COMB LCCOMB_X39_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.124 ns) = 1.880 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.915 ns Add3~34 6 COMB LCCOMB_X39_Y6_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.915 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.950 ns Add3~38 7 COMB LCCOMB_X39_Y6_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.950 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.075 ns Add3~41 8 COMB LCCOMB_X39_Y6_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.075 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.002 ns Equal3~3 9 COMB LCCOMB_X31_Y6_N24 3 " "Info: 9: + IC(0.702 ns) + CELL(0.225 ns) = 3.002 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 3.964 ns Selector8~4 10 COMB LCCOMB_X34_Y6_N0 1 " "Info: 10: + IC(0.584 ns) + CELL(0.378 ns) = 3.964 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.226 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.209 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.010 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 6.010 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 6.976 ns current_length\[4\] 13 REG LCCOMB_X35_Y6_N30 6 " "Info: 13: + IC(0.913 ns) + CELL(0.053 ns) = 6.976 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 31.78 % ) " "Info: Total cell delay = 2.217 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.759 ns ( 68.22 % ) " "Info: Total interconnect delay = 4.759 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.242 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.242 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.976 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.976 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[7\] register current_length\[4\] register current_length\[5\] 185.91 MHz 5.379 ns Internal " "Info: Clock \"lngth_four\[7\]\" has Internal fmax of 185.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.734 ns - Smallest " "Info: - Smallest clock skew is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[7\] destination 4.481 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[7\]\" to destination register is 4.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[7\] 1 CLK PIN_U1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 2; CLK Node = 'lngth_four\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.309 ns) 1.960 ns Add3~22 2 COMB LCCOMB_X39_Y6_N10 2 " "Info: 2: + IC(0.821 ns) + CELL(0.309 ns) = 1.960 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { lngth_four[7] Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.995 ns Add3~26 3 COMB LCCOMB_X39_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.995 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.119 ns Add3~30 4 COMB LCCOMB_X39_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.124 ns) = 2.119 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.244 ns Add3~33 5 COMB LCCOMB_X39_Y6_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.244 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.795 ns Equal3~0 6 COMB LCCOMB_X35_Y6_N16 3 " "Info: 6: + IC(0.498 ns) + CELL(0.053 ns) = 2.795 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.167 ns Selector8~4 7 COMB LCCOMB_X34_Y6_N0 1 " "Info: 7: + IC(0.319 ns) + CELL(0.053 ns) = 3.167 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.429 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 3.429 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.481 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 4.481 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 40.33 % ) " "Info: Total cell delay = 1.807 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 59.67 % ) " "Info: Total interconnect delay = 2.674 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[7\] source 7.215 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[7\]\" to source register is 7.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[7\] 1 CLK PIN_U1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 2; CLK Node = 'lngth_four\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.309 ns) 1.960 ns Add3~22 2 COMB LCCOMB_X39_Y6_N10 2 " "Info: 2: + IC(0.821 ns) + CELL(0.309 ns) = 1.960 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { lngth_four[7] Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.995 ns Add3~26 3 COMB LCCOMB_X39_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.995 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.119 ns Add3~30 4 COMB LCCOMB_X39_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.124 ns) = 2.119 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.154 ns Add3~34 5 COMB LCCOMB_X39_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.154 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.189 ns Add3~38 6 COMB LCCOMB_X39_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.189 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.314 ns Add3~41 7 COMB LCCOMB_X39_Y6_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.314 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.241 ns Equal3~3 8 COMB LCCOMB_X31_Y6_N24 3 " "Info: 8: + IC(0.702 ns) + CELL(0.225 ns) = 3.241 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.203 ns Selector8~4 9 COMB LCCOMB_X34_Y6_N0 1 " "Info: 9: + IC(0.584 ns) + CELL(0.378 ns) = 4.203 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.465 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 4.465 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.249 ns Selector8~5clkctrl 11 COMB CLKCTRL_G9 15 " "Info: 11: + IC(1.784 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.215 ns current_length\[4\] 12 REG LCCOMB_X35_Y6_N30 6 " "Info: 12: + IC(0.913 ns) + CELL(0.053 ns) = 7.215 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 30.52 % ) " "Info: Total cell delay = 2.202 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.013 ns ( 69.48 % ) " "Info: Total interconnect delay = 5.013 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.215 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.215 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.215 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.215 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.215 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.215 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[8\] register current_length\[4\] register current_length\[5\] 185.91 MHz 5.379 ns Internal " "Info: Clock \"lngth_four\[8\]\" has Internal fmax of 185.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.734 ns - Smallest " "Info: - Smallest clock skew is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[8\] destination 4.457 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[8\]\" to destination register is 4.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns lngth_four\[8\] 1 CLK PIN_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 2; CLK Node = 'lngth_four\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.309 ns) 1.971 ns Add3~26 2 COMB LCCOMB_X39_Y6_N12 2 " "Info: 2: + IC(0.872 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { lngth_four[8] Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.095 ns Add3~30 3 COMB LCCOMB_X39_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 2.095 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.220 ns Add3~33 4 COMB LCCOMB_X39_Y6_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.220 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.771 ns Equal3~0 5 COMB LCCOMB_X35_Y6_N16 3 " "Info: 5: + IC(0.498 ns) + CELL(0.053 ns) = 2.771 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.143 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.319 ns) + CELL(0.053 ns) = 3.143 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.405 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 3.405 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.457 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 4.457 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 38.86 % ) " "Info: Total cell delay = 1.732 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.725 ns ( 61.14 % ) " "Info: Total interconnect delay = 2.725 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lngth_four[8] Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.457 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[8\] source 7.191 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[8\]\" to source register is 7.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns lngth_four\[8\] 1 CLK PIN_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 2; CLK Node = 'lngth_four\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.309 ns) 1.971 ns Add3~26 2 COMB LCCOMB_X39_Y6_N12 2 " "Info: 2: + IC(0.872 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { lngth_four[8] Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.095 ns Add3~30 3 COMB LCCOMB_X39_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 2.095 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.130 ns Add3~34 4 COMB LCCOMB_X39_Y6_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.130 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.165 ns Add3~38 5 COMB LCCOMB_X39_Y6_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.165 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.290 ns Add3~41 6 COMB LCCOMB_X39_Y6_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.290 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.217 ns Equal3~3 7 COMB LCCOMB_X31_Y6_N24 3 " "Info: 7: + IC(0.702 ns) + CELL(0.225 ns) = 3.217 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.179 ns Selector8~4 8 COMB LCCOMB_X34_Y6_N0 1 " "Info: 8: + IC(0.584 ns) + CELL(0.378 ns) = 4.179 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.441 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 4.441 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.225 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 6.225 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.191 ns current_length\[4\] 11 REG LCCOMB_X35_Y6_N30 6 " "Info: 11: + IC(0.913 ns) + CELL(0.053 ns) = 7.191 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 29.58 % ) " "Info: Total cell delay = 2.127 ns ( 29.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.064 ns ( 70.42 % ) " "Info: Total interconnect delay = 5.064 ns ( 70.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { lngth_four[8] Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.191 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lngth_four[8] Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.457 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { lngth_four[8] Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.191 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lngth_four[8] Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.457 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.191 ns" { lngth_four[8] Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.191 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[9\] register current_length\[4\] register current_length\[5\] 185.91 MHz 5.379 ns Internal " "Info: Clock \"lngth_four\[9\]\" has Internal fmax of 185.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.734 ns - Smallest " "Info: - Smallest clock skew is -2.734 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[9\] destination 4.451 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[9\]\" to destination register is 4.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[9\] 1 CLK PIN_U2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 2; CLK Node = 'lngth_four\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.417 ns) 2.089 ns Add3~30 2 COMB LCCOMB_X39_Y6_N14 2 " "Info: 2: + IC(0.842 ns) + CELL(0.417 ns) = 2.089 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lngth_four[9] Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.214 ns Add3~33 3 COMB LCCOMB_X39_Y6_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.214 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.765 ns Equal3~0 4 COMB LCCOMB_X35_Y6_N16 3 " "Info: 4: + IC(0.498 ns) + CELL(0.053 ns) = 2.765 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.137 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.319 ns) + CELL(0.053 ns) = 3.137 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.399 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 3.399 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.451 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.451 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 39.45 % ) " "Info: Total cell delay = 1.756 ns ( 39.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 60.55 % ) " "Info: Total interconnect delay = 2.695 ns ( 60.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { lngth_four[9] Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.417ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[9\] source 7.185 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[9\]\" to source register is 7.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[9\] 1 CLK PIN_U2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 2; CLK Node = 'lngth_four\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.417 ns) 2.089 ns Add3~30 2 COMB LCCOMB_X39_Y6_N14 2 " "Info: 2: + IC(0.842 ns) + CELL(0.417 ns) = 2.089 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lngth_four[9] Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.124 ns Add3~34 3 COMB LCCOMB_X39_Y6_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.124 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.159 ns Add3~38 4 COMB LCCOMB_X39_Y6_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.159 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.284 ns Add3~41 5 COMB LCCOMB_X39_Y6_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.284 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.211 ns Equal3~3 6 COMB LCCOMB_X31_Y6_N24 3 " "Info: 6: + IC(0.702 ns) + CELL(0.225 ns) = 3.211 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.173 ns Selector8~4 7 COMB LCCOMB_X34_Y6_N0 1 " "Info: 7: + IC(0.584 ns) + CELL(0.378 ns) = 4.173 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.435 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 4.435 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.219 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 6.219 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.185 ns current_length\[4\] 10 REG LCCOMB_X35_Y6_N30 6 " "Info: 10: + IC(0.913 ns) + CELL(0.053 ns) = 7.185 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.151 ns ( 29.94 % ) " "Info: Total cell delay = 2.151 ns ( 29.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.034 ns ( 70.06 % ) " "Info: Total interconnect delay = 5.034 ns ( 70.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.185 ns" { lngth_four[9] Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.185 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.417ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { lngth_four[9] Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.417ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.185 ns" { lngth_four[9] Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.185 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.417ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { lngth_four[9] Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.417ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.185 ns" { lngth_four[9] Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.185 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.417ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[10\] register current_length\[4\] register current_length\[5\] 184.95 MHz 5.407 ns Internal " "Info: Clock \"lngth_four\[10\]\" has Internal fmax of 184.95 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.407 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.762 ns - Smallest " "Info: - Smallest clock skew is -2.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[10\] destination 4.360 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[10\]\" to destination register is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns lngth_four\[10\] 1 CLK PIN_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 2; CLK Node = 'lngth_four\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.371 ns) 2.123 ns Add3~33 2 COMB LCCOMB_X39_Y6_N16 1 " "Info: 2: + IC(0.898 ns) + CELL(0.371 ns) = 2.123 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lngth_four[10] Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.674 ns Equal3~0 3 COMB LCCOMB_X35_Y6_N16 3 " "Info: 3: + IC(0.498 ns) + CELL(0.053 ns) = 2.674 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.046 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.053 ns) = 3.046 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.308 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.308 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.360 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.360 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 36.90 % ) " "Info: Total cell delay = 1.609 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.751 ns ( 63.10 % ) " "Info: Total interconnect delay = 2.751 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { lngth_four[10] Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.898ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.854ns 0.371ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[10\] source 7.122 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[10\]\" to source register is 7.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns lngth_four\[10\] 1 CLK PIN_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 2; CLK Node = 'lngth_four\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.309 ns) 2.061 ns Add3~34 2 COMB LCCOMB_X39_Y6_N16 2 " "Info: 2: + IC(0.898 ns) + CELL(0.309 ns) = 2.061 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { lngth_four[10] Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.096 ns Add3~38 3 COMB LCCOMB_X39_Y6_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.096 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.221 ns Add3~41 4 COMB LCCOMB_X39_Y6_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.221 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.148 ns Equal3~3 5 COMB LCCOMB_X31_Y6_N24 3 " "Info: 5: + IC(0.702 ns) + CELL(0.225 ns) = 3.148 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.110 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.584 ns) + CELL(0.378 ns) = 4.110 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.372 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 4.372 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.156 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.156 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.122 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.122 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.032 ns ( 28.53 % ) " "Info: Total cell delay = 2.032 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.090 ns ( 71.47 % ) " "Info: Total interconnect delay = 5.090 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { lngth_four[10] Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.898ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.854ns 0.309ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { lngth_four[10] Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.898ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.854ns 0.371ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { lngth_four[10] Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.898ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.854ns 0.309ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { lngth_four[10] Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.898ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.854ns 0.371ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { lngth_four[10] Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.898ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.854ns 0.309ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[11\] register current_length\[4\] register current_length\[5\] 190.01 MHz 5.263 ns Internal " "Info: Clock \"lngth_four\[11\]\" has Internal fmax of 190.01 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.263 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.618 ns - Smallest " "Info: - Smallest clock skew is -2.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[11\] destination 4.337 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[11\]\" to destination register is 4.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[11\] 1 CLK PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T5; Fanout = 2; CLK Node = 'lngth_four\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.371 ns) 1.991 ns Add3~37 2 COMB LCCOMB_X39_Y6_N18 1 " "Info: 2: + IC(0.810 ns) + CELL(0.371 ns) = 1.991 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 1; COMB Node = 'Add3~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { lngth_four[11] Add3~37 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.154 ns) 2.651 ns Equal3~0 3 COMB LCCOMB_X35_Y6_N16 3 " "Info: 3: + IC(0.506 ns) + CELL(0.154 ns) = 2.651 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { Add3~37 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.023 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.053 ns) = 3.023 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.285 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.285 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.337 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 38.41 % ) " "Info: Total cell delay = 1.666 ns ( 38.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 61.59 % ) " "Info: Total interconnect delay = 2.671 ns ( 61.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { lngth_four[11] Add3~37 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~37 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.810ns 0.506ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.154ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[11\] source 6.955 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[11\]\" to source register is 6.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[11\] 1 CLK PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T5; Fanout = 2; CLK Node = 'lngth_four\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.309 ns) 1.929 ns Add3~38 2 COMB LCCOMB_X39_Y6_N18 2 " "Info: 2: + IC(0.810 ns) + CELL(0.309 ns) = 1.929 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { lngth_four[11] Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.054 ns Add3~41 3 COMB LCCOMB_X39_Y6_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.054 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 2.981 ns Equal3~3 4 COMB LCCOMB_X31_Y6_N24 3 " "Info: 4: + IC(0.702 ns) + CELL(0.225 ns) = 2.981 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 3.943 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.584 ns) + CELL(0.378 ns) = 3.943 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.205 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 4.205 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.989 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 5.989 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 6.955 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 6.955 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 28.08 % ) " "Info: Total cell delay = 1.953 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.002 ns ( 71.92 % ) " "Info: Total interconnect delay = 5.002 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { lngth_four[11] Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.810ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { lngth_four[11] Add3~37 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~37 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.810ns 0.506ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.154ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { lngth_four[11] Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.810ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { lngth_four[11] Add3~37 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~37 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.810ns 0.506ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.154ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.955 ns" { lngth_four[11] Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.955 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.810ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[12\] register current_length\[4\] register current_length\[5\] 197.04 MHz 5.075 ns Internal " "Info: Clock \"lngth_four\[12\]\" has Internal fmax of 197.04 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.075 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.430 ns - Smallest " "Info: - Smallest clock skew is -2.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[12\] destination 4.606 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[12\]\" to destination register is 4.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[12\] 1 CLK PIN_P3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 2; CLK Node = 'lngth_four\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.350 ns) 2.067 ns Add3~42 2 COMB LCCOMB_X39_Y6_N20 2 " "Info: 2: + IC(0.897 ns) + CELL(0.350 ns) = 2.067 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 2; COMB Node = 'Add3~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { lngth_four[12] Add3~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.102 ns Add3~46 3 COMB LCCOMB_X39_Y6_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.102 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~42 Add3~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.137 ns Add3~50 4 COMB LCCOMB_X39_Y6_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.137 ns; Loc. = LCCOMB_X39_Y6_N24; Fanout = 1; COMB Node = 'Add3~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~46 Add3~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.262 ns Add3~53 5 COMB LCCOMB_X39_Y6_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.262 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~50 Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.819 ns Equal3~6 6 COMB LCCOMB_X35_Y6_N28 3 " "Info: 6: + IC(0.504 ns) + CELL(0.053 ns) = 2.819 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.292 ns Selector8~4 7 COMB LCCOMB_X34_Y6_N0 1 " "Info: 7: + IC(0.319 ns) + CELL(0.154 ns) = 3.292 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.554 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 3.554 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.606 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 4.606 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.850 ns ( 40.17 % ) " "Info: Total cell delay = 1.850 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.756 ns ( 59.83 % ) " "Info: Total interconnect delay = 2.756 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { lngth_four[12] Add3~42 Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[12\] source 7.036 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[12\]\" to source register is 7.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[12\] 1 CLK PIN_P3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 2; CLK Node = 'lngth_four\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.418 ns) 2.135 ns Add3~41 2 COMB LCCOMB_X39_Y6_N20 1 " "Info: 2: + IC(0.897 ns) + CELL(0.418 ns) = 2.135 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { lngth_four[12] Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.062 ns Equal3~3 3 COMB LCCOMB_X31_Y6_N24 3 " "Info: 3: + IC(0.702 ns) + CELL(0.225 ns) = 3.062 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.024 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.584 ns) + CELL(0.378 ns) = 4.024 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.286 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 4.286 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.070 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.070 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.036 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.036 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 27.67 % ) " "Info: Total cell delay = 1.947 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 72.33 % ) " "Info: Total interconnect delay = 5.089 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.036 ns" { lngth_four[12] Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.036 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.897ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.418ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { lngth_four[12] Add3~42 Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.036 ns" { lngth_four[12] Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.036 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.897ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.418ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { lngth_four[12] Add3~42 Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.036 ns" { lngth_four[12] Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.036 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.897ns 0.702ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.418ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[13\] register current_length\[4\] register current_length\[5\] 200.48 MHz 4.988 ns Internal " "Info: Clock \"lngth_four\[13\]\" has Internal fmax of 200.48 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.988 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.343 ns - Smallest " "Info: - Smallest clock skew is -2.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[13\] destination 4.573 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[13\]\" to destination register is 4.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[13\] 1 CLK PIN_V3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; CLK Node = 'lngth_four\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.350 ns) 2.069 ns Add3~46 2 COMB LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.899 ns) + CELL(0.350 ns) = 2.069 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { lngth_four[13] Add3~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.104 ns Add3~50 3 COMB LCCOMB_X39_Y6_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.104 ns; Loc. = LCCOMB_X39_Y6_N24; Fanout = 1; COMB Node = 'Add3~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~46 Add3~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.229 ns Add3~53 4 COMB LCCOMB_X39_Y6_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.229 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~50 Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.786 ns Equal3~6 5 COMB LCCOMB_X35_Y6_N28 3 " "Info: 5: + IC(0.504 ns) + CELL(0.053 ns) = 2.786 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.259 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.319 ns) + CELL(0.154 ns) = 3.259 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.521 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 3.521 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.573 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 4.573 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.815 ns ( 39.69 % ) " "Info: Total cell delay = 1.815 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.758 ns ( 60.31 % ) " "Info: Total interconnect delay = 2.758 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { lngth_four[13] Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.573 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[13\] source 6.916 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[13\]\" to source register is 6.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[13\] 1 CLK PIN_V3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; CLK Node = 'lngth_four\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.418 ns) 2.137 ns Add3~45 2 COMB LCCOMB_X39_Y6_N22 1 " "Info: 2: + IC(0.899 ns) + CELL(0.418 ns) = 2.137 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 1; COMB Node = 'Add3~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { lngth_four[13] Add3~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.053 ns) 2.942 ns Equal3~3 3 COMB LCCOMB_X31_Y6_N24 3 " "Info: 3: + IC(0.752 ns) + CELL(0.053 ns) = 2.942 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { Add3~45 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 3.904 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.584 ns) + CELL(0.378 ns) = 3.904 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.166 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 4.166 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.950 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 5.950 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 6.916 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 6.916 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 25.67 % ) " "Info: Total cell delay = 1.775 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.141 ns ( 74.33 % ) " "Info: Total interconnect delay = 5.141 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { lngth_four[13] Add3~45 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.916 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~45 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.899ns 0.752ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { lngth_four[13] Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.573 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { lngth_four[13] Add3~45 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.916 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~45 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.899ns 0.752ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { lngth_four[13] Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.573 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { lngth_four[13] Add3~45 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.916 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~45 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.899ns 0.752ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[14\] register current_length\[4\] register current_length\[5\] 225.58 MHz 4.433 ns Internal " "Info: Clock \"lngth_four\[14\]\" has Internal fmax of 225.58 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.433 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.788 ns - Smallest " "Info: - Smallest clock skew is -1.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[14\] destination 4.470 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[14\]\" to destination register is 4.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[14\] 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'lngth_four\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.309 ns) 2.001 ns Add3~50 2 COMB LCCOMB_X39_Y6_N24 1 " "Info: 2: + IC(0.862 ns) + CELL(0.309 ns) = 2.001 ns; Loc. = LCCOMB_X39_Y6_N24; Fanout = 1; COMB Node = 'Add3~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { lngth_four[14] Add3~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.126 ns Add3~53 3 COMB LCCOMB_X39_Y6_N26 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.126 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~50 Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.683 ns Equal3~6 4 COMB LCCOMB_X35_Y6_N28 3 " "Info: 4: + IC(0.504 ns) + CELL(0.053 ns) = 2.683 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.156 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.319 ns) + CELL(0.154 ns) = 3.156 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.418 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 3.418 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.470 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.470 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.749 ns ( 39.13 % ) " "Info: Total cell delay = 1.749 ns ( 39.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.721 ns ( 60.87 % ) " "Info: Total interconnect delay = 2.721 ns ( 60.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { lngth_four[14] Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { lngth_four[14] {} lngth_four[14]~combout {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[14\] source 6.258 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[14\]\" to source register is 6.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[14\] 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'lngth_four\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.371 ns) 2.063 ns Add3~49 2 COMB LCCOMB_X39_Y6_N24 1 " "Info: 2: + IC(0.862 ns) + CELL(0.371 ns) = 2.063 ns; Loc. = LCCOMB_X39_Y6_N24; Fanout = 1; COMB Node = 'Add3~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { lngth_four[14] Add3~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.272 ns) 2.874 ns Equal3~0 3 COMB LCCOMB_X35_Y6_N16 3 " "Info: 3: + IC(0.539 ns) + CELL(0.272 ns) = 2.874 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Add3~49 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.246 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.053 ns) = 3.246 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.508 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.508 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.292 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 5.292 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 6.258 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 6.258 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.632 ns ( 26.08 % ) " "Info: Total cell delay = 1.632 ns ( 26.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 73.92 % ) " "Info: Total interconnect delay = 4.626 ns ( 73.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.258 ns" { lngth_four[14] Add3~49 Equal3~0 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.258 ns" { lngth_four[14] {} lngth_four[14]~combout {} Add3~49 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.862ns 0.539ns 0.319ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.272ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { lngth_four[14] Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { lngth_four[14] {} lngth_four[14]~combout {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.258 ns" { lngth_four[14] Add3~49 Equal3~0 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.258 ns" { lngth_four[14] {} lngth_four[14]~combout {} Add3~49 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.862ns 0.539ns 0.319ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.272ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { lngth_four[14] Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.470 ns" { lngth_four[14] {} lngth_four[14]~combout {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.258 ns" { lngth_four[14] Add3~49 Equal3~0 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.258 ns" { lngth_four[14] {} lngth_four[14]~combout {} Add3~49 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.862ns 0.539ns 0.319ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.272ns 0.053ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[15\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_four\[15\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[15\] destination 4.402 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[15\]\" to destination register is 4.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_four\[15\] 1 CLK PIN_P8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 1; CLK Node = 'lngth_four\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.418 ns) 2.058 ns Add3~53 2 COMB LCCOMB_X39_Y6_N26 1 " "Info: 2: + IC(0.860 ns) + CELL(0.418 ns) = 2.058 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { lngth_four[15] Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.615 ns Equal3~6 3 COMB LCCOMB_X35_Y6_N28 3 " "Info: 3: + IC(0.504 ns) + CELL(0.053 ns) = 2.615 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.088 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.154 ns) = 3.088 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.350 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.350 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.402 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.402 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.683 ns ( 38.23 % ) " "Info: Total cell delay = 1.683 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.719 ns ( 61.77 % ) " "Info: Total interconnect delay = 2.719 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { lngth_four[15] Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.402 ns" { lngth_four[15] {} lngth_four[15]~combout {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.860ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.418ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[15\] source 6.100 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[15\]\" to source register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_four\[15\] 1 CLK PIN_P8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P8; Fanout = 1; CLK Node = 'lngth_four\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.418 ns) 2.058 ns Add3~53 2 COMB LCCOMB_X39_Y6_N26 1 " "Info: 2: + IC(0.860 ns) + CELL(0.418 ns) = 2.058 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { lngth_four[15] Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.615 ns Equal3~6 3 COMB LCCOMB_X35_Y6_N28 3 " "Info: 3: + IC(0.504 ns) + CELL(0.053 ns) = 2.615 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.088 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.154 ns) = 3.088 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.350 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.350 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.134 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 5.134 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 6.100 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 6.100 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 24.77 % ) " "Info: Total cell delay = 1.511 ns ( 24.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 75.23 % ) " "Info: Total interconnect delay = 4.589 ns ( 75.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { lngth_four[15] Add3~53 Equal3~6 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { lngth_four[15] {} lngth_four[15]~combout {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.860ns 0.504ns 0.319ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.418ns 0.053ns 0.154ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { lngth_four[15] Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.402 ns" { lngth_four[15] {} lngth_four[15]~combout {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.860ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.418ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { lngth_four[15] Add3~53 Equal3~6 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { lngth_four[15] {} lngth_four[15]~combout {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.860ns 0.504ns 0.319ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.418ns 0.053ns 0.154ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { lngth_four[15] Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.402 ns" { lngth_four[15] {} lngth_four[15]~combout {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.860ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.418ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { lngth_four[15] Add3~53 Equal3~6 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { lngth_four[15] {} lngth_four[15]~combout {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.860ns 0.504ns 0.319ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.418ns 0.053ns 0.154ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_four\[0\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_four\[0\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[0\] destination 5.752 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_four\[0\]\" to destination register is 5.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[0\] 1 CLK PIN_R19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R19; Fanout = 1; CLK Node = 'lngth_four\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.228 ns) 2.530 ns Equal3~1 2 COMB LCCOMB_X31_Y6_N8 1 " "Info: 2: + IC(1.492 ns) + CELL(0.228 ns) = 2.530 ns; Loc. = LCCOMB_X31_Y6_N8; Fanout = 1; COMB Node = 'Equal3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lngth_four[0] Equal3~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 3.005 ns Equal3~2 3 COMB LCCOMB_X31_Y6_N16 1 " "Info: 3: + IC(0.247 ns) + CELL(0.228 ns) = 3.005 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Equal3~1 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.476 ns Equal3~3 4 COMB LCCOMB_X31_Y6_N24 3 " "Info: 4: + IC(0.243 ns) + CELL(0.228 ns) = 3.476 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.438 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.584 ns) + CELL(0.378 ns) = 4.438 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.700 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 4.700 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.752 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.752 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 37.38 % ) " "Info: Total cell delay = 2.150 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.602 ns ( 62.62 % ) " "Info: Total interconnect delay = 3.602 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.752 ns" { lngth_four[0] Equal3~1 Equal3~2 Equal3~3 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.752 ns" { lngth_four[0] {} lngth_four[0]~combout {} Equal3~1 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.492ns 0.247ns 0.243ns 0.584ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.228ns 0.228ns 0.228ns 0.378ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[0\] source 7.450 ns - Longest register " "Info: - Longest clock path from clock \"lngth_four\[0\]\" to source register is 7.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[0\] 1 CLK PIN_R19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R19; Fanout = 1; CLK Node = 'lngth_four\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.228 ns) 2.530 ns Equal3~1 2 COMB LCCOMB_X31_Y6_N8 1 " "Info: 2: + IC(1.492 ns) + CELL(0.228 ns) = 2.530 ns; Loc. = LCCOMB_X31_Y6_N8; Fanout = 1; COMB Node = 'Equal3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lngth_four[0] Equal3~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 3.005 ns Equal3~2 3 COMB LCCOMB_X31_Y6_N16 1 " "Info: 3: + IC(0.247 ns) + CELL(0.228 ns) = 3.005 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Equal3~1 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.476 ns Equal3~3 4 COMB LCCOMB_X31_Y6_N24 3 " "Info: 4: + IC(0.243 ns) + CELL(0.228 ns) = 3.476 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.438 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.584 ns) + CELL(0.378 ns) = 4.438 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.700 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 4.700 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.484 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.484 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.450 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.450 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 26.55 % ) " "Info: Total cell delay = 1.978 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.472 ns ( 73.45 % ) " "Info: Total interconnect delay = 5.472 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { lngth_four[0] Equal3~1 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { lngth_four[0] {} lngth_four[0]~combout {} Equal3~1 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.492ns 0.247ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.228ns 0.228ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.752 ns" { lngth_four[0] Equal3~1 Equal3~2 Equal3~3 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.752 ns" { lngth_four[0] {} lngth_four[0]~combout {} Equal3~1 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.492ns 0.247ns 0.243ns 0.584ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.228ns 0.228ns 0.228ns 0.378ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { lngth_four[0] Equal3~1 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { lngth_four[0] {} lngth_four[0]~combout {} Equal3~1 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.492ns 0.247ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.228ns 0.228ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.752 ns" { lngth_four[0] Equal3~1 Equal3~2 Equal3~3 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.752 ns" { lngth_four[0] {} lngth_four[0]~combout {} Equal3~1 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.492ns 0.247ns 0.243ns 0.584ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.228ns 0.228ns 0.228ns 0.378ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { lngth_four[0] Equal3~1 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { lngth_four[0] {} lngth_four[0]~combout {} Equal3~1 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.492ns 0.247ns 0.243ns 0.584ns 0.209ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.228ns 0.228ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[2\] register current_length\[4\] register current_length\[5\] 179.95 MHz 5.557 ns Internal " "Info: Clock \"lngth_one\[2\]\" has Internal fmax of 179.95 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.557 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.912 ns - Smallest " "Info: - Smallest clock skew is -2.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[2\] destination 5.069 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[2\]\" to destination register is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_one\[2\] 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lngth_one\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.309 ns) 1.997 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(0.881 ns) + CELL(0.309 ns) = 1.997 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lngth_one[2] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.032 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.032 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.067 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.067 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.102 ns Add0~14 5 COMB LCCOMB_X35_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.102 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.137 ns Add0~18 6 COMB LCCOMB_X35_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.137 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.172 ns Add0~22 7 COMB LCCOMB_X35_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.172 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.297 ns Add0~25 8 COMB LCCOMB_X35_Y4_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.297 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.964 ns Equal0~4 9 COMB LCCOMB_X35_Y6_N12 3 " "Info: 9: + IC(0.614 ns) + CELL(0.053 ns) = 2.964 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.550 ns Selector8~2 10 COMB LCCOMB_X34_Y6_N4 1 " "Info: 10: + IC(0.358 ns) + CELL(0.228 ns) = 3.550 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.017 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.313 ns) + CELL(0.154 ns) = 4.017 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.069 ns current_length\[5\] 12 REG LCCOMB_X31_Y4_N16 6 " "Info: 12: + IC(0.827 ns) + CELL(0.225 ns) = 5.069 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 40.95 % ) " "Info: Total cell delay = 2.076 ns ( 40.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.993 ns ( 59.05 % ) " "Info: Total interconnect delay = 2.993 ns ( 59.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[2\] source 7.981 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[2\]\" to source register is 7.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_one\[2\] 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lngth_one\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.309 ns) 1.997 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(0.881 ns) + CELL(0.309 ns) = 1.997 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lngth_one[2] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.032 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.032 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.067 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.067 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.192 ns Add0~13 5 COMB LCCOMB_X35_Y4_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.192 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 2.951 ns Equal0~5 6 COMB LCCOMB_X31_Y4_N0 1 " "Info: 6: + IC(0.534 ns) + CELL(0.225 ns) = 2.951 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.415 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.236 ns) + CELL(0.228 ns) = 3.415 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.764 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 4.764 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.231 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 5.231 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.015 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 7.015 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.981 ns current_length\[4\] 11 REG LCCOMB_X35_Y6_N30 6 " "Info: 11: + IC(0.913 ns) + CELL(0.053 ns) = 7.981 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 29.03 % ) " "Info: Total cell delay = 2.317 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 70.97 % ) " "Info: Total interconnect delay = 5.664 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[1\] register current_length\[4\] register current_length\[5\] 165.51 MHz 6.042 ns Internal " "Info: Clock \"lngth_one\[1\]\" has Internal fmax of 165.51 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 6.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.397 ns - Smallest " "Info: - Smallest clock skew is -3.397 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[1\] destination 5.723 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[1\]\" to destination register is 5.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[1\] 1 CLK PIN_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 3; CLK Node = 'lngth_one\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.053 ns) 2.514 ns Equal0~1 2 COMB LCCOMB_X31_Y6_N14 1 " "Info: 2: + IC(1.604 ns) + CELL(0.053 ns) = 2.514 ns; Loc. = LCCOMB_X31_Y6_N14; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { lngth_one[1] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.228 ns) 2.983 ns Equal0~2 3 COMB LCCOMB_X31_Y6_N30 1 " "Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 2.983 ns; Loc. = LCCOMB_X31_Y6_N30; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.228 ns) 3.743 ns Equal0~3 4 COMB LCCOMB_X34_Y6_N24 3 " "Info: 4: + IC(0.532 ns) + CELL(0.228 ns) = 3.743 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 4.204 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 4.204 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.671 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 4.671 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.723 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.723 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.970 ns ( 34.42 % ) " "Info: Total cell delay = 1.970 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.753 ns ( 65.58 % ) " "Info: Total interconnect delay = 3.753 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { lngth_one[1] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { lngth_one[1] {} lngth_one[1]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.604ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[1\] source 9.120 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[1\]\" to source register is 9.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[1\] 1 CLK PIN_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 3; CLK Node = 'lngth_one\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.350 ns) 3.136 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(1.929 ns) + CELL(0.350 ns) = 3.136 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { lngth_one[1] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.171 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 3.171 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.206 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 3.206 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.331 ns Add0~13 5 COMB LCCOMB_X35_Y4_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 3.331 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 4.090 ns Equal0~5 6 COMB LCCOMB_X31_Y4_N0 1 " "Info: 6: + IC(0.534 ns) + CELL(0.225 ns) = 4.090 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 4.554 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.236 ns) + CELL(0.228 ns) = 4.554 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.903 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 5.903 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 6.370 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 6.370 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 8.154 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 8.154 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 9.120 ns current_length\[4\] 11 REG LCCOMB_X35_Y6_N30 6 " "Info: 11: + IC(0.913 ns) + CELL(0.053 ns) = 9.120 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 26.40 % ) " "Info: Total cell delay = 2.408 ns ( 26.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.712 ns ( 73.60 % ) " "Info: Total interconnect delay = 6.712 ns ( 73.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.120 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.120 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { lngth_one[1] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { lngth_one[1] {} lngth_one[1]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.604ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.120 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.120 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { lngth_one[1] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { lngth_one[1] {} lngth_one[1]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.604ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.120 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.120 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[3\] register current_length\[4\] register current_length\[5\] 179.95 MHz 5.557 ns Internal " "Info: Clock \"lngth_one\[3\]\" has Internal fmax of 179.95 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.557 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.912 ns - Smallest " "Info: - Smallest clock skew is -2.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[3\] destination 5.066 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[3\]\" to destination register is 5.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[3\] 1 CLK PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 2; CLK Node = 'lngth_one\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.309 ns) 2.029 ns Add0~6 2 COMB LCCOMB_X35_Y4_N2 2 " "Info: 2: + IC(0.910 ns) + CELL(0.309 ns) = 2.029 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { lngth_one[3] Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.064 ns Add0~10 3 COMB LCCOMB_X35_Y4_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.064 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.099 ns Add0~14 4 COMB LCCOMB_X35_Y4_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.099 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.134 ns Add0~18 5 COMB LCCOMB_X35_Y4_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.134 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.169 ns Add0~22 6 COMB LCCOMB_X35_Y4_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.169 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.294 ns Add0~25 7 COMB LCCOMB_X35_Y4_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.294 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.961 ns Equal0~4 8 COMB LCCOMB_X35_Y6_N12 3 " "Info: 8: + IC(0.614 ns) + CELL(0.053 ns) = 2.961 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.547 ns Selector8~2 9 COMB LCCOMB_X34_Y6_N4 1 " "Info: 9: + IC(0.358 ns) + CELL(0.228 ns) = 3.547 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.014 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.313 ns) + CELL(0.154 ns) = 4.014 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.066 ns current_length\[5\] 11 REG LCCOMB_X31_Y4_N16 6 " "Info: 11: + IC(0.827 ns) + CELL(0.225 ns) = 5.066 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 40.35 % ) " "Info: Total cell delay = 2.044 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 59.65 % ) " "Info: Total interconnect delay = 3.022 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { lngth_one[3] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[3\] source 7.978 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[3\]\" to source register is 7.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[3\] 1 CLK PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 2; CLK Node = 'lngth_one\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.309 ns) 2.029 ns Add0~6 2 COMB LCCOMB_X35_Y4_N2 2 " "Info: 2: + IC(0.910 ns) + CELL(0.309 ns) = 2.029 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { lngth_one[3] Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.064 ns Add0~10 3 COMB LCCOMB_X35_Y4_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.064 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.189 ns Add0~13 4 COMB LCCOMB_X35_Y4_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.189 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 2.948 ns Equal0~5 5 COMB LCCOMB_X31_Y4_N0 1 " "Info: 5: + IC(0.534 ns) + CELL(0.225 ns) = 2.948 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.412 ns Equal0~6 6 COMB LCCOMB_X31_Y4_N6 3 " "Info: 6: + IC(0.236 ns) + CELL(0.228 ns) = 3.412 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.761 ns Selector8~2 7 COMB LCCOMB_X34_Y6_N4 1 " "Info: 7: + IC(1.003 ns) + CELL(0.346 ns) = 4.761 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.228 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.313 ns) + CELL(0.154 ns) = 5.228 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.012 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 7.012 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.978 ns current_length\[4\] 10 REG LCCOMB_X35_Y6_N30 6 " "Info: 10: + IC(0.913 ns) + CELL(0.053 ns) = 7.978 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.285 ns ( 28.64 % ) " "Info: Total cell delay = 2.285 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.693 ns ( 71.36 % ) " "Info: Total interconnect delay = 5.693 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { lngth_one[3] Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { lngth_one[3] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { lngth_one[3] Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { lngth_one[3] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { lngth_one[3] Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[4\] register current_length\[4\] register current_length\[5\] 179.95 MHz 5.557 ns Internal " "Info: Clock \"lngth_one\[4\]\" has Internal fmax of 179.95 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.557 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.912 ns - Smallest " "Info: - Smallest clock skew is -2.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[4\] destination 5.049 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[4\]\" to destination register is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[4\] 1 CLK PIN_U9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U9; Fanout = 2; CLK Node = 'lngth_one\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.350 ns) 2.047 ns Add0~10 2 COMB LCCOMB_X35_Y4_N4 2 " "Info: 2: + IC(0.880 ns) + CELL(0.350 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lngth_one[4] Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.082 ns Add0~14 3 COMB LCCOMB_X35_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.082 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.117 ns Add0~18 4 COMB LCCOMB_X35_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.117 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.152 ns Add0~22 5 COMB LCCOMB_X35_Y4_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.152 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.277 ns Add0~25 6 COMB LCCOMB_X35_Y4_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.277 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.944 ns Equal0~4 7 COMB LCCOMB_X35_Y6_N12 3 " "Info: 7: + IC(0.614 ns) + CELL(0.053 ns) = 2.944 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.530 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(0.358 ns) + CELL(0.228 ns) = 3.530 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.997 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 3.997 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.049 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.049 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.057 ns ( 40.74 % ) " "Info: Total cell delay = 2.057 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.992 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.992 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[4] Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[4\] source 7.961 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[4\]\" to source register is 7.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[4\] 1 CLK PIN_U9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U9; Fanout = 2; CLK Node = 'lngth_one\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.350 ns) 2.047 ns Add0~10 2 COMB LCCOMB_X35_Y4_N4 2 " "Info: 2: + IC(0.880 ns) + CELL(0.350 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lngth_one[4] Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.172 ns Add0~13 3 COMB LCCOMB_X35_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.172 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 2.931 ns Equal0~5 4 COMB LCCOMB_X31_Y4_N0 1 " "Info: 4: + IC(0.534 ns) + CELL(0.225 ns) = 2.931 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.395 ns Equal0~6 5 COMB LCCOMB_X31_Y4_N6 3 " "Info: 5: + IC(0.236 ns) + CELL(0.228 ns) = 3.395 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.744 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(1.003 ns) + CELL(0.346 ns) = 4.744 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.211 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 5.211 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.995 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.995 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.961 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.961 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 28.87 % ) " "Info: Total cell delay = 2.298 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.663 ns ( 71.13 % ) " "Info: Total interconnect delay = 5.663 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { lngth_one[4] Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[4] Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { lngth_one[4] Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[4] Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { lngth_one[4] Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[5\] register current_length\[4\] register current_length\[5\] 180.86 MHz 5.529 ns Internal " "Info: Clock \"lngth_one\[5\]\" has Internal fmax of 180.86 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.529 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.884 ns - Smallest " "Info: - Smallest clock skew is -2.884 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[5\] destination 5.817 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[5\]\" to destination register is 5.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[5\] 1 CLK PIN_F8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 2; CLK Node = 'lngth_one\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.309 ns) 2.850 ns Add0~14 2 COMB LCCOMB_X35_Y4_N6 2 " "Info: 2: + IC(1.714 ns) + CELL(0.309 ns) = 2.850 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { lngth_one[5] Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.885 ns Add0~18 3 COMB LCCOMB_X35_Y4_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.885 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.920 ns Add0~22 4 COMB LCCOMB_X35_Y4_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.920 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.045 ns Add0~25 5 COMB LCCOMB_X35_Y4_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 3.045 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 3.712 ns Equal0~4 6 COMB LCCOMB_X35_Y6_N12 3 " "Info: 6: + IC(0.614 ns) + CELL(0.053 ns) = 3.712 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 4.298 ns Selector8~2 7 COMB LCCOMB_X34_Y6_N4 1 " "Info: 7: + IC(0.358 ns) + CELL(0.228 ns) = 4.298 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.765 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.313 ns) + CELL(0.154 ns) = 4.765 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.817 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.817 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.991 ns ( 34.23 % ) " "Info: Total cell delay = 1.991 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.826 ns ( 65.77 % ) " "Info: Total interconnect delay = 3.826 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { lngth_one[5] Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.714ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[5\] source 8.701 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[5\]\" to source register is 8.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[5\] 1 CLK PIN_F8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 2; CLK Node = 'lngth_one\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.371 ns) 2.912 ns Add0~13 2 COMB LCCOMB_X35_Y4_N6 1 " "Info: 2: + IC(1.714 ns) + CELL(0.371 ns) = 2.912 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { lngth_one[5] Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 3.671 ns Equal0~5 3 COMB LCCOMB_X31_Y4_N0 1 " "Info: 3: + IC(0.534 ns) + CELL(0.225 ns) = 3.671 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 4.135 ns Equal0~6 4 COMB LCCOMB_X31_Y4_N6 3 " "Info: 4: + IC(0.236 ns) + CELL(0.228 ns) = 4.135 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.484 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(1.003 ns) + CELL(0.346 ns) = 5.484 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.951 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 5.951 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.735 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.735 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 8.701 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 8.701 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 25.33 % ) " "Info: Total cell delay = 2.204 ns ( 25.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.497 ns ( 74.67 % ) " "Info: Total interconnect delay = 6.497 ns ( 74.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.701 ns" { lngth_one[5] Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.701 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.714ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { lngth_one[5] Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.714ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.701 ns" { lngth_one[5] Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.701 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.714ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { lngth_one[5] Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.714ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.701 ns" { lngth_one[5] Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.701 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.714ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[6\] register current_length\[4\] register current_length\[5\] 187.41 MHz 5.336 ns Internal " "Info: Clock \"lngth_one\[6\]\" has Internal fmax of 187.41 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.336 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.691 ns - Smallest " "Info: - Smallest clock skew is -2.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[6\] destination 5.554 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[6\]\" to destination register is 5.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[6\] 1 CLK PIN_U19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; CLK Node = 'lngth_one\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.309 ns) 2.622 ns Add0~18 2 COMB LCCOMB_X35_Y4_N8 2 " "Info: 2: + IC(1.493 ns) + CELL(0.309 ns) = 2.622 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { lngth_one[6] Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.657 ns Add0~22 3 COMB LCCOMB_X35_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.657 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.782 ns Add0~25 4 COMB LCCOMB_X35_Y4_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.782 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 3.449 ns Equal0~4 5 COMB LCCOMB_X35_Y6_N12 3 " "Info: 5: + IC(0.614 ns) + CELL(0.053 ns) = 3.449 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 4.035 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(0.358 ns) + CELL(0.228 ns) = 4.035 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.502 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 4.502 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.554 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.554 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 35.09 % ) " "Info: Total cell delay = 1.949 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.605 ns ( 64.91 % ) " "Info: Total interconnect delay = 3.605 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { lngth_one[6] Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[6\] source 8.245 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[6\]\" to source register is 8.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[6\] 1 CLK PIN_U19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; CLK Node = 'lngth_one\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.309 ns) 2.622 ns Add0~18 2 COMB LCCOMB_X35_Y4_N8 2 " "Info: 2: + IC(1.493 ns) + CELL(0.309 ns) = 2.622 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { lngth_one[6] Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.657 ns Add0~22 3 COMB LCCOMB_X35_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.657 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.692 ns Add0~26 4 COMB LCCOMB_X35_Y4_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.692 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.788 ns Add0~30 5 COMB LCCOMB_X35_Y4_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.788 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.823 ns Add0~34 6 COMB LCCOMB_X35_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.823 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.858 ns Add0~38 7 COMB LCCOMB_X35_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.858 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.893 ns Add0~42 8 COMB LCCOMB_X35_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.893 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.928 ns Add0~46 9 COMB LCCOMB_X35_Y4_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.928 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.963 ns Add0~50 10 COMB LCCOMB_X35_Y4_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.963 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.088 ns Add0~53 11 COMB LCCOMB_X35_Y4_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 3.088 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.679 ns Equal0~6 12 COMB LCCOMB_X31_Y4_N6 3 " "Info: 12: + IC(0.538 ns) + CELL(0.053 ns) = 3.679 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.028 ns Selector8~2 13 COMB LCCOMB_X34_Y6_N4 1 " "Info: 13: + IC(1.003 ns) + CELL(0.346 ns) = 5.028 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.495 ns Selector8~5 14 COMB LCCOMB_X34_Y6_N30 3 " "Info: 14: + IC(0.313 ns) + CELL(0.154 ns) = 5.495 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.279 ns Selector8~5clkctrl 15 COMB CLKCTRL_G9 15 " "Info: 15: + IC(1.784 ns) + CELL(0.000 ns) = 7.279 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 8.245 ns current_length\[4\] 16 REG LCCOMB_X35_Y6_N30 6 " "Info: 16: + IC(0.913 ns) + CELL(0.053 ns) = 8.245 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.201 ns ( 26.69 % ) " "Info: Total cell delay = 2.201 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.044 ns ( 73.31 % ) " "Info: Total interconnect delay = 6.044 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { lngth_one[6] Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { lngth_one[6] Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { lngth_one[6] Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { lngth_one[6] Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.245 ns" { lngth_one[6] Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.245 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[7\] register current_length\[4\] register current_length\[5\] 187.41 MHz 5.336 ns Internal " "Info: Clock \"lngth_one\[7\]\" has Internal fmax of 187.41 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.336 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.691 ns - Smallest " "Info: - Smallest clock skew is -2.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[7\] destination 4.970 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[7\]\" to destination register is 4.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_one\[7\] 1 CLK PIN_R7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 2; CLK Node = 'lngth_one\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.309 ns) 2.073 ns Add0~22 2 COMB LCCOMB_X35_Y4_N10 2 " "Info: 2: + IC(0.984 ns) + CELL(0.309 ns) = 2.073 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lngth_one[7] Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.198 ns Add0~25 3 COMB LCCOMB_X35_Y4_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.198 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.865 ns Equal0~4 4 COMB LCCOMB_X35_Y6_N12 3 " "Info: 4: + IC(0.614 ns) + CELL(0.053 ns) = 2.865 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.451 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.358 ns) + CELL(0.228 ns) = 3.451 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.918 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 3.918 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.970 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.970 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 37.71 % ) " "Info: Total cell delay = 1.874 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.096 ns ( 62.29 % ) " "Info: Total interconnect delay = 3.096 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { lngth_one[7] Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[7\] source 7.661 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[7\]\" to source register is 7.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_one\[7\] 1 CLK PIN_R7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 2; CLK Node = 'lngth_one\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.309 ns) 2.073 ns Add0~22 2 COMB LCCOMB_X35_Y4_N10 2 " "Info: 2: + IC(0.984 ns) + CELL(0.309 ns) = 2.073 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lngth_one[7] Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.108 ns Add0~26 3 COMB LCCOMB_X35_Y4_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.108 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.204 ns Add0~30 4 COMB LCCOMB_X35_Y4_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.204 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.239 ns Add0~34 5 COMB LCCOMB_X35_Y4_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.239 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.274 ns Add0~38 6 COMB LCCOMB_X35_Y4_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.274 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.309 ns Add0~42 7 COMB LCCOMB_X35_Y4_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.309 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.344 ns Add0~46 8 COMB LCCOMB_X35_Y4_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.344 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.379 ns Add0~50 9 COMB LCCOMB_X35_Y4_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.379 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.504 ns Add0~53 10 COMB LCCOMB_X35_Y4_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.504 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.095 ns Equal0~6 11 COMB LCCOMB_X31_Y4_N6 3 " "Info: 11: + IC(0.538 ns) + CELL(0.053 ns) = 3.095 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.444 ns Selector8~2 12 COMB LCCOMB_X34_Y6_N4 1 " "Info: 12: + IC(1.003 ns) + CELL(0.346 ns) = 4.444 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.911 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.313 ns) + CELL(0.154 ns) = 4.911 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.695 ns Selector8~5clkctrl 14 COMB CLKCTRL_G9 15 " "Info: 14: + IC(1.784 ns) + CELL(0.000 ns) = 6.695 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.661 ns current_length\[4\] 15 REG LCCOMB_X35_Y6_N30 6 " "Info: 15: + IC(0.913 ns) + CELL(0.053 ns) = 7.661 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.126 ns ( 27.75 % ) " "Info: Total cell delay = 2.126 ns ( 27.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.535 ns ( 72.25 % ) " "Info: Total interconnect delay = 5.535 ns ( 72.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.661 ns" { lngth_one[7] Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.661 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { lngth_one[7] Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.661 ns" { lngth_one[7] Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.661 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { lngth_one[7] Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.661 ns" { lngth_one[7] Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.661 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[8\] register current_length\[4\] register current_length\[5\] 186.64 MHz 5.358 ns Internal " "Info: Clock \"lngth_one\[8\]\" has Internal fmax of 186.64 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.358 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.713 ns - Smallest " "Info: - Smallest clock skew is -2.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[8\] destination 5.023 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[8\]\" to destination register is 5.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[8\] 1 CLK PIN_V4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 2; CLK Node = 'lngth_one\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.418 ns) 2.251 ns Add0~25 2 COMB LCCOMB_X35_Y4_N12 1 " "Info: 2: + IC(1.013 ns) + CELL(0.418 ns) = 2.251 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { lngth_one[8] Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.918 ns Equal0~4 3 COMB LCCOMB_X35_Y6_N12 3 " "Info: 3: + IC(0.614 ns) + CELL(0.053 ns) = 2.918 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.504 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.358 ns) + CELL(0.228 ns) = 3.504 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.971 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 3.971 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.023 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.023 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 37.79 % ) " "Info: Total cell delay = 1.898 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 62.21 % ) " "Info: Total interconnect delay = 3.125 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { lngth_one[8] Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.013ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[8\] source 7.736 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[8\]\" to source register is 7.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[8\] 1 CLK PIN_V4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 2; CLK Node = 'lngth_one\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.350 ns) 2.183 ns Add0~26 2 COMB LCCOMB_X35_Y4_N12 2 " "Info: 2: + IC(1.013 ns) + CELL(0.350 ns) = 2.183 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { lngth_one[8] Add0~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.279 ns Add0~30 3 COMB LCCOMB_X35_Y4_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.279 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.314 ns Add0~34 4 COMB LCCOMB_X35_Y4_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.314 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.349 ns Add0~38 5 COMB LCCOMB_X35_Y4_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.349 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.384 ns Add0~42 6 COMB LCCOMB_X35_Y4_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.384 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.419 ns Add0~46 7 COMB LCCOMB_X35_Y4_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.419 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.454 ns Add0~50 8 COMB LCCOMB_X35_Y4_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.454 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.579 ns Add0~53 9 COMB LCCOMB_X35_Y4_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.579 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.170 ns Equal0~6 10 COMB LCCOMB_X31_Y4_N6 3 " "Info: 10: + IC(0.538 ns) + CELL(0.053 ns) = 3.170 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.519 ns Selector8~2 11 COMB LCCOMB_X34_Y6_N4 1 " "Info: 11: + IC(1.003 ns) + CELL(0.346 ns) = 4.519 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.986 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.313 ns) + CELL(0.154 ns) = 4.986 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.770 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.770 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.736 ns current_length\[4\] 14 REG LCCOMB_X35_Y6_N30 6 " "Info: 14: + IC(0.913 ns) + CELL(0.053 ns) = 7.736 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.172 ns ( 28.08 % ) " "Info: Total cell delay = 2.172 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.564 ns ( 71.92 % ) " "Info: Total interconnect delay = 5.564 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.736 ns" { lngth_one[8] Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.736 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.350ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { lngth_one[8] Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.013ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.736 ns" { lngth_one[8] Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.736 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.350ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { lngth_one[8] Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.013ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.736 ns" { lngth_one[8] Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.736 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.820ns 0.350ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[9\] register current_length\[4\] register current_length\[5\] 191.46 MHz 5.223 ns Internal " "Info: Clock \"lngth_one\[9\]\" has Internal fmax of 191.46 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.223 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.578 ns - Smallest " "Info: - Smallest clock skew is -2.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[9\] destination 5.586 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[9\]\" to destination register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[9\] 1 CLK PIN_AB8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; CLK Node = 'lngth_one\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.371 ns) 2.728 ns Add0~29 2 COMB LCCOMB_X35_Y4_N14 1 " "Info: 2: + IC(1.500 ns) + CELL(0.371 ns) = 2.728 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 1; COMB Node = 'Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { lngth_one[9] Add0~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.154 ns) 3.481 ns Equal0~4 3 COMB LCCOMB_X35_Y6_N12 3 " "Info: 3: + IC(0.599 ns) + CELL(0.154 ns) = 3.481 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Add0~29 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 4.067 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.358 ns) + CELL(0.228 ns) = 4.067 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.534 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.534 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.586 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.586 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 35.61 % ) " "Info: Total cell delay = 1.989 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.597 ns ( 64.39 % ) " "Info: Total interconnect delay = 3.597 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { lngth_one[9] Add0~29 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~29 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.500ns 0.599ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.154ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[9\] source 8.164 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[9\]\" to source register is 8.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[9\] 1 CLK PIN_AB8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; CLK Node = 'lngth_one\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.350 ns) 2.707 ns Add0~30 2 COMB LCCOMB_X35_Y4_N14 2 " "Info: 2: + IC(1.500 ns) + CELL(0.350 ns) = 2.707 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lngth_one[9] Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.742 ns Add0~34 3 COMB LCCOMB_X35_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.742 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.777 ns Add0~38 4 COMB LCCOMB_X35_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.777 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.812 ns Add0~42 5 COMB LCCOMB_X35_Y4_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.812 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.847 ns Add0~46 6 COMB LCCOMB_X35_Y4_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.847 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.882 ns Add0~50 7 COMB LCCOMB_X35_Y4_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.882 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.007 ns Add0~53 8 COMB LCCOMB_X35_Y4_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 3.007 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.598 ns Equal0~6 9 COMB LCCOMB_X31_Y4_N6 3 " "Info: 9: + IC(0.538 ns) + CELL(0.053 ns) = 3.598 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.947 ns Selector8~2 10 COMB LCCOMB_X34_Y6_N4 1 " "Info: 10: + IC(1.003 ns) + CELL(0.346 ns) = 4.947 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.414 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.313 ns) + CELL(0.154 ns) = 5.414 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.198 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 7.198 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 8.164 ns current_length\[4\] 13 REG LCCOMB_X35_Y6_N30 6 " "Info: 13: + IC(0.913 ns) + CELL(0.053 ns) = 8.164 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.113 ns ( 25.88 % ) " "Info: Total cell delay = 2.113 ns ( 25.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.051 ns ( 74.12 % ) " "Info: Total interconnect delay = 6.051 ns ( 74.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { lngth_one[9] Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { lngth_one[9] Add0~29 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~29 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.500ns 0.599ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.154ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { lngth_one[9] Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { lngth_one[9] Add0~29 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~29 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.500ns 0.599ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.154ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.164 ns" { lngth_one[9] Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.164 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[10\] register current_length\[4\] register current_length\[5\] 198.45 MHz 5.039 ns Internal " "Info: Clock \"lngth_one\[10\]\" has Internal fmax of 198.45 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.039 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.394 ns - Smallest " "Info: - Smallest clock skew is -2.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[10\] destination 5.049 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[10\]\" to destination register is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[10\] 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'lngth_one\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.309 ns) 2.021 ns Add0~34 2 COMB LCCOMB_X35_Y4_N16 2 " "Info: 2: + IC(0.902 ns) + CELL(0.309 ns) = 2.021 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { lngth_one[10] Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.056 ns Add0~38 3 COMB LCCOMB_X35_Y4_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.056 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.181 ns Add0~41 4 COMB LCCOMB_X35_Y4_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.181 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 3.069 ns Equal0~3 5 COMB LCCOMB_X34_Y6_N24 3 " "Info: 5: + IC(0.835 ns) + CELL(0.053 ns) = 3.069 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Add0~41 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.530 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(0.236 ns) + CELL(0.225 ns) = 3.530 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.997 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 3.997 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.049 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.049 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 38.34 % ) " "Info: Total cell delay = 1.936 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.113 ns ( 61.66 % ) " "Info: Total interconnect delay = 3.113 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[10] Add0~34 Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[10\] source 7.443 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[10\]\" to source register is 7.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[10\] 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'lngth_one\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.309 ns) 2.021 ns Add0~34 2 COMB LCCOMB_X35_Y4_N16 2 " "Info: 2: + IC(0.902 ns) + CELL(0.309 ns) = 2.021 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { lngth_one[10] Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.056 ns Add0~38 3 COMB LCCOMB_X35_Y4_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.056 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.091 ns Add0~42 4 COMB LCCOMB_X35_Y4_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.091 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.126 ns Add0~46 5 COMB LCCOMB_X35_Y4_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.126 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.161 ns Add0~50 6 COMB LCCOMB_X35_Y4_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.161 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.286 ns Add0~53 7 COMB LCCOMB_X35_Y4_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.286 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.877 ns Equal0~6 8 COMB LCCOMB_X31_Y4_N6 3 " "Info: 8: + IC(0.538 ns) + CELL(0.053 ns) = 2.877 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.226 ns Selector8~2 9 COMB LCCOMB_X34_Y6_N4 1 " "Info: 9: + IC(1.003 ns) + CELL(0.346 ns) = 4.226 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.693 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.313 ns) + CELL(0.154 ns) = 4.693 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.477 ns Selector8~5clkctrl 11 COMB CLKCTRL_G9 15 " "Info: 11: + IC(1.784 ns) + CELL(0.000 ns) = 6.477 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.443 ns current_length\[4\] 12 REG LCCOMB_X35_Y6_N30 6 " "Info: 12: + IC(0.913 ns) + CELL(0.053 ns) = 7.443 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.990 ns ( 26.74 % ) " "Info: Total cell delay = 1.990 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.453 ns ( 73.26 % ) " "Info: Total interconnect delay = 5.453 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { lngth_one[10] Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.443 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[10] Add0~34 Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { lngth_one[10] Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.443 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[10] Add0~34 Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { lngth_one[10] Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.443 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[11\] register current_length\[4\] register current_length\[5\] 198.45 MHz 5.039 ns Internal " "Info: Clock \"lngth_one\[11\]\" has Internal fmax of 198.45 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.039 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.394 ns - Smallest " "Info: - Smallest clock skew is -2.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[11\] destination 4.995 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[11\]\" to destination register is 4.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[11\] 1 CLK PIN_U8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 2; CLK Node = 'lngth_one\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.002 ns Add0~38 2 COMB LCCOMB_X35_Y4_N18 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.002 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_one[11] Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.127 ns Add0~41 3 COMB LCCOMB_X35_Y4_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.127 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 3.015 ns Equal0~3 4 COMB LCCOMB_X34_Y6_N24 3 " "Info: 4: + IC(0.835 ns) + CELL(0.053 ns) = 3.015 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Add0~41 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.476 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 3.476 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.943 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 3.943 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.995 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.995 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 38.20 % ) " "Info: Total cell delay = 1.908 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.087 ns ( 61.80 % ) " "Info: Total interconnect delay = 3.087 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { lngth_one[11] Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[11\] source 7.389 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[11\]\" to source register is 7.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[11\] 1 CLK PIN_U8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 2; CLK Node = 'lngth_one\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.002 ns Add0~38 2 COMB LCCOMB_X35_Y4_N18 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.002 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_one[11] Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.037 ns Add0~42 3 COMB LCCOMB_X35_Y4_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.037 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.072 ns Add0~46 4 COMB LCCOMB_X35_Y4_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.072 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.107 ns Add0~50 5 COMB LCCOMB_X35_Y4_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.107 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.232 ns Add0~53 6 COMB LCCOMB_X35_Y4_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.232 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.823 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.538 ns) + CELL(0.053 ns) = 2.823 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.172 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 4.172 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.639 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 4.639 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.423 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 6.423 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.389 ns current_length\[4\] 11 REG LCCOMB_X35_Y6_N30 6 " "Info: 11: + IC(0.913 ns) + CELL(0.053 ns) = 7.389 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 26.55 % ) " "Info: Total cell delay = 1.962 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.427 ns ( 73.45 % ) " "Info: Total interconnect delay = 5.427 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { lngth_one[11] Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { lngth_one[11] Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { lngth_one[11] Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { lngth_one[11] Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.389 ns" { lngth_one[11] Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.389 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[12\] register current_length\[4\] register current_length\[5\] 197.36 MHz 5.067 ns Internal " "Info: Clock \"lngth_one\[12\]\" has Internal fmax of 197.36 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.067 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.422 ns - Smallest " "Info: - Smallest clock skew is -2.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[12\] destination 5.156 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[12\]\" to destination register is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_one\[12\] 1 CLK PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 2; CLK Node = 'lngth_one\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.371 ns) 2.288 ns Add0~41 2 COMB LCCOMB_X35_Y4_N20 1 " "Info: 2: + IC(1.070 ns) + CELL(0.371 ns) = 2.288 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { lngth_one[12] Add0~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 3.176 ns Equal0~3 3 COMB LCCOMB_X34_Y6_N24 3 " "Info: 3: + IC(0.835 ns) + CELL(0.053 ns) = 3.176 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Add0~41 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.637 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.236 ns) + CELL(0.225 ns) = 3.637 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.104 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.104 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.156 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.156 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 36.37 % ) " "Info: Total cell delay = 1.875 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.281 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.281 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { lngth_one[12] Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.070ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[12\] source 7.578 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[12\]\" to source register is 7.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_one\[12\] 1 CLK PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 2; CLK Node = 'lngth_one\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.309 ns) 2.226 ns Add0~42 2 COMB LCCOMB_X35_Y4_N20 2 " "Info: 2: + IC(1.070 ns) + CELL(0.309 ns) = 2.226 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lngth_one[12] Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.261 ns Add0~46 3 COMB LCCOMB_X35_Y4_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.261 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.296 ns Add0~50 4 COMB LCCOMB_X35_Y4_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.296 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.421 ns Add0~53 5 COMB LCCOMB_X35_Y4_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.421 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.012 ns Equal0~6 6 COMB LCCOMB_X31_Y4_N6 3 " "Info: 6: + IC(0.538 ns) + CELL(0.053 ns) = 3.012 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.361 ns Selector8~2 7 COMB LCCOMB_X34_Y6_N4 1 " "Info: 7: + IC(1.003 ns) + CELL(0.346 ns) = 4.361 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.828 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.313 ns) + CELL(0.154 ns) = 4.828 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.612 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 6.612 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.578 ns current_length\[4\] 10 REG LCCOMB_X35_Y6_N30 6 " "Info: 10: + IC(0.913 ns) + CELL(0.053 ns) = 7.578 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns ( 25.82 % ) " "Info: Total cell delay = 1.957 ns ( 25.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.621 ns ( 74.18 % ) " "Info: Total interconnect delay = 5.621 ns ( 74.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { lngth_one[12] Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.070ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { lngth_one[12] Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.070ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { lngth_one[12] Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.070ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { lngth_one[12] Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.070ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { lngth_one[12] Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.070ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[13\] register current_length\[4\] register current_length\[5\] 205.42 MHz 4.868 ns Internal " "Info: Clock \"lngth_one\[13\]\" has Internal fmax of 205.42 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.868 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.223 ns - Smallest " "Info: - Smallest clock skew is -2.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[13\] destination 4.989 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[13\]\" to destination register is 4.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[13\] 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'lngth_one\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.371 ns) 1.957 ns Add0~45 2 COMB LCCOMB_X35_Y4_N22 1 " "Info: 2: + IC(0.776 ns) + CELL(0.371 ns) = 1.957 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 1; COMB Node = 'Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { lngth_one[13] Add0~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 3.009 ns Equal0~3 3 COMB LCCOMB_X34_Y6_N24 3 " "Info: 3: + IC(0.827 ns) + CELL(0.225 ns) = 3.009 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Add0~45 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.470 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.236 ns) + CELL(0.225 ns) = 3.470 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.937 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 3.937 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.989 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.989 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 40.29 % ) " "Info: Total cell delay = 2.010 ns ( 40.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.979 ns ( 59.71 % ) " "Info: Total interconnect delay = 2.979 ns ( 59.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { lngth_one[13] Add0~45 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.989 ns" { lngth_one[13] {} lngth_one[13]~combout {} Add0~45 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.776ns 0.827ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.225ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[13\] source 7.212 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[13\]\" to source register is 7.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[13\] 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'lngth_one\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.309 ns) 1.895 ns Add0~46 2 COMB LCCOMB_X35_Y4_N22 2 " "Info: 2: + IC(0.776 ns) + CELL(0.309 ns) = 1.895 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { lngth_one[13] Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.930 ns Add0~50 3 COMB LCCOMB_X35_Y4_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.930 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.055 ns Add0~53 4 COMB LCCOMB_X35_Y4_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.055 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.646 ns Equal0~6 5 COMB LCCOMB_X31_Y4_N6 3 " "Info: 5: + IC(0.538 ns) + CELL(0.053 ns) = 2.646 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 3.995 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(1.003 ns) + CELL(0.346 ns) = 3.995 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.462 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 4.462 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.246 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.246 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.212 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.212 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.885 ns ( 26.14 % ) " "Info: Total cell delay = 1.885 ns ( 26.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.327 ns ( 73.86 % ) " "Info: Total interconnect delay = 5.327 ns ( 73.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.212 ns" { lngth_one[13] Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.212 ns" { lngth_one[13] {} lngth_one[13]~combout {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.776ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { lngth_one[13] Add0~45 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.989 ns" { lngth_one[13] {} lngth_one[13]~combout {} Add0~45 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.776ns 0.827ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.225ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.212 ns" { lngth_one[13] Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.212 ns" { lngth_one[13] {} lngth_one[13]~combout {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.776ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { lngth_one[13] Add0~45 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.989 ns" { lngth_one[13] {} lngth_one[13]~combout {} Add0~45 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.776ns 0.827ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.225ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.212 ns" { lngth_one[13] Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.212 ns" { lngth_one[13] {} lngth_one[13]~combout {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.776ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[0\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_one\[0\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[0\] destination 5.426 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[0\]\" to destination register is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[0\] 1 CLK PIN_V10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 1; CLK Node = 'lngth_one\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.225 ns) 2.217 ns Equal0~1 2 COMB LCCOMB_X31_Y6_N14 1 " "Info: 2: + IC(1.165 ns) + CELL(0.225 ns) = 2.217 ns; Loc. = LCCOMB_X31_Y6_N14; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { lngth_one[0] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.228 ns) 2.686 ns Equal0~2 3 COMB LCCOMB_X31_Y6_N30 1 " "Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 2.686 ns; Loc. = LCCOMB_X31_Y6_N30; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.228 ns) 3.446 ns Equal0~3 4 COMB LCCOMB_X34_Y6_N24 3 " "Info: 4: + IC(0.532 ns) + CELL(0.228 ns) = 3.446 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.907 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 3.907 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.374 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 4.374 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.426 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.426 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.112 ns ( 38.92 % ) " "Info: Total cell delay = 2.112 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.314 ns ( 61.08 % ) " "Info: Total interconnect delay = 3.314 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_one[0] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_one[0] {} lngth_one[0]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.165ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[0\] source 7.124 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[0\]\" to source register is 7.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[0\] 1 CLK PIN_V10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 1; CLK Node = 'lngth_one\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.225 ns) 2.217 ns Equal0~1 2 COMB LCCOMB_X31_Y6_N14 1 " "Info: 2: + IC(1.165 ns) + CELL(0.225 ns) = 2.217 ns; Loc. = LCCOMB_X31_Y6_N14; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.390 ns" { lngth_one[0] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.228 ns) 2.686 ns Equal0~2 3 COMB LCCOMB_X31_Y6_N30 1 " "Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 2.686 ns; Loc. = LCCOMB_X31_Y6_N30; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.228 ns) 3.446 ns Equal0~3 4 COMB LCCOMB_X34_Y6_N24 3 " "Info: 4: + IC(0.532 ns) + CELL(0.228 ns) = 3.446 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.907 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 3.907 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.374 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 4.374 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.158 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.158 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.124 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.124 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 27.23 % ) " "Info: Total cell delay = 1.940 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.184 ns ( 72.77 % ) " "Info: Total interconnect delay = 5.184 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { lngth_one[0] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { lngth_one[0] {} lngth_one[0]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.165ns 0.241ns 0.532ns 0.236ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.228ns 0.225ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_one[0] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_one[0] {} lngth_one[0]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.165ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { lngth_one[0] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { lngth_one[0] {} lngth_one[0]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.165ns 0.241ns 0.532ns 0.236ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.228ns 0.225ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_one[0] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_one[0] {} lngth_one[0]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.165ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.124 ns" { lngth_one[0] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.124 ns" { lngth_one[0] {} lngth_one[0]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.165ns 0.241ns 0.532ns 0.236ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.228ns 0.225ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[14\] register current_length\[4\] register current_length\[5\] 216.83 MHz 4.612 ns Internal " "Info: Clock \"lngth_one\[14\]\" has Internal fmax of 216.83 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.612 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.967 ns - Smallest " "Info: - Smallest clock skew is -1.967 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[14\] destination 5.320 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[14\]\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[14\] 1 CLK PIN_V7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 2; CLK Node = 'lngth_one\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.371 ns) 2.067 ns Add0~49 2 COMB LCCOMB_X35_Y4_N24 1 " "Info: 2: + IC(0.869 ns) + CELL(0.371 ns) = 2.067 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { lngth_one[14] Add0~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.154 ns) 2.851 ns Equal0~0 3 COMB LCCOMB_X35_Y6_N8 3 " "Info: 3: + IC(0.630 ns) + CELL(0.154 ns) = 2.851 ns; Loc. = LCCOMB_X35_Y6_N8; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Add0~49 Equal0~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.366 ns) 3.801 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.584 ns) + CELL(0.366 ns) = 3.801 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { Equal0~0 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.268 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.268 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.320 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.320 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 39.42 % ) " "Info: Total cell delay = 2.097 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.223 ns ( 60.58 % ) " "Info: Total interconnect delay = 3.223 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { lngth_one[14] Add0~49 Equal0~0 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { lngth_one[14] {} lngth_one[14]~combout {} Add0~49 {} Equal0~0 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.869ns 0.630ns 0.584ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.371ns 0.154ns 0.366ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[14\] source 7.287 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[14\]\" to source register is 7.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[14\] 1 CLK PIN_V7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 2; CLK Node = 'lngth_one\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.309 ns) 2.005 ns Add0~50 2 COMB LCCOMB_X35_Y4_N24 1 " "Info: 2: + IC(0.869 ns) + CELL(0.309 ns) = 2.005 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { lngth_one[14] Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.130 ns Add0~53 3 COMB LCCOMB_X35_Y4_N26 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.130 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.721 ns Equal0~6 4 COMB LCCOMB_X31_Y4_N6 3 " "Info: 4: + IC(0.538 ns) + CELL(0.053 ns) = 2.721 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.070 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(1.003 ns) + CELL(0.346 ns) = 4.070 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.537 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 4.537 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.321 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.321 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.287 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.287 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 25.62 % ) " "Info: Total cell delay = 1.867 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.420 ns ( 74.38 % ) " "Info: Total interconnect delay = 5.420 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { lngth_one[14] Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { lngth_one[14] {} lngth_one[14]~combout {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.869ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.309ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { lngth_one[14] Add0~49 Equal0~0 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { lngth_one[14] {} lngth_one[14]~combout {} Add0~49 {} Equal0~0 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.869ns 0.630ns 0.584ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.371ns 0.154ns 0.366ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { lngth_one[14] Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { lngth_one[14] {} lngth_one[14]~combout {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.869ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.309ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { lngth_one[14] Add0~49 Equal0~0 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { lngth_one[14] {} lngth_one[14]~combout {} Add0~49 {} Equal0~0 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.869ns 0.630ns 0.584ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.371ns 0.154ns 0.366ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.287 ns" { lngth_one[14] Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.287 ns" { lngth_one[14] {} lngth_one[14]~combout {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.869ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.309ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_one\[15\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_one\[15\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[15\] destination 5.578 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_one\[15\]\" to destination register is 5.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[15\] 1 CLK PIN_T9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 1; CLK Node = 'lngth_one\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.418 ns) 2.119 ns Add0~53 2 COMB LCCOMB_X35_Y4_N26 1 " "Info: 2: + IC(0.884 ns) + CELL(0.418 ns) = 2.119 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lngth_one[15] Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.710 ns Equal0~6 3 COMB LCCOMB_X31_Y4_N6 3 " "Info: 3: + IC(0.538 ns) + CELL(0.053 ns) = 2.710 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.059 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(1.003 ns) + CELL(0.346 ns) = 4.059 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.526 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.526 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.578 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.578 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.013 ns ( 36.09 % ) " "Info: Total cell delay = 2.013 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.565 ns ( 63.91 % ) " "Info: Total interconnect delay = 3.565 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.578 ns" { lngth_one[15] Add0~53 Equal0~6 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.578 ns" { lngth_one[15] {} lngth_one[15]~combout {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.884ns 0.538ns 1.003ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.418ns 0.053ns 0.346ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[15\] source 7.276 ns - Longest register " "Info: - Longest clock path from clock \"lngth_one\[15\]\" to source register is 7.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[15\] 1 CLK PIN_T9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 1; CLK Node = 'lngth_one\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.418 ns) 2.119 ns Add0~53 2 COMB LCCOMB_X35_Y4_N26 1 " "Info: 2: + IC(0.884 ns) + CELL(0.418 ns) = 2.119 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { lngth_one[15] Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.710 ns Equal0~6 3 COMB LCCOMB_X31_Y4_N6 3 " "Info: 3: + IC(0.538 ns) + CELL(0.053 ns) = 2.710 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.059 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(1.003 ns) + CELL(0.346 ns) = 4.059 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.526 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.526 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.310 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.310 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.276 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.276 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.841 ns ( 25.30 % ) " "Info: Total cell delay = 1.841 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.435 ns ( 74.70 % ) " "Info: Total interconnect delay = 5.435 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { lngth_one[15] Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { lngth_one[15] {} lngth_one[15]~combout {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.884ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.418ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.578 ns" { lngth_one[15] Add0~53 Equal0~6 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.578 ns" { lngth_one[15] {} lngth_one[15]~combout {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.884ns 0.538ns 1.003ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.418ns 0.053ns 0.346ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { lngth_one[15] Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { lngth_one[15] {} lngth_one[15]~combout {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.884ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.418ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.578 ns" { lngth_one[15] Add0~53 Equal0~6 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.578 ns" { lngth_one[15] {} lngth_one[15]~combout {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.884ns 0.538ns 1.003ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.418ns 0.053ns 0.346ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.276 ns" { lngth_one[15] Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.276 ns" { lngth_one[15] {} lngth_one[15]~combout {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.884ns 0.538ns 1.003ns 0.313ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.418ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[2\] register current_length\[4\] register current_length\[5\] 198.22 MHz 5.045 ns Internal " "Info: Clock \"lngth_three\[2\]\" has Internal fmax of 198.22 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.045 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.400 ns - Smallest " "Info: - Smallest clock skew is -2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[2\] destination 5.426 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[2\]\" to destination register is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[2\] 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'lngth_three\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.042 ns Add2~2 2 COMB LCCOMB_X30_Y3_N0 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.042 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_three[2] Add2~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.077 ns Add2~6 3 COMB LCCOMB_X30_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.077 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~2 Add2~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.112 ns Add2~10 4 COMB LCCOMB_X30_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.112 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~6 Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.147 ns Add2~14 5 COMB LCCOMB_X30_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.147 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.272 ns Add2~17 6 COMB LCCOMB_X30_Y3_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.272 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.312 ns Equal2~6 7 COMB LCCOMB_X33_Y6_N24 3 " "Info: 7: + IC(0.815 ns) + CELL(0.225 ns) = 3.312 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 3.857 ns Selector8~1 8 COMB LCCOMB_X34_Y6_N8 1 " "Info: 8: + IC(0.320 ns) + CELL(0.225 ns) = 3.857 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.374 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.245 ns) + CELL(0.272 ns) = 4.374 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.426 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.426 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.343 ns ( 43.18 % ) " "Info: Total cell delay = 2.343 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 56.82 % ) " "Info: Total interconnect delay = 3.083 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_three[2] Add2~2 Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[2\] source 7.826 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[2\]\" to source register is 7.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[2\] 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'lngth_three\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.042 ns Add2~2 2 COMB LCCOMB_X30_Y3_N0 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.042 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_three[2] Add2~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.167 ns Add2~5 3 COMB LCCOMB_X30_Y3_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.167 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~2 Add2~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.225 ns) 3.196 ns Equal2~2 4 COMB LCCOMB_X31_Y6_N28 1 " "Info: 4: + IC(0.804 ns) + CELL(0.225 ns) = 3.196 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Add2~5 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.627 ns Equal2~3 5 COMB LCCOMB_X31_Y6_N6 3 " "Info: 5: + IC(0.206 ns) + CELL(0.225 ns) = 3.627 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.559 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.566 ns) + CELL(0.366 ns) = 4.559 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.076 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 5.076 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.860 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.860 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.826 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.826 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 31.08 % ) " "Info: Total cell delay = 2.432 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.394 ns ( 68.92 % ) " "Info: Total interconnect delay = 5.394 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.826 ns" { lngth_three[2] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.826 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_three[2] Add2~2 Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.826 ns" { lngth_three[2] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.826 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_three[2] Add2~2 Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.826 ns" { lngth_three[2] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.826 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[1\] register current_length\[4\] register current_length\[5\] 195.16 MHz 5.124 ns Internal " "Info: Clock \"lngth_three\[1\]\" has Internal fmax of 195.16 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.124 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.479 ns - Smallest " "Info: - Smallest clock skew is -2.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[1\] destination 5.374 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[1\]\" to destination register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[1\] 1 CLK PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; CLK Node = 'lngth_three\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.053 ns) 1.970 ns Equal2~1 2 COMB LCCOMB_X31_Y6_N2 1 " "Info: 2: + IC(1.060 ns) + CELL(0.053 ns) = 1.970 ns; Loc. = LCCOMB_X31_Y6_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { lngth_three[1] Equal2~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 2.442 ns Equal2~2 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 2.442 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Equal2~1 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 2.873 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.206 ns) + CELL(0.225 ns) = 2.873 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 3.805 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 3.805 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.322 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.322 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.374 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.374 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 41.42 % ) " "Info: Total cell delay = 2.226 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.148 ns ( 58.58 % ) " "Info: Total interconnect delay = 3.148 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { lngth_three[1] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { lngth_three[1] {} lngth_three[1]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.060ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[1\] source 7.853 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[1\]\" to source register is 7.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[1\] 1 CLK PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; CLK Node = 'lngth_three\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.350 ns) 2.069 ns Add2~2 2 COMB LCCOMB_X30_Y3_N0 2 " "Info: 2: + IC(0.862 ns) + CELL(0.350 ns) = 2.069 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { lngth_three[1] Add2~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.194 ns Add2~5 3 COMB LCCOMB_X30_Y3_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.194 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~2 Add2~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.225 ns) 3.223 ns Equal2~2 4 COMB LCCOMB_X31_Y6_N28 1 " "Info: 4: + IC(0.804 ns) + CELL(0.225 ns) = 3.223 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Add2~5 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.654 ns Equal2~3 5 COMB LCCOMB_X31_Y6_N6 3 " "Info: 5: + IC(0.206 ns) + CELL(0.225 ns) = 3.654 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.586 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.566 ns) + CELL(0.366 ns) = 4.586 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.103 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 5.103 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.887 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.887 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.853 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.853 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 31.49 % ) " "Info: Total cell delay = 2.473 ns ( 31.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.380 ns ( 68.51 % ) " "Info: Total interconnect delay = 5.380 ns ( 68.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.853 ns" { lngth_three[1] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.853 ns" { lngth_three[1] {} lngth_three[1]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { lngth_three[1] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { lngth_three[1] {} lngth_three[1]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.060ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.853 ns" { lngth_three[1] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.853 ns" { lngth_three[1] {} lngth_three[1]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { lngth_three[1] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { lngth_three[1] {} lngth_three[1]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.060ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.853 ns" { lngth_three[1] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.853 ns" { lngth_three[1] {} lngth_three[1]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[3\] register current_length\[4\] register current_length\[5\] 199.32 MHz 5.017 ns Internal " "Info: Clock \"lngth_three\[3\]\" has Internal fmax of 199.32 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.017 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.372 ns - Smallest " "Info: - Smallest clock skew is -2.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[3\] destination 5.587 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[3\]\" to destination register is 5.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[3\] 1 CLK PIN_T1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 2; CLK Node = 'lngth_three\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.309 ns) 2.238 ns Add2~6 2 COMB LCCOMB_X30_Y3_N2 2 " "Info: 2: + IC(1.099 ns) + CELL(0.309 ns) = 2.238 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { lngth_three[3] Add2~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.273 ns Add2~10 3 COMB LCCOMB_X30_Y3_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.273 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~6 Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.308 ns Add2~14 4 COMB LCCOMB_X30_Y3_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.308 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.433 ns Add2~17 5 COMB LCCOMB_X30_Y3_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.433 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.473 ns Equal2~6 6 COMB LCCOMB_X33_Y6_N24 3 " "Info: 6: + IC(0.815 ns) + CELL(0.225 ns) = 3.473 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.018 ns Selector8~1 7 COMB LCCOMB_X34_Y6_N8 1 " "Info: 7: + IC(0.320 ns) + CELL(0.225 ns) = 4.018 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.535 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.245 ns) + CELL(0.272 ns) = 4.535 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.587 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.587 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 40.83 % ) " "Info: Total cell delay = 2.281 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 59.17 % ) " "Info: Total interconnect delay = 3.306 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { lngth_three[3] Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.099ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[3\] source 7.959 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[3\]\" to source register is 7.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[3\] 1 CLK PIN_T1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 2; CLK Node = 'lngth_three\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.371 ns) 2.300 ns Add2~5 2 COMB LCCOMB_X30_Y3_N2 1 " "Info: 2: + IC(1.099 ns) + CELL(0.371 ns) = 2.300 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { lngth_three[3] Add2~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.225 ns) 3.329 ns Equal2~2 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(0.804 ns) + CELL(0.225 ns) = 3.329 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Add2~5 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.760 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.206 ns) + CELL(0.225 ns) = 3.760 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.692 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 4.692 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.209 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 5.209 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.993 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.993 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.959 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.959 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 29.43 % ) " "Info: Total cell delay = 2.342 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.617 ns ( 70.57 % ) " "Info: Total interconnect delay = 5.617 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { lngth_three[3] Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.099ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { lngth_three[3] Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.099ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { lngth_three[3] Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.099ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { lngth_three[3] Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.099ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { lngth_three[3] Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.099ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[4\] register current_length\[4\] register current_length\[5\] 202.02 MHz 4.95 ns Internal " "Info: Clock \"lngth_three\[4\]\" has Internal fmax of 202.02 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.95 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.305 ns - Smallest " "Info: - Smallest clock skew is -2.305 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[4\] destination 5.324 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[4\]\" to destination register is 5.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_three\[4\] 1 CLK PIN_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 2; CLK Node = 'lngth_three\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.309 ns) 2.010 ns Add2~10 2 COMB LCCOMB_X30_Y3_N4 2 " "Info: 2: + IC(0.854 ns) + CELL(0.309 ns) = 2.010 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lngth_three[4] Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.045 ns Add2~14 3 COMB LCCOMB_X30_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.045 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.170 ns Add2~17 4 COMB LCCOMB_X30_Y3_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.170 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.210 ns Equal2~6 5 COMB LCCOMB_X33_Y6_N24 3 " "Info: 5: + IC(0.815 ns) + CELL(0.225 ns) = 3.210 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 3.755 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.320 ns) + CELL(0.225 ns) = 3.755 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.272 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 4.272 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.324 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 42.51 % ) " "Info: Total cell delay = 2.263 ns ( 42.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.061 ns ( 57.49 % ) " "Info: Total interconnect delay = 3.061 ns ( 57.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { lngth_three[4] Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.324 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[4\] source 7.629 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[4\]\" to source register is 7.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_three\[4\] 1 CLK PIN_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 2; CLK Node = 'lngth_three\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.309 ns) 2.010 ns Add2~10 2 COMB LCCOMB_X30_Y3_N4 2 " "Info: 2: + IC(0.854 ns) + CELL(0.309 ns) = 2.010 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lngth_three[4] Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.135 ns Add2~13 3 COMB LCCOMB_X30_Y3_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.135 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 1; COMB Node = 'Add2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~10 Add2~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 2.965 ns Equal2~5 4 COMB LCCOMB_X31_Y4_N20 1 " "Info: 4: + IC(0.605 ns) + CELL(0.225 ns) = 2.965 ns; Loc. = LCCOMB_X31_Y4_N20; Fanout = 1; COMB Node = 'Equal2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { Add2~13 Equal2~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.053 ns) 3.817 ns Equal2~6 5 COMB LCCOMB_X33_Y6_N24 3 " "Info: 5: + IC(0.799 ns) + CELL(0.053 ns) = 3.817 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Equal2~5 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.362 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.320 ns) + CELL(0.225 ns) = 4.362 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.879 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 4.879 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.663 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.663 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.629 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.629 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.109 ns ( 27.64 % ) " "Info: Total cell delay = 2.109 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.520 ns ( 72.36 % ) " "Info: Total interconnect delay = 5.520 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.629 ns" { lngth_three[4] Add2~10 Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.629 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.125ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { lngth_three[4] Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.324 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.629 ns" { lngth_three[4] Add2~10 Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.629 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.125ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { lngth_three[4] Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.324 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.629 ns" { lngth_three[4] Add2~10 Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.629 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.125ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[5\] register current_length\[4\] register current_length\[5\] 203.17 MHz 4.922 ns Internal " "Info: Clock \"lngth_three\[5\]\" has Internal fmax of 203.17 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.922 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.277 ns - Smallest " "Info: - Smallest clock skew is -2.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[5\] destination 5.667 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[5\]\" to destination register is 5.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns lngth_three\[5\] 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'lngth_three\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.309 ns) 2.388 ns Add2~14 2 COMB LCCOMB_X30_Y3_N6 2 " "Info: 2: + IC(1.280 ns) + CELL(0.309 ns) = 2.388 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { lngth_three[5] Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.513 ns Add2~17 3 COMB LCCOMB_X30_Y3_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.513 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.553 ns Equal2~6 4 COMB LCCOMB_X33_Y6_N24 3 " "Info: 4: + IC(0.815 ns) + CELL(0.225 ns) = 3.553 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.098 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.320 ns) + CELL(0.225 ns) = 4.098 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.615 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.615 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.667 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.667 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 38.47 % ) " "Info: Total cell delay = 2.180 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.487 ns ( 61.53 % ) " "Info: Total interconnect delay = 3.487 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { lngth_three[5] Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { lngth_three[5] {} lngth_three[5]~combout {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.280ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.799ns 0.309ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[5\] source 7.944 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[5\]\" to source register is 7.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns lngth_three\[5\] 1 CLK PIN_W10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'lngth_three\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.371 ns) 2.450 ns Add2~13 2 COMB LCCOMB_X30_Y3_N6 1 " "Info: 2: + IC(1.280 ns) + CELL(0.371 ns) = 2.450 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 1; COMB Node = 'Add2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { lngth_three[5] Add2~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 3.280 ns Equal2~5 3 COMB LCCOMB_X31_Y4_N20 1 " "Info: 3: + IC(0.605 ns) + CELL(0.225 ns) = 3.280 ns; Loc. = LCCOMB_X31_Y4_N20; Fanout = 1; COMB Node = 'Equal2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { Add2~13 Equal2~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.053 ns) 4.132 ns Equal2~6 4 COMB LCCOMB_X33_Y6_N24 3 " "Info: 4: + IC(0.799 ns) + CELL(0.053 ns) = 4.132 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Equal2~5 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.677 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.320 ns) + CELL(0.225 ns) = 4.677 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.194 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 5.194 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.978 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.978 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.944 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.944 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 25.15 % ) " "Info: Total cell delay = 1.998 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.946 ns ( 74.85 % ) " "Info: Total interconnect delay = 5.946 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { lngth_three[5] Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { lngth_three[5] {} lngth_three[5]~combout {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.280ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.799ns 0.371ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { lngth_three[5] Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { lngth_three[5] {} lngth_three[5]~combout {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.280ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.799ns 0.309ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { lngth_three[5] Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { lngth_three[5] {} lngth_three[5]~combout {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.280ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.799ns 0.371ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.667 ns" { lngth_three[5] Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.667 ns" { lngth_three[5] {} lngth_three[5]~combout {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.280ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.799ns 0.309ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.944 ns" { lngth_three[5] Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.944 ns" { lngth_three[5] {} lngth_three[5]~combout {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.280ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.799ns 0.371ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[6\] register current_length\[4\] register current_length\[5\] 202.88 MHz 4.929 ns Internal " "Info: Clock \"lngth_three\[6\]\" has Internal fmax of 202.88 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.929 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.284 ns - Smallest " "Info: - Smallest clock skew is -2.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[6\] destination 5.255 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[6\]\" to destination register is 5.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[6\] 1 CLK PIN_AA6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 2; CLK Node = 'lngth_three\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.371 ns) 2.101 ns Add2~17 2 COMB LCCOMB_X30_Y3_N8 1 " "Info: 2: + IC(0.873 ns) + CELL(0.371 ns) = 2.101 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { lngth_three[6] Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.141 ns Equal2~6 3 COMB LCCOMB_X33_Y6_N24 3 " "Info: 3: + IC(0.815 ns) + CELL(0.225 ns) = 3.141 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 3.686 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.320 ns) + CELL(0.225 ns) = 3.686 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.203 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.203 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.255 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.255 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 41.39 % ) " "Info: Total cell delay = 2.175 ns ( 41.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.080 ns ( 58.61 % ) " "Info: Total interconnect delay = 3.080 ns ( 58.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { lngth_three[6] Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.255 ns" { lngth_three[6] {} lngth_three[6]~combout {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.873ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[6\] source 7.539 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[6\]\" to source register is 7.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[6\] 1 CLK PIN_AA6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 2; CLK Node = 'lngth_three\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.309 ns) 2.039 ns Add2~18 2 COMB LCCOMB_X30_Y3_N8 2 " "Info: 2: + IC(0.873 ns) + CELL(0.309 ns) = 2.039 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 2; COMB Node = 'Add2~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { lngth_three[6] Add2~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.074 ns Add2~22 3 COMB LCCOMB_X30_Y3_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.074 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~18 Add2~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.109 ns Add2~26 4 COMB LCCOMB_X30_Y3_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.109 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.205 ns Add2~30 5 COMB LCCOMB_X30_Y3_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.205 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.240 ns Add2~34 6 COMB LCCOMB_X30_Y3_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.240 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.275 ns Add2~38 7 COMB LCCOMB_X30_Y3_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.275 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.310 ns Add2~42 8 COMB LCCOMB_X30_Y3_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.310 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.435 ns Add2~45 9 COMB LCCOMB_X30_Y3_N22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.435 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.340 ns Equal2~3 10 COMB LCCOMB_X31_Y6_N6 3 " "Info: 10: + IC(0.677 ns) + CELL(0.228 ns) = 3.340 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.272 ns Selector8~1 11 COMB LCCOMB_X34_Y6_N8 1 " "Info: 11: + IC(0.566 ns) + CELL(0.366 ns) = 4.272 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.789 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.245 ns) + CELL(0.272 ns) = 4.789 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.573 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.573 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.539 ns current_length\[4\] 14 REG LCCOMB_X35_Y6_N30 6 " "Info: 14: + IC(0.913 ns) + CELL(0.053 ns) = 7.539 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 32.91 % ) " "Info: Total cell delay = 2.481 ns ( 32.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.058 ns ( 67.09 % ) " "Info: Total interconnect delay = 5.058 ns ( 67.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { lngth_three[6] Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { lngth_three[6] {} lngth_three[6]~combout {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.873ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { lngth_three[6] Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.255 ns" { lngth_three[6] {} lngth_three[6]~combout {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.873ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { lngth_three[6] Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { lngth_three[6] {} lngth_three[6]~combout {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.873ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { lngth_three[6] Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.255 ns" { lngth_three[6] {} lngth_three[6]~combout {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.873ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.539 ns" { lngth_three[6] Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.539 ns" { lngth_three[6] {} lngth_three[6]~combout {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.873ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[7\] register current_length\[4\] register current_length\[5\] 208.12 MHz 4.805 ns Internal " "Info: Clock \"lngth_three\[7\]\" has Internal fmax of 208.12 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.805 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.160 ns - Smallest " "Info: - Smallest clock skew is -2.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[7\] destination 5.316 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[7\]\" to destination register is 5.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_three\[7\] 1 CLK PIN_U10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 2; CLK Node = 'lngth_three\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.309 ns) 2.011 ns Add2~22 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(0.885 ns) + CELL(0.309 ns) = 2.011 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { lngth_three[7] Add2~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.046 ns Add2~26 3 COMB LCCOMB_X30_Y3_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.046 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.142 ns Add2~30 4 COMB LCCOMB_X30_Y3_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.142 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.267 ns Add2~33 5 COMB LCCOMB_X30_Y3_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.267 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 1; COMB Node = 'Add2~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~30 Add2~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.053 ns) 3.176 ns Equal2~0 6 COMB LCCOMB_X33_Y6_N12 3 " "Info: 6: + IC(0.856 ns) + CELL(0.053 ns) = 3.176 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Add2~33 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 3.747 ns Selector8~1 7 COMB LCCOMB_X34_Y6_N8 1 " "Info: 7: + IC(0.343 ns) + CELL(0.228 ns) = 3.747 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.264 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.245 ns) + CELL(0.272 ns) = 4.264 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.316 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.316 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.160 ns ( 40.63 % ) " "Info: Total cell delay = 2.160 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.156 ns ( 59.37 % ) " "Info: Total interconnect delay = 3.156 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { lngth_three[7] Add2~22 Add2~26 Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { lngth_three[7] {} lngth_three[7]~combout {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.885ns 0.000ns 0.000ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.096ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[7\] source 7.476 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[7\]\" to source register is 7.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_three\[7\] 1 CLK PIN_U10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 2; CLK Node = 'lngth_three\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.309 ns) 2.011 ns Add2~22 2 COMB LCCOMB_X30_Y3_N10 2 " "Info: 2: + IC(0.885 ns) + CELL(0.309 ns) = 2.011 ns; Loc. = LCCOMB_X30_Y3_N10; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.194 ns" { lngth_three[7] Add2~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.046 ns Add2~26 3 COMB LCCOMB_X30_Y3_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.046 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.142 ns Add2~30 4 COMB LCCOMB_X30_Y3_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.142 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.177 ns Add2~34 5 COMB LCCOMB_X30_Y3_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.177 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.212 ns Add2~38 6 COMB LCCOMB_X30_Y3_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.212 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.247 ns Add2~42 7 COMB LCCOMB_X30_Y3_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.247 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.372 ns Add2~45 8 COMB LCCOMB_X30_Y3_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.372 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.277 ns Equal2~3 9 COMB LCCOMB_X31_Y6_N6 3 " "Info: 9: + IC(0.677 ns) + CELL(0.228 ns) = 3.277 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.209 ns Selector8~1 10 COMB LCCOMB_X34_Y6_N8 1 " "Info: 10: + IC(0.566 ns) + CELL(0.366 ns) = 4.209 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.726 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.245 ns) + CELL(0.272 ns) = 4.726 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.510 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 6.510 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.476 ns current_length\[4\] 13 REG LCCOMB_X35_Y6_N30 6 " "Info: 13: + IC(0.913 ns) + CELL(0.053 ns) = 7.476 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 32.18 % ) " "Info: Total cell delay = 2.406 ns ( 32.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.070 ns ( 67.82 % ) " "Info: Total interconnect delay = 5.070 ns ( 67.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { lngth_three[7] Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { lngth_three[7] {} lngth_three[7]~combout {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.885ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { lngth_three[7] Add2~22 Add2~26 Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { lngth_three[7] {} lngth_three[7]~combout {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.885ns 0.000ns 0.000ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.096ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { lngth_three[7] Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { lngth_three[7] {} lngth_three[7]~combout {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.885ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.316 ns" { lngth_three[7] Add2~22 Add2~26 Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.316 ns" { lngth_three[7] {} lngth_three[7]~combout {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.885ns 0.000ns 0.000ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.096ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.476 ns" { lngth_three[7] Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.476 ns" { lngth_three[7] {} lngth_three[7]~combout {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.885ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[8\] register current_length\[4\] register current_length\[5\] 208.12 MHz 4.805 ns Internal " "Info: Clock \"lngth_three\[8\]\" has Internal fmax of 208.12 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.805 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.160 ns - Smallest " "Info: - Smallest clock skew is -2.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[8\] destination 5.240 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[8\]\" to destination register is 5.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_three\[8\] 1 CLK PIN_T10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 2; CLK Node = 'lngth_three\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.309 ns) 1.970 ns Add2~26 2 COMB LCCOMB_X30_Y3_N12 2 " "Info: 2: + IC(0.854 ns) + CELL(0.309 ns) = 1.970 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lngth_three[8] Add2~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.066 ns Add2~30 3 COMB LCCOMB_X30_Y3_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.066 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.191 ns Add2~33 4 COMB LCCOMB_X30_Y3_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.191 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 1; COMB Node = 'Add2~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~30 Add2~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.053 ns) 3.100 ns Equal2~0 5 COMB LCCOMB_X33_Y6_N12 3 " "Info: 5: + IC(0.856 ns) + CELL(0.053 ns) = 3.100 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Add2~33 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 3.671 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.343 ns) + CELL(0.228 ns) = 3.671 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.188 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 4.188 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.240 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.240 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.115 ns ( 40.36 % ) " "Info: Total cell delay = 2.115 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 59.64 % ) " "Info: Total interconnect delay = 3.125 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { lngth_three[8] Add2~26 Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { lngth_three[8] {} lngth_three[8]~combout {} Add2~26 {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.096ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[8\] source 7.400 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[8\]\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_three\[8\] 1 CLK PIN_T10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 2; CLK Node = 'lngth_three\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.309 ns) 1.970 ns Add2~26 2 COMB LCCOMB_X30_Y3_N12 2 " "Info: 2: + IC(0.854 ns) + CELL(0.309 ns) = 1.970 ns; Loc. = LCCOMB_X30_Y3_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lngth_three[8] Add2~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.066 ns Add2~30 3 COMB LCCOMB_X30_Y3_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.066 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.101 ns Add2~34 4 COMB LCCOMB_X30_Y3_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.101 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.136 ns Add2~38 5 COMB LCCOMB_X30_Y3_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.136 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.171 ns Add2~42 6 COMB LCCOMB_X30_Y3_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.171 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.296 ns Add2~45 7 COMB LCCOMB_X30_Y3_N22 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.296 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.201 ns Equal2~3 8 COMB LCCOMB_X31_Y6_N6 3 " "Info: 8: + IC(0.677 ns) + CELL(0.228 ns) = 3.201 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.133 ns Selector8~1 9 COMB LCCOMB_X34_Y6_N8 1 " "Info: 9: + IC(0.566 ns) + CELL(0.366 ns) = 4.133 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.650 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.245 ns) + CELL(0.272 ns) = 4.650 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.434 ns Selector8~5clkctrl 11 COMB CLKCTRL_G9 15 " "Info: 11: + IC(1.784 ns) + CELL(0.000 ns) = 6.434 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.400 ns current_length\[4\] 12 REG LCCOMB_X35_Y6_N30 6 " "Info: 12: + IC(0.913 ns) + CELL(0.053 ns) = 7.400 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.361 ns ( 31.91 % ) " "Info: Total cell delay = 2.361 ns ( 31.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.039 ns ( 68.09 % ) " "Info: Total interconnect delay = 5.039 ns ( 68.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { lngth_three[8] Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { lngth_three[8] {} lngth_three[8]~combout {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { lngth_three[8] Add2~26 Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { lngth_three[8] {} lngth_three[8]~combout {} Add2~26 {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.096ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { lngth_three[8] Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { lngth_three[8] {} lngth_three[8]~combout {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.240 ns" { lngth_three[8] Add2~26 Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.240 ns" { lngth_three[8] {} lngth_three[8]~combout {} Add2~26 {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.096ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { lngth_three[8] Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { lngth_three[8] {} lngth_three[8]~combout {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[9\] register current_length\[4\] register current_length\[5\] 208.12 MHz 4.805 ns Internal " "Info: Clock \"lngth_three\[9\]\" has Internal fmax of 208.12 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.805 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.160 ns - Smallest " "Info: - Smallest clock skew is -2.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[9\] destination 5.631 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[9\]\" to destination register is 5.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns lngth_three\[9\] 1 CLK PIN_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 2; CLK Node = 'lngth_three\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.384 ns) 2.457 ns Add2~30 2 COMB LCCOMB_X30_Y3_N14 2 " "Info: 2: + IC(1.264 ns) + CELL(0.384 ns) = 2.457 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { lngth_three[9] Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.582 ns Add2~33 3 COMB LCCOMB_X30_Y3_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.582 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 1; COMB Node = 'Add2~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~30 Add2~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.053 ns) 3.491 ns Equal2~0 4 COMB LCCOMB_X33_Y6_N12 3 " "Info: 4: + IC(0.856 ns) + CELL(0.053 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Add2~33 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 4.062 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.343 ns) + CELL(0.228 ns) = 4.062 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.579 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.579 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.631 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.631 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.096 ns ( 37.22 % ) " "Info: Total cell delay = 2.096 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.535 ns ( 62.78 % ) " "Info: Total interconnect delay = 3.535 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { lngth_three[9] Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.264ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.809ns 0.384ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[9\] source 7.791 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[9\]\" to source register is 7.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns lngth_three\[9\] 1 CLK PIN_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y11; Fanout = 2; CLK Node = 'lngth_three\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.384 ns) 2.457 ns Add2~30 2 COMB LCCOMB_X30_Y3_N14 2 " "Info: 2: + IC(1.264 ns) + CELL(0.384 ns) = 2.457 ns; Loc. = LCCOMB_X30_Y3_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { lngth_three[9] Add2~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.492 ns Add2~34 3 COMB LCCOMB_X30_Y3_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.492 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.527 ns Add2~38 4 COMB LCCOMB_X30_Y3_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.527 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.562 ns Add2~42 5 COMB LCCOMB_X30_Y3_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.562 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.687 ns Add2~45 6 COMB LCCOMB_X30_Y3_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.687 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.592 ns Equal2~3 7 COMB LCCOMB_X31_Y6_N6 3 " "Info: 7: + IC(0.677 ns) + CELL(0.228 ns) = 3.592 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.524 ns Selector8~1 8 COMB LCCOMB_X34_Y6_N8 1 " "Info: 8: + IC(0.566 ns) + CELL(0.366 ns) = 4.524 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.041 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.245 ns) + CELL(0.272 ns) = 5.041 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.825 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 6.825 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.791 ns current_length\[4\] 11 REG LCCOMB_X35_Y6_N30 6 " "Info: 11: + IC(0.913 ns) + CELL(0.053 ns) = 7.791 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 30.06 % ) " "Info: Total cell delay = 2.342 ns ( 30.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.449 ns ( 69.94 % ) " "Info: Total interconnect delay = 5.449 ns ( 69.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { lngth_three[9] Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.809ns 0.384ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { lngth_three[9] Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.264ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.809ns 0.384ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { lngth_three[9] Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.809ns 0.384ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { lngth_three[9] Add2~30 Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add2~30 {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.264ns 0.000ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.809ns 0.384ns 0.125ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { lngth_three[9] Add2~30 Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { lngth_three[9] {} lngth_three[9]~combout {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.264ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.809ns 0.384ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[10\] register current_length\[4\] register current_length\[5\] 206.91 MHz 4.833 ns Internal " "Info: Clock \"lngth_three\[10\]\" has Internal fmax of 206.91 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.833 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.188 ns - Smallest " "Info: - Smallest clock skew is -2.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[10\] destination 5.114 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[10\]\" to destination register is 5.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[10\] 1 CLK PIN_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 2; CLK Node = 'lngth_three\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.371 ns) 2.065 ns Add2~33 2 COMB LCCOMB_X30_Y3_N16 1 " "Info: 2: + IC(0.837 ns) + CELL(0.371 ns) = 2.065 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 1; COMB Node = 'Add2~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { lngth_three[10] Add2~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.053 ns) 2.974 ns Equal2~0 3 COMB LCCOMB_X33_Y6_N12 3 " "Info: 3: + IC(0.856 ns) + CELL(0.053 ns) = 2.974 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { Add2~33 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 3.545 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.343 ns) + CELL(0.228 ns) = 3.545 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.062 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.062 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.114 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.114 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.006 ns ( 39.23 % ) " "Info: Total cell delay = 2.006 ns ( 39.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.108 ns ( 60.77 % ) " "Info: Total interconnect delay = 3.108 ns ( 60.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { lngth_three[10] Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { lngth_three[10] {} lngth_three[10]~combout {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.837ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[10\] source 7.302 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[10\]\" to source register is 7.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[10\] 1 CLK PIN_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 2; CLK Node = 'lngth_three\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.309 ns) 2.003 ns Add2~34 2 COMB LCCOMB_X30_Y3_N16 2 " "Info: 2: + IC(0.837 ns) + CELL(0.309 ns) = 2.003 ns; Loc. = LCCOMB_X30_Y3_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { lngth_three[10] Add2~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.038 ns Add2~38 3 COMB LCCOMB_X30_Y3_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.038 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.073 ns Add2~42 4 COMB LCCOMB_X30_Y3_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.073 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.198 ns Add2~45 5 COMB LCCOMB_X30_Y3_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.198 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.103 ns Equal2~3 6 COMB LCCOMB_X31_Y6_N6 3 " "Info: 6: + IC(0.677 ns) + CELL(0.228 ns) = 3.103 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.035 ns Selector8~1 7 COMB LCCOMB_X34_Y6_N8 1 " "Info: 7: + IC(0.566 ns) + CELL(0.366 ns) = 4.035 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.552 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.245 ns) + CELL(0.272 ns) = 4.552 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.336 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 6.336 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.302 ns current_length\[4\] 10 REG LCCOMB_X35_Y6_N30 6 " "Info: 10: + IC(0.913 ns) + CELL(0.053 ns) = 7.302 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.280 ns ( 31.22 % ) " "Info: Total cell delay = 2.280 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.022 ns ( 68.78 % ) " "Info: Total interconnect delay = 5.022 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { lngth_three[10] Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { lngth_three[10] {} lngth_three[10]~combout {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.837ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { lngth_three[10] Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { lngth_three[10] {} lngth_three[10]~combout {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.837ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { lngth_three[10] Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { lngth_three[10] {} lngth_three[10]~combout {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.837ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.114 ns" { lngth_three[10] Add2~33 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.114 ns" { lngth_three[10] {} lngth_three[10]~combout {} Add2~33 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.837ns 0.856ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.053ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { lngth_three[10] Add2~34 Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { lngth_three[10] {} lngth_three[10]~combout {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.837ns 0.000ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[11\] register current_length\[4\] register current_length\[5\] 211.69 MHz 4.724 ns Internal " "Info: Clock \"lngth_three\[11\]\" has Internal fmax of 211.69 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.079 ns - Smallest " "Info: - Smallest clock skew is -2.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[11\] destination 5.234 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[11\]\" to destination register is 5.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_three\[11\] 1 CLK PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; CLK Node = 'lngth_three\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.371 ns) 2.111 ns Add2~37 2 COMB LCCOMB_X30_Y3_N18 1 " "Info: 2: + IC(0.893 ns) + CELL(0.371 ns) = 2.111 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 1; COMB Node = 'Add2~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { lngth_three[11] Add2~37 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.154 ns) 3.094 ns Equal2~0 3 COMB LCCOMB_X33_Y6_N12 3 " "Info: 3: + IC(0.829 ns) + CELL(0.154 ns) = 3.094 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { Add2~37 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 3.665 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.343 ns) + CELL(0.228 ns) = 3.665 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.182 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.182 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.234 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.234 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 40.06 % ) " "Info: Total cell delay = 2.097 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.137 ns ( 59.94 % ) " "Info: Total interconnect delay = 3.137 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { lngth_three[11] Add2~37 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { lngth_three[11] {} lngth_three[11]~combout {} Add2~37 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.893ns 0.829ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.154ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[11\] source 7.313 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[11\]\" to source register is 7.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_three\[11\] 1 CLK PIN_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 2; CLK Node = 'lngth_three\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.309 ns) 2.049 ns Add2~38 2 COMB LCCOMB_X30_Y3_N18 2 " "Info: 2: + IC(0.893 ns) + CELL(0.309 ns) = 2.049 ns; Loc. = LCCOMB_X30_Y3_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { lngth_three[11] Add2~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.084 ns Add2~42 3 COMB LCCOMB_X30_Y3_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.084 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.209 ns Add2~45 4 COMB LCCOMB_X30_Y3_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.209 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.114 ns Equal2~3 5 COMB LCCOMB_X31_Y6_N6 3 " "Info: 5: + IC(0.677 ns) + CELL(0.228 ns) = 3.114 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.046 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.566 ns) + CELL(0.366 ns) = 4.046 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.563 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 4.563 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.347 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.347 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.313 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.313 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.235 ns ( 30.56 % ) " "Info: Total cell delay = 2.235 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.078 ns ( 69.44 % ) " "Info: Total interconnect delay = 5.078 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { lngth_three[11] Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { lngth_three[11] {} lngth_three[11]~combout {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.893ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { lngth_three[11] Add2~37 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { lngth_three[11] {} lngth_three[11]~combout {} Add2~37 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.893ns 0.829ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.154ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { lngth_three[11] Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { lngth_three[11] {} lngth_three[11]~combout {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.893ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { lngth_three[11] Add2~37 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.234 ns" { lngth_three[11] {} lngth_three[11]~combout {} Add2~37 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.893ns 0.829ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.154ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { lngth_three[11] Add2~38 Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { lngth_three[11] {} lngth_three[11]~combout {} Add2~38 {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.893ns 0.000ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[12\] register current_length\[4\] register current_length\[5\] 217.77 MHz 4.592 ns Internal " "Info: Clock \"lngth_three\[12\]\" has Internal fmax of 217.77 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.592 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.947 ns - Smallest " "Info: - Smallest clock skew is -1.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[12\] destination 5.455 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[12\]\" to destination register is 5.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[12\] 1 CLK PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'lngth_three\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.371 ns) 2.235 ns Add2~41 2 COMB LCCOMB_X30_Y3_N20 1 " "Info: 2: + IC(1.034 ns) + CELL(0.371 ns) = 2.235 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 1; COMB Node = 'Add2~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { lngth_three[12] Add2~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.053 ns) 2.954 ns Equal2~3 3 COMB LCCOMB_X31_Y6_N6 3 " "Info: 3: + IC(0.666 ns) + CELL(0.053 ns) = 2.954 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { Add2~41 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 3.886 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.566 ns) + CELL(0.366 ns) = 3.886 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.403 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.403 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.455 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.455 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.117 ns ( 38.81 % ) " "Info: Total cell delay = 2.117 ns ( 38.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.338 ns ( 61.19 % ) " "Info: Total interconnect delay = 3.338 ns ( 61.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { lngth_three[12] Add2~41 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { lngth_three[12] {} lngth_three[12]~combout {} Add2~41 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.034ns 0.666ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.366ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[12\] source 7.402 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[12\]\" to source register is 7.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[12\] 1 CLK PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'lngth_three\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.309 ns) 2.173 ns Add2~42 2 COMB LCCOMB_X30_Y3_N20 2 " "Info: 2: + IC(1.034 ns) + CELL(0.309 ns) = 2.173 ns; Loc. = LCCOMB_X30_Y3_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lngth_three[12] Add2~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.298 ns Add2~45 3 COMB LCCOMB_X30_Y3_N22 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.298 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~42 Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.203 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.677 ns) + CELL(0.228 ns) = 3.203 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.135 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 4.135 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.652 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.652 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.436 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.436 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.402 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.402 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.183 ns ( 29.49 % ) " "Info: Total cell delay = 2.183 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.219 ns ( 70.51 % ) " "Info: Total interconnect delay = 5.219 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.402 ns" { lngth_three[12] Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.402 ns" { lngth_three[12] {} lngth_three[12]~combout {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.034ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { lngth_three[12] Add2~41 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { lngth_three[12] {} lngth_three[12]~combout {} Add2~41 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.034ns 0.666ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.402 ns" { lngth_three[12] Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.402 ns" { lngth_three[12] {} lngth_three[12]~combout {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.034ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { lngth_three[12] Add2~41 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { lngth_three[12] {} lngth_three[12]~combout {} Add2~41 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.034ns 0.666ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.402 ns" { lngth_three[12] Add2~42 Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.402 ns" { lngth_three[12] {} lngth_three[12]~combout {} Add2~42 {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.034ns 0.000ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[13\] register current_length\[4\] register current_length\[5\] 225.23 MHz 4.44 ns Internal " "Info: Clock \"lngth_three\[13\]\" has Internal fmax of 225.23 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.44 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.795 ns - Smallest " "Info: - Smallest clock skew is -1.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[13\] destination 5.489 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[13\]\" to destination register is 5.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[13\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'lngth_three\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.309 ns) 2.118 ns Add2~46 2 COMB LCCOMB_X30_Y3_N22 2 " "Info: 2: + IC(0.979 ns) + CELL(0.309 ns) = 2.118 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 2; COMB Node = 'Add2~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lngth_three[13] Add2~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.243 ns Add2~49 3 COMB LCCOMB_X30_Y3_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.243 ns; Loc. = LCCOMB_X30_Y3_N24; Fanout = 1; COMB Node = 'Add2~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~46 Add2~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.272 ns) 3.349 ns Equal2~0 4 COMB LCCOMB_X33_Y6_N12 3 " "Info: 4: + IC(0.834 ns) + CELL(0.272 ns) = 3.349 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { Add2~49 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 3.920 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.343 ns) + CELL(0.228 ns) = 3.920 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.437 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.437 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.489 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.489 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 41.19 % ) " "Info: Total cell delay = 2.261 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.228 ns ( 58.81 % ) " "Info: Total interconnect delay = 3.228 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { lngth_three[13] Add2~46 Add2~49 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { lngth_three[13] {} lngth_three[13]~combout {} Add2~46 {} Add2~49 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.979ns 0.000ns 0.834ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.272ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[13\] source 7.284 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[13\]\" to source register is 7.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[13\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'lngth_three\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.371 ns) 2.180 ns Add2~45 2 COMB LCCOMB_X30_Y3_N22 1 " "Info: 2: + IC(0.979 ns) + CELL(0.371 ns) = 2.180 ns; Loc. = LCCOMB_X30_Y3_N22; Fanout = 1; COMB Node = 'Add2~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { lngth_three[13] Add2~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.228 ns) 3.085 ns Equal2~3 3 COMB LCCOMB_X31_Y6_N6 3 " "Info: 3: + IC(0.677 ns) + CELL(0.228 ns) = 3.085 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Add2~45 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.017 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.566 ns) + CELL(0.366 ns) = 4.017 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.534 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.534 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.318 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.318 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.284 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.284 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.120 ns ( 29.10 % ) " "Info: Total cell delay = 2.120 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.164 ns ( 70.90 % ) " "Info: Total interconnect delay = 5.164 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { lngth_three[13] Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.284 ns" { lngth_three[13] {} lngth_three[13]~combout {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.979ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { lngth_three[13] Add2~46 Add2~49 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { lngth_three[13] {} lngth_three[13]~combout {} Add2~46 {} Add2~49 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.979ns 0.000ns 0.834ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.272ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { lngth_three[13] Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.284 ns" { lngth_three[13] {} lngth_three[13]~combout {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.979ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.489 ns" { lngth_three[13] Add2~46 Add2~49 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.489 ns" { lngth_three[13] {} lngth_three[13]~combout {} Add2~46 {} Add2~49 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.979ns 0.000ns 0.834ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.272ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { lngth_three[13] Add2~45 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.284 ns" { lngth_three[13] {} lngth_three[13]~combout {} Add2~45 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.979ns 0.677ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.371ns 0.228ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[14\] register current_length\[4\] register current_length\[5\] 228.1 MHz 4.384 ns Internal " "Info: Clock \"lngth_three\[14\]\" has Internal fmax of 228.1 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.384 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.739 ns - Smallest " "Info: - Smallest clock skew is -1.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[14\] destination 5.341 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[14\]\" to destination register is 5.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[14\] 1 CLK PIN_AB6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 2; CLK Node = 'lngth_three\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.371 ns) 2.095 ns Add2~49 2 COMB LCCOMB_X30_Y3_N24 1 " "Info: 2: + IC(0.867 ns) + CELL(0.371 ns) = 2.095 ns; Loc. = LCCOMB_X30_Y3_N24; Fanout = 1; COMB Node = 'Add2~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { lngth_three[14] Add2~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.272 ns) 3.201 ns Equal2~0 3 COMB LCCOMB_X33_Y6_N12 3 " "Info: 3: + IC(0.834 ns) + CELL(0.272 ns) = 3.201 ns; Loc. = LCCOMB_X33_Y6_N12; Fanout = 3; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { Add2~49 Equal2~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.228 ns) 3.772 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.343 ns) + CELL(0.228 ns) = 3.772 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal2~0 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.289 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.289 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.341 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.341 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.225 ns ( 41.66 % ) " "Info: Total cell delay = 2.225 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.116 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.116 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { lngth_three[14] Add2~49 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { lngth_three[14] {} lngth_three[14]~combout {} Add2~49 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.867ns 0.834ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.272ns 0.228ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[14\] source 7.080 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[14\]\" to source register is 7.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[14\] 1 CLK PIN_AB6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 2; CLK Node = 'lngth_three\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.309 ns) 2.033 ns Add2~50 2 COMB LCCOMB_X30_Y3_N24 1 " "Info: 2: + IC(0.867 ns) + CELL(0.309 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y3_N24; Fanout = 1; COMB Node = 'Add2~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { lngth_three[14] Add2~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.158 ns Add2~53 3 COMB LCCOMB_X30_Y3_N26 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.158 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 1; COMB Node = 'Add2~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~50 Add2~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.228 ns) 3.268 ns Equal2~6 4 COMB LCCOMB_X33_Y6_N24 3 " "Info: 4: + IC(0.882 ns) + CELL(0.228 ns) = 3.268 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { Add2~53 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 3.813 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.320 ns) + CELL(0.225 ns) = 3.813 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.330 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.330 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.114 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.114 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.080 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.080 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 29.22 % ) " "Info: Total cell delay = 2.069 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.011 ns ( 70.78 % ) " "Info: Total interconnect delay = 5.011 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.080 ns" { lngth_three[14] Add2~50 Add2~53 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.080 ns" { lngth_three[14] {} lngth_three[14]~combout {} Add2~50 {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.867ns 0.000ns 0.882ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.228ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { lngth_three[14] Add2~49 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { lngth_three[14] {} lngth_three[14]~combout {} Add2~49 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.867ns 0.834ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.272ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.080 ns" { lngth_three[14] Add2~50 Add2~53 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.080 ns" { lngth_three[14] {} lngth_three[14]~combout {} Add2~50 {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.867ns 0.000ns 0.882ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.228ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.341 ns" { lngth_three[14] Add2~49 Equal2~0 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.341 ns" { lngth_three[14] {} lngth_three[14]~combout {} Add2~49 {} Equal2~0 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.867ns 0.834ns 0.343ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.272ns 0.228ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.080 ns" { lngth_three[14] Add2~50 Add2~53 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.080 ns" { lngth_three[14] {} lngth_three[14]~combout {} Add2~50 {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.867ns 0.000ns 0.882ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.228ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[15\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_three\[15\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[15\] destination 5.993 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[15\]\" to destination register is 5.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_three\[15\] 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'lngth_three\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.418 ns) 2.769 ns Add2~53 2 COMB LCCOMB_X30_Y3_N26 1 " "Info: 2: + IC(1.524 ns) + CELL(0.418 ns) = 2.769 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 1; COMB Node = 'Add2~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { lngth_three[15] Add2~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.228 ns) 3.879 ns Equal2~6 3 COMB LCCOMB_X33_Y6_N24 3 " "Info: 3: + IC(0.882 ns) + CELL(0.228 ns) = 3.879 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { Add2~53 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.424 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.320 ns) + CELL(0.225 ns) = 4.424 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.941 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.941 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.993 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.993 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 36.63 % ) " "Info: Total cell delay = 2.195 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 63.37 % ) " "Info: Total interconnect delay = 3.798 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { lngth_three[15] Add2~53 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { lngth_three[15] {} lngth_three[15]~combout {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.524ns 0.882ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.827ns 0.418ns 0.228ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[15\] source 7.691 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[15\]\" to source register is 7.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_three\[15\] 1 CLK PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 1; CLK Node = 'lngth_three\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.418 ns) 2.769 ns Add2~53 2 COMB LCCOMB_X30_Y3_N26 1 " "Info: 2: + IC(1.524 ns) + CELL(0.418 ns) = 2.769 ns; Loc. = LCCOMB_X30_Y3_N26; Fanout = 1; COMB Node = 'Add2~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { lngth_three[15] Add2~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.228 ns) 3.879 ns Equal2~6 3 COMB LCCOMB_X33_Y6_N24 3 " "Info: 3: + IC(0.882 ns) + CELL(0.228 ns) = 3.879 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { Add2~53 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.424 ns Selector8~1 4 COMB LCCOMB_X34_Y6_N8 1 " "Info: 4: + IC(0.320 ns) + CELL(0.225 ns) = 4.424 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.941 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.245 ns) + CELL(0.272 ns) = 4.941 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.725 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.725 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.691 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.691 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.023 ns ( 26.30 % ) " "Info: Total cell delay = 2.023 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.668 ns ( 73.70 % ) " "Info: Total interconnect delay = 5.668 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { lngth_three[15] Add2~53 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { lngth_three[15] {} lngth_three[15]~combout {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.524ns 0.882ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.418ns 0.228ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { lngth_three[15] Add2~53 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { lngth_three[15] {} lngth_three[15]~combout {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.524ns 0.882ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.827ns 0.418ns 0.228ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { lngth_three[15] Add2~53 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { lngth_three[15] {} lngth_three[15]~combout {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.524ns 0.882ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.418ns 0.228ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { lngth_three[15] Add2~53 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { lngth_three[15] {} lngth_three[15]~combout {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.524ns 0.882ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.827ns 0.418ns 0.228ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { lngth_three[15] Add2~53 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { lngth_three[15] {} lngth_three[15]~combout {} Add2~53 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.524ns 0.882ns 0.320ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.418ns 0.228ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_three\[0\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_three\[0\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[0\] destination 6.169 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_three\[0\]\" to destination register is 6.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_three\[0\] 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'lngth_three\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.228 ns) 2.765 ns Equal2~1 2 COMB LCCOMB_X31_Y6_N2 1 " "Info: 2: + IC(1.757 ns) + CELL(0.228 ns) = 2.765 ns; Loc. = LCCOMB_X31_Y6_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { lngth_three[0] Equal2~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 3.237 ns Equal2~2 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 3.237 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Equal2~1 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.668 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.206 ns) + CELL(0.225 ns) = 3.668 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.600 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 4.600 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.117 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 5.117 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 6.169 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 6.169 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 37.67 % ) " "Info: Total cell delay = 2.324 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.845 ns ( 62.33 % ) " "Info: Total interconnect delay = 3.845 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.169 ns" { lngth_three[0] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.169 ns" { lngth_three[0] {} lngth_three[0]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.757ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.780ns 0.228ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[0\] source 7.867 ns - Longest register " "Info: - Longest clock path from clock \"lngth_three\[0\]\" to source register is 7.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_three\[0\] 1 CLK PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'lngth_three\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.228 ns) 2.765 ns Equal2~1 2 COMB LCCOMB_X31_Y6_N2 1 " "Info: 2: + IC(1.757 ns) + CELL(0.228 ns) = 2.765 ns; Loc. = LCCOMB_X31_Y6_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { lngth_three[0] Equal2~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 3.237 ns Equal2~2 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 3.237 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Equal2~1 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.668 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.206 ns) + CELL(0.225 ns) = 3.668 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.600 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 4.600 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.117 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 5.117 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.901 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.901 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.867 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.867 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.152 ns ( 27.35 % ) " "Info: Total cell delay = 2.152 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.715 ns ( 72.65 % ) " "Info: Total interconnect delay = 5.715 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { lngth_three[0] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { lngth_three[0] {} lngth_three[0]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.757ns 0.244ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.228ns 0.228ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.169 ns" { lngth_three[0] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.169 ns" { lngth_three[0] {} lngth_three[0]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.757ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.780ns 0.228ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { lngth_three[0] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { lngth_three[0] {} lngth_three[0]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.757ns 0.244ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.228ns 0.228ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.169 ns" { lngth_three[0] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.169 ns" { lngth_three[0] {} lngth_three[0]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.757ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.780ns 0.228ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.867 ns" { lngth_three[0] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.867 ns" { lngth_three[0] {} lngth_three[0]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.757ns 0.244ns 0.206ns 0.566ns 0.245ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.228ns 0.228ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[1\] register current_length\[4\] register current_length\[5\] 193.8 MHz 5.16 ns Internal " "Info: Clock \"lngth_two\[1\]\" has Internal fmax of 193.8 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.16 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.515 ns - Smallest " "Info: - Smallest clock skew is -2.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[1\] destination 5.098 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[1\]\" to destination register is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[1\] 1 CLK PIN_P6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 3; CLK Node = 'lngth_two\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.309 ns) 2.101 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(0.992 ns) + CELL(0.309 ns) = 2.101 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lngth_two[1] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.136 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.136 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.171 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.171 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.206 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.206 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.331 ns Add1~17 6 COMB LCCOMB_X37_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.331 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.892 ns Equal1~6 7 COMB LCCOMB_X33_Y6_N18 2 " "Info: 7: + IC(0.508 ns) + CELL(0.053 ns) = 2.892 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.425 ns Selector1~0 8 COMB LCCOMB_X34_Y6_N18 2 " "Info: 8: + IC(0.308 ns) + CELL(0.225 ns) = 3.425 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.046 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.264 ns) + CELL(0.357 ns) = 4.046 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.098 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.098 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 43.13 % ) " "Info: Total cell delay = 2.199 ns ( 43.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 56.87 % ) " "Info: Total interconnect delay = 2.899 ns ( 56.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[1\] source 7.613 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[1\]\" to source register is 7.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[1\] 1 CLK PIN_P6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 3; CLK Node = 'lngth_two\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.309 ns) 2.101 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(0.992 ns) + CELL(0.309 ns) = 2.101 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lngth_two[1] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.136 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.136 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.171 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.171 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.206 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.206 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.241 ns Add1~18 6 COMB LCCOMB_X37_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.241 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.276 ns Add1~22 7 COMB LCCOMB_X37_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.276 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.311 ns Add1~26 8 COMB LCCOMB_X37_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.311 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.435 ns Add1~30 9 COMB LCCOMB_X37_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.435 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.470 ns Add1~34 10 COMB LCCOMB_X37_Y6_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.470 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.505 ns Add1~38 11 COMB LCCOMB_X37_Y6_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.505 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.540 ns Add1~42 12 COMB LCCOMB_X37_Y6_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.540 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.575 ns Add1~46 13 COMB LCCOMB_X37_Y6_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.575 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.700 ns Add1~49 14 COMB LCCOMB_X37_Y6_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 2.700 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.510 ns Equal1~0 15 COMB LCCOMB_X33_Y6_N20 2 " "Info: 15: + IC(0.538 ns) + CELL(0.272 ns) = 3.510 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.242 ns Selector1~0 16 COMB LCCOMB_X34_Y6_N18 2 " "Info: 16: + IC(0.504 ns) + CELL(0.228 ns) = 4.242 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.863 ns Selector8~5 17 COMB LCCOMB_X34_Y6_N30 3 " "Info: 17: + IC(0.264 ns) + CELL(0.357 ns) = 4.863 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.647 ns Selector8~5clkctrl 18 COMB CLKCTRL_G9 15 " "Info: 18: + IC(1.784 ns) + CELL(0.000 ns) = 6.647 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.613 ns current_length\[4\] 19 REG LCCOMB_X35_Y6_N30 6 " "Info: 19: + IC(0.913 ns) + CELL(0.053 ns) = 7.613 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.618 ns ( 34.39 % ) " "Info: Total cell delay = 2.618 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.995 ns ( 65.61 % ) " "Info: Total interconnect delay = 4.995 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.613 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[2\] register current_length\[4\] register current_length\[5\] 193.8 MHz 5.16 ns Internal " "Info: Clock \"lngth_two\[2\]\" has Internal fmax of 193.8 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.16 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.515 ns - Smallest " "Info: - Smallest clock skew is -2.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[2\] destination 5.275 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[2\]\" to destination register is 5.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_two\[2\] 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'lngth_two\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.350 ns) 2.278 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(1.064 ns) + CELL(0.350 ns) = 2.278 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { lngth_two[2] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.313 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.313 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.348 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.348 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.383 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.383 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.508 ns Add1~17 6 COMB LCCOMB_X37_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.508 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 3.069 ns Equal1~6 7 COMB LCCOMB_X33_Y6_N18 2 " "Info: 7: + IC(0.508 ns) + CELL(0.053 ns) = 3.069 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.602 ns Selector1~0 8 COMB LCCOMB_X34_Y6_N18 2 " "Info: 8: + IC(0.308 ns) + CELL(0.225 ns) = 3.602 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.223 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.264 ns) + CELL(0.357 ns) = 4.223 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.275 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.275 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.304 ns ( 43.68 % ) " "Info: Total cell delay = 2.304 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.971 ns ( 56.32 % ) " "Info: Total interconnect delay = 2.971 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[2\] source 7.790 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[2\]\" to source register is 7.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_two\[2\] 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'lngth_two\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.350 ns) 2.278 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(1.064 ns) + CELL(0.350 ns) = 2.278 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { lngth_two[2] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.313 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.313 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.348 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.348 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.383 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.383 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.418 ns Add1~18 6 COMB LCCOMB_X37_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.418 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.453 ns Add1~22 7 COMB LCCOMB_X37_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.453 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.488 ns Add1~26 8 COMB LCCOMB_X37_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.488 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.612 ns Add1~30 9 COMB LCCOMB_X37_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.612 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.647 ns Add1~34 10 COMB LCCOMB_X37_Y6_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.647 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.682 ns Add1~38 11 COMB LCCOMB_X37_Y6_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.682 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.717 ns Add1~42 12 COMB LCCOMB_X37_Y6_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.717 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.752 ns Add1~46 13 COMB LCCOMB_X37_Y6_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.752 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.877 ns Add1~49 14 COMB LCCOMB_X37_Y6_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 2.877 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.687 ns Equal1~0 15 COMB LCCOMB_X33_Y6_N20 2 " "Info: 15: + IC(0.538 ns) + CELL(0.272 ns) = 3.687 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.419 ns Selector1~0 16 COMB LCCOMB_X34_Y6_N18 2 " "Info: 16: + IC(0.504 ns) + CELL(0.228 ns) = 4.419 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 5.040 ns Selector8~5 17 COMB LCCOMB_X34_Y6_N30 3 " "Info: 17: + IC(0.264 ns) + CELL(0.357 ns) = 5.040 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.824 ns Selector8~5clkctrl 18 COMB CLKCTRL_G9 15 " "Info: 18: + IC(1.784 ns) + CELL(0.000 ns) = 6.824 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.790 ns current_length\[4\] 19 REG LCCOMB_X35_Y6_N30 6 " "Info: 19: + IC(0.913 ns) + CELL(0.053 ns) = 7.790 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 34.96 % ) " "Info: Total cell delay = 2.723 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.067 ns ( 65.04 % ) " "Info: Total interconnect delay = 5.067 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[3\] register current_length\[4\] register current_length\[5\] 193.8 MHz 5.16 ns Internal " "Info: Clock \"lngth_two\[3\]\" has Internal fmax of 193.8 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.16 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.515 ns - Smallest " "Info: - Smallest clock skew is -2.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[3\] destination 5.141 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[3\]\" to destination register is 5.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[3\] 1 CLK PIN_P5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 2; CLK Node = 'lngth_two\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.350 ns) 2.179 ns Add1~6 2 COMB LCCOMB_X37_Y6_N2 2 " "Info: 2: + IC(1.029 ns) + CELL(0.350 ns) = 2.179 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lngth_two[3] Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.214 ns Add1~10 3 COMB LCCOMB_X37_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.214 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.249 ns Add1~14 4 COMB LCCOMB_X37_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.374 ns Add1~17 5 COMB LCCOMB_X37_Y6_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.374 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.935 ns Equal1~6 6 COMB LCCOMB_X33_Y6_N18 2 " "Info: 6: + IC(0.508 ns) + CELL(0.053 ns) = 2.935 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.468 ns Selector1~0 7 COMB LCCOMB_X34_Y6_N18 2 " "Info: 7: + IC(0.308 ns) + CELL(0.225 ns) = 3.468 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.089 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.264 ns) + CELL(0.357 ns) = 4.089 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.141 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.141 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 42.89 % ) " "Info: Total cell delay = 2.205 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.936 ns ( 57.11 % ) " "Info: Total interconnect delay = 2.936 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[3\] source 7.656 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[3\]\" to source register is 7.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[3\] 1 CLK PIN_P5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 2; CLK Node = 'lngth_two\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.350 ns) 2.179 ns Add1~6 2 COMB LCCOMB_X37_Y6_N2 2 " "Info: 2: + IC(1.029 ns) + CELL(0.350 ns) = 2.179 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lngth_two[3] Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.214 ns Add1~10 3 COMB LCCOMB_X37_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.214 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.249 ns Add1~14 4 COMB LCCOMB_X37_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.284 ns Add1~18 5 COMB LCCOMB_X37_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.284 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.319 ns Add1~22 6 COMB LCCOMB_X37_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.319 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.354 ns Add1~26 7 COMB LCCOMB_X37_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.354 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.478 ns Add1~30 8 COMB LCCOMB_X37_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 2.478 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.513 ns Add1~34 9 COMB LCCOMB_X37_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.513 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.548 ns Add1~38 10 COMB LCCOMB_X37_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.548 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.583 ns Add1~42 11 COMB LCCOMB_X37_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.583 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.618 ns Add1~46 12 COMB LCCOMB_X37_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.618 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.743 ns Add1~49 13 COMB LCCOMB_X37_Y6_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 2.743 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.553 ns Equal1~0 14 COMB LCCOMB_X33_Y6_N20 2 " "Info: 14: + IC(0.538 ns) + CELL(0.272 ns) = 3.553 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.285 ns Selector1~0 15 COMB LCCOMB_X34_Y6_N18 2 " "Info: 15: + IC(0.504 ns) + CELL(0.228 ns) = 4.285 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.906 ns Selector8~5 16 COMB LCCOMB_X34_Y6_N30 3 " "Info: 16: + IC(0.264 ns) + CELL(0.357 ns) = 4.906 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.690 ns Selector8~5clkctrl 17 COMB CLKCTRL_G9 15 " "Info: 17: + IC(1.784 ns) + CELL(0.000 ns) = 6.690 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.656 ns current_length\[4\] 18 REG LCCOMB_X35_Y6_N30 6 " "Info: 18: + IC(0.913 ns) + CELL(0.053 ns) = 7.656 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 34.27 % ) " "Info: Total cell delay = 2.624 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.032 ns ( 65.73 % ) " "Info: Total interconnect delay = 5.032 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.656 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.656 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[4\] register current_length\[4\] register current_length\[5\] 193.8 MHz 5.16 ns Internal " "Info: Clock \"lngth_two\[4\]\" has Internal fmax of 193.8 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.16 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.515 ns - Smallest " "Info: - Smallest clock skew is -2.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[4\] destination 5.087 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[4\]\" to destination register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_two\[4\] 1 CLK PIN_P7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 2; CLK Node = 'lngth_two\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.350 ns) 2.160 ns Add1~10 2 COMB LCCOMB_X37_Y6_N4 2 " "Info: 2: + IC(1.030 ns) + CELL(0.350 ns) = 2.160 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { lngth_two[4] Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.195 ns Add1~14 3 COMB LCCOMB_X37_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.195 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.320 ns Add1~17 4 COMB LCCOMB_X37_Y6_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.320 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.881 ns Equal1~6 5 COMB LCCOMB_X33_Y6_N18 2 " "Info: 5: + IC(0.508 ns) + CELL(0.053 ns) = 2.881 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.414 ns Selector1~0 6 COMB LCCOMB_X34_Y6_N18 2 " "Info: 6: + IC(0.308 ns) + CELL(0.225 ns) = 3.414 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.035 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.264 ns) + CELL(0.357 ns) = 4.035 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.087 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.087 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.26 % ) " "Info: Total cell delay = 2.150 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.937 ns ( 57.74 % ) " "Info: Total interconnect delay = 2.937 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { lngth_two[4] Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[4\] source 7.602 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[4\]\" to source register is 7.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_two\[4\] 1 CLK PIN_P7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 2; CLK Node = 'lngth_two\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.350 ns) 2.160 ns Add1~10 2 COMB LCCOMB_X37_Y6_N4 2 " "Info: 2: + IC(1.030 ns) + CELL(0.350 ns) = 2.160 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { lngth_two[4] Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.195 ns Add1~14 3 COMB LCCOMB_X37_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.195 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.230 ns Add1~18 4 COMB LCCOMB_X37_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.230 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.265 ns Add1~22 5 COMB LCCOMB_X37_Y6_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.265 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.300 ns Add1~26 6 COMB LCCOMB_X37_Y6_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.300 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.424 ns Add1~30 7 COMB LCCOMB_X37_Y6_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 2.424 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.459 ns Add1~34 8 COMB LCCOMB_X37_Y6_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.459 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.494 ns Add1~38 9 COMB LCCOMB_X37_Y6_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.494 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.529 ns Add1~42 10 COMB LCCOMB_X37_Y6_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.529 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.564 ns Add1~46 11 COMB LCCOMB_X37_Y6_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.564 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.689 ns Add1~49 12 COMB LCCOMB_X37_Y6_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 2.689 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.499 ns Equal1~0 13 COMB LCCOMB_X33_Y6_N20 2 " "Info: 13: + IC(0.538 ns) + CELL(0.272 ns) = 3.499 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.231 ns Selector1~0 14 COMB LCCOMB_X34_Y6_N18 2 " "Info: 14: + IC(0.504 ns) + CELL(0.228 ns) = 4.231 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.852 ns Selector8~5 15 COMB LCCOMB_X34_Y6_N30 3 " "Info: 15: + IC(0.264 ns) + CELL(0.357 ns) = 4.852 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.636 ns Selector8~5clkctrl 16 COMB CLKCTRL_G9 15 " "Info: 16: + IC(1.784 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.602 ns current_length\[4\] 17 REG LCCOMB_X35_Y6_N30 6 " "Info: 17: + IC(0.913 ns) + CELL(0.053 ns) = 7.602 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.569 ns ( 33.79 % ) " "Info: Total cell delay = 2.569 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.033 ns ( 66.21 % ) " "Info: Total interconnect delay = 5.033 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { lngth_two[4] Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { lngth_two[4] Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { lngth_two[4] Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { lngth_two[4] Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.602 ns" { lngth_two[4] Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.602 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[5\] register current_length\[4\] register current_length\[5\] 193.8 MHz 5.16 ns Internal " "Info: Clock \"lngth_two\[5\]\" has Internal fmax of 193.8 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.16 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.515 ns - Smallest " "Info: - Smallest clock skew is -2.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[5\] destination 5.263 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[5\]\" to destination register is 5.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_two\[5\] 1 CLK PIN_T8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'lngth_two\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.309 ns) 2.371 ns Add1~14 2 COMB LCCOMB_X37_Y6_N6 2 " "Info: 2: + IC(1.255 ns) + CELL(0.309 ns) = 2.371 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { lngth_two[5] Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.496 ns Add1~17 3 COMB LCCOMB_X37_Y6_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.496 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 3.057 ns Equal1~6 4 COMB LCCOMB_X33_Y6_N18 2 " "Info: 4: + IC(0.508 ns) + CELL(0.053 ns) = 3.057 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.590 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.308 ns) + CELL(0.225 ns) = 3.590 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.211 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 4.211 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.263 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.263 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 39.92 % ) " "Info: Total cell delay = 2.101 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.162 ns ( 60.08 % ) " "Info: Total interconnect delay = 3.162 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { lngth_two[5] Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[5\] source 7.778 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[5\]\" to source register is 7.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_two\[5\] 1 CLK PIN_T8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'lngth_two\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.309 ns) 2.371 ns Add1~14 2 COMB LCCOMB_X37_Y6_N6 2 " "Info: 2: + IC(1.255 ns) + CELL(0.309 ns) = 2.371 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { lngth_two[5] Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.406 ns Add1~18 3 COMB LCCOMB_X37_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.406 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.441 ns Add1~22 4 COMB LCCOMB_X37_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.441 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.476 ns Add1~26 5 COMB LCCOMB_X37_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.476 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.600 ns Add1~30 6 COMB LCCOMB_X37_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 2.600 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.635 ns Add1~34 7 COMB LCCOMB_X37_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.635 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.670 ns Add1~38 8 COMB LCCOMB_X37_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.670 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.705 ns Add1~42 9 COMB LCCOMB_X37_Y6_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.705 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.740 ns Add1~46 10 COMB LCCOMB_X37_Y6_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.740 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.865 ns Add1~49 11 COMB LCCOMB_X37_Y6_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 2.865 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.675 ns Equal1~0 12 COMB LCCOMB_X33_Y6_N20 2 " "Info: 12: + IC(0.538 ns) + CELL(0.272 ns) = 3.675 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.407 ns Selector1~0 13 COMB LCCOMB_X34_Y6_N18 2 " "Info: 13: + IC(0.504 ns) + CELL(0.228 ns) = 4.407 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 5.028 ns Selector8~5 14 COMB LCCOMB_X34_Y6_N30 3 " "Info: 14: + IC(0.264 ns) + CELL(0.357 ns) = 5.028 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.812 ns Selector8~5clkctrl 15 COMB CLKCTRL_G9 15 " "Info: 15: + IC(1.784 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.778 ns current_length\[4\] 16 REG LCCOMB_X35_Y6_N30 6 " "Info: 16: + IC(0.913 ns) + CELL(0.053 ns) = 7.778 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.520 ns ( 32.40 % ) " "Info: Total cell delay = 2.520 ns ( 32.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.258 ns ( 67.60 % ) " "Info: Total interconnect delay = 5.258 ns ( 67.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { lngth_two[5] Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { lngth_two[5] Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { lngth_two[5] Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { lngth_two[5] Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.778 ns" { lngth_two[5] Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.778 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[6\] register current_length\[4\] register current_length\[5\] 192.98 MHz 5.182 ns Internal " "Info: Clock \"lngth_two\[6\]\" has Internal fmax of 192.98 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.537 ns - Smallest " "Info: - Smallest clock skew is -2.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[6\] destination 5.008 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[6\]\" to destination register is 5.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[6\] 1 CLK PIN_R1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 2; CLK Node = 'lngth_two\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.418 ns) 2.241 ns Add1~17 2 COMB LCCOMB_X37_Y6_N8 1 " "Info: 2: + IC(0.993 ns) + CELL(0.418 ns) = 2.241 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { lngth_two[6] Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.802 ns Equal1~6 3 COMB LCCOMB_X33_Y6_N18 2 " "Info: 3: + IC(0.508 ns) + CELL(0.053 ns) = 2.802 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.335 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.308 ns) + CELL(0.225 ns) = 3.335 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 3.956 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 3.956 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.008 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.008 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 42.09 % ) " "Info: Total cell delay = 2.108 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 57.91 % ) " "Info: Total interconnect delay = 2.900 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { lngth_two[6] Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.008 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.993ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.418ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[6\] source 7.545 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[6\]\" to source register is 7.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[6\] 1 CLK PIN_R1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 2; CLK Node = 'lngth_two\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.350 ns) 2.173 ns Add1~18 2 COMB LCCOMB_X37_Y6_N8 2 " "Info: 2: + IC(0.993 ns) + CELL(0.350 ns) = 2.173 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lngth_two[6] Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.208 ns Add1~22 3 COMB LCCOMB_X37_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.208 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.243 ns Add1~26 4 COMB LCCOMB_X37_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.243 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.367 ns Add1~30 5 COMB LCCOMB_X37_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.124 ns) = 2.367 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.402 ns Add1~34 6 COMB LCCOMB_X37_Y6_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.402 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.437 ns Add1~38 7 COMB LCCOMB_X37_Y6_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.437 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.472 ns Add1~42 8 COMB LCCOMB_X37_Y6_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.472 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.507 ns Add1~46 9 COMB LCCOMB_X37_Y6_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.507 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.632 ns Add1~49 10 COMB LCCOMB_X37_Y6_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.632 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.442 ns Equal1~0 11 COMB LCCOMB_X33_Y6_N20 2 " "Info: 11: + IC(0.538 ns) + CELL(0.272 ns) = 3.442 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.174 ns Selector1~0 12 COMB LCCOMB_X34_Y6_N18 2 " "Info: 12: + IC(0.504 ns) + CELL(0.228 ns) = 4.174 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.795 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.264 ns) + CELL(0.357 ns) = 4.795 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.579 ns Selector8~5clkctrl 14 COMB CLKCTRL_G9 15 " "Info: 14: + IC(1.784 ns) + CELL(0.000 ns) = 6.579 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.545 ns current_length\[4\] 15 REG LCCOMB_X35_Y6_N30 6 " "Info: 15: + IC(0.913 ns) + CELL(0.053 ns) = 7.545 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.549 ns ( 33.78 % ) " "Info: Total cell delay = 2.549 ns ( 33.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.996 ns ( 66.22 % ) " "Info: Total interconnect delay = 4.996 ns ( 66.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { lngth_two[6] Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { lngth_two[6] Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.008 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.993ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.418ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { lngth_two[6] Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { lngth_two[6] Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.008 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.993ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.418ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { lngth_two[6] Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[7\] register current_length\[4\] register current_length\[5\] 197.12 MHz 5.073 ns Internal " "Info: Clock \"lngth_two\[7\]\" has Internal fmax of 197.12 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.073 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.428 ns - Smallest " "Info: - Smallest clock skew is -2.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[7\] destination 5.242 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[7\]\" to destination register is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_two\[7\] 1 CLK PIN_U7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U7; Fanout = 2; CLK Node = 'lngth_two\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.436 ns) 2.333 ns Add1~22 2 COMB LCCOMB_X37_Y6_N10 2 " "Info: 2: + IC(1.080 ns) + CELL(0.436 ns) = 2.333 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { lngth_two[7] Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.458 ns Add1~25 3 COMB LCCOMB_X37_Y6_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.458 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~22 Add1~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.053 ns) 3.007 ns Equal1~4 4 COMB LCCOMB_X33_Y6_N4 2 " "Info: 4: + IC(0.496 ns) + CELL(0.053 ns) = 3.007 ns; Loc. = LCCOMB_X33_Y6_N4; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { Add1~25 Equal1~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 3.569 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.509 ns) + CELL(0.053 ns) = 3.569 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { Equal1~4 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.190 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 4.190 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.242 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.242 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 39.41 % ) " "Info: Total cell delay = 2.066 ns ( 39.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 60.59 % ) " "Info: Total interconnect delay = 3.176 ns ( 60.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { lngth_two[7] Add1~22 Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.817ns 0.436ns 0.125ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[7\] source 7.670 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[7\]\" to source register is 7.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_two\[7\] 1 CLK PIN_U7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U7; Fanout = 2; CLK Node = 'lngth_two\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.436 ns) 2.333 ns Add1~22 2 COMB LCCOMB_X37_Y6_N10 2 " "Info: 2: + IC(1.080 ns) + CELL(0.436 ns) = 2.333 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { lngth_two[7] Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.368 ns Add1~26 3 COMB LCCOMB_X37_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.368 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.492 ns Add1~30 4 COMB LCCOMB_X37_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.124 ns) = 2.492 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.527 ns Add1~34 5 COMB LCCOMB_X37_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.527 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.562 ns Add1~38 6 COMB LCCOMB_X37_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.562 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.597 ns Add1~42 7 COMB LCCOMB_X37_Y6_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.597 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.632 ns Add1~46 8 COMB LCCOMB_X37_Y6_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.632 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.757 ns Add1~49 9 COMB LCCOMB_X37_Y6_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.757 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.567 ns Equal1~0 10 COMB LCCOMB_X33_Y6_N20 2 " "Info: 10: + IC(0.538 ns) + CELL(0.272 ns) = 3.567 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.299 ns Selector1~0 11 COMB LCCOMB_X34_Y6_N18 2 " "Info: 11: + IC(0.504 ns) + CELL(0.228 ns) = 4.299 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.920 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.264 ns) + CELL(0.357 ns) = 4.920 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.704 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.704 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.670 ns current_length\[4\] 14 REG LCCOMB_X35_Y6_N30 6 " "Info: 14: + IC(0.913 ns) + CELL(0.053 ns) = 7.670 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 33.73 % ) " "Info: Total cell delay = 2.587 ns ( 33.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 66.27 % ) " "Info: Total interconnect delay = 5.083 ns ( 66.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { lngth_two[7] Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.436ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { lngth_two[7] Add1~22 Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.817ns 0.436ns 0.125ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { lngth_two[7] Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.436ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { lngth_two[7] Add1~22 Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.817ns 0.436ns 0.125ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { lngth_two[7] Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.817ns 0.436ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[8\] register current_length\[4\] register current_length\[5\] 196.04 MHz 5.101 ns Internal " "Info: Clock \"lngth_two\[8\]\" has Internal fmax of 196.04 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 5.101 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.456 ns - Smallest " "Info: - Smallest clock skew is -2.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[8\] destination 4.968 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[8\]\" to destination register is 4.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[8\] 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'lngth_two\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.371 ns) 2.184 ns Add1~25 2 COMB LCCOMB_X37_Y6_N12 1 " "Info: 2: + IC(0.983 ns) + CELL(0.371 ns) = 2.184 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { lngth_two[8] Add1~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.053 ns) 2.733 ns Equal1~4 3 COMB LCCOMB_X33_Y6_N4 2 " "Info: 3: + IC(0.496 ns) + CELL(0.053 ns) = 2.733 ns; Loc. = LCCOMB_X33_Y6_N4; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { Add1~25 Equal1~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 3.295 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.509 ns) + CELL(0.053 ns) = 3.295 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { Equal1~4 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 3.916 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 3.916 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.968 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.968 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.889 ns ( 38.02 % ) " "Info: Total cell delay = 1.889 ns ( 38.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.079 ns ( 61.98 % ) " "Info: Total interconnect delay = 3.079 ns ( 61.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lngth_two[8] Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.983ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[8\] source 7.424 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[8\]\" to source register is 7.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[8\] 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'lngth_two\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.309 ns) 2.122 ns Add1~26 2 COMB LCCOMB_X37_Y6_N12 2 " "Info: 2: + IC(0.983 ns) + CELL(0.309 ns) = 2.122 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { lngth_two[8] Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.246 ns Add1~30 3 COMB LCCOMB_X37_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 2.246 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.281 ns Add1~34 4 COMB LCCOMB_X37_Y6_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.281 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.316 ns Add1~38 5 COMB LCCOMB_X37_Y6_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.316 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.351 ns Add1~42 6 COMB LCCOMB_X37_Y6_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.351 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.386 ns Add1~46 7 COMB LCCOMB_X37_Y6_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.386 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.511 ns Add1~49 8 COMB LCCOMB_X37_Y6_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.511 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.321 ns Equal1~0 9 COMB LCCOMB_X33_Y6_N20 2 " "Info: 9: + IC(0.538 ns) + CELL(0.272 ns) = 3.321 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.053 ns Selector1~0 10 COMB LCCOMB_X34_Y6_N18 2 " "Info: 10: + IC(0.504 ns) + CELL(0.228 ns) = 4.053 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.674 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.264 ns) + CELL(0.357 ns) = 4.674 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.458 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 6.458 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.424 ns current_length\[4\] 13 REG LCCOMB_X35_Y6_N30 6 " "Info: 13: + IC(0.913 ns) + CELL(0.053 ns) = 7.424 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.438 ns ( 32.84 % ) " "Info: Total cell delay = 2.438 ns ( 32.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.986 ns ( 67.16 % ) " "Info: Total interconnect delay = 4.986 ns ( 67.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { lngth_two[8] Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lngth_two[8] Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.983ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { lngth_two[8] Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lngth_two[8] Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.983ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.424 ns" { lngth_two[8] Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.424 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[9\] register current_length\[4\] register current_length\[5\] 203.5 MHz 4.914 ns Internal " "Info: Clock \"lngth_two\[9\]\" has Internal fmax of 203.5 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.914 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.269 ns - Smallest " "Info: - Smallest clock skew is -2.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[9\] destination 5.238 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[9\]\" to destination register is 5.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns lngth_two\[9\] 1 CLK PIN_W7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 2; CLK Node = 'lngth_two\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.418 ns) 2.330 ns Add1~29 2 COMB LCCOMB_X37_Y6_N14 1 " "Info: 2: + IC(1.075 ns) + CELL(0.418 ns) = 2.330 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 1; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { lngth_two[9] Add1~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.154 ns) 3.003 ns Equal1~4 3 COMB LCCOMB_X33_Y6_N4 2 " "Info: 3: + IC(0.519 ns) + CELL(0.154 ns) = 3.003 ns; Loc. = LCCOMB_X33_Y6_N4; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Add1~29 Equal1~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 3.565 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.509 ns) + CELL(0.053 ns) = 3.565 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { Equal1~4 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.186 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.186 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.238 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.238 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 39.02 % ) " "Info: Total cell delay = 2.044 ns ( 39.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 60.98 % ) " "Info: Total interconnect delay = 3.194 ns ( 60.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { lngth_two[9] Add1~29 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { lngth_two[9] {} lngth_two[9]~combout {} Add1~29 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.075ns 0.519ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.837ns 0.418ns 0.154ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[9\] source 7.507 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[9\]\" to source register is 7.507 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns lngth_two\[9\] 1 CLK PIN_W7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 2; CLK Node = 'lngth_two\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.417 ns) 2.329 ns Add1~30 2 COMB LCCOMB_X37_Y6_N14 2 " "Info: 2: + IC(1.075 ns) + CELL(0.417 ns) = 2.329 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { lngth_two[9] Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.364 ns Add1~34 3 COMB LCCOMB_X37_Y6_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.364 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.399 ns Add1~38 4 COMB LCCOMB_X37_Y6_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.399 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.434 ns Add1~42 5 COMB LCCOMB_X37_Y6_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.434 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.469 ns Add1~46 6 COMB LCCOMB_X37_Y6_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.469 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.594 ns Add1~49 7 COMB LCCOMB_X37_Y6_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.594 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.404 ns Equal1~0 8 COMB LCCOMB_X33_Y6_N20 2 " "Info: 8: + IC(0.538 ns) + CELL(0.272 ns) = 3.404 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.136 ns Selector1~0 9 COMB LCCOMB_X34_Y6_N18 2 " "Info: 9: + IC(0.504 ns) + CELL(0.228 ns) = 4.136 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.757 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.264 ns) + CELL(0.357 ns) = 4.757 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.541 ns Selector8~5clkctrl 11 COMB CLKCTRL_G9 15 " "Info: 11: + IC(1.784 ns) + CELL(0.000 ns) = 6.541 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.507 ns current_length\[4\] 12 REG LCCOMB_X35_Y6_N30 6 " "Info: 12: + IC(0.913 ns) + CELL(0.053 ns) = 7.507 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 32.36 % ) " "Info: Total cell delay = 2.429 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.078 ns ( 67.64 % ) " "Info: Total interconnect delay = 5.078 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { lngth_two[9] Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.507 ns" { lngth_two[9] {} lngth_two[9]~combout {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.075ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.837ns 0.417ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { lngth_two[9] Add1~29 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { lngth_two[9] {} lngth_two[9]~combout {} Add1~29 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.075ns 0.519ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.837ns 0.418ns 0.154ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { lngth_two[9] Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.507 ns" { lngth_two[9] {} lngth_two[9]~combout {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.075ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.837ns 0.417ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { lngth_two[9] Add1~29 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.238 ns" { lngth_two[9] {} lngth_two[9]~combout {} Add1~29 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.075ns 0.519ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.837ns 0.418ns 0.154ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { lngth_two[9] Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.507 ns" { lngth_two[9] {} lngth_two[9]~combout {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.075ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.837ns 0.417ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[10\] register current_length\[4\] register current_length\[5\] 214.78 MHz 4.656 ns Internal " "Info: Clock \"lngth_two\[10\]\" has Internal fmax of 214.78 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.656 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.011 ns - Smallest " "Info: - Smallest clock skew is -2.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[10\] destination 5.768 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[10\]\" to destination register is 5.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[10\] 1 CLK PIN_U21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U21; Fanout = 2; CLK Node = 'lngth_two\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.371 ns) 2.698 ns Add1~33 2 COMB LCCOMB_X37_Y6_N16 1 " "Info: 2: + IC(1.497 ns) + CELL(0.371 ns) = 2.698 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 1; COMB Node = 'Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { lngth_two[10] Add1~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.154 ns) 3.363 ns Equal1~0 3 COMB LCCOMB_X33_Y6_N20 2 " "Info: 3: + IC(0.511 ns) + CELL(0.154 ns) = 3.363 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { Add1~33 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.095 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.504 ns) + CELL(0.228 ns) = 4.095 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.716 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.716 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.768 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.768 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.165 ns ( 37.53 % ) " "Info: Total cell delay = 2.165 ns ( 37.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.603 ns ( 62.47 % ) " "Info: Total interconnect delay = 3.603 ns ( 62.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { lngth_two[10] Add1~33 Equal1~0 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { lngth_two[10] {} lngth_two[10]~combout {} Add1~33 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.497ns 0.511ns 0.504ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.154ns 0.228ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[10\] source 7.779 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[10\]\" to source register is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[10\] 1 CLK PIN_U21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U21; Fanout = 2; CLK Node = 'lngth_two\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.309 ns) 2.636 ns Add1~34 2 COMB LCCOMB_X37_Y6_N16 2 " "Info: 2: + IC(1.497 ns) + CELL(0.309 ns) = 2.636 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { lngth_two[10] Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.671 ns Add1~38 3 COMB LCCOMB_X37_Y6_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.671 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.706 ns Add1~42 4 COMB LCCOMB_X37_Y6_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.706 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.741 ns Add1~46 5 COMB LCCOMB_X37_Y6_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.741 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.866 ns Add1~49 6 COMB LCCOMB_X37_Y6_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.866 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.676 ns Equal1~0 7 COMB LCCOMB_X33_Y6_N20 2 " "Info: 7: + IC(0.538 ns) + CELL(0.272 ns) = 3.676 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.408 ns Selector1~0 8 COMB LCCOMB_X34_Y6_N18 2 " "Info: 8: + IC(0.504 ns) + CELL(0.228 ns) = 4.408 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 5.029 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.264 ns) + CELL(0.357 ns) = 5.029 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.813 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 6.813 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.779 ns current_length\[4\] 11 REG LCCOMB_X35_Y6_N30 6 " "Info: 11: + IC(0.913 ns) + CELL(0.053 ns) = 7.779 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.279 ns ( 29.30 % ) " "Info: Total cell delay = 2.279 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 70.70 % ) " "Info: Total interconnect delay = 5.500 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { lngth_two[10] Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { lngth_two[10] {} lngth_two[10]~combout {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { lngth_two[10] Add1~33 Equal1~0 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { lngth_two[10] {} lngth_two[10]~combout {} Add1~33 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.497ns 0.511ns 0.504ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.154ns 0.228ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { lngth_two[10] Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { lngth_two[10] {} lngth_two[10]~combout {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { lngth_two[10] Add1~33 Equal1~0 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { lngth_two[10] {} lngth_two[10]~combout {} Add1~33 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.497ns 0.511ns 0.504ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.154ns 0.228ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { lngth_two[10] Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { lngth_two[10] {} lngth_two[10]~combout {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.497ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[11\] register current_length\[4\] register current_length\[5\] 213.81 MHz 4.677 ns Internal " "Info: Clock \"lngth_two\[11\]\" has Internal fmax of 213.81 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.677 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.032 ns - Smallest " "Info: - Smallest clock skew is -2.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[11\] destination 5.193 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[11\]\" to destination register is 5.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_two\[11\] 1 CLK PIN_T4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 2; CLK Node = 'lngth_two\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.371 ns) 2.179 ns Add1~37 2 COMB LCCOMB_X37_Y6_N18 1 " "Info: 2: + IC(0.998 ns) + CELL(0.371 ns) = 2.179 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 1; COMB Node = 'Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { lngth_two[11] Add1~37 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.053 ns) 2.788 ns Equal1~0 3 COMB LCCOMB_X33_Y6_N20 2 " "Info: 3: + IC(0.556 ns) + CELL(0.053 ns) = 2.788 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Add1~37 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 3.520 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.504 ns) + CELL(0.228 ns) = 3.520 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.141 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.141 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.193 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.193 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 39.36 % ) " "Info: Total cell delay = 2.044 ns ( 39.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.149 ns ( 60.64 % ) " "Info: Total interconnect delay = 3.149 ns ( 60.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { lngth_two[11] Add1~37 Equal1~0 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { lngth_two[11] {} lngth_two[11]~combout {} Add1~37 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.998ns 0.556ns 0.504ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.053ns 0.228ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[11\] source 7.225 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[11\]\" to source register is 7.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_two\[11\] 1 CLK PIN_T4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 2; CLK Node = 'lngth_two\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.309 ns) 2.117 ns Add1~38 2 COMB LCCOMB_X37_Y6_N18 2 " "Info: 2: + IC(0.998 ns) + CELL(0.309 ns) = 2.117 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { lngth_two[11] Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.152 ns Add1~42 3 COMB LCCOMB_X37_Y6_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.152 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.187 ns Add1~46 4 COMB LCCOMB_X37_Y6_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.187 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.312 ns Add1~49 5 COMB LCCOMB_X37_Y6_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.312 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.122 ns Equal1~0 6 COMB LCCOMB_X33_Y6_N20 2 " "Info: 6: + IC(0.538 ns) + CELL(0.272 ns) = 3.122 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 3.854 ns Selector1~0 7 COMB LCCOMB_X34_Y6_N18 2 " "Info: 7: + IC(0.504 ns) + CELL(0.228 ns) = 3.854 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.475 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.264 ns) + CELL(0.357 ns) = 4.475 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.259 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.225 ns current_length\[4\] 10 REG LCCOMB_X35_Y6_N30 6 " "Info: 10: + IC(0.913 ns) + CELL(0.053 ns) = 7.225 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 30.78 % ) " "Info: Total cell delay = 2.224 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.001 ns ( 69.22 % ) " "Info: Total interconnect delay = 5.001 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.225 ns" { lngth_two[11] Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.225 ns" { lngth_two[11] {} lngth_two[11]~combout {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.998ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { lngth_two[11] Add1~37 Equal1~0 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { lngth_two[11] {} lngth_two[11]~combout {} Add1~37 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.998ns 0.556ns 0.504ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.053ns 0.228ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.225 ns" { lngth_two[11] Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.225 ns" { lngth_two[11] {} lngth_two[11]~combout {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.998ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { lngth_two[11] Add1~37 Equal1~0 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { lngth_two[11] {} lngth_two[11]~combout {} Add1~37 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.998ns 0.556ns 0.504ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.053ns 0.228ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.225 ns" { lngth_two[11] Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.225 ns" { lngth_two[11] {} lngth_two[11]~combout {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.998ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[12\] register current_length\[4\] register current_length\[5\] 217.63 MHz 4.595 ns Internal " "Info: Clock \"lngth_two\[12\]\" has Internal fmax of 217.63 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.595 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.950 ns - Smallest " "Info: - Smallest clock skew is -1.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[12\] destination 5.394 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[12\]\" to destination register is 5.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_two\[12\] 1 CLK PIN_U6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 2; CLK Node = 'lngth_two\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.371 ns) 2.333 ns Add1~41 2 COMB LCCOMB_X37_Y6_N20 1 " "Info: 2: + IC(1.135 ns) + CELL(0.371 ns) = 2.333 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 1; COMB Node = 'Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { lngth_two[12] Add1~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.225 ns) 3.104 ns Equal1~3 3 COMB LCCOMB_X34_Y6_N22 2 " "Info: 3: + IC(0.546 ns) + CELL(0.225 ns) = 3.104 ns; Loc. = LCCOMB_X34_Y6_N22; Fanout = 2; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { Add1~41 Equal1~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 3.721 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.271 ns) + CELL(0.346 ns) = 3.721 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Equal1~3 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.342 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.342 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.394 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.394 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.351 ns ( 43.59 % ) " "Info: Total cell delay = 2.351 ns ( 43.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.043 ns ( 56.41 % ) " "Info: Total interconnect delay = 3.043 ns ( 56.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { lngth_two[12] Add1~41 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { lngth_two[12] {} lngth_two[12]~combout {} Add1~41 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.135ns 0.546ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.346ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[12\] source 7.344 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[12\]\" to source register is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_two\[12\] 1 CLK PIN_U6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 2; CLK Node = 'lngth_two\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.309 ns) 2.271 ns Add1~42 2 COMB LCCOMB_X37_Y6_N20 2 " "Info: 2: + IC(1.135 ns) + CELL(0.309 ns) = 2.271 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { lngth_two[12] Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.306 ns Add1~46 3 COMB LCCOMB_X37_Y6_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.306 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.431 ns Add1~49 4 COMB LCCOMB_X37_Y6_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.431 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.241 ns Equal1~0 5 COMB LCCOMB_X33_Y6_N20 2 " "Info: 5: + IC(0.538 ns) + CELL(0.272 ns) = 3.241 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 3.973 ns Selector1~0 6 COMB LCCOMB_X34_Y6_N18 2 " "Info: 6: + IC(0.504 ns) + CELL(0.228 ns) = 3.973 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.594 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.264 ns) + CELL(0.357 ns) = 4.594 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.378 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.378 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.344 ns current_length\[4\] 9 REG LCCOMB_X35_Y6_N30 6 " "Info: 9: + IC(0.913 ns) + CELL(0.053 ns) = 7.344 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 30.04 % ) " "Info: Total cell delay = 2.206 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 69.96 % ) " "Info: Total interconnect delay = 5.138 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { lngth_two[12] Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { lngth_two[12] {} lngth_two[12]~combout {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.135ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { lngth_two[12] Add1~41 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { lngth_two[12] {} lngth_two[12]~combout {} Add1~41 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.135ns 0.546ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.346ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { lngth_two[12] Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { lngth_two[12] {} lngth_two[12]~combout {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.135ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { lngth_two[12] Add1~41 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.394 ns" { lngth_two[12] {} lngth_two[12]~combout {} Add1~41 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.135ns 0.546ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.346ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { lngth_two[12] Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { lngth_two[12] {} lngth_two[12]~combout {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.135ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[13\] register current_length\[4\] register current_length\[5\] 219.01 MHz 4.566 ns Internal " "Info: Clock \"lngth_two\[13\]\" has Internal fmax of 219.01 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.921 ns - Smallest " "Info: - Smallest clock skew is -1.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[13\] destination 5.779 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[13\]\" to destination register is 5.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[13\] 1 CLK PIN_U22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'lngth_two\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.371 ns) 2.724 ns Add1~45 2 COMB LCCOMB_X37_Y6_N22 1 " "Info: 2: + IC(1.523 ns) + CELL(0.371 ns) = 2.724 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 1; COMB Node = 'Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { lngth_two[13] Add1~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.228 ns) 3.489 ns Equal1~3 3 COMB LCCOMB_X34_Y6_N22 2 " "Info: 3: + IC(0.537 ns) + CELL(0.228 ns) = 3.489 ns; Loc. = LCCOMB_X34_Y6_N22; Fanout = 2; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { Add1~45 Equal1~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 4.106 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.271 ns) + CELL(0.346 ns) = 4.106 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Equal1~3 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.727 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.727 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.779 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.779 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 40.79 % ) " "Info: Total cell delay = 2.357 ns ( 40.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.422 ns ( 59.21 % ) " "Info: Total interconnect delay = 3.422 ns ( 59.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.779 ns" { lngth_two[13] Add1~45 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.779 ns" { lngth_two[13] {} lngth_two[13]~combout {} Add1~45 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.523ns 0.537ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.228ns 0.346ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[13\] source 7.700 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[13\]\" to source register is 7.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[13\] 1 CLK PIN_U22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 2; CLK Node = 'lngth_two\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.309 ns) 2.662 ns Add1~46 2 COMB LCCOMB_X37_Y6_N22 2 " "Info: 2: + IC(1.523 ns) + CELL(0.309 ns) = 2.662 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { lngth_two[13] Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.787 ns Add1~49 3 COMB LCCOMB_X37_Y6_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.787 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.597 ns Equal1~0 4 COMB LCCOMB_X33_Y6_N20 2 " "Info: 4: + IC(0.538 ns) + CELL(0.272 ns) = 3.597 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.329 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.504 ns) + CELL(0.228 ns) = 4.329 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.950 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 4.950 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.734 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.734 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.700 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 7.700 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.174 ns ( 28.23 % ) " "Info: Total cell delay = 2.174 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 71.77 % ) " "Info: Total interconnect delay = 5.526 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { lngth_two[13] Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { lngth_two[13] {} lngth_two[13]~combout {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.523ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.779 ns" { lngth_two[13] Add1~45 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.779 ns" { lngth_two[13] {} lngth_two[13]~combout {} Add1~45 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.523ns 0.537ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.228ns 0.346ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { lngth_two[13] Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { lngth_two[13] {} lngth_two[13]~combout {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.523ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.779 ns" { lngth_two[13] Add1~45 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.779 ns" { lngth_two[13] {} lngth_two[13]~combout {} Add1~45 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.523ns 0.537ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.228ns 0.346ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { lngth_two[13] Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.700 ns" { lngth_two[13] {} lngth_two[13]~combout {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.523ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[14\] register current_length\[4\] register current_length\[5\] 223.11 MHz 4.482 ns Internal " "Info: Clock \"lngth_two\[14\]\" has Internal fmax of 223.11 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.482 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.837 ns - Smallest " "Info: - Smallest clock skew is -1.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[14\] destination 5.408 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[14\]\" to destination register is 5.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_two\[14\] 1 CLK PIN_AA4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA4; Fanout = 2; CLK Node = 'lngth_two\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.350 ns) 2.264 ns Add1~50 2 COMB LCCOMB_X37_Y6_N24 1 " "Info: 2: + IC(1.057 ns) + CELL(0.350 ns) = 2.264 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { lngth_two[14] Add1~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.389 ns Add1~53 3 COMB LCCOMB_X37_Y6_N26 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.389 ns; Loc. = LCCOMB_X37_Y6_N26; Fanout = 1; COMB Node = 'Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~50 Add1~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.228 ns) 3.202 ns Equal1~6 4 COMB LCCOMB_X33_Y6_N18 2 " "Info: 4: + IC(0.585 ns) + CELL(0.228 ns) = 3.202 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Add1~53 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.735 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.308 ns) + CELL(0.225 ns) = 3.735 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.356 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 4.356 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.408 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.408 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.367 ns ( 43.77 % ) " "Info: Total cell delay = 2.367 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.041 ns ( 56.23 % ) " "Info: Total interconnect delay = 3.041 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { lngth_two[14] Add1~50 Add1~53 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { lngth_two[14] {} lngth_two[14]~combout {} Add1~50 {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.057ns 0.000ns 0.585ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.228ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[14\] source 7.245 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[14\]\" to source register is 7.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_two\[14\] 1 CLK PIN_AA4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA4; Fanout = 2; CLK Node = 'lngth_two\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[14] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.418 ns) 2.332 ns Add1~49 2 COMB LCCOMB_X37_Y6_N24 1 " "Info: 2: + IC(1.057 ns) + CELL(0.418 ns) = 2.332 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { lngth_two[14] Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.142 ns Equal1~0 3 COMB LCCOMB_X33_Y6_N20 2 " "Info: 3: + IC(0.538 ns) + CELL(0.272 ns) = 3.142 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 3.874 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.504 ns) + CELL(0.228 ns) = 3.874 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.495 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.495 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.279 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.279 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.245 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.245 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 30.16 % ) " "Info: Total cell delay = 2.185 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.060 ns ( 69.84 % ) " "Info: Total interconnect delay = 5.060 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { lngth_two[14] Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { lngth_two[14] {} lngth_two[14]~combout {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.057ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.418ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { lngth_two[14] Add1~50 Add1~53 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { lngth_two[14] {} lngth_two[14]~combout {} Add1~50 {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.057ns 0.000ns 0.585ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.228ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { lngth_two[14] Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { lngth_two[14] {} lngth_two[14]~combout {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.057ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.418ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.408 ns" { lngth_two[14] Add1~50 Add1~53 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.408 ns" { lngth_two[14] {} lngth_two[14]~combout {} Add1~50 {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.057ns 0.000ns 0.585ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.228ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { lngth_two[14] Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.245 ns" { lngth_two[14] {} lngth_two[14]~combout {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.057ns 0.538ns 0.504ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.857ns 0.418ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[15\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_two\[15\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[15\] destination 5.776 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[15\]\" to destination register is 5.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_two\[15\] 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'lngth_two\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.418 ns) 2.757 ns Add1~53 2 COMB LCCOMB_X37_Y6_N26 1 " "Info: 2: + IC(1.529 ns) + CELL(0.418 ns) = 2.757 ns; Loc. = LCCOMB_X37_Y6_N26; Fanout = 1; COMB Node = 'Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { lngth_two[15] Add1~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.228 ns) 3.570 ns Equal1~6 3 COMB LCCOMB_X33_Y6_N18 2 " "Info: 3: + IC(0.585 ns) + CELL(0.228 ns) = 3.570 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Add1~53 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 4.103 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.308 ns) + CELL(0.225 ns) = 4.103 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.724 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.724 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.776 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.776 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 39.18 % ) " "Info: Total cell delay = 2.263 ns ( 39.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.513 ns ( 60.82 % ) " "Info: Total interconnect delay = 3.513 ns ( 60.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { lngth_two[15] Add1~53 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { lngth_two[15] {} lngth_two[15]~combout {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.529ns 0.585ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.418ns 0.228ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[15\] source 7.474 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[15\]\" to source register is 7.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_two\[15\] 1 CLK PIN_R18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 1; CLK Node = 'lngth_two\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[15] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.418 ns) 2.757 ns Add1~53 2 COMB LCCOMB_X37_Y6_N26 1 " "Info: 2: + IC(1.529 ns) + CELL(0.418 ns) = 2.757 ns; Loc. = LCCOMB_X37_Y6_N26; Fanout = 1; COMB Node = 'Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { lngth_two[15] Add1~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.228 ns) 3.570 ns Equal1~6 3 COMB LCCOMB_X33_Y6_N18 2 " "Info: 3: + IC(0.585 ns) + CELL(0.228 ns) = 3.570 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Add1~53 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 4.103 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.308 ns) + CELL(0.225 ns) = 4.103 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.724 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 4.724 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.508 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.508 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 7.474 ns current_length\[4\] 7 REG LCCOMB_X35_Y6_N30 6 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 7.474 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 27.98 % ) " "Info: Total cell delay = 2.091 ns ( 27.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.383 ns ( 72.02 % ) " "Info: Total interconnect delay = 5.383 ns ( 72.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.474 ns" { lngth_two[15] Add1~53 Equal1~6 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.474 ns" { lngth_two[15] {} lngth_two[15]~combout {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.529ns 0.585ns 0.308ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.418ns 0.228ns 0.225ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { lngth_two[15] Add1~53 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { lngth_two[15] {} lngth_two[15]~combout {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.529ns 0.585ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.418ns 0.228ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.474 ns" { lngth_two[15] Add1~53 Equal1~6 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.474 ns" { lngth_two[15] {} lngth_two[15]~combout {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.529ns 0.585ns 0.308ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.418ns 0.228ns 0.225ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.776 ns" { lngth_two[15] Add1~53 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.776 ns" { lngth_two[15] {} lngth_two[15]~combout {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.529ns 0.585ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.418ns 0.228ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.474 ns" { lngth_two[15] Add1~53 Equal1~6 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.474 ns" { lngth_two[15] {} lngth_two[15]~combout {} Add1~53 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 1.529ns 0.585ns 0.308ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.418ns 0.228ns 0.225ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lngth_two\[0\] register current_length\[4\] register current_length\[5\] 230.26 MHz 4.343 ns Internal " "Info: Clock \"lngth_two\[0\]\" has Internal fmax of 230.26 MHz between source register \"current_length\[4\]\" and destination register \"current_length\[5\]\" (period= 4.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.932 ns + Longest register register " "Info: + Longest register to register delay is 1.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[4\] 1 REG LCCOMB_X35_Y6_N30 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.309 ns) 0.881 ns Add4~18 2 COMB LCCOMB_X30_Y6_N8 2 " "Info: 2: + IC(0.572 ns) + CELL(0.309 ns) = 0.881 ns; Loc. = LCCOMB_X30_Y6_N8; Fanout = 2; COMB Node = 'Add4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { current_length[4] Add4~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.006 ns Add4~21 3 COMB LCCOMB_X30_Y6_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.006 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 1; COMB Node = 'Add4~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~18 Add4~21 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.053 ns) 1.682 ns Selector24~0 4 COMB LCCOMB_X31_Y4_N30 1 " "Info: 4: + IC(0.623 ns) + CELL(0.053 ns) = 1.682 ns; Loc. = LCCOMB_X31_Y4_N30; Fanout = 1; COMB Node = 'Selector24~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add4~21 Selector24~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.053 ns) 1.932 ns current_length\[5\] 5 REG LCCOMB_X31_Y4_N16 6 " "Info: 5: + IC(0.197 ns) + CELL(0.053 ns) = 1.932 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.250 ns" { Selector24~0 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.540 ns ( 27.95 % ) " "Info: Total cell delay = 0.540 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.392 ns ( 72.05 % ) " "Info: Total interconnect delay = 1.392 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.698 ns - Smallest " "Info: - Smallest clock skew is -1.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[0\] destination 4.758 ns + Shortest register " "Info: + Shortest clock path from clock \"lngth_two\[0\]\" to destination register is 4.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_two\[0\] 1 CLK PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R3; Fanout = 1; CLK Node = 'lngth_two\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.053 ns) 1.591 ns Equal1~1 2 COMB LCCOMB_X38_Y6_N12 1 " "Info: 2: + IC(0.728 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X38_Y6_N12; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { lngth_two[0] Equal1~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.154 ns) 1.947 ns Equal1~2 3 COMB LCCOMB_X38_Y6_N28 1 " "Info: 3: + IC(0.202 ns) + CELL(0.154 ns) = 1.947 ns; Loc. = LCCOMB_X38_Y6_N28; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Equal1~1 Equal1~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.053 ns) 2.468 ns Equal1~3 4 COMB LCCOMB_X34_Y6_N22 2 " "Info: 4: + IC(0.468 ns) + CELL(0.053 ns) = 2.468 ns; Loc. = LCCOMB_X34_Y6_N22; Fanout = 2; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { Equal1~2 Equal1~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 3.085 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.271 ns) + CELL(0.346 ns) = 3.085 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Equal1~3 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 3.706 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 3.706 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.758 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.758 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 41.99 % ) " "Info: Total cell delay = 1.998 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.760 ns ( 58.01 % ) " "Info: Total interconnect delay = 2.760 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { lngth_two[0] Equal1~1 Equal1~2 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { lngth_two[0] {} lngth_two[0]~combout {} Equal1~1 {} Equal1~2 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.728ns 0.202ns 0.468ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.053ns 0.154ns 0.053ns 0.346ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[0\] source 6.456 ns - Longest register " "Info: - Longest clock path from clock \"lngth_two\[0\]\" to source register is 6.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_two\[0\] 1 CLK PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R3; Fanout = 1; CLK Node = 'lngth_two\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[0] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.053 ns) 1.591 ns Equal1~1 2 COMB LCCOMB_X38_Y6_N12 1 " "Info: 2: + IC(0.728 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X38_Y6_N12; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { lngth_two[0] Equal1~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.154 ns) 1.947 ns Equal1~2 3 COMB LCCOMB_X38_Y6_N28 1 " "Info: 3: + IC(0.202 ns) + CELL(0.154 ns) = 1.947 ns; Loc. = LCCOMB_X38_Y6_N28; Fanout = 1; COMB Node = 'Equal1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { Equal1~1 Equal1~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.053 ns) 2.468 ns Equal1~3 4 COMB LCCOMB_X34_Y6_N22 2 " "Info: 4: + IC(0.468 ns) + CELL(0.053 ns) = 2.468 ns; Loc. = LCCOMB_X34_Y6_N22; Fanout = 2; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { Equal1~2 Equal1~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 3.085 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.271 ns) + CELL(0.346 ns) = 3.085 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { Equal1~3 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 3.706 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 3.706 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.490 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 6.456 ns current_length\[4\] 8 REG LCCOMB_X35_Y6_N30 6 " "Info: 8: + IC(0.913 ns) + CELL(0.053 ns) = 6.456 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 6; REG Node = 'current_length\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 28.28 % ) " "Info: Total cell delay = 1.826 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.630 ns ( 71.72 % ) " "Info: Total interconnect delay = 4.630 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { lngth_two[0] Equal1~1 Equal1~2 Equal1~3 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { lngth_two[0] {} lngth_two[0]~combout {} Equal1~1 {} Equal1~2 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.728ns 0.202ns 0.468ns 0.271ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.053ns 0.154ns 0.053ns 0.346ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { lngth_two[0] Equal1~1 Equal1~2 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { lngth_two[0] {} lngth_two[0]~combout {} Equal1~1 {} Equal1~2 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.728ns 0.202ns 0.468ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.053ns 0.154ns 0.053ns 0.346ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { lngth_two[0] Equal1~1 Equal1~2 Equal1~3 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { lngth_two[0] {} lngth_two[0]~combout {} Equal1~1 {} Equal1~2 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.728ns 0.202ns 0.468ns 0.271ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.053ns 0.154ns 0.053ns 0.346ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.713 ns + " "Info: + Micro setup delay of destination is 0.713 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.932 ns" { current_length[4] Add4~18 Add4~21 Selector24~0 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.932 ns" { current_length[4] {} Add4~18 {} Add4~21 {} Selector24~0 {} current_length[5] {} } { 0.000ns 0.572ns 0.000ns 0.623ns 0.197ns } { 0.000ns 0.309ns 0.125ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.758 ns" { lngth_two[0] Equal1~1 Equal1~2 Equal1~3 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.758 ns" { lngth_two[0] {} lngth_two[0]~combout {} Equal1~1 {} Equal1~2 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.728ns 0.202ns 0.468ns 0.271ns 0.264ns 0.827ns } { 0.000ns 0.810ns 0.053ns 0.154ns 0.053ns 0.346ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.456 ns" { lngth_two[0] Equal1~1 Equal1~2 Equal1~3 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.456 ns" { lngth_two[0] {} lngth_two[0]~combout {} Equal1~1 {} Equal1~2 {} Equal1~3 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[4] {} } { 0.000ns 0.000ns 0.728ns 0.202ns 0.468ns 0.271ns 0.264ns 1.784ns 0.913ns } { 0.000ns 0.810ns 0.053ns 0.154ns 0.053ns 0.346ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 57 " "Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state_reg.D state_prev.D_471 clk 3.361 ns " "Info: Found hold time violation between source  pin or register \"state_reg.D\" and destination pin or register \"state_prev.D_471\" for clock \"clk\" (Hold time is 3.361 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.091 ns + Largest " "Info: + Largest clock skew is 4.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.679 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.712 ns) 2.702 ns state_reg.C 2 REG LCFF_X34_Y6_N13 16 " "Info: 2: + IC(1.163 ns) + CELL(0.712 ns) = 2.702 ns; Loc. = LCFF_X34_Y6_N13; Fanout = 16; REG Node = 'state_reg.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { clk state_reg.C } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.366 ns) 3.352 ns Selector1~0 3 COMB LCCOMB_X34_Y6_N18 2 " "Info: 3: + IC(0.284 ns) + CELL(0.366 ns) = 3.352 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { state_reg.C Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.053 ns) 4.098 ns Selector1~3 4 COMB LCCOMB_X29_Y6_N18 1 " "Info: 4: + IC(0.693 ns) + CELL(0.053 ns) = 4.098 ns; Loc. = LCCOMB_X29_Y6_N18; Fanout = 1; COMB Node = 'Selector1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Selector1~0 Selector1~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.000 ns) 5.740 ns Selector1~3clkctrl 5 COMB CLKCTRL_G6 4 " "Info: 5: + IC(1.642 ns) + CELL(0.000 ns) = 5.740 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Selector1~3clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { Selector1~3 Selector1~3clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.053 ns) 6.679 ns state_prev.D_471 6 REG LCCOMB_X33_Y6_N10 1 " "Info: 6: + IC(0.886 ns) + CELL(0.053 ns) = 6.679 ns; Loc. = LCCOMB_X33_Y6_N10; Fanout = 1; REG Node = 'state_prev.D_471'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Selector1~3clkctrl state_prev.D_471 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.011 ns ( 30.11 % ) " "Info: Total cell delay = 2.011 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 69.89 % ) " "Info: Total interconnect delay = 4.668 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { clk state_reg.C Selector1~0 Selector1~3 Selector1~3clkctrl state_prev.D_471 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { clk {} clk~combout {} state_reg.C {} Selector1~0 {} Selector1~3 {} Selector1~3clkctrl {} state_prev.D_471 {} } { 0.000ns 0.000ns 1.163ns 0.284ns 0.693ns 1.642ns 0.886ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.588 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.618 ns) 2.588 ns state_reg.D 2 REG LCFF_X33_Y6_N1 6 " "Info: 2: + IC(1.143 ns) + CELL(0.618 ns) = 2.588 ns; Loc. = LCFF_X33_Y6_N1; Fanout = 6; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { clk state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.83 % ) " "Info: Total cell delay = 1.445 ns ( 55.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 44.17 % ) " "Info: Total interconnect delay = 1.143 ns ( 44.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { clk state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { clk {} clk~combout {} state_reg.D {} } { 0.000ns 0.000ns 1.143ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { clk state_reg.C Selector1~0 Selector1~3 Selector1~3clkctrl state_prev.D_471 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { clk {} clk~combout {} state_reg.C {} Selector1~0 {} Selector1~3 {} Selector1~3clkctrl {} state_prev.D_471 {} } { 0.000ns 0.000ns 1.163ns 0.284ns 0.693ns 1.642ns 0.886ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { clk state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { clk {} clk~combout {} state_reg.D {} } { 0.000ns 0.000ns 1.143ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.636 ns - Shortest register register " "Info: - Shortest register to register delay is 0.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state_reg.D 1 REG LCFF_X33_Y6_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y6_N1; Fanout = 6; REG Node = 'state_reg.D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_reg.D } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.346 ns) 0.636 ns state_prev.D_471 2 REG LCCOMB_X33_Y6_N10 1 " "Info: 2: + IC(0.290 ns) + CELL(0.346 ns) = 0.636 ns; Loc. = LCCOMB_X33_Y6_N10; Fanout = 1; REG Node = 'state_prev.D_471'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { state_reg.D state_prev.D_471 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.346 ns ( 54.40 % ) " "Info: Total cell delay = 0.346 ns ( 54.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.290 ns ( 45.60 % ) " "Info: Total interconnect delay = 0.290 ns ( 45.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { state_reg.D state_prev.D_471 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.636 ns" { state_reg.D {} state_prev.D_471 {} } { 0.000ns 0.290ns } { 0.000ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.679 ns" { clk state_reg.C Selector1~0 Selector1~3 Selector1~3clkctrl state_prev.D_471 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.679 ns" { clk {} clk~combout {} state_reg.C {} Selector1~0 {} Selector1~3 {} Selector1~3clkctrl {} state_prev.D_471 {} } { 0.000ns 0.000ns 1.163ns 0.284ns 0.693ns 1.642ns 0.886ns } { 0.000ns 0.827ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { clk state_reg.D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.588 ns" { clk {} clk~combout {} state_reg.D {} } { 0.000ns 0.000ns 1.143ns } { 0.000ns 0.827ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { state_reg.D state_prev.D_471 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.636 ns" { state_reg.D {} state_prev.D_471 {} } { 0.000ns 0.290ns } { 0.000ns 0.346ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[1\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[1\] 524 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[1\]\" (Hold time is 524 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.837 ns + Largest " "Info: + Largest clock skew is 2.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[1\] destination 7.216 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[1\]\" to destination register is 7.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[1\] 1 CLK PIN_R6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R6; Fanout = 3; CLK Node = 'lngth_four\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.309 ns) 1.683 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.574 ns) + CELL(0.309 ns) = 1.683 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { lngth_four[1] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.808 ns Add3~5 3 COMB LCCOMB_X39_Y6_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.808 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 1; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~2 Add3~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.225 ns) 2.759 ns Equal3~2 4 COMB LCCOMB_X31_Y6_N16 1 " "Info: 4: + IC(0.726 ns) + CELL(0.225 ns) = 2.759 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add3~5 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.230 ns Equal3~3 5 COMB LCCOMB_X31_Y6_N24 3 " "Info: 5: + IC(0.243 ns) + CELL(0.228 ns) = 3.230 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.192 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.584 ns) + CELL(0.378 ns) = 4.192 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.454 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 4.454 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.238 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.238 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.216 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.216 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.171 ns ( 30.09 % ) " "Info: Total cell delay = 2.171 ns ( 30.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.045 ns ( 69.91 % ) " "Info: Total interconnect delay = 5.045 ns ( 69.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { lngth_four[1] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.309ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[1\] source 4.379 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[1\]\" to source register is 4.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[1\] 1 CLK PIN_R6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R6; Fanout = 3; CLK Node = 'lngth_four\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.309 ns) 1.683 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.574 ns) + CELL(0.309 ns) = 1.683 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { lngth_four[1] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.718 ns Add3~6 3 COMB LCCOMB_X39_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.718 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~2 Add3~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.753 ns Add3~10 4 COMB LCCOMB_X39_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.753 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.788 ns Add3~14 5 COMB LCCOMB_X39_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.788 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.823 ns Add3~18 6 COMB LCCOMB_X39_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.823 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.858 ns Add3~22 7 COMB LCCOMB_X39_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.858 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.893 ns Add3~26 8 COMB LCCOMB_X39_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.893 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.017 ns Add3~30 9 COMB LCCOMB_X39_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.017 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.142 ns Add3~33 10 COMB LCCOMB_X39_Y6_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.142 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.693 ns Equal3~0 11 COMB LCCOMB_X35_Y6_N16 3 " "Info: 11: + IC(0.498 ns) + CELL(0.053 ns) = 2.693 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.065 ns Selector8~4 12 COMB LCCOMB_X34_Y6_N0 1 " "Info: 12: + IC(0.319 ns) + CELL(0.053 ns) = 3.065 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.327 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 3.327 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.379 ns current_length\[5\] 14 REG LCCOMB_X31_Y4_N16 6 " "Info: 14: + IC(0.827 ns) + CELL(0.225 ns) = 4.379 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 44.58 % ) " "Info: Total cell delay = 1.952 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 55.42 % ) " "Info: Total interconnect delay = 2.427 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { lngth_four[1] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { lngth_four[1] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.309ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { lngth_four[1] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.216 ns" { lngth_four[1] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.216 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.309ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { lngth_four[1] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { lngth_four[1] {} lngth_four[1]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.574ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[2\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[2\] 524 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[2\]\" (Hold time is 524 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.837 ns + Largest " "Info: + Largest clock skew is 2.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[2\] destination 7.260 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[2\]\" to destination register is 7.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[2\] 1 CLK PIN_R5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 2; CLK Node = 'lngth_four\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.350 ns) 1.727 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.577 ns) + CELL(0.350 ns) = 1.727 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { lngth_four[2] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.852 ns Add3~5 3 COMB LCCOMB_X39_Y6_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 1.852 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 1; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~2 Add3~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.225 ns) 2.803 ns Equal3~2 4 COMB LCCOMB_X31_Y6_N16 1 " "Info: 4: + IC(0.726 ns) + CELL(0.225 ns) = 2.803 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add3~5 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 3.274 ns Equal3~3 5 COMB LCCOMB_X31_Y6_N24 3 " "Info: 5: + IC(0.243 ns) + CELL(0.228 ns) = 3.274 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.236 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.584 ns) + CELL(0.378 ns) = 4.236 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.498 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 4.498 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.282 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.282 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.260 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.260 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 30.47 % ) " "Info: Total cell delay = 2.212 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.048 ns ( 69.53 % ) " "Info: Total interconnect delay = 5.048 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { lngth_four[2] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.350ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[2\] source 4.423 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[2\]\" to source register is 4.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[2\] 1 CLK PIN_R5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 2; CLK Node = 'lngth_four\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.350 ns) 1.727 ns Add3~2 2 COMB LCCOMB_X39_Y6_N0 2 " "Info: 2: + IC(0.577 ns) + CELL(0.350 ns) = 1.727 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { lngth_four[2] Add3~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.762 ns Add3~6 3 COMB LCCOMB_X39_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.762 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~2 Add3~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.797 ns Add3~10 4 COMB LCCOMB_X39_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.797 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.832 ns Add3~14 5 COMB LCCOMB_X39_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.832 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.867 ns Add3~18 6 COMB LCCOMB_X39_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.867 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.902 ns Add3~22 7 COMB LCCOMB_X39_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.902 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.937 ns Add3~26 8 COMB LCCOMB_X39_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.937 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.061 ns Add3~30 9 COMB LCCOMB_X39_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.061 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.186 ns Add3~33 10 COMB LCCOMB_X39_Y6_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.186 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.737 ns Equal3~0 11 COMB LCCOMB_X35_Y6_N16 3 " "Info: 11: + IC(0.498 ns) + CELL(0.053 ns) = 2.737 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.109 ns Selector8~4 12 COMB LCCOMB_X34_Y6_N0 1 " "Info: 12: + IC(0.319 ns) + CELL(0.053 ns) = 3.109 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.371 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 3.371 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.423 ns current_length\[5\] 14 REG LCCOMB_X31_Y4_N16 6 " "Info: 14: + IC(0.827 ns) + CELL(0.225 ns) = 4.423 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.993 ns ( 45.06 % ) " "Info: Total cell delay = 1.993 ns ( 45.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.430 ns ( 54.94 % ) " "Info: Total interconnect delay = 2.430 ns ( 54.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { lngth_four[2] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { lngth_four[2] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.350ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { lngth_four[2] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.260 ns" { lngth_four[2] Add3~2 Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.260 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.350ns 0.125ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.423 ns" { lngth_four[2] Add3~2 Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.423 ns" { lngth_four[2] {} lngth_four[2]~combout {} Add3~2 {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.577ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[3\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[3\] 502 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[3\]\" (Hold time is 502 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.815 ns + Largest " "Info: + Largest clock skew is 2.815 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[3\] destination 8.240 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[3\]\" to destination register is 8.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[3\] 1 CLK PIN_T18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T18; Fanout = 2; CLK Node = 'lngth_four\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.418 ns) 2.832 ns Add3~5 2 COMB LCCOMB_X39_Y6_N2 1 " "Info: 2: + IC(1.614 ns) + CELL(0.418 ns) = 2.832 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 1; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { lngth_four[3] Add3~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.225 ns) 3.783 ns Equal3~2 3 COMB LCCOMB_X31_Y6_N16 1 " "Info: 3: + IC(0.726 ns) + CELL(0.225 ns) = 3.783 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Add3~5 Equal3~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.228 ns) 4.254 ns Equal3~3 4 COMB LCCOMB_X31_Y6_N24 3 " "Info: 4: + IC(0.243 ns) + CELL(0.228 ns) = 4.254 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { Equal3~2 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 5.216 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.584 ns) + CELL(0.378 ns) = 5.216 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.478 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.478 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.262 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.262 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 8.240 ns current_length\[7\] 8 REG LCCOMB_X33_Y7_N16 6 " "Info: 8: + IC(0.925 ns) + CELL(0.053 ns) = 8.240 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.155 ns ( 26.15 % ) " "Info: Total cell delay = 2.155 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.085 ns ( 73.85 % ) " "Info: Total interconnect delay = 6.085 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { lngth_four[3] Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.614ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.418ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[3\] source 5.425 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[3\]\" to source register is 5.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_four\[3\] 1 CLK PIN_T18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T18; Fanout = 2; CLK Node = 'lngth_four\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.350 ns) 2.764 ns Add3~6 2 COMB LCCOMB_X39_Y6_N2 2 " "Info: 2: + IC(1.614 ns) + CELL(0.350 ns) = 2.764 ns; Loc. = LCCOMB_X39_Y6_N2; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { lngth_four[3] Add3~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.799 ns Add3~10 3 COMB LCCOMB_X39_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.799 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~6 Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.834 ns Add3~14 4 COMB LCCOMB_X39_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.834 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.869 ns Add3~18 5 COMB LCCOMB_X39_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.869 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.904 ns Add3~22 6 COMB LCCOMB_X39_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.904 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.939 ns Add3~26 7 COMB LCCOMB_X39_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.939 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.063 ns Add3~30 8 COMB LCCOMB_X39_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 3.063 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.188 ns Add3~33 9 COMB LCCOMB_X39_Y6_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 3.188 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 3.739 ns Equal3~0 10 COMB LCCOMB_X35_Y6_N16 3 " "Info: 10: + IC(0.498 ns) + CELL(0.053 ns) = 3.739 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 4.111 ns Selector8~4 11 COMB LCCOMB_X34_Y6_N0 1 " "Info: 11: + IC(0.319 ns) + CELL(0.053 ns) = 4.111 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.373 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 4.373 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.425 ns current_length\[5\] 13 REG LCCOMB_X31_Y4_N16 6 " "Info: 13: + IC(0.827 ns) + CELL(0.225 ns) = 5.425 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.958 ns ( 36.09 % ) " "Info: Total cell delay = 1.958 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.467 ns ( 63.91 % ) " "Info: Total interconnect delay = 3.467 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { lngth_four[3] Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { lngth_four[3] Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.614ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.418ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { lngth_four[3] Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.240 ns" { lngth_four[3] Add3~5 Equal3~2 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.240 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~5 {} Equal3~2 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.614ns 0.726ns 0.243ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.418ns 0.225ns 0.228ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { lngth_four[3] Add3~6 Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.425 ns" { lngth_four[3] {} lngth_four[3]~combout {} Add3~6 {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[4\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[4\] 433 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[4\]\" (Hold time is 433 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.746 ns + Largest " "Info: + Largest clock skew is 2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[4\] destination 7.517 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[4\]\" to destination register is 7.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_four\[4\] 1 CLK PIN_R8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 2; CLK Node = 'lngth_four\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.309 ns) 2.145 ns Add3~10 2 COMB LCCOMB_X39_Y6_N4 2 " "Info: 2: + IC(1.056 ns) + CELL(0.309 ns) = 2.145 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lngth_four[4] Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.180 ns Add3~14 3 COMB LCCOMB_X39_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.215 ns Add3~18 4 COMB LCCOMB_X39_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.215 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.250 ns Add3~22 5 COMB LCCOMB_X39_Y6_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.250 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.285 ns Add3~26 6 COMB LCCOMB_X39_Y6_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.285 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.409 ns Add3~30 7 COMB LCCOMB_X39_Y6_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 2.409 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.444 ns Add3~34 8 COMB LCCOMB_X39_Y6_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.444 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.479 ns Add3~38 9 COMB LCCOMB_X39_Y6_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.479 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.604 ns Add3~41 10 COMB LCCOMB_X39_Y6_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.604 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.531 ns Equal3~3 11 COMB LCCOMB_X31_Y6_N24 3 " "Info: 11: + IC(0.702 ns) + CELL(0.225 ns) = 3.531 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.493 ns Selector8~4 12 COMB LCCOMB_X34_Y6_N0 1 " "Info: 12: + IC(0.584 ns) + CELL(0.378 ns) = 4.493 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.755 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 4.755 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.539 ns Selector8~5clkctrl 14 COMB CLKCTRL_G9 15 " "Info: 14: + IC(1.784 ns) + CELL(0.000 ns) = 6.539 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.517 ns current_length\[7\] 15 REG LCCOMB_X33_Y7_N16 6 " "Info: 15: + IC(0.925 ns) + CELL(0.053 ns) = 7.517 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 30.03 % ) " "Info: Total cell delay = 2.257 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.260 ns ( 69.97 % ) " "Info: Total interconnect delay = 5.260 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.517 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.517 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[4\] source 4.771 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[4\]\" to source register is 4.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_four\[4\] 1 CLK PIN_R8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 2; CLK Node = 'lngth_four\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.309 ns) 2.145 ns Add3~10 2 COMB LCCOMB_X39_Y6_N4 2 " "Info: 2: + IC(1.056 ns) + CELL(0.309 ns) = 2.145 ns; Loc. = LCCOMB_X39_Y6_N4; Fanout = 2; COMB Node = 'Add3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lngth_four[4] Add3~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.180 ns Add3~14 3 COMB LCCOMB_X39_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~10 Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.215 ns Add3~18 4 COMB LCCOMB_X39_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.215 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.250 ns Add3~22 5 COMB LCCOMB_X39_Y6_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.250 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.285 ns Add3~26 6 COMB LCCOMB_X39_Y6_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.285 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.409 ns Add3~30 7 COMB LCCOMB_X39_Y6_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 2.409 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.534 ns Add3~33 8 COMB LCCOMB_X39_Y6_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.534 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 3.085 ns Equal3~0 9 COMB LCCOMB_X35_Y6_N16 3 " "Info: 9: + IC(0.498 ns) + CELL(0.053 ns) = 3.085 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.457 ns Selector8~4 10 COMB LCCOMB_X34_Y6_N0 1 " "Info: 10: + IC(0.319 ns) + CELL(0.053 ns) = 3.457 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.719 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.209 ns) + CELL(0.053 ns) = 3.719 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.771 ns current_length\[5\] 12 REG LCCOMB_X31_Y4_N16 6 " "Info: 12: + IC(0.827 ns) + CELL(0.225 ns) = 4.771 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 39.03 % ) " "Info: Total cell delay = 1.862 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.909 ns ( 60.97 % ) " "Info: Total interconnect delay = 2.909 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.517 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.517 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.517 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.517 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { lngth_four[4] Add3~10 Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { lngth_four[4] {} lngth_four[4]~combout {} Add3~10 {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.056ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[5\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[5\] 433 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[5\]\" (Hold time is 433 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.746 ns + Largest " "Info: + Largest clock skew is 2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[5\] destination 7.308 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[5\]\" to destination register is 7.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[5\] 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'lngth_four\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.309 ns) 1.971 ns Add3~14 2 COMB LCCOMB_X39_Y6_N6 2 " "Info: 2: + IC(0.842 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lngth_four[5] Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.006 ns Add3~18 3 COMB LCCOMB_X39_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.006 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.041 ns Add3~22 4 COMB LCCOMB_X39_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.041 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.076 ns Add3~26 5 COMB LCCOMB_X39_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.076 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.200 ns Add3~30 6 COMB LCCOMB_X39_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 2.200 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.235 ns Add3~34 7 COMB LCCOMB_X39_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.235 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.270 ns Add3~38 8 COMB LCCOMB_X39_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.270 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.395 ns Add3~41 9 COMB LCCOMB_X39_Y6_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.395 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.322 ns Equal3~3 10 COMB LCCOMB_X31_Y6_N24 3 " "Info: 10: + IC(0.702 ns) + CELL(0.225 ns) = 3.322 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.284 ns Selector8~4 11 COMB LCCOMB_X34_Y6_N0 1 " "Info: 11: + IC(0.584 ns) + CELL(0.378 ns) = 4.284 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.546 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 4.546 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.330 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.330 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.308 ns current_length\[7\] 14 REG LCCOMB_X33_Y7_N16 6 " "Info: 14: + IC(0.925 ns) + CELL(0.053 ns) = 7.308 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.262 ns ( 30.95 % ) " "Info: Total cell delay = 2.262 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.046 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.046 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.308 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.308 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[5\] source 4.562 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[5\]\" to source register is 4.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[5\] 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'lngth_four\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.309 ns) 1.971 ns Add3~14 2 COMB LCCOMB_X39_Y6_N6 2 " "Info: 2: + IC(0.842 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N6; Fanout = 2; COMB Node = 'Add3~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lngth_four[5] Add3~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.006 ns Add3~18 3 COMB LCCOMB_X39_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.006 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~14 Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.041 ns Add3~22 4 COMB LCCOMB_X39_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.041 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.076 ns Add3~26 5 COMB LCCOMB_X39_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.076 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.200 ns Add3~30 6 COMB LCCOMB_X39_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 2.200 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.325 ns Add3~33 7 COMB LCCOMB_X39_Y6_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.325 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.876 ns Equal3~0 8 COMB LCCOMB_X35_Y6_N16 3 " "Info: 8: + IC(0.498 ns) + CELL(0.053 ns) = 2.876 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.248 ns Selector8~4 9 COMB LCCOMB_X34_Y6_N0 1 " "Info: 9: + IC(0.319 ns) + CELL(0.053 ns) = 3.248 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.510 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 3.510 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.562 ns current_length\[5\] 11 REG LCCOMB_X31_Y4_N16 6 " "Info: 11: + IC(0.827 ns) + CELL(0.225 ns) = 4.562 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns ( 40.93 % ) " "Info: Total cell delay = 1.867 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 59.07 % ) " "Info: Total interconnect delay = 2.695 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.308 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.308 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.308 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.308 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { lngth_four[5] Add3~14 Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { lngth_four[5] {} lngth_four[5]~combout {} Add3~14 {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[6\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[6\] 433 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[6\]\" (Hold time is 433 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.746 ns + Largest " "Info: + Largest clock skew is 2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[6\] destination 6.988 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[6\]\" to destination register is 6.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[6\] 1 CLK PIN_R4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 2; CLK Node = 'lngth_four\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.309 ns) 1.686 ns Add3~18 2 COMB LCCOMB_X39_Y6_N8 2 " "Info: 2: + IC(0.567 ns) + CELL(0.309 ns) = 1.686 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { lngth_four[6] Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.721 ns Add3~22 3 COMB LCCOMB_X39_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.721 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.756 ns Add3~26 4 COMB LCCOMB_X39_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.756 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.880 ns Add3~30 5 COMB LCCOMB_X39_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.124 ns) = 1.880 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.915 ns Add3~34 6 COMB LCCOMB_X39_Y6_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.915 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.950 ns Add3~38 7 COMB LCCOMB_X39_Y6_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.950 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.075 ns Add3~41 8 COMB LCCOMB_X39_Y6_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.075 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.002 ns Equal3~3 9 COMB LCCOMB_X31_Y6_N24 3 " "Info: 9: + IC(0.702 ns) + CELL(0.225 ns) = 3.002 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 3.964 ns Selector8~4 10 COMB LCCOMB_X34_Y6_N0 1 " "Info: 10: + IC(0.584 ns) + CELL(0.378 ns) = 3.964 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.226 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.209 ns) + CELL(0.053 ns) = 4.226 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.010 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 6.010 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 6.988 ns current_length\[7\] 13 REG LCCOMB_X33_Y7_N16 6 " "Info: 13: + IC(0.925 ns) + CELL(0.053 ns) = 6.988 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 31.73 % ) " "Info: Total cell delay = 2.217 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.771 ns ( 68.27 % ) " "Info: Total interconnect delay = 4.771 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[6\] source 4.242 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[6\]\" to source register is 4.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[6\] 1 CLK PIN_R4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 2; CLK Node = 'lngth_four\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.309 ns) 1.686 ns Add3~18 2 COMB LCCOMB_X39_Y6_N8 2 " "Info: 2: + IC(0.567 ns) + CELL(0.309 ns) = 1.686 ns; Loc. = LCCOMB_X39_Y6_N8; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { lngth_four[6] Add3~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.721 ns Add3~22 3 COMB LCCOMB_X39_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.721 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~18 Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.756 ns Add3~26 4 COMB LCCOMB_X39_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.756 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.880 ns Add3~30 5 COMB LCCOMB_X39_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.124 ns) = 1.880 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.005 ns Add3~33 6 COMB LCCOMB_X39_Y6_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.005 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.556 ns Equal3~0 7 COMB LCCOMB_X35_Y6_N16 3 " "Info: 7: + IC(0.498 ns) + CELL(0.053 ns) = 2.556 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 2.928 ns Selector8~4 8 COMB LCCOMB_X34_Y6_N0 1 " "Info: 8: + IC(0.319 ns) + CELL(0.053 ns) = 2.928 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.190 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 3.190 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.242 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 4.242 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 42.95 % ) " "Info: Total cell delay = 1.822 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 57.05 % ) " "Info: Total interconnect delay = 2.420 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.242 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.242 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { lngth_four[6] Add3~18 Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.242 ns" { lngth_four[6] {} lngth_four[6]~combout {} Add3~18 {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.567ns 0.000ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[7\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[7\] 433 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[7\]\" (Hold time is 433 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.746 ns + Largest " "Info: + Largest clock skew is 2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[7\] destination 7.227 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[7\]\" to destination register is 7.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[7\] 1 CLK PIN_U1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 2; CLK Node = 'lngth_four\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.309 ns) 1.960 ns Add3~22 2 COMB LCCOMB_X39_Y6_N10 2 " "Info: 2: + IC(0.821 ns) + CELL(0.309 ns) = 1.960 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { lngth_four[7] Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.995 ns Add3~26 3 COMB LCCOMB_X39_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.995 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.119 ns Add3~30 4 COMB LCCOMB_X39_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.124 ns) = 2.119 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.154 ns Add3~34 5 COMB LCCOMB_X39_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.154 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.189 ns Add3~38 6 COMB LCCOMB_X39_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.189 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.314 ns Add3~41 7 COMB LCCOMB_X39_Y6_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.314 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.241 ns Equal3~3 8 COMB LCCOMB_X31_Y6_N24 3 " "Info: 8: + IC(0.702 ns) + CELL(0.225 ns) = 3.241 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.203 ns Selector8~4 9 COMB LCCOMB_X34_Y6_N0 1 " "Info: 9: + IC(0.584 ns) + CELL(0.378 ns) = 4.203 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.465 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 4.465 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.249 ns Selector8~5clkctrl 11 COMB CLKCTRL_G9 15 " "Info: 11: + IC(1.784 ns) + CELL(0.000 ns) = 6.249 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.227 ns current_length\[7\] 12 REG LCCOMB_X33_Y7_N16 6 " "Info: 12: + IC(0.925 ns) + CELL(0.053 ns) = 7.227 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.202 ns ( 30.47 % ) " "Info: Total cell delay = 2.202 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.025 ns ( 69.53 % ) " "Info: Total interconnect delay = 5.025 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[7\] source 4.481 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[7\]\" to source register is 4.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[7\] 1 CLK PIN_U1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 2; CLK Node = 'lngth_four\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.309 ns) 1.960 ns Add3~22 2 COMB LCCOMB_X39_Y6_N10 2 " "Info: 2: + IC(0.821 ns) + CELL(0.309 ns) = 1.960 ns; Loc. = LCCOMB_X39_Y6_N10; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { lngth_four[7] Add3~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.995 ns Add3~26 3 COMB LCCOMB_X39_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.995 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~22 Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.119 ns Add3~30 4 COMB LCCOMB_X39_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.124 ns) = 2.119 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.244 ns Add3~33 5 COMB LCCOMB_X39_Y6_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.244 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.795 ns Equal3~0 6 COMB LCCOMB_X35_Y6_N16 3 " "Info: 6: + IC(0.498 ns) + CELL(0.053 ns) = 2.795 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.167 ns Selector8~4 7 COMB LCCOMB_X34_Y6_N0 1 " "Info: 7: + IC(0.319 ns) + CELL(0.053 ns) = 3.167 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.429 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 3.429 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.481 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 4.481 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 40.33 % ) " "Info: Total cell delay = 1.807 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.674 ns ( 59.67 % ) " "Info: Total interconnect delay = 2.674 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { lngth_four[7] Add3~22 Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.481 ns" { lngth_four[7] {} lngth_four[7]~combout {} Add3~22 {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.821ns 0.000ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[8\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[8\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[8\] 433 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[8\]\" (Hold time is 433 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.746 ns + Largest " "Info: + Largest clock skew is 2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[8\] destination 7.203 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[8\]\" to destination register is 7.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns lngth_four\[8\] 1 CLK PIN_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 2; CLK Node = 'lngth_four\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.309 ns) 1.971 ns Add3~26 2 COMB LCCOMB_X39_Y6_N12 2 " "Info: 2: + IC(0.872 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { lngth_four[8] Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.095 ns Add3~30 3 COMB LCCOMB_X39_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 2.095 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.130 ns Add3~34 4 COMB LCCOMB_X39_Y6_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.130 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.165 ns Add3~38 5 COMB LCCOMB_X39_Y6_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.165 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.290 ns Add3~41 6 COMB LCCOMB_X39_Y6_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.290 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.217 ns Equal3~3 7 COMB LCCOMB_X31_Y6_N24 3 " "Info: 7: + IC(0.702 ns) + CELL(0.225 ns) = 3.217 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.179 ns Selector8~4 8 COMB LCCOMB_X34_Y6_N0 1 " "Info: 8: + IC(0.584 ns) + CELL(0.378 ns) = 4.179 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.441 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 4.441 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.225 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 6.225 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.203 ns current_length\[7\] 11 REG LCCOMB_X33_Y7_N16 6 " "Info: 11: + IC(0.925 ns) + CELL(0.053 ns) = 7.203 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.127 ns ( 29.53 % ) " "Info: Total cell delay = 2.127 ns ( 29.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.076 ns ( 70.47 % ) " "Info: Total interconnect delay = 5.076 ns ( 70.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { lngth_four[8] Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[8\] source 4.457 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[8\]\" to source register is 4.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns lngth_four\[8\] 1 CLK PIN_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 2; CLK Node = 'lngth_four\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.309 ns) 1.971 ns Add3~26 2 COMB LCCOMB_X39_Y6_N12 2 " "Info: 2: + IC(0.872 ns) + CELL(0.309 ns) = 1.971 ns; Loc. = LCCOMB_X39_Y6_N12; Fanout = 2; COMB Node = 'Add3~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { lngth_four[8] Add3~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.095 ns Add3~30 3 COMB LCCOMB_X39_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 2.095 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add3~26 Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.220 ns Add3~33 4 COMB LCCOMB_X39_Y6_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.220 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.771 ns Equal3~0 5 COMB LCCOMB_X35_Y6_N16 3 " "Info: 5: + IC(0.498 ns) + CELL(0.053 ns) = 2.771 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.143 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.319 ns) + CELL(0.053 ns) = 3.143 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.405 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 3.405 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.457 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 4.457 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 38.86 % ) " "Info: Total cell delay = 1.732 ns ( 38.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.725 ns ( 61.14 % ) " "Info: Total interconnect delay = 2.725 ns ( 61.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lngth_four[8] Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.457 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { lngth_four[8] Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lngth_four[8] Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.457 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { lngth_four[8] Add3~26 Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lngth_four[8] Add3~26 Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.457 ns" { lngth_four[8] {} lngth_four[8]~combout {} Add3~26 {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.872ns 0.000ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.790ns 0.309ns 0.124ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[9\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[9\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[9\] 433 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[9\]\" (Hold time is 433 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.746 ns + Largest " "Info: + Largest clock skew is 2.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[9\] destination 7.197 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[9\]\" to destination register is 7.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[9\] 1 CLK PIN_U2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 2; CLK Node = 'lngth_four\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.417 ns) 2.089 ns Add3~30 2 COMB LCCOMB_X39_Y6_N14 2 " "Info: 2: + IC(0.842 ns) + CELL(0.417 ns) = 2.089 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lngth_four[9] Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.124 ns Add3~34 3 COMB LCCOMB_X39_Y6_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.124 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~30 Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.159 ns Add3~38 4 COMB LCCOMB_X39_Y6_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.159 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.284 ns Add3~41 5 COMB LCCOMB_X39_Y6_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.284 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.211 ns Equal3~3 6 COMB LCCOMB_X31_Y6_N24 3 " "Info: 6: + IC(0.702 ns) + CELL(0.225 ns) = 3.211 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.173 ns Selector8~4 7 COMB LCCOMB_X34_Y6_N0 1 " "Info: 7: + IC(0.584 ns) + CELL(0.378 ns) = 4.173 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.435 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 4.435 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.219 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 6.219 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.197 ns current_length\[7\] 10 REG LCCOMB_X33_Y7_N16 6 " "Info: 10: + IC(0.925 ns) + CELL(0.053 ns) = 7.197 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.151 ns ( 29.89 % ) " "Info: Total cell delay = 2.151 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.046 ns ( 70.11 % ) " "Info: Total interconnect delay = 5.046 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { lngth_four[9] Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.417ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[9\] source 4.451 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[9\]\" to source register is 4.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_four\[9\] 1 CLK PIN_U2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U2; Fanout = 2; CLK Node = 'lngth_four\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.417 ns) 2.089 ns Add3~30 2 COMB LCCOMB_X39_Y6_N14 2 " "Info: 2: + IC(0.842 ns) + CELL(0.417 ns) = 2.089 ns; Loc. = LCCOMB_X39_Y6_N14; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lngth_four[9] Add3~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.214 ns Add3~33 3 COMB LCCOMB_X39_Y6_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.214 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.765 ns Equal3~0 4 COMB LCCOMB_X35_Y6_N16 3 " "Info: 4: + IC(0.498 ns) + CELL(0.053 ns) = 2.765 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.137 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.319 ns) + CELL(0.053 ns) = 3.137 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.399 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 3.399 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.451 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.451 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 39.45 % ) " "Info: Total cell delay = 1.756 ns ( 39.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.695 ns ( 60.55 % ) " "Info: Total interconnect delay = 2.695 ns ( 60.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { lngth_four[9] Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.417ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { lngth_four[9] Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.417ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { lngth_four[9] Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.417ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.197 ns" { lngth_four[9] Add3~30 Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.197 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.417ns 0.035ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { lngth_four[9] Add3~30 Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { lngth_four[9] {} lngth_four[9]~combout {} Add3~30 {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.842ns 0.000ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.830ns 0.417ns 0.125ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[10\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_four\[10\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[10\] 461 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[10\]\" (Hold time is 461 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.774 ns + Largest " "Info: + Largest clock skew is 2.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[10\] destination 7.134 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[10\]\" to destination register is 7.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns lngth_four\[10\] 1 CLK PIN_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 2; CLK Node = 'lngth_four\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.309 ns) 2.061 ns Add3~34 2 COMB LCCOMB_X39_Y6_N16 2 " "Info: 2: + IC(0.898 ns) + CELL(0.309 ns) = 2.061 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { lngth_four[10] Add3~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.096 ns Add3~38 3 COMB LCCOMB_X39_Y6_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.096 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~34 Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.221 ns Add3~41 4 COMB LCCOMB_X39_Y6_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.221 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.148 ns Equal3~3 5 COMB LCCOMB_X31_Y6_N24 3 " "Info: 5: + IC(0.702 ns) + CELL(0.225 ns) = 3.148 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.110 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.584 ns) + CELL(0.378 ns) = 4.110 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.372 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 4.372 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.156 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.156 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.134 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.134 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.032 ns ( 28.48 % ) " "Info: Total cell delay = 2.032 ns ( 28.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns ( 71.52 % ) " "Info: Total interconnect delay = 5.102 ns ( 71.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.134 ns" { lngth_four[10] Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.134 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.898ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.854ns 0.309ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[10\] source 4.360 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[10\]\" to source register is 4.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns lngth_four\[10\] 1 CLK PIN_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 2; CLK Node = 'lngth_four\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.371 ns) 2.123 ns Add3~33 2 COMB LCCOMB_X39_Y6_N16 1 " "Info: 2: + IC(0.898 ns) + CELL(0.371 ns) = 2.123 ns; Loc. = LCCOMB_X39_Y6_N16; Fanout = 1; COMB Node = 'Add3~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { lngth_four[10] Add3~33 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.053 ns) 2.674 ns Equal3~0 3 COMB LCCOMB_X35_Y6_N16 3 " "Info: 3: + IC(0.498 ns) + CELL(0.053 ns) = 2.674 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Add3~33 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.046 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.053 ns) = 3.046 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.308 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.308 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.360 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.360 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 36.90 % ) " "Info: Total cell delay = 1.609 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.751 ns ( 63.10 % ) " "Info: Total interconnect delay = 2.751 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { lngth_four[10] Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.898ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.854ns 0.371ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.134 ns" { lngth_four[10] Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.134 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.898ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.854ns 0.309ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { lngth_four[10] Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.898ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.854ns 0.371ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.134 ns" { lngth_four[10] Add3~34 Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.134 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~34 {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.898ns 0.000ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.854ns 0.309ns 0.035ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.360 ns" { lngth_four[10] Add3~33 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.360 ns" { lngth_four[10] {} lngth_four[10]~combout {} Add3~33 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.898ns 0.498ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.854ns 0.371ns 0.053ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[11\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_four\[11\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[11\] 317 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[11\]\" (Hold time is 317 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.630 ns + Largest " "Info: + Largest clock skew is 2.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[11\] destination 6.967 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[11\]\" to destination register is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[11\] 1 CLK PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T5; Fanout = 2; CLK Node = 'lngth_four\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.309 ns) 1.929 ns Add3~38 2 COMB LCCOMB_X39_Y6_N18 2 " "Info: 2: + IC(0.810 ns) + CELL(0.309 ns) = 1.929 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 2; COMB Node = 'Add3~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { lngth_four[11] Add3~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.054 ns Add3~41 3 COMB LCCOMB_X39_Y6_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.054 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~38 Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 2.981 ns Equal3~3 4 COMB LCCOMB_X31_Y6_N24 3 " "Info: 4: + IC(0.702 ns) + CELL(0.225 ns) = 2.981 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 3.943 ns Selector8~4 5 COMB LCCOMB_X34_Y6_N0 1 " "Info: 5: + IC(0.584 ns) + CELL(0.378 ns) = 3.943 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.205 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 4.205 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.989 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 5.989 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 6.967 ns current_length\[7\] 8 REG LCCOMB_X33_Y7_N16 6 " "Info: 8: + IC(0.925 ns) + CELL(0.053 ns) = 6.967 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 28.03 % ) " "Info: Total cell delay = 1.953 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.014 ns ( 71.97 % ) " "Info: Total interconnect delay = 5.014 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { lngth_four[11] Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.810ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[11\] source 4.337 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[11\]\" to source register is 4.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_four\[11\] 1 CLK PIN_T5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T5; Fanout = 2; CLK Node = 'lngth_four\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.371 ns) 1.991 ns Add3~37 2 COMB LCCOMB_X39_Y6_N18 1 " "Info: 2: + IC(0.810 ns) + CELL(0.371 ns) = 1.991 ns; Loc. = LCCOMB_X39_Y6_N18; Fanout = 1; COMB Node = 'Add3~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { lngth_four[11] Add3~37 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.154 ns) 2.651 ns Equal3~0 3 COMB LCCOMB_X35_Y6_N16 3 " "Info: 3: + IC(0.506 ns) + CELL(0.154 ns) = 2.651 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 3; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { Add3~37 Equal3~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.053 ns) 3.023 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.319 ns) + CELL(0.053 ns) = 3.023 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { Equal3~0 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.285 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.285 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.337 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 38.41 % ) " "Info: Total cell delay = 1.666 ns ( 38.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 61.59 % ) " "Info: Total interconnect delay = 2.671 ns ( 61.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { lngth_four[11] Add3~37 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~37 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.810ns 0.506ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.154ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { lngth_four[11] Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.810ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { lngth_four[11] Add3~37 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~37 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.810ns 0.506ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.154ns 0.053ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { lngth_four[11] Add3~38 Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~38 {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.810ns 0.000ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { lngth_four[11] Add3~37 Equal3~0 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { lngth_four[11] {} lngth_four[11]~combout {} Add3~37 {} Equal3~0 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.810ns 0.506ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.810ns 0.371ns 0.154ns 0.053ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[12\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_four\[12\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[12\] 129 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[12\]\" (Hold time is 129 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.442 ns + Largest " "Info: + Largest clock skew is 2.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[12\] destination 7.048 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[12\]\" to destination register is 7.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[12\] 1 CLK PIN_P3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 2; CLK Node = 'lngth_four\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.418 ns) 2.135 ns Add3~41 2 COMB LCCOMB_X39_Y6_N20 1 " "Info: 2: + IC(0.897 ns) + CELL(0.418 ns) = 2.135 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 1; COMB Node = 'Add3~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { lngth_four[12] Add3~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.225 ns) 3.062 ns Equal3~3 3 COMB LCCOMB_X31_Y6_N24 3 " "Info: 3: + IC(0.702 ns) + CELL(0.225 ns) = 3.062 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { Add3~41 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 4.024 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.584 ns) + CELL(0.378 ns) = 4.024 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.286 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 4.286 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.070 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 6.070 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.048 ns current_length\[7\] 7 REG LCCOMB_X33_Y7_N16 6 " "Info: 7: + IC(0.925 ns) + CELL(0.053 ns) = 7.048 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 27.62 % ) " "Info: Total cell delay = 1.947 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.101 ns ( 72.38 % ) " "Info: Total interconnect delay = 5.101 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { lngth_four[12] Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.897ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.418ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[12\] source 4.606 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[12\]\" to source register is 4.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[12\] 1 CLK PIN_P3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_P3; Fanout = 2; CLK Node = 'lngth_four\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.350 ns) 2.067 ns Add3~42 2 COMB LCCOMB_X39_Y6_N20 2 " "Info: 2: + IC(0.897 ns) + CELL(0.350 ns) = 2.067 ns; Loc. = LCCOMB_X39_Y6_N20; Fanout = 2; COMB Node = 'Add3~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { lngth_four[12] Add3~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.102 ns Add3~46 3 COMB LCCOMB_X39_Y6_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.102 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~42 Add3~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.137 ns Add3~50 4 COMB LCCOMB_X39_Y6_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.137 ns; Loc. = LCCOMB_X39_Y6_N24; Fanout = 1; COMB Node = 'Add3~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~46 Add3~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.262 ns Add3~53 5 COMB LCCOMB_X39_Y6_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.262 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~50 Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.819 ns Equal3~6 6 COMB LCCOMB_X35_Y6_N28 3 " "Info: 6: + IC(0.504 ns) + CELL(0.053 ns) = 2.819 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.292 ns Selector8~4 7 COMB LCCOMB_X34_Y6_N0 1 " "Info: 7: + IC(0.319 ns) + CELL(0.154 ns) = 3.292 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.554 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 3.554 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.606 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 4.606 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.850 ns ( 40.17 % ) " "Info: Total cell delay = 1.850 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.756 ns ( 59.83 % ) " "Info: Total interconnect delay = 2.756 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { lngth_four[12] Add3~42 Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { lngth_four[12] Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.897ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.418ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { lngth_four[12] Add3~42 Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { lngth_four[12] Add3~41 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~41 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.897ns 0.702ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.418ns 0.225ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { lngth_four[12] Add3~42 Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { lngth_four[12] {} lngth_four[12]~combout {} Add3~42 {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_four\[13\] 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"lngth_four\[13\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_four\[13\] 42 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_four\[13\]\" (Hold time is 42 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.355 ns + Largest " "Info: + Largest clock skew is 2.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[13\] destination 6.928 ns + Longest register " "Info: + Longest clock path from clock \"lngth_four\[13\]\" to destination register is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[13\] 1 CLK PIN_V3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; CLK Node = 'lngth_four\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.418 ns) 2.137 ns Add3~45 2 COMB LCCOMB_X39_Y6_N22 1 " "Info: 2: + IC(0.899 ns) + CELL(0.418 ns) = 2.137 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 1; COMB Node = 'Add3~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { lngth_four[13] Add3~45 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.053 ns) 2.942 ns Equal3~3 3 COMB LCCOMB_X31_Y6_N24 3 " "Info: 3: + IC(0.752 ns) + CELL(0.053 ns) = 2.942 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 3; COMB Node = 'Equal3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { Add3~45 Equal3~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.378 ns) 3.904 ns Selector8~4 4 COMB LCCOMB_X34_Y6_N0 1 " "Info: 4: + IC(0.584 ns) + CELL(0.378 ns) = 3.904 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Equal3~3 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.166 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 4.166 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 5.950 ns Selector8~5clkctrl 6 COMB CLKCTRL_G9 15 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 5.950 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 6.928 ns current_length\[7\] 7 REG LCCOMB_X33_Y7_N16 6 " "Info: 7: + IC(0.925 ns) + CELL(0.053 ns) = 6.928 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.775 ns ( 25.62 % ) " "Info: Total cell delay = 1.775 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.153 ns ( 74.38 % ) " "Info: Total interconnect delay = 5.153 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { lngth_four[13] Add3~45 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~45 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.899ns 0.752ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_four\[13\] source 4.573 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_four\[13\]\" to source register is 4.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_four\[13\] 1 CLK PIN_V3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; CLK Node = 'lngth_four\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_four[13] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.350 ns) 2.069 ns Add3~46 2 COMB LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.899 ns) + CELL(0.350 ns) = 2.069 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { lngth_four[13] Add3~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.104 ns Add3~50 3 COMB LCCOMB_X39_Y6_N24 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.104 ns; Loc. = LCCOMB_X39_Y6_N24; Fanout = 1; COMB Node = 'Add3~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add3~46 Add3~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.229 ns Add3~53 4 COMB LCCOMB_X39_Y6_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.229 ns; Loc. = LCCOMB_X39_Y6_N26; Fanout = 1; COMB Node = 'Add3~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add3~50 Add3~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.053 ns) 2.786 ns Equal3~6 5 COMB LCCOMB_X35_Y6_N28 3 " "Info: 5: + IC(0.504 ns) + CELL(0.053 ns) = 2.786 ns; Loc. = LCCOMB_X35_Y6_N28; Fanout = 3; COMB Node = 'Equal3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { Add3~53 Equal3~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.154 ns) 3.259 ns Selector8~4 6 COMB LCCOMB_X34_Y6_N0 1 " "Info: 6: + IC(0.319 ns) + CELL(0.154 ns) = 3.259 ns; Loc. = LCCOMB_X34_Y6_N0; Fanout = 1; COMB Node = 'Selector8~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~6 Selector8~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 3.521 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 3.521 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Selector8~4 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.573 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 4.573 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.815 ns ( 39.69 % ) " "Info: Total cell delay = 1.815 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.758 ns ( 60.31 % ) " "Info: Total interconnect delay = 2.758 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { lngth_four[13] Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.573 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { lngth_four[13] Add3~45 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~45 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.899ns 0.752ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { lngth_four[13] Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.573 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { lngth_four[13] Add3~45 Equal3~3 Selector8~4 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~45 {} Equal3~3 {} Selector8~4 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.899ns 0.752ns 0.584ns 0.209ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.378ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { lngth_four[13] Add3~46 Add3~50 Add3~53 Equal3~6 Selector8~4 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.573 ns" { lngth_four[13] {} lngth_four[13]~combout {} Add3~46 {} Add3~50 {} Add3~53 {} Equal3~6 {} Selector8~4 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.899ns 0.000ns 0.000ns 0.504ns 0.319ns 0.209ns 0.827ns } { 0.000ns 0.820ns 0.350ns 0.035ns 0.125ns 0.053ns 0.154ns 0.053ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[2\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_one\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[2\] 611 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[2\]\" (Hold time is 611 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.924 ns + Largest " "Info: + Largest clock skew is 2.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[2\] destination 7.993 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[2\]\" to destination register is 7.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_one\[2\] 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lngth_one\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.309 ns) 1.997 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(0.881 ns) + CELL(0.309 ns) = 1.997 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lngth_one[2] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.032 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.032 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.067 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.067 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.192 ns Add0~13 5 COMB LCCOMB_X35_Y4_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.192 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 2.951 ns Equal0~5 6 COMB LCCOMB_X31_Y4_N0 1 " "Info: 6: + IC(0.534 ns) + CELL(0.225 ns) = 2.951 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.415 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.236 ns) + CELL(0.228 ns) = 3.415 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.764 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 4.764 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.231 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 5.231 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.015 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 7.015 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.993 ns current_length\[7\] 11 REG LCCOMB_X33_Y7_N16 6 " "Info: 11: + IC(0.925 ns) + CELL(0.053 ns) = 7.993 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 28.99 % ) " "Info: Total cell delay = 2.317 ns ( 28.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.676 ns ( 71.01 % ) " "Info: Total interconnect delay = 5.676 ns ( 71.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[2\] source 5.069 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[2\]\" to source register is 5.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_one\[2\] 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lngth_one\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.309 ns) 1.997 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(0.881 ns) + CELL(0.309 ns) = 1.997 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { lngth_one[2] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.032 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.032 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.067 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.067 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.102 ns Add0~14 5 COMB LCCOMB_X35_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.102 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.137 ns Add0~18 6 COMB LCCOMB_X35_Y4_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.137 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.172 ns Add0~22 7 COMB LCCOMB_X35_Y4_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.172 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.297 ns Add0~25 8 COMB LCCOMB_X35_Y4_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.297 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.964 ns Equal0~4 9 COMB LCCOMB_X35_Y6_N12 3 " "Info: 9: + IC(0.614 ns) + CELL(0.053 ns) = 2.964 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.550 ns Selector8~2 10 COMB LCCOMB_X34_Y6_N4 1 " "Info: 10: + IC(0.358 ns) + CELL(0.228 ns) = 3.550 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.017 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.313 ns) + CELL(0.154 ns) = 4.017 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.069 ns current_length\[5\] 12 REG LCCOMB_X31_Y4_N16 6 " "Info: 12: + IC(0.827 ns) + CELL(0.225 ns) = 5.069 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 40.95 % ) " "Info: Total cell delay = 2.076 ns ( 40.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.993 ns ( 59.05 % ) " "Info: Total interconnect delay = 2.993 ns ( 59.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.993 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { lngth_one[2] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.069 ns" { lngth_one[2] {} lngth_one[2]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.881ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[1\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_one\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[1\] 1.096 ns " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[1\]\" (Hold time is 1.096 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.409 ns + Largest " "Info: + Largest clock skew is 3.409 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[1\] destination 9.132 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[1\]\" to destination register is 9.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[1\] 1 CLK PIN_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 3; CLK Node = 'lngth_one\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.350 ns) 3.136 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(1.929 ns) + CELL(0.350 ns) = 3.136 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { lngth_one[1] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.171 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 3.171 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.206 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 3.206 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.331 ns Add0~13 5 COMB LCCOMB_X35_Y4_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 3.331 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 4.090 ns Equal0~5 6 COMB LCCOMB_X31_Y4_N0 1 " "Info: 6: + IC(0.534 ns) + CELL(0.225 ns) = 4.090 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 4.554 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.236 ns) + CELL(0.228 ns) = 4.554 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.903 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 5.903 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 6.370 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 6.370 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 8.154 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 8.154 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 9.132 ns current_length\[7\] 11 REG LCCOMB_X33_Y7_N16 6 " "Info: 11: + IC(0.925 ns) + CELL(0.053 ns) = 9.132 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 26.37 % ) " "Info: Total cell delay = 2.408 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.724 ns ( 73.63 % ) " "Info: Total interconnect delay = 6.724 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.132 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[1\] source 5.723 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[1\]\" to source register is 5.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[1\] 1 CLK PIN_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 3; CLK Node = 'lngth_one\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.053 ns) 2.514 ns Equal0~1 2 COMB LCCOMB_X31_Y6_N14 1 " "Info: 2: + IC(1.604 ns) + CELL(0.053 ns) = 2.514 ns; Loc. = LCCOMB_X31_Y6_N14; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { lngth_one[1] Equal0~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.228 ns) 2.983 ns Equal0~2 3 COMB LCCOMB_X31_Y6_N30 1 " "Info: 3: + IC(0.241 ns) + CELL(0.228 ns) = 2.983 ns; Loc. = LCCOMB_X31_Y6_N30; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.228 ns) 3.743 ns Equal0~3 4 COMB LCCOMB_X34_Y6_N24 3 " "Info: 4: + IC(0.532 ns) + CELL(0.228 ns) = 3.743 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 4.204 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 4.204 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.671 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 4.671 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.723 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.723 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.970 ns ( 34.42 % ) " "Info: Total cell delay = 1.970 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.753 ns ( 65.58 % ) " "Info: Total interconnect delay = 3.753 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { lngth_one[1] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { lngth_one[1] {} lngth_one[1]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.604ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.132 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { lngth_one[1] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { lngth_one[1] {} lngth_one[1]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.604ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.132 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.132 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { lngth_one[1] Equal0~1 Equal0~2 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { lngth_one[1] {} lngth_one[1]~combout {} Equal0~1 {} Equal0~2 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.604ns 0.241ns 0.532ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.228ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[3\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_one\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[3\] 611 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[3\]\" (Hold time is 611 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.924 ns + Largest " "Info: + Largest clock skew is 2.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[3\] destination 7.990 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[3\]\" to destination register is 7.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[3\] 1 CLK PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 2; CLK Node = 'lngth_one\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.309 ns) 2.029 ns Add0~6 2 COMB LCCOMB_X35_Y4_N2 2 " "Info: 2: + IC(0.910 ns) + CELL(0.309 ns) = 2.029 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { lngth_one[3] Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.064 ns Add0~10 3 COMB LCCOMB_X35_Y4_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.064 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.189 ns Add0~13 4 COMB LCCOMB_X35_Y4_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.189 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 2.948 ns Equal0~5 5 COMB LCCOMB_X31_Y4_N0 1 " "Info: 5: + IC(0.534 ns) + CELL(0.225 ns) = 2.948 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.412 ns Equal0~6 6 COMB LCCOMB_X31_Y4_N6 3 " "Info: 6: + IC(0.236 ns) + CELL(0.228 ns) = 3.412 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.761 ns Selector8~2 7 COMB LCCOMB_X34_Y6_N4 1 " "Info: 7: + IC(1.003 ns) + CELL(0.346 ns) = 4.761 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.228 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.313 ns) + CELL(0.154 ns) = 5.228 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.012 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 7.012 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.990 ns current_length\[7\] 10 REG LCCOMB_X33_Y7_N16 6 " "Info: 10: + IC(0.925 ns) + CELL(0.053 ns) = 7.990 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.285 ns ( 28.60 % ) " "Info: Total cell delay = 2.285 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.705 ns ( 71.40 % ) " "Info: Total interconnect delay = 5.705 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.990 ns" { lngth_one[3] Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.990 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[3\] source 5.066 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[3\]\" to source register is 5.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[3\] 1 CLK PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T3; Fanout = 2; CLK Node = 'lngth_one\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.309 ns) 2.029 ns Add0~6 2 COMB LCCOMB_X35_Y4_N2 2 " "Info: 2: + IC(0.910 ns) + CELL(0.309 ns) = 2.029 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { lngth_one[3] Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.064 ns Add0~10 3 COMB LCCOMB_X35_Y4_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.064 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.099 ns Add0~14 4 COMB LCCOMB_X35_Y4_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.099 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.134 ns Add0~18 5 COMB LCCOMB_X35_Y4_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.134 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.169 ns Add0~22 6 COMB LCCOMB_X35_Y4_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.169 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.294 ns Add0~25 7 COMB LCCOMB_X35_Y4_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.294 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.961 ns Equal0~4 8 COMB LCCOMB_X35_Y6_N12 3 " "Info: 8: + IC(0.614 ns) + CELL(0.053 ns) = 2.961 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.547 ns Selector8~2 9 COMB LCCOMB_X34_Y6_N4 1 " "Info: 9: + IC(0.358 ns) + CELL(0.228 ns) = 3.547 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.014 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.313 ns) + CELL(0.154 ns) = 4.014 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.066 ns current_length\[5\] 11 REG LCCOMB_X31_Y4_N16 6 " "Info: 11: + IC(0.827 ns) + CELL(0.225 ns) = 5.066 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.044 ns ( 40.35 % ) " "Info: Total cell delay = 2.044 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 59.65 % ) " "Info: Total interconnect delay = 3.022 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { lngth_one[3] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.990 ns" { lngth_one[3] Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.990 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { lngth_one[3] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.990 ns" { lngth_one[3] Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.990 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.066 ns" { lngth_one[3] Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.066 ns" { lngth_one[3] {} lngth_one[3]~combout {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[4\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_one\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[4\] 611 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[4\]\" (Hold time is 611 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.924 ns + Largest " "Info: + Largest clock skew is 2.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[4\] destination 7.973 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[4\]\" to destination register is 7.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[4\] 1 CLK PIN_U9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U9; Fanout = 2; CLK Node = 'lngth_one\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.350 ns) 2.047 ns Add0~10 2 COMB LCCOMB_X35_Y4_N4 2 " "Info: 2: + IC(0.880 ns) + CELL(0.350 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lngth_one[4] Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.172 ns Add0~13 3 COMB LCCOMB_X35_Y4_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.172 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 2.931 ns Equal0~5 4 COMB LCCOMB_X31_Y4_N0 1 " "Info: 4: + IC(0.534 ns) + CELL(0.225 ns) = 2.931 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.395 ns Equal0~6 5 COMB LCCOMB_X31_Y4_N6 3 " "Info: 5: + IC(0.236 ns) + CELL(0.228 ns) = 3.395 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.744 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(1.003 ns) + CELL(0.346 ns) = 4.744 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.211 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 5.211 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.995 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.995 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.973 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.973 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 28.82 % ) " "Info: Total cell delay = 2.298 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.675 ns ( 71.18 % ) " "Info: Total interconnect delay = 5.675 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.973 ns" { lngth_one[4] Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.973 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[4\] source 5.049 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[4\]\" to source register is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[4\] 1 CLK PIN_U9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U9; Fanout = 2; CLK Node = 'lngth_one\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.350 ns) 2.047 ns Add0~10 2 COMB LCCOMB_X35_Y4_N4 2 " "Info: 2: + IC(0.880 ns) + CELL(0.350 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lngth_one[4] Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.082 ns Add0~14 3 COMB LCCOMB_X35_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.082 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.117 ns Add0~18 4 COMB LCCOMB_X35_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.117 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.152 ns Add0~22 5 COMB LCCOMB_X35_Y4_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.152 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.277 ns Add0~25 6 COMB LCCOMB_X35_Y4_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.277 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.944 ns Equal0~4 7 COMB LCCOMB_X35_Y6_N12 3 " "Info: 7: + IC(0.614 ns) + CELL(0.053 ns) = 2.944 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.530 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(0.358 ns) + CELL(0.228 ns) = 3.530 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.997 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 3.997 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.049 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.049 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.057 ns ( 40.74 % ) " "Info: Total cell delay = 2.057 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.992 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.992 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[4] Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.973 ns" { lngth_one[4] Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.973 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[4] Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.973 ns" { lngth_one[4] Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.973 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[4] Add0~10 Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[4] {} lngth_one[4]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[5\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_one\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[5\] 583 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[5\]\" (Hold time is 583 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.896 ns + Largest " "Info: + Largest clock skew is 2.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[5\] destination 8.713 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[5\]\" to destination register is 8.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[5\] 1 CLK PIN_F8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 2; CLK Node = 'lngth_one\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.371 ns) 2.912 ns Add0~13 2 COMB LCCOMB_X35_Y4_N6 1 " "Info: 2: + IC(1.714 ns) + CELL(0.371 ns) = 2.912 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { lngth_one[5] Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 3.671 ns Equal0~5 3 COMB LCCOMB_X31_Y4_N0 1 " "Info: 3: + IC(0.534 ns) + CELL(0.225 ns) = 3.671 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 4.135 ns Equal0~6 4 COMB LCCOMB_X31_Y4_N6 3 " "Info: 4: + IC(0.236 ns) + CELL(0.228 ns) = 4.135 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.484 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(1.003 ns) + CELL(0.346 ns) = 5.484 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.951 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 5.951 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.735 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.735 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 8.713 ns current_length\[7\] 8 REG LCCOMB_X33_Y7_N16 6 " "Info: 8: + IC(0.925 ns) + CELL(0.053 ns) = 8.713 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.204 ns ( 25.30 % ) " "Info: Total cell delay = 2.204 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.509 ns ( 74.70 % ) " "Info: Total interconnect delay = 6.509 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { lngth_one[5] Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.714ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[5\] source 5.817 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[5\]\" to source register is 5.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lngth_one\[5\] 1 CLK PIN_F8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 2; CLK Node = 'lngth_one\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.309 ns) 2.850 ns Add0~14 2 COMB LCCOMB_X35_Y4_N6 2 " "Info: 2: + IC(1.714 ns) + CELL(0.309 ns) = 2.850 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { lngth_one[5] Add0~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.885 ns Add0~18 3 COMB LCCOMB_X35_Y4_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.885 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.920 ns Add0~22 4 COMB LCCOMB_X35_Y4_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.920 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.045 ns Add0~25 5 COMB LCCOMB_X35_Y4_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 3.045 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 3.712 ns Equal0~4 6 COMB LCCOMB_X35_Y6_N12 3 " "Info: 6: + IC(0.614 ns) + CELL(0.053 ns) = 3.712 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 4.298 ns Selector8~2 7 COMB LCCOMB_X34_Y6_N4 1 " "Info: 7: + IC(0.358 ns) + CELL(0.228 ns) = 4.298 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.765 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.313 ns) + CELL(0.154 ns) = 4.765 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.817 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.817 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.991 ns ( 34.23 % ) " "Info: Total cell delay = 1.991 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.826 ns ( 65.77 % ) " "Info: Total interconnect delay = 3.826 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { lngth_one[5] Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.714ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { lngth_one[5] Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.714ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { lngth_one[5] Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.714ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.713 ns" { lngth_one[5] Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.713 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.714ns 0.534ns 0.236ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.827ns 0.371ns 0.225ns 0.228ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.817 ns" { lngth_one[5] Add0~14 Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.817 ns" { lngth_one[5] {} lngth_one[5]~combout {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.714ns 0.000ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.827ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[6\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"lngth_one\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[6\] 390 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[6\]\" (Hold time is 390 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.703 ns + Largest " "Info: + Largest clock skew is 2.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[6\] destination 8.257 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[6\]\" to destination register is 8.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[6\] 1 CLK PIN_U19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; CLK Node = 'lngth_one\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.309 ns) 2.622 ns Add0~18 2 COMB LCCOMB_X35_Y4_N8 2 " "Info: 2: + IC(1.493 ns) + CELL(0.309 ns) = 2.622 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { lngth_one[6] Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.657 ns Add0~22 3 COMB LCCOMB_X35_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.657 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.692 ns Add0~26 4 COMB LCCOMB_X35_Y4_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.692 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.788 ns Add0~30 5 COMB LCCOMB_X35_Y4_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.788 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.823 ns Add0~34 6 COMB LCCOMB_X35_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.823 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.858 ns Add0~38 7 COMB LCCOMB_X35_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.858 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.893 ns Add0~42 8 COMB LCCOMB_X35_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.893 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.928 ns Add0~46 9 COMB LCCOMB_X35_Y4_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.928 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.963 ns Add0~50 10 COMB LCCOMB_X35_Y4_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.963 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.088 ns Add0~53 11 COMB LCCOMB_X35_Y4_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 3.088 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.679 ns Equal0~6 12 COMB LCCOMB_X31_Y4_N6 3 " "Info: 12: + IC(0.538 ns) + CELL(0.053 ns) = 3.679 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.028 ns Selector8~2 13 COMB LCCOMB_X34_Y6_N4 1 " "Info: 13: + IC(1.003 ns) + CELL(0.346 ns) = 5.028 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.495 ns Selector8~5 14 COMB LCCOMB_X34_Y6_N30 3 " "Info: 14: + IC(0.313 ns) + CELL(0.154 ns) = 5.495 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.279 ns Selector8~5clkctrl 15 COMB CLKCTRL_G9 15 " "Info: 15: + IC(1.784 ns) + CELL(0.000 ns) = 7.279 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 8.257 ns current_length\[7\] 16 REG LCCOMB_X33_Y7_N16 6 " "Info: 16: + IC(0.925 ns) + CELL(0.053 ns) = 8.257 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.201 ns ( 26.66 % ) " "Info: Total cell delay = 2.201 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.056 ns ( 73.34 % ) " "Info: Total interconnect delay = 6.056 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { lngth_one[6] Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[6\] source 5.554 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[6\]\" to source register is 5.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[6\] 1 CLK PIN_U19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U19; Fanout = 2; CLK Node = 'lngth_one\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.493 ns) + CELL(0.309 ns) 2.622 ns Add0~18 2 COMB LCCOMB_X35_Y4_N8 2 " "Info: 2: + IC(1.493 ns) + CELL(0.309 ns) = 2.622 ns; Loc. = LCCOMB_X35_Y4_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { lngth_one[6] Add0~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.657 ns Add0~22 3 COMB LCCOMB_X35_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.657 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.782 ns Add0~25 4 COMB LCCOMB_X35_Y4_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.782 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 3.449 ns Equal0~4 5 COMB LCCOMB_X35_Y6_N12 3 " "Info: 5: + IC(0.614 ns) + CELL(0.053 ns) = 3.449 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 4.035 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(0.358 ns) + CELL(0.228 ns) = 4.035 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.502 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 4.502 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.554 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.554 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 35.09 % ) " "Info: Total cell delay = 1.949 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.605 ns ( 64.91 % ) " "Info: Total interconnect delay = 3.605 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { lngth_one[6] Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { lngth_one[6] Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { lngth_one[6] Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { lngth_one[6] Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.554 ns" { lngth_one[6] Add0~18 Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.554 ns" { lngth_one[6] {} lngth_one[6]~combout {} Add0~18 {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.493ns 0.000ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.309ns 0.035ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[7\] 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"lngth_one\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[7\] 390 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[7\]\" (Hold time is 390 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.703 ns + Largest " "Info: + Largest clock skew is 2.703 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[7\] destination 7.673 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[7\]\" to destination register is 7.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_one\[7\] 1 CLK PIN_R7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 2; CLK Node = 'lngth_one\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.309 ns) 2.073 ns Add0~22 2 COMB LCCOMB_X35_Y4_N10 2 " "Info: 2: + IC(0.984 ns) + CELL(0.309 ns) = 2.073 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lngth_one[7] Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.108 ns Add0~26 3 COMB LCCOMB_X35_Y4_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.108 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.204 ns Add0~30 4 COMB LCCOMB_X35_Y4_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.204 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.239 ns Add0~34 5 COMB LCCOMB_X35_Y4_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.239 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.274 ns Add0~38 6 COMB LCCOMB_X35_Y4_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.274 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.309 ns Add0~42 7 COMB LCCOMB_X35_Y4_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.309 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.344 ns Add0~46 8 COMB LCCOMB_X35_Y4_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.344 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.379 ns Add0~50 9 COMB LCCOMB_X35_Y4_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.379 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.504 ns Add0~53 10 COMB LCCOMB_X35_Y4_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.504 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.095 ns Equal0~6 11 COMB LCCOMB_X31_Y4_N6 3 " "Info: 11: + IC(0.538 ns) + CELL(0.053 ns) = 3.095 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.444 ns Selector8~2 12 COMB LCCOMB_X34_Y6_N4 1 " "Info: 12: + IC(1.003 ns) + CELL(0.346 ns) = 4.444 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.911 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.313 ns) + CELL(0.154 ns) = 4.911 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.695 ns Selector8~5clkctrl 14 COMB CLKCTRL_G9 15 " "Info: 14: + IC(1.784 ns) + CELL(0.000 ns) = 6.695 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.673 ns current_length\[7\] 15 REG LCCOMB_X33_Y7_N16 6 " "Info: 15: + IC(0.925 ns) + CELL(0.053 ns) = 7.673 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.126 ns ( 27.71 % ) " "Info: Total cell delay = 2.126 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.547 ns ( 72.29 % ) " "Info: Total interconnect delay = 5.547 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { lngth_one[7] Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[7\] source 4.970 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[7\]\" to source register is 4.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_one\[7\] 1 CLK PIN_R7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 2; CLK Node = 'lngth_one\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.309 ns) 2.073 ns Add0~22 2 COMB LCCOMB_X35_Y4_N10 2 " "Info: 2: + IC(0.984 ns) + CELL(0.309 ns) = 2.073 ns; Loc. = LCCOMB_X35_Y4_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lngth_one[7] Add0~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.198 ns Add0~25 3 COMB LCCOMB_X35_Y4_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.198 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.865 ns Equal0~4 4 COMB LCCOMB_X35_Y6_N12 3 " "Info: 4: + IC(0.614 ns) + CELL(0.053 ns) = 2.865 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.451 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.358 ns) + CELL(0.228 ns) = 3.451 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.918 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 3.918 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.970 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.970 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.874 ns ( 37.71 % ) " "Info: Total cell delay = 1.874 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.096 ns ( 62.29 % ) " "Info: Total interconnect delay = 3.096 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { lngth_one[7] Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { lngth_one[7] Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { lngth_one[7] Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.673 ns" { lngth_one[7] Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.673 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.309ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { lngth_one[7] Add0~22 Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { lngth_one[7] {} lngth_one[7]~combout {} Add0~22 {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.984ns 0.000ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.780ns 0.309ns 0.125ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[8\] 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"lngth_one\[8\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[8\] 412 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[8\]\" (Hold time is 412 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.725 ns + Largest " "Info: + Largest clock skew is 2.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[8\] destination 7.748 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[8\]\" to destination register is 7.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[8\] 1 CLK PIN_V4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 2; CLK Node = 'lngth_one\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.350 ns) 2.183 ns Add0~26 2 COMB LCCOMB_X35_Y4_N12 2 " "Info: 2: + IC(1.013 ns) + CELL(0.350 ns) = 2.183 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { lngth_one[8] Add0~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.279 ns Add0~30 3 COMB LCCOMB_X35_Y4_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.279 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.314 ns Add0~34 4 COMB LCCOMB_X35_Y4_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.314 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.349 ns Add0~38 5 COMB LCCOMB_X35_Y4_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.349 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.384 ns Add0~42 6 COMB LCCOMB_X35_Y4_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.384 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.419 ns Add0~46 7 COMB LCCOMB_X35_Y4_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.419 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.454 ns Add0~50 8 COMB LCCOMB_X35_Y4_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.454 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.579 ns Add0~53 9 COMB LCCOMB_X35_Y4_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.579 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.170 ns Equal0~6 10 COMB LCCOMB_X31_Y4_N6 3 " "Info: 10: + IC(0.538 ns) + CELL(0.053 ns) = 3.170 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.519 ns Selector8~2 11 COMB LCCOMB_X34_Y6_N4 1 " "Info: 11: + IC(1.003 ns) + CELL(0.346 ns) = 4.519 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.986 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.313 ns) + CELL(0.154 ns) = 4.986 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.770 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.770 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.748 ns current_length\[7\] 14 REG LCCOMB_X33_Y7_N16 6 " "Info: 14: + IC(0.925 ns) + CELL(0.053 ns) = 7.748 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.172 ns ( 28.03 % ) " "Info: Total cell delay = 2.172 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.576 ns ( 71.97 % ) " "Info: Total interconnect delay = 5.576 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.748 ns" { lngth_one[8] Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.748 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.350ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[8\] source 5.023 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[8\]\" to source register is 5.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns lngth_one\[8\] 1 CLK PIN_V4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 2; CLK Node = 'lngth_one\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.418 ns) 2.251 ns Add0~25 2 COMB LCCOMB_X35_Y4_N12 1 " "Info: 2: + IC(1.013 ns) + CELL(0.418 ns) = 2.251 ns; Loc. = LCCOMB_X35_Y4_N12; Fanout = 1; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { lngth_one[8] Add0~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.053 ns) 2.918 ns Equal0~4 3 COMB LCCOMB_X35_Y6_N12 3 " "Info: 3: + IC(0.614 ns) + CELL(0.053 ns) = 2.918 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Add0~25 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 3.504 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.358 ns) + CELL(0.228 ns) = 3.504 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.971 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 3.971 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.023 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.023 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 37.79 % ) " "Info: Total cell delay = 1.898 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 62.21 % ) " "Info: Total interconnect delay = 3.125 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { lngth_one[8] Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.013ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.748 ns" { lngth_one[8] Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.748 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.350ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { lngth_one[8] Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.013ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.748 ns" { lngth_one[8] Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.748 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.820ns 0.350ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.023 ns" { lngth_one[8] Add0~25 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.023 ns" { lngth_one[8] {} lngth_one[8]~combout {} Add0~25 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.013ns 0.614ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.820ns 0.418ns 0.053ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[9\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_one\[9\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[9\] 277 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[9\]\" (Hold time is 277 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.590 ns + Largest " "Info: + Largest clock skew is 2.590 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[9\] destination 8.176 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[9\]\" to destination register is 8.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[9\] 1 CLK PIN_AB8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; CLK Node = 'lngth_one\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.350 ns) 2.707 ns Add0~30 2 COMB LCCOMB_X35_Y4_N14 2 " "Info: 2: + IC(1.500 ns) + CELL(0.350 ns) = 2.707 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lngth_one[9] Add0~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.742 ns Add0~34 3 COMB LCCOMB_X35_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.742 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.777 ns Add0~38 4 COMB LCCOMB_X35_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.777 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.812 ns Add0~42 5 COMB LCCOMB_X35_Y4_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.812 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.847 ns Add0~46 6 COMB LCCOMB_X35_Y4_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.847 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.882 ns Add0~50 7 COMB LCCOMB_X35_Y4_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.882 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.007 ns Add0~53 8 COMB LCCOMB_X35_Y4_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 3.007 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.598 ns Equal0~6 9 COMB LCCOMB_X31_Y4_N6 3 " "Info: 9: + IC(0.538 ns) + CELL(0.053 ns) = 3.598 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.947 ns Selector8~2 10 COMB LCCOMB_X34_Y6_N4 1 " "Info: 10: + IC(1.003 ns) + CELL(0.346 ns) = 4.947 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 5.414 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.313 ns) + CELL(0.154 ns) = 5.414 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.198 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 7.198 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 8.176 ns current_length\[7\] 13 REG LCCOMB_X33_Y7_N16 6 " "Info: 13: + IC(0.925 ns) + CELL(0.053 ns) = 8.176 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.113 ns ( 25.84 % ) " "Info: Total cell delay = 2.113 ns ( 25.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.063 ns ( 74.16 % ) " "Info: Total interconnect delay = 6.063 ns ( 74.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.176 ns" { lngth_one[9] Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.176 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[9\] source 5.586 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[9\]\" to source register is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[9\] 1 CLK PIN_AB8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; CLK Node = 'lngth_one\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[9] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.371 ns) 2.728 ns Add0~29 2 COMB LCCOMB_X35_Y4_N14 1 " "Info: 2: + IC(1.500 ns) + CELL(0.371 ns) = 2.728 ns; Loc. = LCCOMB_X35_Y4_N14; Fanout = 1; COMB Node = 'Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { lngth_one[9] Add0~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.154 ns) 3.481 ns Equal0~4 3 COMB LCCOMB_X35_Y6_N12 3 " "Info: 3: + IC(0.599 ns) + CELL(0.154 ns) = 3.481 ns; Loc. = LCCOMB_X35_Y6_N12; Fanout = 3; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Add0~29 Equal0~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.228 ns) 4.067 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.358 ns) + CELL(0.228 ns) = 4.067 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { Equal0~4 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.534 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.534 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.586 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.586 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 35.61 % ) " "Info: Total cell delay = 1.989 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.597 ns ( 64.39 % ) " "Info: Total interconnect delay = 3.597 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { lngth_one[9] Add0~29 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~29 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.500ns 0.599ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.154ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.176 ns" { lngth_one[9] Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.176 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { lngth_one[9] Add0~29 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~29 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.500ns 0.599ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.154ns 0.228ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.176 ns" { lngth_one[9] Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.176 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.500ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { lngth_one[9] Add0~29 Equal0~4 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { lngth_one[9] {} lngth_one[9]~combout {} Add0~29 {} Equal0~4 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.500ns 0.599ns 0.358ns 0.313ns 0.827ns } { 0.000ns 0.857ns 0.371ns 0.154ns 0.228ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[10\] 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"lngth_one\[10\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[10\] 93 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[10\]\" (Hold time is 93 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.406 ns + Largest " "Info: + Largest clock skew is 2.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[10\] destination 7.455 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[10\]\" to destination register is 7.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[10\] 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'lngth_one\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.309 ns) 2.021 ns Add0~34 2 COMB LCCOMB_X35_Y4_N16 2 " "Info: 2: + IC(0.902 ns) + CELL(0.309 ns) = 2.021 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { lngth_one[10] Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.056 ns Add0~38 3 COMB LCCOMB_X35_Y4_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.056 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.091 ns Add0~42 4 COMB LCCOMB_X35_Y4_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.091 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.126 ns Add0~46 5 COMB LCCOMB_X35_Y4_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.126 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.161 ns Add0~50 6 COMB LCCOMB_X35_Y4_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.161 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.286 ns Add0~53 7 COMB LCCOMB_X35_Y4_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.286 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.877 ns Equal0~6 8 COMB LCCOMB_X31_Y4_N6 3 " "Info: 8: + IC(0.538 ns) + CELL(0.053 ns) = 2.877 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.226 ns Selector8~2 9 COMB LCCOMB_X34_Y6_N4 1 " "Info: 9: + IC(1.003 ns) + CELL(0.346 ns) = 4.226 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.693 ns Selector8~5 10 COMB LCCOMB_X34_Y6_N30 3 " "Info: 10: + IC(0.313 ns) + CELL(0.154 ns) = 4.693 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.477 ns Selector8~5clkctrl 11 COMB CLKCTRL_G9 15 " "Info: 11: + IC(1.784 ns) + CELL(0.000 ns) = 6.477 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.455 ns current_length\[7\] 12 REG LCCOMB_X33_Y7_N16 6 " "Info: 12: + IC(0.925 ns) + CELL(0.053 ns) = 7.455 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.990 ns ( 26.69 % ) " "Info: Total cell delay = 1.990 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.465 ns ( 73.31 % ) " "Info: Total interconnect delay = 5.465 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.455 ns" { lngth_one[10] Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.455 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[10\] source 5.049 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[10\]\" to source register is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns lngth_one\[10\] 1 CLK PIN_U5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 2; CLK Node = 'lngth_one\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[10] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.309 ns) 2.021 ns Add0~34 2 COMB LCCOMB_X35_Y4_N16 2 " "Info: 2: + IC(0.902 ns) + CELL(0.309 ns) = 2.021 ns; Loc. = LCCOMB_X35_Y4_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { lngth_one[10] Add0~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.056 ns Add0~38 3 COMB LCCOMB_X35_Y4_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.056 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.181 ns Add0~41 4 COMB LCCOMB_X35_Y4_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.181 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 3.069 ns Equal0~3 5 COMB LCCOMB_X34_Y6_N24 3 " "Info: 5: + IC(0.835 ns) + CELL(0.053 ns) = 3.069 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Add0~41 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.530 ns Selector8~2 6 COMB LCCOMB_X34_Y6_N4 1 " "Info: 6: + IC(0.236 ns) + CELL(0.225 ns) = 3.530 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.997 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.313 ns) + CELL(0.154 ns) = 3.997 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.049 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.049 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 38.34 % ) " "Info: Total cell delay = 1.936 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.113 ns ( 61.66 % ) " "Info: Total interconnect delay = 3.113 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[10] Add0~34 Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.455 ns" { lngth_one[10] Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.455 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[10] Add0~34 Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.455 ns" { lngth_one[10] Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.455 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { lngth_one[10] Add0~34 Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { lngth_one[10] {} lngth_one[10]~combout {} Add0~34 {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.902ns 0.000ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.810ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[11\] 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"lngth_one\[11\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[11\] 93 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[11\]\" (Hold time is 93 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.406 ns + Largest " "Info: + Largest clock skew is 2.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[11\] destination 7.401 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[11\]\" to destination register is 7.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[11\] 1 CLK PIN_U8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 2; CLK Node = 'lngth_one\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.002 ns Add0~38 2 COMB LCCOMB_X35_Y4_N18 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.002 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_one[11] Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.037 ns Add0~42 3 COMB LCCOMB_X35_Y4_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.037 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.072 ns Add0~46 4 COMB LCCOMB_X35_Y4_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.072 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.107 ns Add0~50 5 COMB LCCOMB_X35_Y4_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.107 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.232 ns Add0~53 6 COMB LCCOMB_X35_Y4_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.232 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 2.823 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.538 ns) + CELL(0.053 ns) = 2.823 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.172 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 4.172 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.639 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 4.639 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.423 ns Selector8~5clkctrl 10 COMB CLKCTRL_G9 15 " "Info: 10: + IC(1.784 ns) + CELL(0.000 ns) = 6.423 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.401 ns current_length\[7\] 11 REG LCCOMB_X33_Y7_N16 6 " "Info: 11: + IC(0.925 ns) + CELL(0.053 ns) = 7.401 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 26.51 % ) " "Info: Total cell delay = 1.962 ns ( 26.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.439 ns ( 73.49 % ) " "Info: Total interconnect delay = 5.439 ns ( 73.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.401 ns" { lngth_one[11] Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.401 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[11\] source 4.995 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[11\]\" to source register is 4.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_one\[11\] 1 CLK PIN_U8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 2; CLK Node = 'lngth_one\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[11] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.002 ns Add0~38 2 COMB LCCOMB_X35_Y4_N18 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.002 ns; Loc. = LCCOMB_X35_Y4_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_one[11] Add0~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.127 ns Add0~41 3 COMB LCCOMB_X35_Y4_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.127 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 3.015 ns Equal0~3 4 COMB LCCOMB_X34_Y6_N24 3 " "Info: 4: + IC(0.835 ns) + CELL(0.053 ns) = 3.015 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Add0~41 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.476 ns Selector8~2 5 COMB LCCOMB_X34_Y6_N4 1 " "Info: 5: + IC(0.236 ns) + CELL(0.225 ns) = 3.476 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 3.943 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.313 ns) + CELL(0.154 ns) = 3.943 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.995 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 4.995 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.908 ns ( 38.20 % ) " "Info: Total cell delay = 1.908 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.087 ns ( 61.80 % ) " "Info: Total interconnect delay = 3.087 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { lngth_one[11] Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.401 ns" { lngth_one[11] Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.401 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { lngth_one[11] Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.401 ns" { lngth_one[11] Add0~38 Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.401 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.995 ns" { lngth_one[11] Add0~38 Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.995 ns" { lngth_one[11] {} lngth_one[11]~combout {} Add0~38 {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_one\[12\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_one\[12\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_one\[12\] 121 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_one\[12\]\" (Hold time is 121 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.434 ns + Largest " "Info: + Largest clock skew is 2.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[12\] destination 7.590 ns + Longest register " "Info: + Longest clock path from clock \"lngth_one\[12\]\" to destination register is 7.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_one\[12\] 1 CLK PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 2; CLK Node = 'lngth_one\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.309 ns) 2.226 ns Add0~42 2 COMB LCCOMB_X35_Y4_N20 2 " "Info: 2: + IC(1.070 ns) + CELL(0.309 ns) = 2.226 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lngth_one[12] Add0~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.261 ns Add0~46 3 COMB LCCOMB_X35_Y4_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.261 ns; Loc. = LCCOMB_X35_Y4_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.296 ns Add0~50 4 COMB LCCOMB_X35_Y4_N24 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.296 ns; Loc. = LCCOMB_X35_Y4_N24; Fanout = 1; COMB Node = 'Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.421 ns Add0~53 5 COMB LCCOMB_X35_Y4_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.421 ns; Loc. = LCCOMB_X35_Y4_N26; Fanout = 1; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 3.012 ns Equal0~6 6 COMB LCCOMB_X31_Y4_N6 3 " "Info: 6: + IC(0.538 ns) + CELL(0.053 ns) = 3.012 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Add0~53 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 4.361 ns Selector8~2 7 COMB LCCOMB_X34_Y6_N4 1 " "Info: 7: + IC(1.003 ns) + CELL(0.346 ns) = 4.361 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.828 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.313 ns) + CELL(0.154 ns) = 4.828 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.612 ns Selector8~5clkctrl 9 COMB CLKCTRL_G9 15 " "Info: 9: + IC(1.784 ns) + CELL(0.000 ns) = 6.612 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.590 ns current_length\[7\] 10 REG LCCOMB_X33_Y7_N16 6 " "Info: 10: + IC(0.925 ns) + CELL(0.053 ns) = 7.590 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns ( 25.78 % ) " "Info: Total cell delay = 1.957 ns ( 25.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.633 ns ( 74.22 % ) " "Info: Total interconnect delay = 5.633 ns ( 74.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { lngth_one[12] Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.070ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_one\[12\] source 5.156 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_one\[12\]\" to source register is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_one\[12\] 1 CLK PIN_W5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_W5; Fanout = 2; CLK Node = 'lngth_one\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[12] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.371 ns) 2.288 ns Add0~41 2 COMB LCCOMB_X35_Y4_N20 1 " "Info: 2: + IC(1.070 ns) + CELL(0.371 ns) = 2.288 ns; Loc. = LCCOMB_X35_Y4_N20; Fanout = 1; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { lngth_one[12] Add0~41 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.053 ns) 3.176 ns Equal0~3 3 COMB LCCOMB_X34_Y6_N24 3 " "Info: 3: + IC(0.835 ns) + CELL(0.053 ns) = 3.176 ns; Loc. = LCCOMB_X34_Y6_N24; Fanout = 3; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { Add0~41 Equal0~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.225 ns) 3.637 ns Selector8~2 4 COMB LCCOMB_X34_Y6_N4 1 " "Info: 4: + IC(0.236 ns) + CELL(0.225 ns) = 3.637 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { Equal0~3 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 4.104 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.313 ns) + CELL(0.154 ns) = 4.104 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.156 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.156 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 36.37 % ) " "Info: Total cell delay = 1.875 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.281 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.281 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { lngth_one[12] Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.070ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { lngth_one[12] Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.070ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { lngth_one[12] Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.070ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.590 ns" { lngth_one[12] Add0~42 Add0~46 Add0~50 Add0~53 Equal0~6 Selector8~2 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.590 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~53 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.070ns 0.000ns 0.000ns 0.000ns 0.538ns 1.003ns 0.313ns 1.784ns 0.925ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.346ns 0.154ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { lngth_one[12] Add0~41 Equal0~3 Selector8~2 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { lngth_one[12] {} lngth_one[12]~combout {} Add0~41 {} Equal0~3 {} Selector8~2 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.070ns 0.835ns 0.236ns 0.313ns 0.827ns } { 0.000ns 0.847ns 0.371ns 0.053ns 0.225ns 0.154ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_three\[2\] 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"lngth_three\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_three\[2\] 99 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_three\[2\]\" (Hold time is 99 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.412 ns + Largest " "Info: + Largest clock skew is 2.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[2\] destination 7.838 ns + Longest register " "Info: + Longest clock path from clock \"lngth_three\[2\]\" to destination register is 7.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[2\] 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'lngth_three\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.042 ns Add2~2 2 COMB LCCOMB_X30_Y3_N0 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.042 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_three[2] Add2~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.167 ns Add2~5 3 COMB LCCOMB_X30_Y3_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.167 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~2 Add2~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.225 ns) 3.196 ns Equal2~2 4 COMB LCCOMB_X31_Y6_N28 1 " "Info: 4: + IC(0.804 ns) + CELL(0.225 ns) = 3.196 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Add2~5 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.627 ns Equal2~3 5 COMB LCCOMB_X31_Y6_N6 3 " "Info: 5: + IC(0.206 ns) + CELL(0.225 ns) = 3.627 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.559 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.566 ns) + CELL(0.366 ns) = 4.559 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.076 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 5.076 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.860 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.860 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.838 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.838 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 31.03 % ) " "Info: Total cell delay = 2.432 ns ( 31.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.406 ns ( 68.97 % ) " "Info: Total interconnect delay = 5.406 ns ( 68.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.838 ns" { lngth_three[2] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.838 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[2\] source 5.426 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_three\[2\]\" to source register is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[2\] 1 CLK PIN_AA7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 2; CLK Node = 'lngth_three\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.309 ns) 2.042 ns Add2~2 2 COMB LCCOMB_X30_Y3_N0 2 " "Info: 2: + IC(0.876 ns) + CELL(0.309 ns) = 2.042 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { lngth_three[2] Add2~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.077 ns Add2~6 3 COMB LCCOMB_X30_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.077 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~2 Add2~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.112 ns Add2~10 4 COMB LCCOMB_X30_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.112 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~6 Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.147 ns Add2~14 5 COMB LCCOMB_X30_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.147 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.272 ns Add2~17 6 COMB LCCOMB_X30_Y3_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.272 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.312 ns Equal2~6 7 COMB LCCOMB_X33_Y6_N24 3 " "Info: 7: + IC(0.815 ns) + CELL(0.225 ns) = 3.312 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 3.857 ns Selector8~1 8 COMB LCCOMB_X34_Y6_N8 1 " "Info: 8: + IC(0.320 ns) + CELL(0.225 ns) = 3.857 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.374 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.245 ns) + CELL(0.272 ns) = 4.374 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.426 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.426 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.343 ns ( 43.18 % ) " "Info: Total cell delay = 2.343 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.083 ns ( 56.82 % ) " "Info: Total interconnect delay = 3.083 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_three[2] Add2~2 Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.838 ns" { lngth_three[2] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.838 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_three[2] Add2~2 Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.838 ns" { lngth_three[2] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.838 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.309ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { lngth_three[2] Add2~2 Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { lngth_three[2] {} lngth_three[2]~combout {} Add2~2 {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.876ns 0.000ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_three\[1\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_three\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_three\[1\] 178 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_three\[1\]\" (Hold time is 178 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.491 ns + Largest " "Info: + Largest clock skew is 2.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[1\] destination 7.865 ns + Longest register " "Info: + Longest clock path from clock \"lngth_three\[1\]\" to destination register is 7.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[1\] 1 CLK PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; CLK Node = 'lngth_three\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.350 ns) 2.069 ns Add2~2 2 COMB LCCOMB_X30_Y3_N0 2 " "Info: 2: + IC(0.862 ns) + CELL(0.350 ns) = 2.069 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { lngth_three[1] Add2~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.194 ns Add2~5 3 COMB LCCOMB_X30_Y3_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.194 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~2 Add2~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.225 ns) 3.223 ns Equal2~2 4 COMB LCCOMB_X31_Y6_N28 1 " "Info: 4: + IC(0.804 ns) + CELL(0.225 ns) = 3.223 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Add2~5 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.654 ns Equal2~3 5 COMB LCCOMB_X31_Y6_N6 3 " "Info: 5: + IC(0.206 ns) + CELL(0.225 ns) = 3.654 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.586 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.566 ns) + CELL(0.366 ns) = 4.586 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.103 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 5.103 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.887 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.887 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.865 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.865 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 31.44 % ) " "Info: Total cell delay = 2.473 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.392 ns ( 68.56 % ) " "Info: Total interconnect delay = 5.392 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { lngth_three[1] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { lngth_three[1] {} lngth_three[1]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[1\] source 5.374 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_three\[1\]\" to source register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_three\[1\] 1 CLK PIN_AA5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; CLK Node = 'lngth_three\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.053 ns) 1.970 ns Equal2~1 2 COMB LCCOMB_X31_Y6_N2 1 " "Info: 2: + IC(1.060 ns) + CELL(0.053 ns) = 1.970 ns; Loc. = LCCOMB_X31_Y6_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { lngth_three[1] Equal2~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.228 ns) 2.442 ns Equal2~2 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(0.244 ns) + CELL(0.228 ns) = 2.442 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Equal2~1 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 2.873 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.206 ns) + CELL(0.225 ns) = 2.873 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 3.805 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 3.805 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.322 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 4.322 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.374 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.374 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 41.42 % ) " "Info: Total cell delay = 2.226 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.148 ns ( 58.58 % ) " "Info: Total interconnect delay = 3.148 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { lngth_three[1] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { lngth_three[1] {} lngth_three[1]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.060ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { lngth_three[1] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { lngth_three[1] {} lngth_three[1]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { lngth_three[1] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { lngth_three[1] {} lngth_three[1]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.060ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { lngth_three[1] Add2~2 Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { lngth_three[1] {} lngth_three[1]~combout {} Add2~2 {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.862ns 0.000ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.857ns 0.350ns 0.125ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { lngth_three[1] Equal2~1 Equal2~2 Equal2~3 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { lngth_three[1] {} lngth_three[1]~combout {} Equal2~1 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.060ns 0.244ns 0.206ns 0.566ns 0.245ns 0.827ns } { 0.000ns 0.857ns 0.053ns 0.228ns 0.225ns 0.366ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_three\[3\] 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"lngth_three\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_three\[3\] 71 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_three\[3\]\" (Hold time is 71 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.384 ns + Largest " "Info: + Largest clock skew is 2.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[3\] destination 7.971 ns + Longest register " "Info: + Longest clock path from clock \"lngth_three\[3\]\" to destination register is 7.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[3\] 1 CLK PIN_T1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 2; CLK Node = 'lngth_three\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.371 ns) 2.300 ns Add2~5 2 COMB LCCOMB_X30_Y3_N2 1 " "Info: 2: + IC(1.099 ns) + CELL(0.371 ns) = 2.300 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { lngth_three[3] Add2~5 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.225 ns) 3.329 ns Equal2~2 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(0.804 ns) + CELL(0.225 ns) = 3.329 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'Equal2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Add2~5 Equal2~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.225 ns) 3.760 ns Equal2~3 4 COMB LCCOMB_X31_Y6_N6 3 " "Info: 4: + IC(0.206 ns) + CELL(0.225 ns) = 3.760 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 3; COMB Node = 'Equal2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Equal2~2 Equal2~3 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 4.692 ns Selector8~1 5 COMB LCCOMB_X34_Y6_N8 1 " "Info: 5: + IC(0.566 ns) + CELL(0.366 ns) = 4.692 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { Equal2~3 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 5.209 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.245 ns) + CELL(0.272 ns) = 5.209 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.993 ns Selector8~5clkctrl 7 COMB CLKCTRL_G9 15 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 6.993 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.971 ns current_length\[7\] 8 REG LCCOMB_X33_Y7_N16 6 " "Info: 8: + IC(0.925 ns) + CELL(0.053 ns) = 7.971 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.342 ns ( 29.38 % ) " "Info: Total cell delay = 2.342 ns ( 29.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.629 ns ( 70.62 % ) " "Info: Total interconnect delay = 5.629 ns ( 70.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.971 ns" { lngth_three[3] Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.971 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.099ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.371ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[3\] source 5.587 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_three\[3\]\" to source register is 5.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_three\[3\] 1 CLK PIN_T1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 2; CLK Node = 'lngth_three\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.309 ns) 2.238 ns Add2~6 2 COMB LCCOMB_X30_Y3_N2 2 " "Info: 2: + IC(1.099 ns) + CELL(0.309 ns) = 2.238 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { lngth_three[3] Add2~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.273 ns Add2~10 3 COMB LCCOMB_X30_Y3_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.273 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~6 Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.308 ns Add2~14 4 COMB LCCOMB_X30_Y3_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.308 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.433 ns Add2~17 5 COMB LCCOMB_X30_Y3_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.433 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.473 ns Equal2~6 6 COMB LCCOMB_X33_Y6_N24 3 " "Info: 6: + IC(0.815 ns) + CELL(0.225 ns) = 3.473 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.018 ns Selector8~1 7 COMB LCCOMB_X34_Y6_N8 1 " "Info: 7: + IC(0.320 ns) + CELL(0.225 ns) = 4.018 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.535 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.245 ns) + CELL(0.272 ns) = 4.535 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.587 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.587 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.281 ns ( 40.83 % ) " "Info: Total cell delay = 2.281 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 59.17 % ) " "Info: Total interconnect delay = 3.306 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { lngth_three[3] Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.099ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.971 ns" { lngth_three[3] Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.971 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.099ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.371ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { lngth_three[3] Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.099ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.971 ns" { lngth_three[3] Add2~5 Equal2~2 Equal2~3 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.971 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~5 {} Equal2~2 {} Equal2~3 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.099ns 0.804ns 0.206ns 0.566ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.371ns 0.225ns 0.225ns 0.366ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.587 ns" { lngth_three[3] Add2~6 Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.587 ns" { lngth_three[3] {} lngth_three[3]~combout {} Add2~6 {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.099ns 0.000ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.830ns 0.309ns 0.035ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_three\[4\] 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"lngth_three\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_three\[4\] 4 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_three\[4\]\" (Hold time is 4 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.317 ns + Largest " "Info: + Largest clock skew is 2.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[4\] destination 7.641 ns + Longest register " "Info: + Longest clock path from clock \"lngth_three\[4\]\" to destination register is 7.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_three\[4\] 1 CLK PIN_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 2; CLK Node = 'lngth_three\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.309 ns) 2.010 ns Add2~10 2 COMB LCCOMB_X30_Y3_N4 2 " "Info: 2: + IC(0.854 ns) + CELL(0.309 ns) = 2.010 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lngth_three[4] Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.135 ns Add2~13 3 COMB LCCOMB_X30_Y3_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.135 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 1; COMB Node = 'Add2~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~10 Add2~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 2.965 ns Equal2~5 4 COMB LCCOMB_X31_Y4_N20 1 " "Info: 4: + IC(0.605 ns) + CELL(0.225 ns) = 2.965 ns; Loc. = LCCOMB_X31_Y4_N20; Fanout = 1; COMB Node = 'Equal2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { Add2~13 Equal2~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.053 ns) 3.817 ns Equal2~6 5 COMB LCCOMB_X33_Y6_N24 3 " "Info: 5: + IC(0.799 ns) + CELL(0.053 ns) = 3.817 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Equal2~5 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 4.362 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.320 ns) + CELL(0.225 ns) = 4.362 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.879 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 4.879 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.663 ns Selector8~5clkctrl 8 COMB CLKCTRL_G9 15 " "Info: 8: + IC(1.784 ns) + CELL(0.000 ns) = 6.663 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.641 ns current_length\[7\] 9 REG LCCOMB_X33_Y7_N16 6 " "Info: 9: + IC(0.925 ns) + CELL(0.053 ns) = 7.641 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.109 ns ( 27.60 % ) " "Info: Total cell delay = 2.109 ns ( 27.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.532 ns ( 72.40 % ) " "Info: Total interconnect delay = 5.532 ns ( 72.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { lngth_three[4] Add2~10 Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.847ns 0.309ns 0.125ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_three\[4\] source 5.324 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_three\[4\]\" to source register is 5.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns lngth_three\[4\] 1 CLK PIN_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y6; Fanout = 2; CLK Node = 'lngth_three\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_three[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.309 ns) 2.010 ns Add2~10 2 COMB LCCOMB_X30_Y3_N4 2 " "Info: 2: + IC(0.854 ns) + CELL(0.309 ns) = 2.010 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 2; COMB Node = 'Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { lngth_three[4] Add2~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.045 ns Add2~14 3 COMB LCCOMB_X30_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.045 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 2; COMB Node = 'Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~10 Add2~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.170 ns Add2~17 4 COMB LCCOMB_X30_Y3_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.170 ns; Loc. = LCCOMB_X30_Y3_N8; Fanout = 1; COMB Node = 'Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~14 Add2~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.225 ns) 3.210 ns Equal2~6 5 COMB LCCOMB_X33_Y6_N24 3 " "Info: 5: + IC(0.815 ns) + CELL(0.225 ns) = 3.210 ns; Loc. = LCCOMB_X33_Y6_N24; Fanout = 3; COMB Node = 'Equal2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Add2~17 Equal2~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.225 ns) 3.755 ns Selector8~1 6 COMB LCCOMB_X34_Y6_N8 1 " "Info: 6: + IC(0.320 ns) + CELL(0.225 ns) = 3.755 ns; Loc. = LCCOMB_X34_Y6_N8; Fanout = 1; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal2~6 Selector8~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.272 ns) 4.272 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.245 ns) + CELL(0.272 ns) = 4.272 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { Selector8~1 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.324 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 42.51 % ) " "Info: Total cell delay = 2.263 ns ( 42.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.061 ns ( 57.49 % ) " "Info: Total interconnect delay = 3.061 ns ( 57.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { lngth_three[4] Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.324 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { lngth_three[4] Add2~10 Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.847ns 0.309ns 0.125ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { lngth_three[4] Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.324 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.641 ns" { lngth_three[4] Add2~10 Add2~13 Equal2~5 Equal2~6 Selector8~1 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.641 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~13 {} Equal2~5 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.605ns 0.799ns 0.320ns 0.245ns 1.784ns 0.925ns } { 0.000ns 0.847ns 0.309ns 0.125ns 0.225ns 0.053ns 0.225ns 0.272ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { lngth_three[4] Add2~10 Add2~14 Add2~17 Equal2~6 Selector8~1 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.324 ns" { lngth_three[4] {} lngth_three[4]~combout {} Add2~10 {} Add2~14 {} Add2~17 {} Equal2~6 {} Selector8~1 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.854ns 0.000ns 0.000ns 0.815ns 0.320ns 0.245ns 0.827ns } { 0.000ns 0.847ns 0.309ns 0.035ns 0.125ns 0.225ns 0.225ns 0.272ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[1\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[1\] 214 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[1\]\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.527 ns + Largest " "Info: + Largest clock skew is 2.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[1\] destination 7.625 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[1\]\" to destination register is 7.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[1\] 1 CLK PIN_P6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 3; CLK Node = 'lngth_two\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.309 ns) 2.101 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(0.992 ns) + CELL(0.309 ns) = 2.101 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lngth_two[1] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.136 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.136 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.171 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.171 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.206 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.206 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.241 ns Add1~18 6 COMB LCCOMB_X37_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.241 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.276 ns Add1~22 7 COMB LCCOMB_X37_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.276 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.311 ns Add1~26 8 COMB LCCOMB_X37_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.311 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.435 ns Add1~30 9 COMB LCCOMB_X37_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.435 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.470 ns Add1~34 10 COMB LCCOMB_X37_Y6_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.470 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.505 ns Add1~38 11 COMB LCCOMB_X37_Y6_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.505 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.540 ns Add1~42 12 COMB LCCOMB_X37_Y6_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.540 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.575 ns Add1~46 13 COMB LCCOMB_X37_Y6_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.575 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.700 ns Add1~49 14 COMB LCCOMB_X37_Y6_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 2.700 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.510 ns Equal1~0 15 COMB LCCOMB_X33_Y6_N20 2 " "Info: 15: + IC(0.538 ns) + CELL(0.272 ns) = 3.510 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.242 ns Selector1~0 16 COMB LCCOMB_X34_Y6_N18 2 " "Info: 16: + IC(0.504 ns) + CELL(0.228 ns) = 4.242 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.863 ns Selector8~5 17 COMB LCCOMB_X34_Y6_N30 3 " "Info: 17: + IC(0.264 ns) + CELL(0.357 ns) = 4.863 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.647 ns Selector8~5clkctrl 18 COMB CLKCTRL_G9 15 " "Info: 18: + IC(1.784 ns) + CELL(0.000 ns) = 6.647 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.625 ns current_length\[7\] 19 REG LCCOMB_X33_Y7_N16 6 " "Info: 19: + IC(0.925 ns) + CELL(0.053 ns) = 7.625 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.618 ns ( 34.33 % ) " "Info: Total cell delay = 2.618 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.007 ns ( 65.67 % ) " "Info: Total interconnect delay = 5.007 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[1\] source 5.098 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[1\]\" to source register is 5.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[1\] 1 CLK PIN_P6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 3; CLK Node = 'lngth_two\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.309 ns) 2.101 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(0.992 ns) + CELL(0.309 ns) = 2.101 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lngth_two[1] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.136 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.136 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.171 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.171 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.206 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.206 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.331 ns Add1~17 6 COMB LCCOMB_X37_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.331 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.892 ns Equal1~6 7 COMB LCCOMB_X33_Y6_N18 2 " "Info: 7: + IC(0.508 ns) + CELL(0.053 ns) = 2.892 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.425 ns Selector1~0 8 COMB LCCOMB_X34_Y6_N18 2 " "Info: 8: + IC(0.308 ns) + CELL(0.225 ns) = 3.425 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.046 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.264 ns) + CELL(0.357 ns) = 4.046 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.098 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.098 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 43.13 % ) " "Info: Total cell delay = 2.199 ns ( 43.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 56.87 % ) " "Info: Total interconnect delay = 2.899 ns ( 56.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.625 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.625 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { lngth_two[1] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.098 ns" { lngth_two[1] {} lngth_two[1]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[2\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[2\] 214 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[2\]\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.527 ns + Largest " "Info: + Largest clock skew is 2.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[2\] destination 7.802 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[2\]\" to destination register is 7.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_two\[2\] 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'lngth_two\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.350 ns) 2.278 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(1.064 ns) + CELL(0.350 ns) = 2.278 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { lngth_two[2] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.313 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.313 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.348 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.348 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.383 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.383 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.418 ns Add1~18 6 COMB LCCOMB_X37_Y6_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.418 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.453 ns Add1~22 7 COMB LCCOMB_X37_Y6_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.453 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.488 ns Add1~26 8 COMB LCCOMB_X37_Y6_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.488 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.612 ns Add1~30 9 COMB LCCOMB_X37_Y6_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 2.612 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.647 ns Add1~34 10 COMB LCCOMB_X37_Y6_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.647 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.682 ns Add1~38 11 COMB LCCOMB_X37_Y6_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.682 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.717 ns Add1~42 12 COMB LCCOMB_X37_Y6_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.717 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.752 ns Add1~46 13 COMB LCCOMB_X37_Y6_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.752 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.877 ns Add1~49 14 COMB LCCOMB_X37_Y6_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 2.877 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.687 ns Equal1~0 15 COMB LCCOMB_X33_Y6_N20 2 " "Info: 15: + IC(0.538 ns) + CELL(0.272 ns) = 3.687 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.419 ns Selector1~0 16 COMB LCCOMB_X34_Y6_N18 2 " "Info: 16: + IC(0.504 ns) + CELL(0.228 ns) = 4.419 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 5.040 ns Selector8~5 17 COMB LCCOMB_X34_Y6_N30 3 " "Info: 17: + IC(0.264 ns) + CELL(0.357 ns) = 5.040 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.824 ns Selector8~5clkctrl 18 COMB CLKCTRL_G9 15 " "Info: 18: + IC(1.784 ns) + CELL(0.000 ns) = 6.824 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.802 ns current_length\[7\] 19 REG LCCOMB_X33_Y7_N16 6 " "Info: 19: + IC(0.925 ns) + CELL(0.053 ns) = 7.802 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.723 ns ( 34.90 % ) " "Info: Total cell delay = 2.723 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.079 ns ( 65.10 % ) " "Info: Total interconnect delay = 5.079 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.802 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.802 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[2\] source 5.275 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[2\]\" to source register is 5.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns lngth_two\[2\] 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'lngth_two\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[2] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.350 ns) 2.278 ns Add1~2 2 COMB LCCOMB_X37_Y6_N0 2 " "Info: 2: + IC(1.064 ns) + CELL(0.350 ns) = 2.278 ns; Loc. = LCCOMB_X37_Y6_N0; Fanout = 2; COMB Node = 'Add1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { lngth_two[2] Add1~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.313 ns Add1~6 3 COMB LCCOMB_X37_Y6_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.313 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~2 Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.348 ns Add1~10 4 COMB LCCOMB_X37_Y6_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.348 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.383 ns Add1~14 5 COMB LCCOMB_X37_Y6_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.383 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.508 ns Add1~17 6 COMB LCCOMB_X37_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 2.508 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 3.069 ns Equal1~6 7 COMB LCCOMB_X33_Y6_N18 2 " "Info: 7: + IC(0.508 ns) + CELL(0.053 ns) = 3.069 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.602 ns Selector1~0 8 COMB LCCOMB_X34_Y6_N18 2 " "Info: 8: + IC(0.308 ns) + CELL(0.225 ns) = 3.602 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.223 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.264 ns) + CELL(0.357 ns) = 4.223 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.275 ns current_length\[5\] 10 REG LCCOMB_X31_Y4_N16 6 " "Info: 10: + IC(0.827 ns) + CELL(0.225 ns) = 5.275 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.304 ns ( 43.68 % ) " "Info: Total cell delay = 2.304 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.971 ns ( 56.32 % ) " "Info: Total interconnect delay = 2.971 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.802 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.802 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.802 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.802 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.275 ns" { lngth_two[2] Add1~2 Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.275 ns" { lngth_two[2] {} lngth_two[2]~combout {} Add1~2 {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.864ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[3\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[3\] 214 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[3\]\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.527 ns + Largest " "Info: + Largest clock skew is 2.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[3\] destination 7.668 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[3\]\" to destination register is 7.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[3\] 1 CLK PIN_P5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 2; CLK Node = 'lngth_two\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.350 ns) 2.179 ns Add1~6 2 COMB LCCOMB_X37_Y6_N2 2 " "Info: 2: + IC(1.029 ns) + CELL(0.350 ns) = 2.179 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lngth_two[3] Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.214 ns Add1~10 3 COMB LCCOMB_X37_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.214 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.249 ns Add1~14 4 COMB LCCOMB_X37_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.284 ns Add1~18 5 COMB LCCOMB_X37_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.284 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.319 ns Add1~22 6 COMB LCCOMB_X37_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.319 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.354 ns Add1~26 7 COMB LCCOMB_X37_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.354 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.478 ns Add1~30 8 COMB LCCOMB_X37_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 2.478 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.513 ns Add1~34 9 COMB LCCOMB_X37_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.513 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.548 ns Add1~38 10 COMB LCCOMB_X37_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.548 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.583 ns Add1~42 11 COMB LCCOMB_X37_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.583 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.618 ns Add1~46 12 COMB LCCOMB_X37_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.618 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.743 ns Add1~49 13 COMB LCCOMB_X37_Y6_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 2.743 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.553 ns Equal1~0 14 COMB LCCOMB_X33_Y6_N20 2 " "Info: 14: + IC(0.538 ns) + CELL(0.272 ns) = 3.553 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.285 ns Selector1~0 15 COMB LCCOMB_X34_Y6_N18 2 " "Info: 15: + IC(0.504 ns) + CELL(0.228 ns) = 4.285 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.906 ns Selector8~5 16 COMB LCCOMB_X34_Y6_N30 3 " "Info: 16: + IC(0.264 ns) + CELL(0.357 ns) = 4.906 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.690 ns Selector8~5clkctrl 17 COMB CLKCTRL_G9 15 " "Info: 17: + IC(1.784 ns) + CELL(0.000 ns) = 6.690 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.668 ns current_length\[7\] 18 REG LCCOMB_X33_Y7_N16 6 " "Info: 18: + IC(0.925 ns) + CELL(0.053 ns) = 7.668 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 34.22 % ) " "Info: Total cell delay = 2.624 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.044 ns ( 65.78 % ) " "Info: Total interconnect delay = 5.044 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[3\] source 5.141 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[3\]\" to source register is 5.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns lngth_two\[3\] 1 CLK PIN_P5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P5; Fanout = 2; CLK Node = 'lngth_two\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[3] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.350 ns) 2.179 ns Add1~6 2 COMB LCCOMB_X37_Y6_N2 2 " "Info: 2: + IC(1.029 ns) + CELL(0.350 ns) = 2.179 ns; Loc. = LCCOMB_X37_Y6_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { lngth_two[3] Add1~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.214 ns Add1~10 3 COMB LCCOMB_X37_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.214 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~6 Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.249 ns Add1~14 4 COMB LCCOMB_X37_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.249 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.374 ns Add1~17 5 COMB LCCOMB_X37_Y6_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 2.374 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.935 ns Equal1~6 6 COMB LCCOMB_X33_Y6_N18 2 " "Info: 6: + IC(0.508 ns) + CELL(0.053 ns) = 2.935 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.468 ns Selector1~0 7 COMB LCCOMB_X34_Y6_N18 2 " "Info: 7: + IC(0.308 ns) + CELL(0.225 ns) = 3.468 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.089 ns Selector8~5 8 COMB LCCOMB_X34_Y6_N30 3 " "Info: 8: + IC(0.264 ns) + CELL(0.357 ns) = 4.089 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.141 ns current_length\[5\] 9 REG LCCOMB_X31_Y4_N16 6 " "Info: 9: + IC(0.827 ns) + CELL(0.225 ns) = 5.141 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.205 ns ( 42.89 % ) " "Info: Total cell delay = 2.205 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.936 ns ( 57.11 % ) " "Info: Total interconnect delay = 2.936 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { lngth_two[3] Add1~6 Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { lngth_two[3] {} lngth_two[3]~combout {} Add1~6 {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.029ns 0.000ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.800ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[4\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[4\] 214 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[4\]\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.527 ns + Largest " "Info: + Largest clock skew is 2.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[4\] destination 7.614 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[4\]\" to destination register is 7.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_two\[4\] 1 CLK PIN_P7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 2; CLK Node = 'lngth_two\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.350 ns) 2.160 ns Add1~10 2 COMB LCCOMB_X37_Y6_N4 2 " "Info: 2: + IC(1.030 ns) + CELL(0.350 ns) = 2.160 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { lngth_two[4] Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.195 ns Add1~14 3 COMB LCCOMB_X37_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.195 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.230 ns Add1~18 4 COMB LCCOMB_X37_Y6_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.230 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.265 ns Add1~22 5 COMB LCCOMB_X37_Y6_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.265 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.300 ns Add1~26 6 COMB LCCOMB_X37_Y6_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.300 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.424 ns Add1~30 7 COMB LCCOMB_X37_Y6_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.124 ns) = 2.424 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.459 ns Add1~34 8 COMB LCCOMB_X37_Y6_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.459 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.494 ns Add1~38 9 COMB LCCOMB_X37_Y6_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.494 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.529 ns Add1~42 10 COMB LCCOMB_X37_Y6_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.529 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.564 ns Add1~46 11 COMB LCCOMB_X37_Y6_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.564 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.689 ns Add1~49 12 COMB LCCOMB_X37_Y6_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 2.689 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.499 ns Equal1~0 13 COMB LCCOMB_X33_Y6_N20 2 " "Info: 13: + IC(0.538 ns) + CELL(0.272 ns) = 3.499 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.231 ns Selector1~0 14 COMB LCCOMB_X34_Y6_N18 2 " "Info: 14: + IC(0.504 ns) + CELL(0.228 ns) = 4.231 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.852 ns Selector8~5 15 COMB LCCOMB_X34_Y6_N30 3 " "Info: 15: + IC(0.264 ns) + CELL(0.357 ns) = 4.852 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.636 ns Selector8~5clkctrl 16 COMB CLKCTRL_G9 15 " "Info: 16: + IC(1.784 ns) + CELL(0.000 ns) = 6.636 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.614 ns current_length\[7\] 17 REG LCCOMB_X33_Y7_N16 6 " "Info: 17: + IC(0.925 ns) + CELL(0.053 ns) = 7.614 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.569 ns ( 33.74 % ) " "Info: Total cell delay = 2.569 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.045 ns ( 66.26 % ) " "Info: Total interconnect delay = 5.045 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { lngth_two[4] Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[4\] source 5.087 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[4\]\" to source register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns lngth_two\[4\] 1 CLK PIN_P7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_P7; Fanout = 2; CLK Node = 'lngth_two\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[4] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.350 ns) 2.160 ns Add1~10 2 COMB LCCOMB_X37_Y6_N4 2 " "Info: 2: + IC(1.030 ns) + CELL(0.350 ns) = 2.160 ns; Loc. = LCCOMB_X37_Y6_N4; Fanout = 2; COMB Node = 'Add1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { lngth_two[4] Add1~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.195 ns Add1~14 3 COMB LCCOMB_X37_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.195 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~10 Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.320 ns Add1~17 4 COMB LCCOMB_X37_Y6_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.320 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.881 ns Equal1~6 5 COMB LCCOMB_X33_Y6_N18 2 " "Info: 5: + IC(0.508 ns) + CELL(0.053 ns) = 2.881 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.414 ns Selector1~0 6 COMB LCCOMB_X34_Y6_N18 2 " "Info: 6: + IC(0.308 ns) + CELL(0.225 ns) = 3.414 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.035 ns Selector8~5 7 COMB LCCOMB_X34_Y6_N30 3 " "Info: 7: + IC(0.264 ns) + CELL(0.357 ns) = 4.035 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.087 ns current_length\[5\] 8 REG LCCOMB_X31_Y4_N16 6 " "Info: 8: + IC(0.827 ns) + CELL(0.225 ns) = 5.087 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.26 % ) " "Info: Total cell delay = 2.150 ns ( 42.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.937 ns ( 57.74 % ) " "Info: Total interconnect delay = 2.937 ns ( 57.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { lngth_two[4] Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { lngth_two[4] Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { lngth_two[4] Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { lngth_two[4] Add1~10 Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { lngth_two[4] Add1~10 Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { lngth_two[4] {} lngth_two[4]~combout {} Add1~10 {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.030ns 0.000ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.780ns 0.350ns 0.035ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[5\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[5\] 214 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[5\]\" (Hold time is 214 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.527 ns + Largest " "Info: + Largest clock skew is 2.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[5\] destination 7.790 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[5\]\" to destination register is 7.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_two\[5\] 1 CLK PIN_T8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'lngth_two\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.309 ns) 2.371 ns Add1~14 2 COMB LCCOMB_X37_Y6_N6 2 " "Info: 2: + IC(1.255 ns) + CELL(0.309 ns) = 2.371 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { lngth_two[5] Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.406 ns Add1~18 3 COMB LCCOMB_X37_Y6_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.406 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~14 Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.441 ns Add1~22 4 COMB LCCOMB_X37_Y6_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.441 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.476 ns Add1~26 5 COMB LCCOMB_X37_Y6_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.476 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.600 ns Add1~30 6 COMB LCCOMB_X37_Y6_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.124 ns) = 2.600 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.635 ns Add1~34 7 COMB LCCOMB_X37_Y6_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.635 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.670 ns Add1~38 8 COMB LCCOMB_X37_Y6_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.670 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.705 ns Add1~42 9 COMB LCCOMB_X37_Y6_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.705 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.740 ns Add1~46 10 COMB LCCOMB_X37_Y6_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.740 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.865 ns Add1~49 11 COMB LCCOMB_X37_Y6_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 2.865 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.675 ns Equal1~0 12 COMB LCCOMB_X33_Y6_N20 2 " "Info: 12: + IC(0.538 ns) + CELL(0.272 ns) = 3.675 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.407 ns Selector1~0 13 COMB LCCOMB_X34_Y6_N18 2 " "Info: 13: + IC(0.504 ns) + CELL(0.228 ns) = 4.407 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 5.028 ns Selector8~5 14 COMB LCCOMB_X34_Y6_N30 3 " "Info: 14: + IC(0.264 ns) + CELL(0.357 ns) = 5.028 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.812 ns Selector8~5clkctrl 15 COMB CLKCTRL_G9 15 " "Info: 15: + IC(1.784 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.790 ns current_length\[7\] 16 REG LCCOMB_X33_Y7_N16 6 " "Info: 16: + IC(0.925 ns) + CELL(0.053 ns) = 7.790 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.520 ns ( 32.35 % ) " "Info: Total cell delay = 2.520 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.270 ns ( 67.65 % ) " "Info: Total interconnect delay = 5.270 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { lngth_two[5] Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[5\] source 5.263 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[5\]\" to source register is 5.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lngth_two\[5\] 1 CLK PIN_T8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'lngth_two\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.309 ns) 2.371 ns Add1~14 2 COMB LCCOMB_X37_Y6_N6 2 " "Info: 2: + IC(1.255 ns) + CELL(0.309 ns) = 2.371 ns; Loc. = LCCOMB_X37_Y6_N6; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { lngth_two[5] Add1~14 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.496 ns Add1~17 3 COMB LCCOMB_X37_Y6_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.496 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 3.057 ns Equal1~6 4 COMB LCCOMB_X33_Y6_N18 2 " "Info: 4: + IC(0.508 ns) + CELL(0.053 ns) = 3.057 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.590 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.308 ns) + CELL(0.225 ns) = 3.590 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.211 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 4.211 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.263 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.263 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 39.92 % ) " "Info: Total cell delay = 2.101 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.162 ns ( 60.08 % ) " "Info: Total interconnect delay = 3.162 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { lngth_two[5] Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { lngth_two[5] Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { lngth_two[5] Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.790 ns" { lngth_two[5] Add1~14 Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.790 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.807ns 0.309ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { lngth_two[5] Add1~14 Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { lngth_two[5] {} lngth_two[5]~combout {} Add1~14 {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.255ns 0.000ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.807ns 0.309ns 0.125ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[6\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[6\] 236 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[6\]\" (Hold time is 236 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.549 ns + Largest " "Info: + Largest clock skew is 2.549 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[6\] destination 7.557 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[6\]\" to destination register is 7.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[6\] 1 CLK PIN_R1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 2; CLK Node = 'lngth_two\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.350 ns) 2.173 ns Add1~18 2 COMB LCCOMB_X37_Y6_N8 2 " "Info: 2: + IC(0.993 ns) + CELL(0.350 ns) = 2.173 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 2; COMB Node = 'Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { lngth_two[6] Add1~18 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.208 ns Add1~22 3 COMB LCCOMB_X37_Y6_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.208 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~18 Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.243 ns Add1~26 4 COMB LCCOMB_X37_Y6_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.243 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.367 ns Add1~30 5 COMB LCCOMB_X37_Y6_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.124 ns) = 2.367 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.402 ns Add1~34 6 COMB LCCOMB_X37_Y6_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.402 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.437 ns Add1~38 7 COMB LCCOMB_X37_Y6_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.437 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.472 ns Add1~42 8 COMB LCCOMB_X37_Y6_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.472 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.507 ns Add1~46 9 COMB LCCOMB_X37_Y6_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.507 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.632 ns Add1~49 10 COMB LCCOMB_X37_Y6_N24 1 " "Info: 10: + IC(0.000 ns) + CELL(0.125 ns) = 2.632 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.442 ns Equal1~0 11 COMB LCCOMB_X33_Y6_N20 2 " "Info: 11: + IC(0.538 ns) + CELL(0.272 ns) = 3.442 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.174 ns Selector1~0 12 COMB LCCOMB_X34_Y6_N18 2 " "Info: 12: + IC(0.504 ns) + CELL(0.228 ns) = 4.174 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.795 ns Selector8~5 13 COMB LCCOMB_X34_Y6_N30 3 " "Info: 13: + IC(0.264 ns) + CELL(0.357 ns) = 4.795 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.579 ns Selector8~5clkctrl 14 COMB CLKCTRL_G9 15 " "Info: 14: + IC(1.784 ns) + CELL(0.000 ns) = 6.579 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.557 ns current_length\[7\] 15 REG LCCOMB_X33_Y7_N16 6 " "Info: 15: + IC(0.925 ns) + CELL(0.053 ns) = 7.557 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.549 ns ( 33.73 % ) " "Info: Total cell delay = 2.549 ns ( 33.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 66.27 % ) " "Info: Total interconnect delay = 5.008 ns ( 66.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.557 ns" { lngth_two[6] Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.557 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[6\] source 5.008 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[6\]\" to source register is 5.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[6\] 1 CLK PIN_R1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R1; Fanout = 2; CLK Node = 'lngth_two\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.418 ns) 2.241 ns Add1~17 2 COMB LCCOMB_X37_Y6_N8 1 " "Info: 2: + IC(0.993 ns) + CELL(0.418 ns) = 2.241 ns; Loc. = LCCOMB_X37_Y6_N8; Fanout = 1; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { lngth_two[6] Add1~17 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.053 ns) 2.802 ns Equal1~6 3 COMB LCCOMB_X33_Y6_N18 2 " "Info: 3: + IC(0.508 ns) + CELL(0.053 ns) = 2.802 ns; Loc. = LCCOMB_X33_Y6_N18; Fanout = 2; COMB Node = 'Equal1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Add1~17 Equal1~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.225 ns) 3.335 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.308 ns) + CELL(0.225 ns) = 3.335 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal1~6 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 3.956 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 3.956 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.008 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 5.008 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 42.09 % ) " "Info: Total cell delay = 2.108 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 57.91 % ) " "Info: Total interconnect delay = 2.900 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { lngth_two[6] Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.008 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.993ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.418ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.557 ns" { lngth_two[6] Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.557 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { lngth_two[6] Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.008 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.993ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.418ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.557 ns" { lngth_two[6] Add1~18 Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.557 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~18 {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.993ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.350ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.008 ns" { lngth_two[6] Add1~17 Equal1~6 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.008 ns" { lngth_two[6] {} lngth_two[6]~combout {} Add1~17 {} Equal1~6 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.993ns 0.508ns 0.308ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.418ns 0.053ns 0.225ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[7\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[7\] 127 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[7\]\" (Hold time is 127 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.440 ns + Largest " "Info: + Largest clock skew is 2.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[7\] destination 7.682 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[7\]\" to destination register is 7.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_two\[7\] 1 CLK PIN_U7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U7; Fanout = 2; CLK Node = 'lngth_two\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.436 ns) 2.333 ns Add1~22 2 COMB LCCOMB_X37_Y6_N10 2 " "Info: 2: + IC(1.080 ns) + CELL(0.436 ns) = 2.333 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { lngth_two[7] Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.368 ns Add1~26 3 COMB LCCOMB_X37_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.368 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~22 Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.492 ns Add1~30 4 COMB LCCOMB_X37_Y6_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.124 ns) = 2.492 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.527 ns Add1~34 5 COMB LCCOMB_X37_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.527 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.562 ns Add1~38 6 COMB LCCOMB_X37_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.562 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.597 ns Add1~42 7 COMB LCCOMB_X37_Y6_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.597 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.632 ns Add1~46 8 COMB LCCOMB_X37_Y6_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.632 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.757 ns Add1~49 9 COMB LCCOMB_X37_Y6_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.757 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.567 ns Equal1~0 10 COMB LCCOMB_X33_Y6_N20 2 " "Info: 10: + IC(0.538 ns) + CELL(0.272 ns) = 3.567 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.299 ns Selector1~0 11 COMB LCCOMB_X34_Y6_N18 2 " "Info: 11: + IC(0.504 ns) + CELL(0.228 ns) = 4.299 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.920 ns Selector8~5 12 COMB LCCOMB_X34_Y6_N30 3 " "Info: 12: + IC(0.264 ns) + CELL(0.357 ns) = 4.920 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.704 ns Selector8~5clkctrl 13 COMB CLKCTRL_G9 15 " "Info: 13: + IC(1.784 ns) + CELL(0.000 ns) = 6.704 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.682 ns current_length\[7\] 14 REG LCCOMB_X33_Y7_N16 6 " "Info: 14: + IC(0.925 ns) + CELL(0.053 ns) = 7.682 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 33.68 % ) " "Info: Total cell delay = 2.587 ns ( 33.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.095 ns ( 66.32 % ) " "Info: Total interconnect delay = 5.095 ns ( 66.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { lngth_two[7] Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.436ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[7\] source 5.242 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[7\]\" to source register is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns lngth_two\[7\] 1 CLK PIN_U7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U7; Fanout = 2; CLK Node = 'lngth_two\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.436 ns) 2.333 ns Add1~22 2 COMB LCCOMB_X37_Y6_N10 2 " "Info: 2: + IC(1.080 ns) + CELL(0.436 ns) = 2.333 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 2; COMB Node = 'Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { lngth_two[7] Add1~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.458 ns Add1~25 3 COMB LCCOMB_X37_Y6_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 2.458 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~22 Add1~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.053 ns) 3.007 ns Equal1~4 4 COMB LCCOMB_X33_Y6_N4 2 " "Info: 4: + IC(0.496 ns) + CELL(0.053 ns) = 3.007 ns; Loc. = LCCOMB_X33_Y6_N4; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { Add1~25 Equal1~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 3.569 ns Selector1~0 5 COMB LCCOMB_X34_Y6_N18 2 " "Info: 5: + IC(0.509 ns) + CELL(0.053 ns) = 3.569 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { Equal1~4 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.190 ns Selector8~5 6 COMB LCCOMB_X34_Y6_N30 3 " "Info: 6: + IC(0.264 ns) + CELL(0.357 ns) = 4.190 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 5.242 ns current_length\[5\] 7 REG LCCOMB_X31_Y4_N16 6 " "Info: 7: + IC(0.827 ns) + CELL(0.225 ns) = 5.242 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 39.41 % ) " "Info: Total cell delay = 2.066 ns ( 39.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 60.59 % ) " "Info: Total interconnect delay = 3.176 ns ( 60.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { lngth_two[7] Add1~22 Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.817ns 0.436ns 0.125ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { lngth_two[7] Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.436ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { lngth_two[7] Add1~22 Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.817ns 0.436ns 0.125ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.682 ns" { lngth_two[7] Add1~22 Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.682 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.817ns 0.436ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { lngth_two[7] Add1~22 Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { lngth_two[7] {} lngth_two[7]~combout {} Add1~22 {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 1.080ns 0.000ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.817ns 0.436ns 0.125ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lngth_two\[8\] 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"lngth_two\[8\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "current_length\[5\] current_length\[7\] lngth_two\[8\] 155 ps " "Info: Found hold time violation between source  pin or register \"current_length\[5\]\" and destination pin or register \"current_length\[7\]\" for clock \"lngth_two\[8\]\" (Hold time is 155 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.468 ns + Largest " "Info: + Largest clock skew is 2.468 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[8\] destination 7.436 ns + Longest register " "Info: + Longest clock path from clock \"lngth_two\[8\]\" to destination register is 7.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[8\] 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'lngth_two\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.309 ns) 2.122 ns Add1~26 2 COMB LCCOMB_X37_Y6_N12 2 " "Info: 2: + IC(0.983 ns) + CELL(0.309 ns) = 2.122 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { lngth_two[8] Add1~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.246 ns Add1~30 3 COMB LCCOMB_X37_Y6_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 2.246 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 2; COMB Node = 'Add1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.281 ns Add1~34 4 COMB LCCOMB_X37_Y6_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.281 ns; Loc. = LCCOMB_X37_Y6_N16; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~30 Add1~34 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.316 ns Add1~38 5 COMB LCCOMB_X37_Y6_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.316 ns; Loc. = LCCOMB_X37_Y6_N18; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~34 Add1~38 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.351 ns Add1~42 6 COMB LCCOMB_X37_Y6_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.351 ns; Loc. = LCCOMB_X37_Y6_N20; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~38 Add1~42 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.386 ns Add1~46 7 COMB LCCOMB_X37_Y6_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.386 ns; Loc. = LCCOMB_X37_Y6_N22; Fanout = 2; COMB Node = 'Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~42 Add1~46 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.511 ns Add1~49 8 COMB LCCOMB_X37_Y6_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 2.511 ns; Loc. = LCCOMB_X37_Y6_N24; Fanout = 1; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~46 Add1~49 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 3.321 ns Equal1~0 9 COMB LCCOMB_X33_Y6_N20 2 " "Info: 9: + IC(0.538 ns) + CELL(0.272 ns) = 3.321 ns; Loc. = LCCOMB_X33_Y6_N20; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Add1~49 Equal1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.228 ns) 4.053 ns Selector1~0 10 COMB LCCOMB_X34_Y6_N18 2 " "Info: 10: + IC(0.504 ns) + CELL(0.228 ns) = 4.053 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { Equal1~0 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 4.674 ns Selector8~5 11 COMB LCCOMB_X34_Y6_N30 3 " "Info: 11: + IC(0.264 ns) + CELL(0.357 ns) = 4.674 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.458 ns Selector8~5clkctrl 12 COMB CLKCTRL_G9 15 " "Info: 12: + IC(1.784 ns) + CELL(0.000 ns) = 6.458 ns; Loc. = CLKCTRL_G9; Fanout = 15; COMB Node = 'Selector8~5clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { Selector8~5 Selector8~5clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.053 ns) 7.436 ns current_length\[7\] 13 REG LCCOMB_X33_Y7_N16 6 " "Info: 13: + IC(0.925 ns) + CELL(0.053 ns) = 7.436 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.438 ns ( 32.79 % ) " "Info: Total cell delay = 2.438 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.998 ns ( 67.21 % ) " "Info: Total interconnect delay = 4.998 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { lngth_two[8] Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.309ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lngth_two\[8\] source 4.968 ns - Shortest register " "Info: - Shortest clock path from clock \"lngth_two\[8\]\" to source register is 4.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns lngth_two\[8\] 1 CLK PIN_T2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 2; CLK Node = 'lngth_two\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_two[8] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.371 ns) 2.184 ns Add1~25 2 COMB LCCOMB_X37_Y6_N12 1 " "Info: 2: + IC(0.983 ns) + CELL(0.371 ns) = 2.184 ns; Loc. = LCCOMB_X37_Y6_N12; Fanout = 1; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { lngth_two[8] Add1~25 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.053 ns) 2.733 ns Equal1~4 3 COMB LCCOMB_X33_Y6_N4 2 " "Info: 3: + IC(0.496 ns) + CELL(0.053 ns) = 2.733 ns; Loc. = LCCOMB_X33_Y6_N4; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { Add1~25 Equal1~4 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.053 ns) 3.295 ns Selector1~0 4 COMB LCCOMB_X34_Y6_N18 2 " "Info: 4: + IC(0.509 ns) + CELL(0.053 ns) = 3.295 ns; Loc. = LCCOMB_X34_Y6_N18; Fanout = 2; COMB Node = 'Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { Equal1~4 Selector1~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.357 ns) 3.916 ns Selector8~5 5 COMB LCCOMB_X34_Y6_N30 3 " "Info: 5: + IC(0.264 ns) + CELL(0.357 ns) = 3.916 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Selector1~0 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.225 ns) 4.968 ns current_length\[5\] 6 REG LCCOMB_X31_Y4_N16 6 " "Info: 6: + IC(0.827 ns) + CELL(0.225 ns) = 4.968 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Selector8~5 current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.889 ns ( 38.02 % ) " "Info: Total cell delay = 1.889 ns ( 38.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.079 ns ( 61.98 % ) " "Info: Total interconnect delay = 3.079 ns ( 61.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lngth_two[8] Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.983ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { lngth_two[8] Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.309ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lngth_two[8] Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.983ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.313 ns - Shortest register register " "Info: - Shortest register to register delay is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_length\[5\] 1 REG LCCOMB_X31_Y4_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 6; REG Node = 'current_length\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_length[5] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.309 ns) 0.914 ns Add4~22 2 COMB LCCOMB_X30_Y6_N10 2 " "Info: 2: + IC(0.605 ns) + CELL(0.309 ns) = 0.914 ns; Loc. = LCCOMB_X30_Y6_N10; Fanout = 2; COMB Node = 'Add4~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { current_length[5] Add4~22 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.949 ns Add4~26 3 COMB LCCOMB_X30_Y6_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.949 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 2; COMB Node = 'Add4~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add4~22 Add4~26 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.074 ns Add4~29 4 COMB LCCOMB_X30_Y6_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 1.074 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 1; COMB Node = 'Add4~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add4~26 Add4~29 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.053 ns) 1.889 ns Selector22~0 5 COMB LCCOMB_X33_Y7_N18 1 " "Info: 5: + IC(0.762 ns) + CELL(0.053 ns) = 1.889 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'Selector22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Add4~29 Selector22~0 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.225 ns) 2.313 ns current_length\[7\] 6 REG LCCOMB_X33_Y7_N16 6 " "Info: 6: + IC(0.199 ns) + CELL(0.225 ns) = 2.313 ns; Loc. = LCCOMB_X33_Y7_N16; Fanout = 6; REG Node = 'current_length\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { Selector22~0 current_length[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.747 ns ( 32.30 % ) " "Info: Total cell delay = 0.747 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.566 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.436 ns" { lngth_two[8] Add1~26 Add1~30 Add1~34 Add1~38 Add1~42 Add1~46 Add1~49 Equal1~0 Selector1~0 Selector8~5 Selector8~5clkctrl current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.436 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~26 {} Add1~30 {} Add1~34 {} Add1~38 {} Add1~42 {} Add1~46 {} Add1~49 {} Equal1~0 {} Selector1~0 {} Selector8~5 {} Selector8~5clkctrl {} current_length[7] {} } { 0.000ns 0.000ns 0.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.538ns 0.504ns 0.264ns 1.784ns 0.925ns } { 0.000ns 0.830ns 0.309ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.272ns 0.228ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { lngth_two[8] Add1~25 Equal1~4 Selector1~0 Selector8~5 current_length[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { lngth_two[8] {} lngth_two[8]~combout {} Add1~25 {} Equal1~4 {} Selector1~0 {} Selector8~5 {} current_length[5] {} } { 0.000ns 0.000ns 0.983ns 0.496ns 0.509ns 0.264ns 0.827ns } { 0.000ns 0.830ns 0.371ns 0.053ns 0.053ns 0.357ns 0.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { current_length[5] Add4~22 Add4~26 Add4~29 Selector22~0 current_length[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { current_length[5] {} Add4~22 {} Add4~26 {} Add4~29 {} Selector22~0 {} current_length[7] {} } { 0.000ns 0.605ns 0.000ns 0.000ns 0.762ns 0.199ns } { 0.000ns 0.309ns 0.035ns 0.125ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_reg.F lngth_one\[1\] clk 4.483 ns register " "Info: tsu for register \"state_reg.F\" (data pin = \"lngth_one\[1\]\", clock pin = \"clk\") is 4.483 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.001 ns + Longest pin register " "Info: + Longest pin to register delay is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns lngth_one\[1\] 1 CLK PIN_B5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 3; CLK Node = 'lngth_one\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lngth_one[1] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.350 ns) 3.136 ns Add0~2 2 COMB LCCOMB_X35_Y4_N0 2 " "Info: 2: + IC(1.929 ns) + CELL(0.350 ns) = 3.136 ns; Loc. = LCCOMB_X35_Y4_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { lngth_one[1] Add0~2 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.171 ns Add0~6 3 COMB LCCOMB_X35_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 3.171 ns; Loc. = LCCOMB_X35_Y4_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.206 ns Add0~10 4 COMB LCCOMB_X35_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 3.206 ns; Loc. = LCCOMB_X35_Y4_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.331 ns Add0~13 5 COMB LCCOMB_X35_Y4_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 3.331 ns; Loc. = LCCOMB_X35_Y4_N6; Fanout = 1; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.225 ns) 4.090 ns Equal0~5 6 COMB LCCOMB_X31_Y4_N0 1 " "Info: 6: + IC(0.534 ns) + CELL(0.225 ns) = 4.090 ns; Loc. = LCCOMB_X31_Y4_N0; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { Add0~13 Equal0~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 4.554 ns Equal0~6 7 COMB LCCOMB_X31_Y4_N6 3 " "Info: 7: + IC(0.236 ns) + CELL(0.228 ns) = 4.554 ns; Loc. = LCCOMB_X31_Y4_N6; Fanout = 3; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.346 ns) 5.903 ns Selector8~2 8 COMB LCCOMB_X34_Y6_N4 1 " "Info: 8: + IC(1.003 ns) + CELL(0.346 ns) = 5.903 ns; Loc. = LCCOMB_X34_Y6_N4; Fanout = 1; COMB Node = 'Selector8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { Equal0~6 Selector8~2 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.154 ns) 6.370 ns Selector8~5 9 COMB LCCOMB_X34_Y6_N30 3 " "Info: 9: + IC(0.313 ns) + CELL(0.154 ns) = 6.370 ns; Loc. = LCCOMB_X34_Y6_N30; Fanout = 3; COMB Node = 'Selector8~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Selector8~2 Selector8~5 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.309 ns) 7.001 ns state_reg.F 10 REG LCFF_X34_Y6_N29 23 " "Info: 10: + IC(0.322 ns) + CELL(0.309 ns) = 7.001 ns; Loc. = LCFF_X34_Y6_N29; Fanout = 23; REG Node = 'state_reg.F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Selector8~5 state_reg.F } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 38.05 % ) " "Info: Total cell delay = 2.664 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.337 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.337 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 state_reg.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} state_reg.F {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 0.322ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.618 ns) 2.608 ns state_reg.F 2 REG LCFF_X34_Y6_N29 23 " "Info: 2: + IC(1.163 ns) + CELL(0.618 ns) = 2.608 ns; Loc. = LCFF_X34_Y6_N29; Fanout = 23; REG Node = 'state_reg.F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { clk state_reg.F } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 55.41 % ) " "Info: Total cell delay = 1.445 ns ( 55.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 44.59 % ) " "Info: Total interconnect delay = 1.163 ns ( 44.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk state_reg.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} state_reg.F {} } { 0.000ns 0.000ns 1.163ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { lngth_one[1] Add0~2 Add0~6 Add0~10 Add0~13 Equal0~5 Equal0~6 Selector8~2 Selector8~5 state_reg.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { lngth_one[1] {} lngth_one[1]~combout {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~13 {} Equal0~5 {} Equal0~6 {} Selector8~2 {} Selector8~5 {} state_reg.F {} } { 0.000ns 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 0.534ns 0.236ns 1.003ns 0.313ns 0.322ns } { 0.000ns 0.857ns 0.350ns 0.035ns 0.035ns 0.125ns 0.225ns 0.228ns 0.346ns 0.154ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { clk state_reg.F } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { clk {} clk~combout {} state_reg.F {} } { 0.000ns 0.000ns 1.163ns } { 0.000ns 0.827ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[7\] output\[7\]\$latch 10.770 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[7\]\" through register \"output\[7\]\$latch\" is 10.770 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.563 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.712 ns) 2.702 ns state_reg.F 2 REG LCFF_X34_Y6_N29 23 " "Info: 2: + IC(1.163 ns) + CELL(0.712 ns) = 2.702 ns; Loc. = LCFF_X34_Y6_N29; Fanout = 23; REG Node = 'state_reg.F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { clk state_reg.F } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.890 ns) + CELL(0.000 ns) 5.592 ns state_reg.F~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.890 ns) + CELL(0.000 ns) = 5.592 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'state_reg.F~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { state_reg.F state_reg.F~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.053 ns) 6.563 ns output\[7\]\$latch 4 REG LCCOMB_X27_Y6_N10 1 " "Info: 4: + IC(0.918 ns) + CELL(0.053 ns) = 6.563 ns; Loc. = LCCOMB_X27_Y6_N10; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { state_reg.F~clkctrl output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 24.26 % ) " "Info: Total cell delay = 1.592 ns ( 24.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.971 ns ( 75.74 % ) " "Info: Total interconnect delay = 4.971 ns ( 75.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { clk state_reg.F state_reg.F~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { clk {} clk~combout {} state_reg.F {} state_reg.F~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.163ns 2.890ns 0.918ns } { 0.000ns 0.827ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.207 ns + Longest register pin " "Info: + Longest register to pin delay is 4.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[7\]\$latch 1 REG LCCOMB_X27_Y6_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y6_N10; Fanout = 1; REG Node = 'output\[7\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(1.962 ns) 4.207 ns output\[7\] 2 PIN PIN_D14 0 " "Info: 2: + IC(2.245 ns) + CELL(1.962 ns) = 4.207 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { output[7]$latch output[7] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 46.64 % ) " "Info: Total cell delay = 1.962 ns ( 46.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 53.36 % ) " "Info: Total interconnect delay = 2.245 ns ( 53.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { output[7]$latch output[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { output[7]$latch {} output[7] {} } { 0.000ns 2.245ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { clk state_reg.F state_reg.F~clkctrl output[7]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.563 ns" { clk {} clk~combout {} state_reg.F {} state_reg.F~clkctrl {} output[7]$latch {} } { 0.000ns 0.000ns 1.163ns 2.890ns 0.918ns } { 0.000ns 0.827ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { output[7]$latch output[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { output[7]$latch {} output[7] {} } { 0.000ns 2.245ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output\[6\]\$latch portTwo\[6\] clk 1.164 ns register " "Info: th for register \"output\[6\]\$latch\" (data pin = \"portTwo\[6\]\", clock pin = \"clk\") is 1.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.566 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns clk 1 CLK PIN_V8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.712 ns) 2.702 ns state_reg.F 2 REG LCFF_X34_Y6_N29 23 " "Info: 2: + IC(1.163 ns) + CELL(0.712 ns) = 2.702 ns; Loc. = LCFF_X34_Y6_N29; Fanout = 23; REG Node = 'state_reg.F'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.875 ns" { clk state_reg.F } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.890 ns) + CELL(0.000 ns) 5.592 ns state_reg.F~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.890 ns) + CELL(0.000 ns) = 5.592 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'state_reg.F~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { state_reg.F state_reg.F~clkctrl } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.053 ns) 6.566 ns output\[6\]\$latch 4 REG LCCOMB_X27_Y6_N20 1 " "Info: 4: + IC(0.921 ns) + CELL(0.053 ns) = 6.566 ns; Loc. = LCCOMB_X27_Y6_N20; Fanout = 1; REG Node = 'output\[6\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { state_reg.F~clkctrl output[6]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.592 ns ( 24.25 % ) " "Info: Total cell delay = 1.592 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.974 ns ( 75.75 % ) " "Info: Total interconnect delay = 4.974 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { clk state_reg.F state_reg.F~clkctrl output[6]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { clk {} clk~combout {} state_reg.F {} state_reg.F~clkctrl {} output[6]$latch {} } { 0.000ns 0.000ns 1.163ns 2.890ns 0.921ns } { 0.000ns 0.827ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.402 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns portTwo\[6\] 1 PIN PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'portTwo\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portTwo[6] } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.953 ns) + CELL(0.225 ns) 4.977 ns Selector35~1 2 COMB LCCOMB_X27_Y6_N22 1 " "Info: 2: + IC(3.953 ns) + CELL(0.225 ns) = 4.977 ns; Loc. = LCCOMB_X27_Y6_N22; Fanout = 1; COMB Node = 'Selector35~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.178 ns" { portTwo[6] Selector35~1 } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.225 ns) 5.402 ns output\[6\]\$latch 3 REG LCCOMB_X27_Y6_N20 1 " "Info: 3: + IC(0.200 ns) + CELL(0.225 ns) = 5.402 ns; Loc. = LCCOMB_X27_Y6_N20; Fanout = 1; REG Node = 'output\[6\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { Selector35~1 output[6]$latch } "NODE_NAME" } } { "buffer4.vhd" "" { Text "C:/Users/Timo/Documents/DUKE/Senior/Spring/ECE 559/Forwarding/buffer4.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 23.12 % ) " "Info: Total cell delay = 1.249 ns ( 23.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.153 ns ( 76.88 % ) " "Info: Total interconnect delay = 4.153 ns ( 76.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { portTwo[6] Selector35~1 output[6]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { portTwo[6] {} portTwo[6]~combout {} Selector35~1 {} output[6]$latch {} } { 0.000ns 0.000ns 3.953ns 0.200ns } { 0.000ns 0.799ns 0.225ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { clk state_reg.F state_reg.F~clkctrl output[6]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { clk {} clk~combout {} state_reg.F {} state_reg.F~clkctrl {} output[6]$latch {} } { 0.000ns 0.000ns 1.163ns 2.890ns 0.921ns } { 0.000ns 0.827ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.402 ns" { portTwo[6] Selector35~1 output[6]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.402 ns" { portTwo[6] {} portTwo[6]~combout {} Selector35~1 {} output[6]$latch {} } { 0.000ns 0.000ns 3.953ns 0.200ns } { 0.000ns 0.799ns 0.225ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 69 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 22:27:43 2015 " "Info: Processing ended: Wed Mar 18 22:27:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
