$date
  Mon Sep  3 13:06:15 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # din $end
$var reg 1 $ dout $end
$scope module seqdeta_adder $end
$var reg 1 % clk $end
$var reg 1 & clr $end
$var reg 1 ' din $end
$var reg 1 ( dout $end
$comment present_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
0$
1%
1&
0'
0(
#1000000
0!
0%
#2000000
1!
0"
1#
1%
0&
1'
#3000000
0!
0%
#4000000
1!
1%
#5000000
0!
0%
#6000000
1!
1%
#7000000
0!
0%
#8000000
1!
0#
1%
0'
#9000000
0!
0%
#10000000
1!
1#
1%
1'
#11000000
0!
0%
#12000000
1!
1$
1%
1(
#13000000
0!
0%
#14000000
1!
0#
0$
1%
0'
0(
#15000000
0!
0%
#16000000
