[
	{
		"original_line": "        if(Re_freq[i] !=0.0) Re_freq[i] = Re_freq[i]*`MAGS;", 
		"bug_line": "        if(Re_freq[i] !=0.0 Re_freq[i] = Re_freq[i]*`MAGS;",
		"error_description": "Missing closing parenthesis ')' in condition of if statement"
	},
	{
		"original_line": "                    ind = j/m;", 
		"bug_line": "                    ind = j/m",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "        for(i=0; i<fftlength; i=i+1) begin", 
		"bug_line": "        for(i=0; i<fftlength; i++) begin",
		"error_description": "VerilogA does not support the '++' operator; the correct increment syntax is 'i=i+1'."
	},
	{
		"original_line": "        if(sflag == prs - 1 && isLongGI == 1)  dflag = 1;", 
		"bug_line": "        if(sflag == prs - 1 && isLongGI == 1  dflag = 1;",
		"error_description": "Missing closing parenthesis for the conditional expression. The condition should be fully enclosed in parentheses, but the closing ')' after '1' is missing."
	},
	{
		"original_line": "        Re_freq[i] = 0;", 
		"bug_line": "        Re_freq[i] = 0",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "        cycprefix = cycprefix*2;", 
		"bug_line": "        cycprefix = cycprefix 2;",
		"error_description": "Missing operator between 'cycprefix' and '2' causes invalid assignment syntax (two adjacent expressions without operator)."
	},
	{
		"original_line": "        if ( i < halffft) tmp = i+halffft;", 
		"bug_line": "        if ( i < halffft tmp = i+halffft;",
		"error_description": "Missing closing parenthesis in condition of if statement, causing invalid token sequence (assignment inside condition without operator)."
	},
	{
		"original_line": "            (mode == "Green"): fptr = $fopen("traningSymbol_40M_Green.dat", "r");", 
		"bug_line": "            (mode == "Green"); fptr = $fopen("traningSymbol_40M_Green.dat", "r");",
		"error_description": "Replaced colon with semicolon after condition, breaking case item syntax. Case items require colons to separate conditions from statements in VerilogA case statements."
	},
	{
		"original_line": "        newSymbol2 = 0;", 
		"bug_line": "        newSymbol2 = 0",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "  V(Q_out) <+ outImag;", 
		"bug_line": "  V(Q_out) < + outImag;",
		"error_description": "Space in contribution operator '< +' creates invalid token sequence (should be single '<+' operator)"
	},
	{
		"original_line": "        Cr = Re_freq[ind+n4];", 
		"bug_line": "        Cr = Re_freq[ind+n4]",
		"error_description": "Missing semicolon at the end of the assignment statement causes unterminated expression."
	},
	{
		"original_line": "    if ( (sflag == pcnt || ( preamble[pidx] == 3 && (sflag == pcnt - 1) )) && sflag < prs )", 
		"bug_line": "    if ( (sflag == pcnt || ( preamble[pidx] == 3 && (sflag == pcnt - 1] )) && sflag < prs )",
		"error_description": "Mismatched bracket: used ']' instead of ')' in the innermost condition (sflag == pcnt - 1), creating invalid syntax"
	},
	{
		"original_line": "            cyc = CYCS * prlength[preamble[pidx]] * m;", 
		"bug_line": "            cyc = CYCS * prlength[preamble[pidx]]] * m;",
		"error_description": "Extra closing bracket ']' creates unmatched brackets in array indexing (prlength[...])."
	},
	{
		"original_line": "            pha2 = 2*pha;", 
		"bug_line": "            pha2 = 2*pha",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "                    Ci = Im_freq[ind+n4];", 
		"bug_line": "                    Ci = Im_freq[ind+n4]",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "tr_time[i] = Re_time[i];", 
		"bug_line": "tr_time[i = Re_time[i];",
		"error_description": "Missing closing square bracket ']' in array index for tr_time, causing assignment operator inside index expression"
	},
	{
		"original_line": "                 tmp = PNS[pnc] % 2;", 
		"bug_line": "                 tmp = PNS[pnc % 2;",
		"error_description": "Missing closing bracket ']' for array index of PNS, creating unterminated array reference syntax error"
	},
	{
		"original_line": "                    for(i=0; i<pilots; i=i+1) begin", 
		"bug_line": "                    for(i=0: i<pilots; i=i+1) begin",
		"error_description": "Replaced semicolon with colon in the for-loop initialization, creating invalid syntax for the loop structure"
	},
	{
		"original_line": "                                i = pilots;", 
		"bug_line": "                                i = pilots",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements, and omitting one causes a syntax error during compilation."
	},
	{
		"original_line": "        (mode == "Green"): fptr = $fopen("traningSymbol_40M_Green.dat", "r");", 
		"bug_line": "        (mode == "Green") fptr = $fopen("traningSymbol_40M_Green.dat", "r");",
		"error_description": "Missing colon after case condition in case statement"
	}
]