GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v'
Undeclared symbol 'clk_p5', assumed default net type 'wire'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v":12)
Undeclared symbol 'pll_lock', assumed default net type 'wire'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v":13)
Undeclared symbol 'clk_p', assumed default net type 'wire'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v":18)
Undeclared symbol 'sys_resetn', assumed default net type 'wire'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v":25)
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v'
Analyzing included file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_defines.vh'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v":21)
Back to file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v":21)
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_defines.vh'
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v'
Analyzing included file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_defines.vh'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":21)
Back to file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":21)
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v'
Analyzing included file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_defines.vh'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":21)
Back to file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":21)
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tmds.v'
Analyzing included file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_defines.vh'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tmds.v":21)
Back to file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tmds.v'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tmds.v":21)
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\clock_generator\clock_generator.v'
Analyzing Verilog file 'C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\clock_div5\clock_div5.v'
Compiling module 'terminal_top'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v":1)
Compiling module 'clock_generator'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\clock_generator\clock_generator.v":9)
Compiling module 'clock_div5'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\clock_div5\clock_div5.v":9)
Compiling module 'hdmi_term'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v":23)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v":67)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\hdmi_term.v":70)
Compiling module 'svo_tcard(SVO_MODE="640x480V")'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":33)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":237)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":251)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":253)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":254)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":257)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":259)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tcard.v":260)
Compiling module 'svo_enc(SVO_MODE="640x480V")'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":23)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":43)
Extracting RAM for identifier 'ctrl_fifo'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":48)
Extracting RAM for identifier 'pixel_fifo'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":51)
Extracting RAM for identifier 'out_fifo'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":54)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":92)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":96)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":98)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":110)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":125)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":129)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":130)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":133)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":134)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":135)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":155)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_enc.v":159)
Compiling module 'svo_tmds'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\svo\svo_tmds.v":23)
Compiling module 'Reset_Sync'("C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\src\terminal_top.v":47)
NOTE  (EX0101) : Current top module is "terminal_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\impl\gwsynthesis\terminal.vg" completed
[100%] Generate report file "C:\Users\jeff\OneDrive\Documents\Gowin\PDP8-TangNano4K\terminal\impl\gwsynthesis\terminal_syn.rpt.html" completed
GowinSynthesis finish
