
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000626                       # Number of seconds simulated
sim_ticks                                   625691500                       # Number of ticks simulated
final_tick                                  625691500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333334                       # Simulator instruction rate (inst/s)
host_op_rate                                   341506                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116400725                       # Simulator tick rate (ticks/s)
host_mem_usage                                 643832                       # Number of bytes of host memory used
host_seconds                                     5.38                       # Real time elapsed on the host
sim_insts                                     1791772                       # Number of instructions simulated
sim_ops                                       1835703                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           87552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          114048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        34048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           34048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          139928383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          182275131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             322203514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     139928383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        139928383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        54416593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54416593                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        54416593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         139928383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         182275131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376620108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        532                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 164672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   36992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                34048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    578                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   396                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     625682500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.494215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.234066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.606764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     30.25%     30.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          174     28.76%     59.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97     16.03%     75.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      6.45%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      5.62%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.81%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.31%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.32%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           39      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          605                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     359.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    192.775262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    573.810198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2     28.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.142857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.377964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     28803500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                77047250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11194.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29944.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       263.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    322.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     109                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     169883.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3190320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1740750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13010400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 628560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            104482710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            282244500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              445982040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.678221                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    469014000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     133359750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1338120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   730125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6513000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            101432925                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            284919750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              435618720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.047949                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    473525500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     128917000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  270911                       # Number of BP lookups
system.cpu.branchPred.condPredicted            223038                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8249                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               222738                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  221628                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.501657                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22755                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                102                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                          1251384                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              40570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1954176                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      270911                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             244383                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1110904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16641                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  862                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           283                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1053                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    756811                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   631                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1161992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.725990                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.033573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    95256      8.20%      8.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   537714     46.28%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   119193     10.26%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   409829     35.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1161992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.216489                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.561612                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    43736                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 60358                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1048007                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2004                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7887                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2478                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   459                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1939714                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 30948                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   7887                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    67614                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   39075                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13212                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1025864                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8340                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1911883                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11667                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2196                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    393                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     64                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6225                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2478642                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8095926                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2188629                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2376356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   102286                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            136                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5242                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               139323                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27425                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3120                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              541                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1902997                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 169                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1880601                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4027                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           67463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       113426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1161992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.753524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              143493     12.35%     12.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              205215     17.66%     30.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              764943     65.83%     95.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47864      4.12%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 477      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1161992                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  206852     72.35%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69562     24.33%     96.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9477      3.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715695     91.23%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  108      0.01%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               138455      7.36%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26336      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1880601                       # Type of FU issued
system.cpu.iq.rate                           1.502817                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      285891                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.152021                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5213069                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1970651                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1864879                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  43                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2166465                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      27                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3225                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4088                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2436                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7887                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4535                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   761                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1903175                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                139323                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                27425                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                119                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     82                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   647                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6280                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1645                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7925                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1865999                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                137537                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14602                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                       163454                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   248214                       # Number of branches executed
system.cpu.iew.exec_stores                      25917                       # Number of stores executed
system.cpu.iew.exec_rate                     1.491148                       # Inst execution rate
system.cpu.iew.wb_sent                        1865040                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1864895                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1333374                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2164480                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.490266                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.616025                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           46805                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7816                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1152775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.592421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.280873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       240458     20.86%     20.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       368545     31.97%     52.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       270567     23.47%     76.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       218283     18.94%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22527      1.95%     97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21644      1.88%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3476      0.30%     99.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6209      0.54%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1066      0.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1152775                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1791772                       # Number of instructions committed
system.cpu.commit.committedOps                1835703                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         160224                       # Number of memory references committed
system.cpu.commit.loads                        135235                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     246627                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1633201                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21875                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1675364     91.27%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.01%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135235      7.37%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24989      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1835703                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1066                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3033762                       # The number of ROB reads
system.cpu.rob.rob_writes                     3774242                       # The number of ROB writes
system.cpu.timesIdled                            1363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           89392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1791772                       # Number of Instructions Simulated
system.cpu.committedOps                       1835703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.698406                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.698406                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.431832                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.431832                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1920016                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1405893                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   6007335                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1002571                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  163626                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    101                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              1766                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.988824                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.960718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1486250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.988824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            635922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           635922                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       131448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          131448                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        23424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          23424                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        154872                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154872                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       154872                       # number of overall hits
system.cpu.dcache.overall_hits::total          154872                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2375                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1186                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3561                       # number of overall misses
system.cpu.dcache.overall_misses::total          3561                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    119659750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    119659750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     38628246                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38628246                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       302000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       302000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    158287996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    158287996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    158287996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    158287996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       133823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       133823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       158433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       158433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017747                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048192                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.192308                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.192308                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022476                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50383.052632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50383.052632                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 32570.190556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32570.190556                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        30200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        30200                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44450.434148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44450.434148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44450.434148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44450.434148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3069                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.833333                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          532                       # number of writebacks
system.cpu.dcache.writebacks::total               532                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          921                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          921                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          858                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          858                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1779                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1779                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1454                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          328                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1782                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1782                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     74628750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     74628750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9447249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9447249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     84075999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     84075999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     84075999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     84075999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011248                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011248                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011248                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51326.513067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51326.513067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28802.588415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28802.588415                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47180.695286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47180.695286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47180.695286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47180.695286                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               939                       # number of replacements
system.cpu.icache.tags.tagsinuse           385.045763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              755208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1368                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            552.052632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   385.045763                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.752043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.752043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1514974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1514974                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       755208                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          755208                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        755208                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           755208                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       755208                       # number of overall hits
system.cpu.icache.overall_hits::total          755208                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1595                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1595                       # number of overall misses
system.cpu.icache.overall_misses::total          1595                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     89189723                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89189723                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     89189723                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89189723                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     89189723                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89189723                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       756803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       756803                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       756803                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       756803                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       756803                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       756803                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002108                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002108                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002108                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002108                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002108                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002108                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55918.321630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55918.321630                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55918.321630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55918.321630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55918.321630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55918.321630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20813                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               277                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.137184                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          226                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          226                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          226                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          226                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          226                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1369                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1369                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76379729                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76379729                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76379729                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76379729                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76379729                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76379729                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001809                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55792.351351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55792.351351                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55792.351351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55792.351351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55792.351351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55792.351351                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2822                       # Transaction distribution
system.membus.trans_dist::ReadResp               2821                       # Transaction distribution
system.membus.trans_dist::Writeback               532                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              329                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        87552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  235648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              3683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    3683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3683                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6573000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7292499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9343000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
