<profile>

<section name = "Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3'" level="0">
<item name = "Date">Tue Apr 18 17:01:46 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.175 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">39, 39, 0.390 us, 0.390 us, 39, 39, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_94_2_VITIS_LOOP_96_3">37, 37, 3, 1, 1, 36, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 179, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln94_1_fu_164_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln94_fu_173_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln95_1_fu_197_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln95_fu_122_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln96_fu_297_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln97_1_fu_318_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln97_2_fu_323_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln97_fu_291_p2">+, 0, 0, 15, 8, 8</column>
<column name="empty_33_fu_152_p2">-, 0, 0, 15, 8, 8</column>
<column name="p_mid146_fu_265_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln97_fu_235_p2">-, 0, 0, 15, 8, 8</column>
<column name="icmp_ln94_fu_158_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln96_fu_179_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln94_1_fu_203_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln94_2_fu_271_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln94_3_fu_279_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln94_fu_185_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten48_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_tj_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_tp_1">9, 2, 2, 4</column>
<column name="indvar_flatten48_fu_60">9, 2, 6, 12</column>
<column name="tj_fu_52">9, 2, 4, 8</column>
<column name="tp_fu_56">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln97_reg_372">8, 0, 8, 0</column>
<column name="add_ln97_reg_372_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten48_fu_60">6, 0, 6, 0</column>
<column name="sub_ln97_reg_362">6, 0, 8, 2</column>
<column name="tj_fu_52">4, 0, 4, 0</column>
<column name="tp_fu_56">2, 0, 2, 0</column>
<column name="zext_ln97_2_reg_367">4, 0, 8, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3, return value</column>
<column name="empty">in, 5, ap_none, empty, scalar</column>
<column name="layer1_output_V_address0">out, 8, ap_memory, layer1_output_V, array</column>
<column name="layer1_output_V_ce0">out, 1, ap_memory, layer1_output_V, array</column>
<column name="layer1_output_V_q0">in, 15, ap_memory, layer1_output_V, array</column>
<column name="linear_input_V_address0">out, 8, ap_memory, linear_input_V, array</column>
<column name="linear_input_V_ce0">out, 1, ap_memory, linear_input_V, array</column>
<column name="linear_input_V_we0">out, 1, ap_memory, linear_input_V, array</column>
<column name="linear_input_V_d0">out, 15, ap_memory, linear_input_V, array</column>
</table>
</item>
</section>
</profile>
