<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero_Top.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v'
WARNING - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89159,9-89159,31) (VERI-1372) redeclaration of ansi port 'resetCtrl_mainClkReset' is not allowed
WARNING - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89160,9-89160,30) (VERI-1372) redeclaration of ansi port 'resetCtrl_systemReset' is not allowed
WARNING - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89161,9-89161,31) (VERI-1372) redeclaration of ansi port 'resetCtrl_systemResetN' is not allowed
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v'
(VERI-1482) Analyzing Verilog file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(57,8-57,18) (VHDL-1012) analyzing entity 'bhasa_zero'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(67,14-67,24) (VHDL-1010) analyzing architecture 'bhasa_zero'
(VHDL-1481) Analyzing VHDL file 'C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/efb.vhd'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/efb.vhd(14,8-14,11) (VHDL-1012) analyzing entity 'efb'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/efb.vhd(46,14-46,23) (VHDL-1010) analyzing architecture 'structure'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero_Top.v(44,8-44,22) (VERI-1018) compiling module 'HelloWorld_Top'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero_Top.v(44,1-63,10) (VERI-9000) elaborating module 'HelloWorld_Top'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero_Top.v(55,12-55,27) (VERI-1231) going to VHDL side to elaborate design unit 'bhasa_zero'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(57,8-57,18) (VHDL-1067) elaborating 'bhasa_zero_uniq_0(bhasa_zero)'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(358,5-619,72) (VHDL-1399) going to Verilog side to elaborate module 'ahbl0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11,8-11,13) (VERI-1018) compiling module 'ahbl0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11,1-1364,10) (VERI-9000) elaborating module 'ahbl0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5726,1-8811,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11,1-1364,10) (VERI-9000) elaborating module 'ahbl0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5726,1-8811,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(2065,1-2397,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_bus_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(3477,1-4173,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5030,1-5263,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_multiplexor_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4342,1-4435,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_default_slv_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11,1-1364,10) (VERI-9000) elaborating module 'ahbl0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5726,1-8811,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(2065,1-2397,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_bus_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(3477,1-4173,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5030,1-5263,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_multiplexor_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4342,1-4435,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_default_slv_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4185,1-4243,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_prim_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4185,1-4243,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_prim_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11,1-1364,10) (VERI-9000) elaborating module 'ahbl0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5726,1-8811,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(2065,1-2397,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_bus_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(3477,1-4173,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5030,1-5263,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_multiplexor_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4342,1-4435,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_default_slv_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4185,1-4243,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_prim_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4185,1-4243,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_prim_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4255,1-4320,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_comp_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4255,1-4320,10) (VERI-9000) elaborating module 'ahbl0_ipgen_lscc_ahbl_decoder_comp_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(358,5-619,72) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(621,5-773,53) (VHDL-1399) going to Verilog side to elaborate module 'ahbl2apb0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(11,8-11,17) (VERI-1018) compiling module 'ahbl2apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(11,1-86,10) (VERI-9000) elaborating module 'ahbl2apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(108,1-587,10) (VERI-9000) elaborating module 'ahbl2apb0_ipgen_lscc_ahbl2apb_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(621,5-773,53) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(774,5-949,136) (VHDL-1399) going to Verilog side to elaborate module 'apb0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(11,8-11,12) (VERI-1018) compiling module 'apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(11,1-167,10) (VERI-9000) elaborating module 'apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2961,1-3328,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(11,1-167,10) (VERI-9000) elaborating module 'apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2961,1-3328,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1003,1-1292,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_bus_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1618,1-2304,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2592,1-2823,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_multiplexor_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(11,1-167,10) (VERI-9000) elaborating module 'apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2961,1-3328,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1003,1-1292,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_bus_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1618,1-2304,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2592,1-2823,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_multiplexor_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2316,1-2374,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_prim_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2316,1-2374,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_prim_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(11,1-167,10) (VERI-9000) elaborating module 'apb0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2961,1-3328,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_interconnect_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1003,1-1292,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_bus_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1618,1-2304,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2592,1-2823,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_multiplexor_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2316,1-2374,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_prim_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2316,1-2374,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_prim_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2386,1-2471,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_comp_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2386,1-2471,10) (VERI-9000) elaborating module 'apb0_ipgen_lscc_apb_decoder_comp_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(774,5-949,136) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(951,5-1167,87) (VHDL-1399) going to Verilog side to elaborate module 'cpu0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(11,8-11,12) (VERI-1018) compiling module 'cpu0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(11,1-126,10) (VERI-9000) elaborating module 'cpu0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(130,1-1062,10) (VERI-9000) elaborating module 'cpu0_ipgen_riscvsmall_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(11,1-126,10) (VERI-9000) elaborating module 'cpu0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(130,1-1062,10) (VERI-9000) elaborating module 'cpu0_ipgen_riscvsmall_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1795,1-1917,10) (VERI-9000) elaborating module 'cpu0_ipgen_lscc_cpu_ahbl_mux_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1921,1-2240,10) (VERI-9000) elaborating module 'cpu0_ipgen_pic_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(88719,1-89111,10) (VERI-9000) elaborating module 'cpu0_ipgen_timer_32_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89116,1-89251,10) (VERI-9000) elaborating module 'cpu0_ipgen_vex_debug_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(60471,1-66141,10) (VERI-9000) elaborating module 'cpu0_ipgen_Riscv_Dbg_IC_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89256,1-89605,10) (VERI-9000) elaborating module 'cpu0_ipgen_vex_jtag_bridge_uniq_1'
WARNING - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89373,21-89380,57) (VERI-1063) instantiating unknown module 'jtagconn16'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1200,1-1602,10) (VERI-9000) elaborating module 'cpu0_ipgen_JtagBridge_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1606,1-1702,10) (VERI-9000) elaborating module 'cpu0_ipgen_SystemDebugger_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(60304,1-60466,10) (VERI-9000) elaborating module 'cpu0_ipgen_StreamFifoLowLatency_Dbg_IC_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_3'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_4'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_5'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1130,1-1196,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_we_t_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1130,1-1196,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_we_t_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1130,1-1196,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_we_t_uniq_3'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1706,1-1773,10) (VERI-9000) elaborating module 'cpu0_ipgen_FlowCCByToggle_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1777,1-1791,10) (VERI-9000) elaborating module 'cpu0_ipgen_BufferCC_1__uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(11,1-126,10) (VERI-9000) elaborating module 'cpu0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(130,1-1062,10) (VERI-9000) elaborating module 'cpu0_ipgen_riscvsmall_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1795,1-1917,10) (VERI-9000) elaborating module 'cpu0_ipgen_lscc_cpu_ahbl_mux_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1921,1-2240,10) (VERI-9000) elaborating module 'cpu0_ipgen_pic_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(88719,1-89111,10) (VERI-9000) elaborating module 'cpu0_ipgen_timer_32_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89116,1-89251,10) (VERI-9000) elaborating module 'cpu0_ipgen_vex_debug_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(60471,1-66141,10) (VERI-9000) elaborating module 'cpu0_ipgen_Riscv_Dbg_IC_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(89256,1-89605,10) (VERI-9000) elaborating module 'cpu0_ipgen_vex_jtag_bridge_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1200,1-1602,10) (VERI-9000) elaborating module 'cpu0_ipgen_JtagBridge_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1606,1-1702,10) (VERI-9000) elaborating module 'cpu0_ipgen_SystemDebugger_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(60304,1-60466,10) (VERI-9000) elaborating module 'cpu0_ipgen_StreamFifoLowLatency_Dbg_IC_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_3'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_4'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1066,1-1126,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_t_uniq_5'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1130,1-1196,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_we_t_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1130,1-1196,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_we_t_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1130,1-1196,10) (VERI-9000) elaborating module 'cpu0_ipgen_d_ff_plain_rst_we_t_uniq_3'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1706,1-1773,10) (VERI-9000) elaborating module 'cpu0_ipgen_FlowCCByToggle_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/cpu0/2.4.0/rtl/cpu0.v(1777,1-1791,10) (VERI-9000) elaborating module 'cpu0_ipgen_BufferCC_1__uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(951,5-1167,87) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(1168,5-1209,107) (VHDL-1399) going to Verilog side to elaborate module 'gpio0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(11,8-11,13) (VERI-1018) compiling module 'gpio0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(11,1-62,10) (VERI-9000) elaborating module 'gpio0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(508,1-682,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_gpio_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(11,1-62,10) (VERI-9000) elaborating module 'gpio0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(508,1-682,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_gpio_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(745,1-1196,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_gpio_lmmi_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(121,1-445,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_apb2lmmi_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(11,1-62,10) (VERI-9000) elaborating module 'gpio0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(508,1-682,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_gpio_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(745,1-1196,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_gpio_lmmi_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/gpio0/1.6.1/rtl/gpio0.v(121,1-445,10) (VERI-9000) elaborating module 'gpio0_ipgen_lscc_apb2lmmi_uniq_1'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_4'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_5'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_6'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_7'
INFO - C:/ECAD/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_8'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(1168,5-1209,107) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(1210,5-1326,64) (VHDL-1399) going to Verilog side to elaborate module 'sysmem0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(11,67-11,74) (VERI-1018) compiling module 'sysmem0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(11,1-355,10) (VERI-9000) elaborating module 'sysmem0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(8341,1-9611,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_sys_mem_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(11,1-355,10) (VERI-9000) elaborating module 'sysmem0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(8341,1-9611,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_sys_mem_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(506,1-1531,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_ahblmem_subordinate_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(506,1-1531,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_ahblmem_subordinate_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(3984,1-6331,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_mem_uniq_1'
WARNING - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(6236,49-6274,95) (VERI-1063) instantiating unknown module 'pmi_ram_dp_true_be'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(396,1-464,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_ahblmem_arbiter_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(11,1-355,10) (VERI-9000) elaborating module 'sysmem0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(8341,1-9611,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_sys_mem_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(506,1-1531,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_ahblmem_subordinate_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(506,1-1531,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_ahblmem_subordinate_uniq_2'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(3984,1-6331,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_mem_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/sysmem0/2.2.0/rtl/sysmem0.v(396,1-464,10) (VERI-9000) elaborating module 'sysmem0_ipgen_lscc_ahblmem_arbiter_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(1210,5-1326,64) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(1327,5-1366,40) (VHDL-1399) going to Verilog side to elaborate module 'uart0'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(11,8-11,13) (VERI-1018) compiling module 'uart0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(11,1-68,10) (VERI-9000) elaborating module 'uart0_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2572,1-2774,10) (VERI-9000) elaborating module 'uart0_ipgen_lscc_uart_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(478,1-1139,10) (VERI-9000) elaborating module 'uart0_ipgen_lscc_uart_intface_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1354,1-1946,10) (VERI-9000) elaborating module 'uart0_ipgen_lscc_uart_rxcver_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1998,1-2567,10) (VERI-9000) elaborating module 'uart0_ipgen_lscc_uart_txmitt_uniq_1'
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero.vhd(1327,5-1366,40) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/ECAD/FPGA_Designs/lattice_propel_workspace/bhasa_fw/bhasa_zero/bhasa_zero/bhasa_zero_Top.v(55,12-55,27) (VERI-1232) back to Verilog to continue elaboration
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>