
six_step.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a3c8  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040a3c8  0040a3c8  000123c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000098c  20000000  0040a3d0  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004e0  2000098c  0040ad5c  0001898c  2**2
                  ALLOC
  4 .stack        00000804  20000e6c  0040b23c  0001898c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001898c  2**0
                  CONTENTS, READONLY
  6 .comment      00000157  00000000  00000000  000189b5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011a1b  00000000  00000000  00018b0c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002e5c  00000000  00000000  0002a527  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006123  00000000  00000000  0002d383  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ae8  00000000  00000000  000334a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a20  00000000  00000000  00033f8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000752d  00000000  00000000  000349ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fdc2  00000000  00000000  0003bedb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004260a  00000000  00000000  0004bc9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000268c  00000000  00000000  0008e2a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001670 	.word	0x20001670
  400004:	0040207d 	.word	0x0040207d
  400008:	00402079 	.word	0x00402079
  40000c:	00402079 	.word	0x00402079
  400010:	00402079 	.word	0x00402079
  400014:	00402079 	.word	0x00402079
  400018:	00402079 	.word	0x00402079
	...
  40002c:	00402079 	.word	0x00402079
  400030:	00402079 	.word	0x00402079
  400034:	00000000 	.word	0x00000000
  400038:	00402079 	.word	0x00402079
  40003c:	00400ecd 	.word	0x00400ecd
  400040:	00402079 	.word	0x00402079
  400044:	00402079 	.word	0x00402079
  400048:	00402079 	.word	0x00402079
  40004c:	00402079 	.word	0x00402079
  400050:	00402079 	.word	0x00402079
  400054:	00402079 	.word	0x00402079
  400058:	00402079 	.word	0x00402079
  40005c:	00402079 	.word	0x00402079
  400060:	00402079 	.word	0x00402079
  400064:	00402079 	.word	0x00402079
  400068:	00402079 	.word	0x00402079
  40006c:	00401ce9 	.word	0x00401ce9
  400070:	00401cfd 	.word	0x00401cfd
  400074:	00401d11 	.word	0x00401d11
  400078:	00402079 	.word	0x00402079
  40007c:	00402079 	.word	0x00402079
  400080:	00402079 	.word	0x00402079
  400084:	00402079 	.word	0x00402079
  400088:	00402079 	.word	0x00402079
  40008c:	00402079 	.word	0x00402079
  400090:	00402079 	.word	0x00402079
  400094:	00400ef1 	.word	0x00400ef1
  400098:	00402079 	.word	0x00402079
  40009c:	00402079 	.word	0x00402079
  4000a0:	00402079 	.word	0x00402079
  4000a4:	00402079 	.word	0x00402079
  4000a8:	00402079 	.word	0x00402079
  4000ac:	00402079 	.word	0x00402079
  4000b0:	00402079 	.word	0x00402079
  4000b4:	00402079 	.word	0x00402079
  4000b8:	00402079 	.word	0x00402079
  4000bc:	00400efd 	.word	0x00400efd
  4000c0:	00402079 	.word	0x00402079

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	2000098c 	.word	0x2000098c
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040a3d0 	.word	0x0040a3d0

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040a3d0 	.word	0x0040a3d0
  40010c:	20000990 	.word	0x20000990
  400110:	0040a3d0 	.word	0x0040a3d0
  400114:	00000000 	.word	0x00000000

00400118 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400118:	b510      	push	{r4, lr}
  40011a:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  40011c:	4b10      	ldr	r3, [pc, #64]	; (400160 <spi_master_init+0x48>)
  40011e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400120:	2380      	movs	r3, #128	; 0x80
  400122:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400124:	6863      	ldr	r3, [r4, #4]
  400126:	f043 0301 	orr.w	r3, r3, #1
  40012a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40012c:	6863      	ldr	r3, [r4, #4]
  40012e:	f043 0310 	orr.w	r3, r3, #16
  400132:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400134:	6863      	ldr	r3, [r4, #4]
  400136:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40013a:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40013c:	4620      	mov	r0, r4
  40013e:	2100      	movs	r1, #0
  400140:	4b08      	ldr	r3, [pc, #32]	; (400164 <spi_master_init+0x4c>)
  400142:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400144:	6863      	ldr	r3, [r4, #4]
  400146:	f023 0302 	bic.w	r3, r3, #2
  40014a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  40014c:	6863      	ldr	r3, [r4, #4]
  40014e:	f023 0304 	bic.w	r3, r3, #4
  400152:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400154:	4620      	mov	r0, r4
  400156:	2100      	movs	r1, #0
  400158:	4b03      	ldr	r3, [pc, #12]	; (400168 <spi_master_init+0x50>)
  40015a:	4798      	blx	r3
  40015c:	bd10      	pop	{r4, pc}
  40015e:	bf00      	nop
  400160:	00400b19 	.word	0x00400b19
  400164:	00400b29 	.word	0x00400b29
  400168:	00400b41 	.word	0x00400b41

0040016c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  40016c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40016e:	4605      	mov	r5, r0
  400170:	460c      	mov	r4, r1
  400172:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  400174:	4618      	mov	r0, r3
  400176:	4914      	ldr	r1, [pc, #80]	; (4001c8 <spi_master_setup_device+0x5c>)
  400178:	4b14      	ldr	r3, [pc, #80]	; (4001cc <spi_master_setup_device+0x60>)
  40017a:	4798      	blx	r3
  40017c:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40017e:	4628      	mov	r0, r5
  400180:	6821      	ldr	r1, [r4, #0]
  400182:	2200      	movs	r2, #0
  400184:	4613      	mov	r3, r2
  400186:	f8df c05c 	ldr.w	ip, [pc, #92]	; 4001e4 <spi_master_setup_device+0x78>
  40018a:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40018c:	4628      	mov	r0, r5
  40018e:	6821      	ldr	r1, [r4, #0]
  400190:	2208      	movs	r2, #8
  400192:	4b0f      	ldr	r3, [pc, #60]	; (4001d0 <spi_master_setup_device+0x64>)
  400194:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400196:	4628      	mov	r0, r5
  400198:	6821      	ldr	r1, [r4, #0]
  40019a:	b2fa      	uxtb	r2, r7
  40019c:	4b0d      	ldr	r3, [pc, #52]	; (4001d4 <spi_master_setup_device+0x68>)
  40019e:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001a0:	4628      	mov	r0, r5
  4001a2:	6821      	ldr	r1, [r4, #0]
  4001a4:	2208      	movs	r2, #8
  4001a6:	4b0c      	ldr	r3, [pc, #48]	; (4001d8 <spi_master_setup_device+0x6c>)
  4001a8:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4001aa:	4628      	mov	r0, r5
  4001ac:	6821      	ldr	r1, [r4, #0]
  4001ae:	0872      	lsrs	r2, r6, #1
  4001b0:	4b0a      	ldr	r3, [pc, #40]	; (4001dc <spi_master_setup_device+0x70>)
  4001b2:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4001b4:	f086 0201 	eor.w	r2, r6, #1
  4001b8:	4628      	mov	r0, r5
  4001ba:	6821      	ldr	r1, [r4, #0]
  4001bc:	f002 0201 	and.w	r2, r2, #1
  4001c0:	4b07      	ldr	r3, [pc, #28]	; (4001e0 <spi_master_setup_device+0x74>)
  4001c2:	4798      	blx	r3
  4001c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4001c6:	bf00      	nop
  4001c8:	02dc6c00 	.word	0x02dc6c00
  4001cc:	00400c25 	.word	0x00400c25
  4001d0:	00400c11 	.word	0x00400c11
  4001d4:	00400c3d 	.word	0x00400c3d
  4001d8:	00400bcd 	.word	0x00400bcd
  4001dc:	00400b8d 	.word	0x00400b8d
  4001e0:	00400bad 	.word	0x00400bad
  4001e4:	00400c55 	.word	0x00400c55

004001e8 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4001e8:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4001ea:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4001ec:	f013 0f04 	tst.w	r3, #4
  4001f0:	d005      	beq.n	4001fe <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4001f2:	6809      	ldr	r1, [r1, #0]
  4001f4:	290f      	cmp	r1, #15
  4001f6:	d80b      	bhi.n	400210 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4001f8:	4b06      	ldr	r3, [pc, #24]	; (400214 <spi_select_device+0x2c>)
  4001fa:	4798      	blx	r3
  4001fc:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4001fe:	680b      	ldr	r3, [r1, #0]
  400200:	2b03      	cmp	r3, #3
  400202:	d805      	bhi.n	400210 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400204:	2201      	movs	r2, #1
  400206:	fa02 f103 	lsl.w	r1, r2, r3
  40020a:	43c9      	mvns	r1, r1
  40020c:	4b01      	ldr	r3, [pc, #4]	; (400214 <spi_select_device+0x2c>)
  40020e:	4798      	blx	r3
  400210:	bd08      	pop	{r3, pc}
  400212:	bf00      	nop
  400214:	00400b29 	.word	0x00400b29

00400218 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400218:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40021c:	6043      	str	r3, [r0, #4]
  40021e:	4770      	bx	lr

00400220 <configure_buttons>:
ï»¿#include "six_step.h"

void configure_buttons(void)
{
  400220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400224:	b083      	sub	sp, #12
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  400226:	200b      	movs	r0, #11
  400228:	f8df b094 	ldr.w	fp, [pc, #148]	; 4002c0 <configure_buttons+0xa0>
  40022c:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  40022e:	4c1e      	ldr	r4, [pc, #120]	; (4002a8 <configure_buttons+0x88>)
  400230:	4620      	mov	r0, r4
  400232:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400236:	220a      	movs	r2, #10
  400238:	f8df a088 	ldr.w	sl, [pc, #136]	; 4002c4 <configure_buttons+0xa4>
  40023c:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
  40023e:	4b1b      	ldr	r3, [pc, #108]	; (4002ac <configure_buttons+0x8c>)
  400240:	9300      	str	r3, [sp, #0]
  400242:	4620      	mov	r0, r4
  400244:	210b      	movs	r1, #11
  400246:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40024a:	2379      	movs	r3, #121	; 0x79
  40024c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4002c8 <configure_buttons+0xa8>
  400250:	47c8      	blx	r9

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400252:	4f17      	ldr	r7, [pc, #92]	; (4002b0 <configure_buttons+0x90>)
  400254:	f44f 6800 	mov.w	r8, #2048	; 0x800
  400258:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, (IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
  40025c:	4620      	mov	r0, r4
  40025e:	210b      	movs	r1, #11
  400260:	2200      	movs	r2, #0
  400262:	4e14      	ldr	r6, [pc, #80]	; (4002b4 <configure_buttons+0x94>)
  400264:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  400266:	4620      	mov	r0, r4
  400268:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40026c:	4d12      	ldr	r5, [pc, #72]	; (4002b8 <configure_buttons+0x98>)
  40026e:	47a8      	blx	r5
	
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
  400270:	200b      	movs	r0, #11
  400272:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  400274:	4620      	mov	r0, r4
  400276:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40027a:	220a      	movs	r2, #10
  40027c:	47d0      	blx	sl
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID, PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
  40027e:	4b0f      	ldr	r3, [pc, #60]	; (4002bc <configure_buttons+0x9c>)
  400280:	9300      	str	r3, [sp, #0]
  400282:	4620      	mov	r0, r4
  400284:	210b      	movs	r1, #11
  400286:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40028a:	2379      	movs	r3, #121	; 0x79
  40028c:	47c8      	blx	r9
  40028e:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_2_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, (IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
  400292:	4620      	mov	r0, r4
  400294:	210b      	movs	r1, #11
  400296:	2200      	movs	r2, #0
  400298:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  40029a:	4620      	mov	r0, r4
  40029c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4002a0:	47a8      	blx	r5
}
  4002a2:	b003      	add	sp, #12
  4002a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4002a8:	400e0e00 	.word	0x400e0e00
  4002ac:	00400fe9 	.word	0x00400fe9
  4002b0:	e000e100 	.word	0xe000e100
  4002b4:	00401d25 	.word	0x00401d25
  4002b8:	00401a09 	.word	0x00401a09
  4002bc:	00401009 	.word	0x00401009
  4002c0:	00401e99 	.word	0x00401e99
  4002c4:	004018d1 	.word	0x004018d1
  4002c8:	00401cad 	.word	0x00401cad

004002cc <configure_hall>:

void configure_hall(void)
{
  4002cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002d0:	b083      	sub	sp, #12
	//Sensor Hall 1
	pmc_enable_periph_clk(PIN_HALL_1_ID);
  4002d2:	200b      	movs	r0, #11
  4002d4:	f8df b094 	ldr.w	fp, [pc, #148]	; 40036c <configure_hall+0xa0>
  4002d8:	47d8      	blx	fp
	pio_handler_set(PIN_HALL_1_PIO, PIN_HALL_1_ID, PIN_HALL_1_MASK, 0, Hall_Handler);
  4002da:	4c20      	ldr	r4, [pc, #128]	; (40035c <configure_hall+0x90>)
  4002dc:	f8df a090 	ldr.w	sl, [pc, #144]	; 400370 <configure_hall+0xa4>
  4002e0:	f8cd a000 	str.w	sl, [sp]
  4002e4:	4620      	mov	r0, r4
  4002e6:	210b      	movs	r1, #11
  4002e8:	2204      	movs	r2, #4
  4002ea:	2300      	movs	r3, #0
  4002ec:	f8df 9084 	ldr.w	r9, [pc, #132]	; 400374 <configure_hall+0xa8>
  4002f0:	47c8      	blx	r9
  4002f2:	4f1b      	ldr	r7, [pc, #108]	; (400360 <configure_hall+0x94>)
  4002f4:	f44f 6800 	mov.w	r8, #2048	; 0x800
  4002f8:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_HALL_1_ID);
	pio_handler_set_priority(PIN_HALL_1_PIO, (IRQn_Type) PIN_HALL_1_ID, IRQ_PRIOR_PIO);
  4002fc:	4620      	mov	r0, r4
  4002fe:	210b      	movs	r1, #11
  400300:	2200      	movs	r2, #0
  400302:	4e18      	ldr	r6, [pc, #96]	; (400364 <configure_hall+0x98>)
  400304:	47b0      	blx	r6
	pio_enable_interrupt(PIN_HALL_1_PIO, PIN_HALL_1_MASK);
  400306:	4620      	mov	r0, r4
  400308:	2104      	movs	r1, #4
  40030a:	4d17      	ldr	r5, [pc, #92]	; (400368 <configure_hall+0x9c>)
  40030c:	47a8      	blx	r5
	
	//Sensor Hall 2
	pmc_enable_periph_clk(PIN_HALL_2_ID);
  40030e:	200b      	movs	r0, #11
  400310:	47d8      	blx	fp
	pio_handler_set(PIN_HALL_2_PIO, PIN_HALL_2_ID, PIN_HALL_2_MASK, 0, Hall_Handler);
  400312:	f8cd a000 	str.w	sl, [sp]
  400316:	4620      	mov	r0, r4
  400318:	210b      	movs	r1, #11
  40031a:	2208      	movs	r2, #8
  40031c:	2300      	movs	r3, #0
  40031e:	47c8      	blx	r9
  400320:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_HALL_2_ID);
	pio_handler_set_priority(PIN_HALL_2_PIO, (IRQn_Type) PIN_HALL_2_ID, IRQ_PRIOR_PIO);
  400324:	4620      	mov	r0, r4
  400326:	210b      	movs	r1, #11
  400328:	2200      	movs	r2, #0
  40032a:	47b0      	blx	r6
	pio_enable_interrupt(PIN_HALL_2_PIO, PIN_HALL_2_MASK);
  40032c:	4620      	mov	r0, r4
  40032e:	2108      	movs	r1, #8
  400330:	47a8      	blx	r5
	
	//Sensor Hall 3
	pmc_enable_periph_clk(PIN_HALL_3_ID);
  400332:	200b      	movs	r0, #11
  400334:	47d8      	blx	fp
	pio_handler_set(PIN_HALL_3_PIO, PIN_HALL_3_ID, PIN_HALL_3_MASK, 0, Hall_Handler);
  400336:	f8cd a000 	str.w	sl, [sp]
  40033a:	4620      	mov	r0, r4
  40033c:	210b      	movs	r1, #11
  40033e:	2210      	movs	r2, #16
  400340:	2300      	movs	r3, #0
  400342:	47c8      	blx	r9
  400344:	f8c7 8000 	str.w	r8, [r7]
	NVIC_EnableIRQ((IRQn_Type) PIN_HALL_3_ID);
	pio_handler_set_priority(PIN_HALL_3_PIO, (IRQn_Type) PIN_HALL_3_ID, IRQ_PRIOR_PIO);
  400348:	4620      	mov	r0, r4
  40034a:	210b      	movs	r1, #11
  40034c:	2200      	movs	r2, #0
  40034e:	47b0      	blx	r6
	pio_enable_interrupt(PIN_HALL_3_PIO, PIN_HALL_3_MASK);
  400350:	4620      	mov	r0, r4
  400352:	2110      	movs	r1, #16
  400354:	47a8      	blx	r5
}
  400356:	b003      	add	sp, #12
  400358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40035c:	400e0e00 	.word	0x400e0e00
  400360:	e000e100 	.word	0xe000e100
  400364:	00401d25 	.word	0x00401d25
  400368:	00401a09 	.word	0x00401a09
  40036c:	00401e99 	.word	0x00401e99
  400370:	00401211 	.word	0x00401211
  400374:	00401cad 	.word	0x00401cad

00400378 <configure_pwm>:

pwm_channel_t configure_pwm(void)
{
  400378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40037c:	b089      	sub	sp, #36	; 0x24
  40037e:	4683      	mov	fp, r0
	pwm_channel_t g_pwm_channel;
	/* Enable PWM peripheral clock */
	pmc_enable_periph_clk(ID_PWM);
  400380:	201f      	movs	r0, #31
  400382:	4b3b      	ldr	r3, [pc, #236]	; (400470 <configure_pwm+0xf8>)
  400384:	4798      	blx	r3
	
	/* Disable PWM channels*/
	pwm_channel_disable(PWM, PIN_PWM_IN1_CHANNEL); // channel 0
  400386:	4d3b      	ldr	r5, [pc, #236]	; (400474 <configure_pwm+0xfc>)
  400388:	4628      	mov	r0, r5
  40038a:	2100      	movs	r1, #0
  40038c:	4c3a      	ldr	r4, [pc, #232]	; (400478 <configure_pwm+0x100>)
  40038e:	47a0      	blx	r4
	pwm_channel_disable(PWM, PIN_PWM_IN2_CHANNEL); // channel 1
  400390:	4628      	mov	r0, r5
  400392:	2101      	movs	r1, #1
  400394:	47a0      	blx	r4
	pwm_channel_disable(PWM, PIN_PWM_IN3_CHANNEL); // channel 2
  400396:	4628      	mov	r0, r5
  400398:	2103      	movs	r1, #3
  40039a:	47a0      	blx	r4
	
	/* Set PWM clock A as PWM_FREQUENCY*PERIOD_VALUE (clock B is not used) */
	pwm_clock_t clock_setting = {
  40039c:	4b37      	ldr	r3, [pc, #220]	; (40047c <configure_pwm+0x104>)
  40039e:	9300      	str	r3, [sp, #0]
  4003a0:	2400      	movs	r4, #0
  4003a2:	9401      	str	r4, [sp, #4]
  4003a4:	4b36      	ldr	r3, [pc, #216]	; (400480 <configure_pwm+0x108>)
  4003a6:	9302      	str	r3, [sp, #8]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
  4003a8:	4628      	mov	r0, r5
  4003aa:	4669      	mov	r1, sp
  4003ac:	4b35      	ldr	r3, [pc, #212]	; (400484 <configure_pwm+0x10c>)
  4003ae:	4798      	blx	r3
	
	/* Initialize PWM channel for U1-2 */
	/* Period is left-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  4003b0:	f8ad 4014 	strh.w	r4, [sp, #20]
	/* Output waveform starts at a low level */
	g_pwm_channel.polarity = PWM_HIGH;
  4003b4:	2701      	movs	r7, #1
  4003b6:	f88d 7016 	strb.w	r7, [sp, #22]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  4003ba:	f04f 0a0b 	mov.w	sl, #11
  4003be:	f8cd a010 	str.w	sl, [sp, #16]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  4003c2:	f04f 09c8 	mov.w	r9, #200	; 0xc8
  4003c6:	f8cd 901c 	str.w	r9, [sp, #28]
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  4003ca:	9406      	str	r4, [sp, #24]
	g_pwm_channel.channel = PIN_PWM_IN1_CHANNEL;
  4003cc:	ae08      	add	r6, sp, #32
  4003ce:	f846 4d14 	str.w	r4, [r6, #-20]!
	pwm_channel_init(PWM, &g_pwm_channel);
  4003d2:	4628      	mov	r0, r5
  4003d4:	4631      	mov	r1, r6
  4003d6:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 400498 <configure_pwm+0x120>
  4003da:	47c0      	blx	r8
	
	/* Enable channel counter event interrupt */
	pwm_channel_enable_interrupt(PWM, PIN_PWM_IN1_CHANNEL, 0);
  4003dc:	4628      	mov	r0, r5
  4003de:	4621      	mov	r1, r4
  4003e0:	4622      	mov	r2, r4
  4003e2:	4b29      	ldr	r3, [pc, #164]	; (400488 <configure_pwm+0x110>)
  4003e4:	4798      	blx	r3
	
	/* Initialize PWM channel for U2-3 */
	/* Period is center-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  4003e6:	f8ad 4014 	strh.w	r4, [sp, #20]
	/* Output waveform starts at a high level */
	g_pwm_channel.polarity = PWM_HIGH;
  4003ea:	f88d 7016 	strb.w	r7, [sp, #22]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  4003ee:	f8cd a010 	str.w	sl, [sp, #16]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  4003f2:	f8cd 901c 	str.w	r9, [sp, #28]
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  4003f6:	9406      	str	r4, [sp, #24]
	g_pwm_channel.channel = PIN_PWM_IN2_CHANNEL;
  4003f8:	9703      	str	r7, [sp, #12]
	
	pwm_channel_init(PWM, &g_pwm_channel);
  4003fa:	4628      	mov	r0, r5
  4003fc:	4631      	mov	r1, r6
  4003fe:	47c0      	blx	r8
	
	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_PWM_IN2_CHANNEL, 0);
  400400:	4628      	mov	r0, r5
  400402:	4639      	mov	r1, r7
  400404:	4622      	mov	r2, r4
  400406:	4b21      	ldr	r3, [pc, #132]	; (40048c <configure_pwm+0x114>)
  400408:	4798      	blx	r3
	
	/* Initialize PWM channel for U3-1 */
	/* Period is center-aligned */
	g_pwm_channel.alignment = PWM_ALIGN_LEFT;
  40040a:	f8ad 4014 	strh.w	r4, [sp, #20]
	/* Output waveform starts at a high level */
	g_pwm_channel.polarity = PWM_HIGH;
  40040e:	f88d 7016 	strb.w	r7, [sp, #22]
	/* Use PWM clock A as source clock */
	g_pwm_channel.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400412:	f8cd a010 	str.w	sl, [sp, #16]
	/* Period value of output waveform */
	g_pwm_channel.ul_period = PERIOD_VALUE;
  400416:	f8cd 901c 	str.w	r9, [sp, #28]
	/* Duty cycle value of output waveform */
	g_pwm_channel.ul_duty = INIT_DUTY_VALUE;
  40041a:	9406      	str	r4, [sp, #24]
	g_pwm_channel.channel = PIN_PWM_IN3_CHANNEL;
  40041c:	f04f 0903 	mov.w	r9, #3
  400420:	f8cd 900c 	str.w	r9, [sp, #12]
	
	pwm_channel_init(PWM, &g_pwm_channel);
  400424:	4628      	mov	r0, r5
  400426:	4631      	mov	r1, r6
  400428:	47c0      	blx	r8
	
	/* Disable channel counter event interrupt */
	pwm_channel_disable_interrupt(PWM, PIN_PWM_IN3_CHANNEL, 0);
  40042a:	4628      	mov	r0, r5
  40042c:	4649      	mov	r1, r9
  40042e:	4622      	mov	r2, r4
  400430:	4b16      	ldr	r3, [pc, #88]	; (40048c <configure_pwm+0x114>)
  400432:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400434:	4b16      	ldr	r3, [pc, #88]	; (400490 <configure_pwm+0x118>)
  400436:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40043a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40043e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400442:	f883 431f 	strb.w	r4, [r3, #799]	; 0x31f

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400446:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(PWM_IRQn);
	NVIC_SetPriority(PWM_IRQn, 0);
	NVIC_EnableIRQ(PWM_IRQn);
	
	/* Enable PWM channels for Motors */
	pwm_channel_enable(PWM, PIN_PWM_IN1_CHANNEL);
  400448:	4628      	mov	r0, r5
  40044a:	4621      	mov	r1, r4
  40044c:	4c11      	ldr	r4, [pc, #68]	; (400494 <configure_pwm+0x11c>)
  40044e:	47a0      	blx	r4
	pwm_channel_enable(PWM, PIN_PWM_IN2_CHANNEL);
  400450:	4628      	mov	r0, r5
  400452:	4639      	mov	r1, r7
  400454:	47a0      	blx	r4
	pwm_channel_enable(PWM, PIN_PWM_IN3_CHANNEL);
  400456:	4628      	mov	r0, r5
  400458:	4649      	mov	r1, r9
  40045a:	47a0      	blx	r4
	
	return g_pwm_channel;
  40045c:	465c      	mov	r4, fp
  40045e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  400460:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400462:	6833      	ldr	r3, [r6, #0]
  400464:	6023      	str	r3, [r4, #0]
}
  400466:	4658      	mov	r0, fp
  400468:	b009      	add	sp, #36	; 0x24
  40046a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40046e:	bf00      	nop
  400470:	00401e99 	.word	0x00401e99
  400474:	40020000 	.word	0x40020000
  400478:	00401fc9 	.word	0x00401fc9
  40047c:	003d0900 	.word	0x003d0900
  400480:	02dc6c00 	.word	0x02dc6c00
  400484:	00401f1d 	.word	0x00401f1d
  400488:	00401fd9 	.word	0x00401fd9
  40048c:	00401fe5 	.word	0x00401fe5
  400490:	e000e100 	.word	0xe000e100
  400494:	00401fbd 	.word	0x00401fbd
  400498:	00401f5d 	.word	0x00401f5d

0040049c <start_lcd>:

void start_lcd(uint32_t pos_lcd_x, uint32_t pos_lcd_y, uint32_t ul_duty, uint32_t hall_1, uint32_t hall_2, uint32_t hall_3, uint8_t phase)
{
  40049c:	b570      	push	{r4, r5, r6, lr}
  40049e:	4605      	mov	r5, r0
  4004a0:	4614      	mov	r4, r2
  4004a2:	461e      	mov	r6, r3
	ili9225_set_foreground_color(COLOR_BLACK);
  4004a4:	2000      	movs	r0, #0
  4004a6:	4b11      	ldr	r3, [pc, #68]	; (4004ec <start_lcd+0x50>)
  4004a8:	4798      	blx	r3
	ili9225_draw_string(40, 20, (uint8_t *)"six-step");
  4004aa:	2028      	movs	r0, #40	; 0x28
  4004ac:	2114      	movs	r1, #20
  4004ae:	4a10      	ldr	r2, [pc, #64]	; (4004f0 <start_lcd+0x54>)
  4004b0:	4b10      	ldr	r3, [pc, #64]	; (4004f4 <start_lcd+0x58>)
  4004b2:	4798      	blx	r3
	escreve_int_lcd("dc = ", ul_duty, pos_lcd_x, 40);
  4004b4:	4810      	ldr	r0, [pc, #64]	; (4004f8 <start_lcd+0x5c>)
  4004b6:	4621      	mov	r1, r4
  4004b8:	462a      	mov	r2, r5
  4004ba:	2328      	movs	r3, #40	; 0x28
  4004bc:	4c0f      	ldr	r4, [pc, #60]	; (4004fc <start_lcd+0x60>)
  4004be:	47a0      	blx	r4
	escreve_int_lcd("hall1 = ", hall_1, pos_lcd_x, 60);
  4004c0:	480f      	ldr	r0, [pc, #60]	; (400500 <start_lcd+0x64>)
  4004c2:	4631      	mov	r1, r6
  4004c4:	462a      	mov	r2, r5
  4004c6:	233c      	movs	r3, #60	; 0x3c
  4004c8:	47a0      	blx	r4
	escreve_int_lcd("hall2 = ", hall_2, pos_lcd_x, 80);
  4004ca:	480e      	ldr	r0, [pc, #56]	; (400504 <start_lcd+0x68>)
  4004cc:	9904      	ldr	r1, [sp, #16]
  4004ce:	462a      	mov	r2, r5
  4004d0:	2350      	movs	r3, #80	; 0x50
  4004d2:	47a0      	blx	r4
	escreve_int_lcd("hall3 = ", hall_3, pos_lcd_x, 100);
  4004d4:	480c      	ldr	r0, [pc, #48]	; (400508 <start_lcd+0x6c>)
  4004d6:	9905      	ldr	r1, [sp, #20]
  4004d8:	462a      	mov	r2, r5
  4004da:	2364      	movs	r3, #100	; 0x64
  4004dc:	47a0      	blx	r4
	escreve_int_lcd("phase = ", phase, pos_lcd_x, 120);
  4004de:	480b      	ldr	r0, [pc, #44]	; (40050c <start_lcd+0x70>)
  4004e0:	f89d 1018 	ldrb.w	r1, [sp, #24]
  4004e4:	462a      	mov	r2, r5
  4004e6:	2378      	movs	r3, #120	; 0x78
  4004e8:	47a0      	blx	r4
  4004ea:	bd70      	pop	{r4, r5, r6, pc}
  4004ec:	00400735 	.word	0x00400735
  4004f0:	0040965c 	.word	0x0040965c
  4004f4:	00400a65 	.word	0x00400a65
  4004f8:	00409668 	.word	0x00409668
  4004fc:	00400d7d 	.word	0x00400d7d
  400500:	00409670 	.word	0x00409670
  400504:	0040967c 	.word	0x0040967c
  400508:	00409688 	.word	0x00409688
  40050c:	00409694 	.word	0x00409694

00400510 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400510:	b470      	push	{r4, r5, r6}
  400512:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400514:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400518:	2810      	cmp	r0, #16
  40051a:	bf34      	ite	cc
  40051c:	4606      	movcc	r6, r0
  40051e:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400520:	2e00      	cmp	r6, #0
  400522:	bf08      	it	eq
  400524:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400526:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400528:	4d0f      	ldr	r5, [pc, #60]	; (400568 <aat31xx_set_backlight+0x58>)
  40052a:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  40052e:	2018      	movs	r0, #24
  400530:	636c      	str	r4, [r5, #52]	; 0x34
  400532:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400534:	9b01      	ldr	r3, [sp, #4]
  400536:	1e5a      	subs	r2, r3, #1
  400538:	9201      	str	r2, [sp, #4]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d1fa      	bne.n	400534 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40053e:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400540:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400542:	9b01      	ldr	r3, [sp, #4]
  400544:	1e5a      	subs	r2, r3, #1
  400546:	9201      	str	r2, [sp, #4]
  400548:	2b00      	cmp	r3, #0
  40054a:	d1fa      	bne.n	400542 <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40054c:	3101      	adds	r1, #1
  40054e:	428e      	cmp	r6, r1
  400550:	d8ee      	bhi.n	400530 <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400552:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400556:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400558:	9b01      	ldr	r3, [sp, #4]
  40055a:	1e5a      	subs	r2, r3, #1
  40055c:	9201      	str	r2, [sp, #4]
  40055e:	2b00      	cmp	r3, #0
  400560:	d1fa      	bne.n	400558 <aat31xx_set_backlight+0x48>
	}
}
  400562:	b003      	add	sp, #12
  400564:	bc70      	pop	{r4, r5, r6}
  400566:	4770      	bx	lr
  400568:	400e1200 	.word	0x400e1200

0040056c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40056c:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40056e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400572:	4b06      	ldr	r3, [pc, #24]	; (40058c <aat31xx_disable_backlight+0x20>)
  400574:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400576:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40057a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40057c:	9b01      	ldr	r3, [sp, #4]
  40057e:	1e5a      	subs	r2, r3, #1
  400580:	9201      	str	r2, [sp, #4]
  400582:	2b00      	cmp	r3, #0
  400584:	d1fa      	bne.n	40057c <aat31xx_disable_backlight+0x10>
	}
}
  400586:	b002      	add	sp, #8
  400588:	4770      	bx	lr
  40058a:	bf00      	nop
  40058c:	400e1200 	.word	0x400e1200

00400590 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400590:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400592:	2300      	movs	r3, #0
  400594:	9301      	str	r3, [sp, #4]
  400596:	9b01      	ldr	r3, [sp, #4]
  400598:	4298      	cmp	r0, r3
  40059a:	d911      	bls.n	4005c0 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  40059c:	2100      	movs	r1, #0
  40059e:	4a09      	ldr	r2, [pc, #36]	; (4005c4 <ili9225_delay+0x34>)
  4005a0:	9101      	str	r1, [sp, #4]
  4005a2:	9b01      	ldr	r3, [sp, #4]
  4005a4:	4293      	cmp	r3, r2
  4005a6:	d805      	bhi.n	4005b4 <ili9225_delay+0x24>
  4005a8:	9b01      	ldr	r3, [sp, #4]
  4005aa:	3301      	adds	r3, #1
  4005ac:	9301      	str	r3, [sp, #4]
  4005ae:	9b01      	ldr	r3, [sp, #4]
  4005b0:	4293      	cmp	r3, r2
  4005b2:	d9f9      	bls.n	4005a8 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  4005b4:	9b01      	ldr	r3, [sp, #4]
  4005b6:	3301      	adds	r3, #1
  4005b8:	9301      	str	r3, [sp, #4]
  4005ba:	9b01      	ldr	r3, [sp, #4]
  4005bc:	4283      	cmp	r3, r0
  4005be:	d3ef      	bcc.n	4005a0 <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  4005c0:	b002      	add	sp, #8
  4005c2:	4770      	bx	lr
  4005c4:	0001869f 	.word	0x0001869f

004005c8 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4005c8:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  4005ca:	6804      	ldr	r4, [r0, #0]
  4005cc:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  4005ce:	bf84      	itt	hi
  4005d0:	24af      	movhi	r4, #175	; 0xaf
  4005d2:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  4005d4:	6814      	ldr	r4, [r2, #0]
  4005d6:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  4005d8:	bf84      	itt	hi
  4005da:	24af      	movhi	r4, #175	; 0xaf
  4005dc:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  4005de:	680c      	ldr	r4, [r1, #0]
  4005e0:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  4005e2:	bf84      	itt	hi
  4005e4:	24db      	movhi	r4, #219	; 0xdb
  4005e6:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  4005e8:	681c      	ldr	r4, [r3, #0]
  4005ea:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  4005ec:	bf84      	itt	hi
  4005ee:	24db      	movhi	r4, #219	; 0xdb
  4005f0:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4005f2:	6804      	ldr	r4, [r0, #0]
  4005f4:	6815      	ldr	r5, [r2, #0]
  4005f6:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4005f8:	bf84      	itt	hi
  4005fa:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  4005fc:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4005fe:	680a      	ldr	r2, [r1, #0]
  400600:	6818      	ldr	r0, [r3, #0]
  400602:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400604:	bf84      	itt	hi
  400606:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  400608:	601a      	strhi	r2, [r3, #0]
	}
}
  40060a:	bc30      	pop	{r4, r5}
  40060c:	4770      	bx	lr
  40060e:	bf00      	nop

00400610 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  400610:	b570      	push	{r4, r5, r6, lr}
  400612:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  400614:	4c0b      	ldr	r4, [pc, #44]	; (400644 <ili9225_write_cmd+0x34>)
  400616:	4620      	mov	r0, r4
  400618:	2102      	movs	r1, #2
  40061a:	2200      	movs	r2, #0
  40061c:	4d0a      	ldr	r5, [pc, #40]	; (400648 <ili9225_write_cmd+0x38>)
  40061e:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400620:	2301      	movs	r3, #1
  400622:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  400624:	201c      	movs	r0, #28
  400626:	4b09      	ldr	r3, [pc, #36]	; (40064c <ili9225_write_cmd+0x3c>)
  400628:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  40062a:	4620      	mov	r0, r4
  40062c:	4631      	mov	r1, r6
  40062e:	2202      	movs	r2, #2
  400630:	2300      	movs	r3, #0
  400632:	4e07      	ldr	r6, [pc, #28]	; (400650 <ili9225_write_cmd+0x40>)
  400634:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400636:	2102      	movs	r1, #2
  400638:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  40063a:	4620      	mov	r0, r4
  40063c:	2280      	movs	r2, #128	; 0x80
  40063e:	47a8      	blx	r5
  400640:	bd70      	pop	{r4, r5, r6, pc}
  400642:	bf00      	nop
  400644:	40008000 	.word	0x40008000
  400648:	00400c11 	.word	0x00400c11
  40064c:	00401a39 	.word	0x00401a39
  400650:	00400b55 	.word	0x00400b55

00400654 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  400654:	b538      	push	{r3, r4, r5, lr}
  400656:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400658:	4c07      	ldr	r4, [pc, #28]	; (400678 <ili9225_write_ram+0x24>)
  40065a:	2301      	movs	r3, #1
  40065c:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40065e:	201c      	movs	r0, #28
  400660:	4b06      	ldr	r3, [pc, #24]	; (40067c <ili9225_write_ram+0x28>)
  400662:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400664:	4620      	mov	r0, r4
  400666:	4629      	mov	r1, r5
  400668:	2202      	movs	r2, #2
  40066a:	2300      	movs	r3, #0
  40066c:	4d04      	ldr	r5, [pc, #16]	; (400680 <ili9225_write_ram+0x2c>)
  40066e:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400670:	2302      	movs	r3, #2
  400672:	6023      	str	r3, [r4, #0]
  400674:	bd38      	pop	{r3, r4, r5, pc}
  400676:	bf00      	nop
  400678:	40008000 	.word	0x40008000
  40067c:	00401a1d 	.word	0x00401a1d
  400680:	00400b55 	.word	0x00400b55

00400684 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400684:	b510      	push	{r4, lr}
  400686:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400688:	4b02      	ldr	r3, [pc, #8]	; (400694 <ili9225_write_register+0x10>)
  40068a:	4798      	blx	r3
	ili9225_write_ram(us_data);
  40068c:	4620      	mov	r0, r4
  40068e:	4b02      	ldr	r3, [pc, #8]	; (400698 <ili9225_write_register+0x14>)
  400690:	4798      	blx	r3
  400692:	bd10      	pop	{r4, pc}
  400694:	00400611 	.word	0x00400611
  400698:	00400655 	.word	0x00400655

0040069c <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  40069c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006a0:	b082      	sub	sp, #8
  4006a2:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  4006a4:	460c      	mov	r4, r1
  4006a6:	b1f1      	cbz	r1, 4006e6 <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4006a8:	2201      	movs	r2, #1
  4006aa:	4b10      	ldr	r3, [pc, #64]	; (4006ec <ili9225_write_ram_buffer+0x50>)
  4006ac:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  4006ae:	201c      	movs	r0, #28
  4006b0:	4b0f      	ldr	r3, [pc, #60]	; (4006f0 <ili9225_write_ram_buffer+0x54>)
  4006b2:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  4006b4:	2300      	movs	r3, #0
  4006b6:	9301      	str	r3, [sp, #4]
  4006b8:	9b01      	ldr	r3, [sp, #4]
  4006ba:	429c      	cmp	r4, r3
  4006bc:	d910      	bls.n	4006e0 <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  4006be:	f8df 802c 	ldr.w	r8, [pc, #44]	; 4006ec <ili9225_write_ram_buffer+0x50>
  4006c2:	2702      	movs	r7, #2
  4006c4:	4e0b      	ldr	r6, [pc, #44]	; (4006f4 <ili9225_write_ram_buffer+0x58>)
  4006c6:	9b01      	ldr	r3, [sp, #4]
  4006c8:	4640      	mov	r0, r8
  4006ca:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  4006ce:	463a      	mov	r2, r7
  4006d0:	2300      	movs	r3, #0
  4006d2:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4006d4:	9b01      	ldr	r3, [sp, #4]
  4006d6:	3301      	adds	r3, #1
  4006d8:	9301      	str	r3, [sp, #4]
  4006da:	9b01      	ldr	r3, [sp, #4]
  4006dc:	429c      	cmp	r4, r3
  4006de:	d8f2      	bhi.n	4006c6 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4006e0:	2202      	movs	r2, #2
  4006e2:	4b02      	ldr	r3, [pc, #8]	; (4006ec <ili9225_write_ram_buffer+0x50>)
  4006e4:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  4006e6:	b002      	add	sp, #8
  4006e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006ec:	40008000 	.word	0x40008000
  4006f0:	00401a1d 	.word	0x00401a1d
  4006f4:	00400b55 	.word	0x00400b55

004006f8 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  4006f8:	4b03      	ldr	r3, [pc, #12]	; (400708 <ili9225_spi_handler+0x10>)
  4006fa:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  4006fc:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4006fe:	2201      	movs	r2, #1
  400700:	4b02      	ldr	r3, [pc, #8]	; (40070c <ili9225_spi_handler+0x14>)
  400702:	701a      	strb	r2, [r3, #0]
  400704:	4770      	bx	lr
  400706:	bf00      	nop
  400708:	40008000 	.word	0x40008000
  40070c:	20000b08 	.word	0x20000b08

00400710 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  400710:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  400712:	2007      	movs	r0, #7
  400714:	f241 0117 	movw	r1, #4119	; 0x1017
  400718:	4b01      	ldr	r3, [pc, #4]	; (400720 <ili9225_display_on+0x10>)
  40071a:	4798      	blx	r3
  40071c:	bd08      	pop	{r3, pc}
  40071e:	bf00      	nop
  400720:	00400685 	.word	0x00400685

00400724 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  400724:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  400726:	2007      	movs	r0, #7
  400728:	2100      	movs	r1, #0
  40072a:	4b01      	ldr	r3, [pc, #4]	; (400730 <ili9225_display_off+0xc>)
  40072c:	4798      	blx	r3
  40072e:	bd08      	pop	{r3, pc}
  400730:	00400685 	.word	0x00400685

00400734 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  400734:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400738:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  40073c:	0a1b      	lsrs	r3, r3, #8
  40073e:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  400742:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400746:	4301      	orrs	r1, r0
  400748:	4a04      	ldr	r2, [pc, #16]	; (40075c <ili9225_set_foreground_color+0x28>)
  40074a:	1e93      	subs	r3, r2, #2
  40074c:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  400750:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400754:	4293      	cmp	r3, r2
  400756:	d1fb      	bne.n	400750 <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  400758:	4770      	bx	lr
  40075a:	bf00      	nop
  40075c:	200009a8 	.word	0x200009a8

00400760 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400762:	4606      	mov	r6, r0
  400764:	460d      	mov	r5, r1
  400766:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400768:	3a01      	subs	r2, #1
  40076a:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40076c:	2036      	movs	r0, #54	; 0x36
  40076e:	b2c9      	uxtb	r1, r1
  400770:	4c06      	ldr	r4, [pc, #24]	; (40078c <ili9225_set_window+0x2c>)
  400772:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400774:	2037      	movs	r0, #55	; 0x37
  400776:	b2f1      	uxtb	r1, r6
  400778:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40077a:	3f01      	subs	r7, #1
  40077c:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40077e:	2038      	movs	r0, #56	; 0x38
  400780:	b2c9      	uxtb	r1, r1
  400782:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400784:	2039      	movs	r0, #57	; 0x39
  400786:	b2e9      	uxtb	r1, r5
  400788:	47a0      	blx	r4
  40078a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40078c:	00400685 	.word	0x00400685

00400790 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400790:	b538      	push	{r3, r4, r5, lr}
  400792:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400794:	b2c1      	uxtb	r1, r0
  400796:	2020      	movs	r0, #32
  400798:	4c02      	ldr	r4, [pc, #8]	; (4007a4 <ili9225_set_cursor_position+0x14>)
  40079a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  40079c:	2021      	movs	r0, #33	; 0x21
  40079e:	b2e9      	uxtb	r1, r5
  4007a0:	47a0      	blx	r4
  4007a2:	bd38      	pop	{r3, r4, r5, pc}
  4007a4:	00400685 	.word	0x00400685

004007a8 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  4007a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4007ac:	b085      	sub	sp, #20
  4007ae:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  4007b0:	f04f 0802 	mov.w	r8, #2
  4007b4:	af04      	add	r7, sp, #16
  4007b6:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4007ba:	201d      	movs	r0, #29
  4007bc:	4c5e      	ldr	r4, [pc, #376]	; (400938 <ili9225_init+0x190>)
  4007be:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  4007c0:	4640      	mov	r0, r8
  4007c2:	4e5e      	ldr	r6, [pc, #376]	; (40093c <ili9225_init+0x194>)
  4007c4:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  4007c6:	201d      	movs	r0, #29
  4007c8:	4b5d      	ldr	r3, [pc, #372]	; (400940 <ili9225_init+0x198>)
  4007ca:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  4007cc:	2014      	movs	r0, #20
  4007ce:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4007d0:	201d      	movs	r0, #29
  4007d2:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  4007d4:	2032      	movs	r0, #50	; 0x32
  4007d6:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4007d8:	4c5a      	ldr	r4, [pc, #360]	; (400944 <ili9225_init+0x19c>)
  4007da:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007de:	2380      	movs	r3, #128	; 0x80
  4007e0:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4007e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4007e6:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4007e8:	4b57      	ldr	r3, [pc, #348]	; (400948 <ili9225_init+0x1a0>)
  4007ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4007f2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4007f6:	2500      	movs	r5, #0
  4007f8:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4007fc:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  4007fe:	4620      	mov	r0, r4
  400800:	4b52      	ldr	r3, [pc, #328]	; (40094c <ili9225_init+0x1a4>)
  400802:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  400804:	9500      	str	r5, [sp, #0]
  400806:	4620      	mov	r0, r4
  400808:	4639      	mov	r1, r7
  40080a:	462a      	mov	r2, r5
  40080c:	4b50      	ldr	r3, [pc, #320]	; (400950 <ili9225_init+0x1a8>)
  40080e:	f8df c15c 	ldr.w	ip, [pc, #348]	; 40096c <ili9225_init+0x1c4>
  400812:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  400814:	4620      	mov	r0, r4
  400816:	4639      	mov	r1, r7
  400818:	4b4e      	ldr	r3, [pc, #312]	; (400954 <ili9225_init+0x1ac>)
  40081a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40081c:	2701      	movs	r7, #1
  40081e:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400820:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  400822:	4b4d      	ldr	r3, [pc, #308]	; (400958 <ili9225_init+0x1b0>)
  400824:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  400826:	4638      	mov	r0, r7
  400828:	f44f 718e 	mov.w	r1, #284	; 0x11c
  40082c:	4c4b      	ldr	r4, [pc, #300]	; (40095c <ili9225_init+0x1b4>)
  40082e:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  400830:	4640      	mov	r0, r8
  400832:	f44f 7180 	mov.w	r1, #256	; 0x100
  400836:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  400838:	2003      	movs	r0, #3
  40083a:	f241 0130 	movw	r1, #4144	; 0x1030
  40083e:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  400840:	2008      	movs	r0, #8
  400842:	f640 0108 	movw	r1, #2056	; 0x808
  400846:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400848:	200c      	movs	r0, #12
  40084a:	4639      	mov	r1, r7
  40084c:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  40084e:	200f      	movs	r0, #15
  400850:	f640 2101 	movw	r1, #2561	; 0xa01
  400854:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400856:	2020      	movs	r0, #32
  400858:	21b0      	movs	r1, #176	; 0xb0
  40085a:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  40085c:	2021      	movs	r0, #33	; 0x21
  40085e:	21dc      	movs	r1, #220	; 0xdc
  400860:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400862:	2010      	movs	r0, #16
  400864:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400868:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  40086a:	2011      	movs	r0, #17
  40086c:	f241 0138 	movw	r1, #4152	; 0x1038
  400870:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400872:	2032      	movs	r0, #50	; 0x32
  400874:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400876:	2012      	movs	r0, #18
  400878:	f241 1121 	movw	r1, #4385	; 0x1121
  40087c:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  40087e:	2013      	movs	r0, #19
  400880:	214e      	movs	r1, #78	; 0x4e
  400882:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400884:	2014      	movs	r0, #20
  400886:	f246 716f 	movw	r1, #26479	; 0x676f
  40088a:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  40088c:	2030      	movs	r0, #48	; 0x30
  40088e:	4629      	mov	r1, r5
  400890:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400892:	2031      	movs	r0, #49	; 0x31
  400894:	21db      	movs	r1, #219	; 0xdb
  400896:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400898:	2032      	movs	r0, #50	; 0x32
  40089a:	4629      	mov	r1, r5
  40089c:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  40089e:	2033      	movs	r0, #51	; 0x33
  4008a0:	4629      	mov	r1, r5
  4008a2:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  4008a4:	2034      	movs	r0, #52	; 0x34
  4008a6:	21db      	movs	r1, #219	; 0xdb
  4008a8:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  4008aa:	2035      	movs	r0, #53	; 0x35
  4008ac:	4629      	mov	r1, r5
  4008ae:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  4008b0:	2036      	movs	r0, #54	; 0x36
  4008b2:	21b0      	movs	r1, #176	; 0xb0
  4008b4:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  4008b6:	2037      	movs	r0, #55	; 0x37
  4008b8:	4629      	mov	r1, r5
  4008ba:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  4008bc:	2038      	movs	r0, #56	; 0x38
  4008be:	21dc      	movs	r1, #220	; 0xdc
  4008c0:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  4008c2:	2039      	movs	r0, #57	; 0x39
  4008c4:	4629      	mov	r1, r5
  4008c6:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  4008c8:	2050      	movs	r0, #80	; 0x50
  4008ca:	4629      	mov	r1, r5
  4008cc:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  4008ce:	2051      	movs	r0, #81	; 0x51
  4008d0:	f240 610a 	movw	r1, #1546	; 0x60a
  4008d4:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  4008d6:	2052      	movs	r0, #82	; 0x52
  4008d8:	f640 510a 	movw	r1, #3338	; 0xd0a
  4008dc:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  4008de:	2053      	movs	r0, #83	; 0x53
  4008e0:	f240 3103 	movw	r1, #771	; 0x303
  4008e4:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4008e6:	2054      	movs	r0, #84	; 0x54
  4008e8:	f640 210d 	movw	r1, #2573	; 0xa0d
  4008ec:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4008ee:	2055      	movs	r0, #85	; 0x55
  4008f0:	f640 2106 	movw	r1, #2566	; 0xa06
  4008f4:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4008f6:	2056      	movs	r0, #86	; 0x56
  4008f8:	4629      	mov	r1, r5
  4008fa:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4008fc:	2057      	movs	r0, #87	; 0x57
  4008fe:	f240 3103 	movw	r1, #771	; 0x303
  400902:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  400904:	2058      	movs	r0, #88	; 0x58
  400906:	4629      	mov	r1, r5
  400908:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  40090a:	2059      	movs	r0, #89	; 0x59
  40090c:	4629      	mov	r1, r5
  40090e:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400910:	4628      	mov	r0, r5
  400912:	4629      	mov	r1, r5
  400914:	f8d9 2000 	ldr.w	r2, [r9]
  400918:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40091c:	4c10      	ldr	r4, [pc, #64]	; (400960 <ili9225_init+0x1b8>)
  40091e:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  400920:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400924:	4b0f      	ldr	r3, [pc, #60]	; (400964 <ili9225_init+0x1bc>)
  400926:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  400928:	4628      	mov	r0, r5
  40092a:	4629      	mov	r1, r5
  40092c:	4b0e      	ldr	r3, [pc, #56]	; (400968 <ili9225_init+0x1c0>)
  40092e:	4798      	blx	r3
	return 0;
}
  400930:	4628      	mov	r0, r5
  400932:	b005      	add	sp, #20
  400934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400938:	00401a1d 	.word	0x00401a1d
  40093c:	00400591 	.word	0x00400591
  400940:	00401a39 	.word	0x00401a39
  400944:	40008000 	.word	0x40008000
  400948:	e000e100 	.word	0xe000e100
  40094c:	00400119 	.word	0x00400119
  400950:	00bebc20 	.word	0x00bebc20
  400954:	004001e9 	.word	0x004001e9
  400958:	00400725 	.word	0x00400725
  40095c:	00400685 	.word	0x00400685
  400960:	00400761 	.word	0x00400761
  400964:	00400735 	.word	0x00400735
  400968:	00400791 	.word	0x00400791
  40096c:	0040016d 	.word	0x0040016d

00400970 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400970:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400972:	28af      	cmp	r0, #175	; 0xaf
  400974:	d80e      	bhi.n	400994 <ili9225_draw_pixel+0x24>
  400976:	29db      	cmp	r1, #219	; 0xdb
  400978:	d80e      	bhi.n	400998 <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  40097a:	b280      	uxth	r0, r0
  40097c:	b289      	uxth	r1, r1
  40097e:	4b07      	ldr	r3, [pc, #28]	; (40099c <ili9225_draw_pixel+0x2c>)
  400980:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400982:	2022      	movs	r0, #34	; 0x22
  400984:	4b06      	ldr	r3, [pc, #24]	; (4009a0 <ili9225_draw_pixel+0x30>)
  400986:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400988:	4b06      	ldr	r3, [pc, #24]	; (4009a4 <ili9225_draw_pixel+0x34>)
  40098a:	8818      	ldrh	r0, [r3, #0]
  40098c:	4b06      	ldr	r3, [pc, #24]	; (4009a8 <ili9225_draw_pixel+0x38>)
  40098e:	4798      	blx	r3
	return 0;
  400990:	2000      	movs	r0, #0
  400992:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  400994:	2001      	movs	r0, #1
  400996:	bd08      	pop	{r3, pc}
  400998:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  40099a:	bd08      	pop	{r3, pc}
  40099c:	00400791 	.word	0x00400791
  4009a0:	00400611 	.word	0x00400611
  4009a4:	200009a8 	.word	0x200009a8
  4009a8:	00400655 	.word	0x00400655

004009ac <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4009ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009b0:	b084      	sub	sp, #16
  4009b2:	9003      	str	r0, [sp, #12]
  4009b4:	9102      	str	r1, [sp, #8]
  4009b6:	9201      	str	r2, [sp, #4]
  4009b8:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4009ba:	a803      	add	r0, sp, #12
  4009bc:	a902      	add	r1, sp, #8
  4009be:	aa01      	add	r2, sp, #4
  4009c0:	466b      	mov	r3, sp
  4009c2:	4c21      	ldr	r4, [pc, #132]	; (400a48 <ili9225_draw_filled_rectangle+0x9c>)
  4009c4:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  4009c6:	9a03      	ldr	r2, [sp, #12]
  4009c8:	9b02      	ldr	r3, [sp, #8]
  4009ca:	9901      	ldr	r1, [sp, #4]
  4009cc:	1c4d      	adds	r5, r1, #1
  4009ce:	9900      	ldr	r1, [sp, #0]
  4009d0:	1c4c      	adds	r4, r1, #1
  4009d2:	4610      	mov	r0, r2
  4009d4:	4619      	mov	r1, r3
  4009d6:	1aaa      	subs	r2, r5, r2
  4009d8:	1ae3      	subs	r3, r4, r3
  4009da:	4c1c      	ldr	r4, [pc, #112]	; (400a4c <ili9225_draw_filled_rectangle+0xa0>)
  4009dc:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  4009de:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4009e2:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4009e6:	4b1a      	ldr	r3, [pc, #104]	; (400a50 <ili9225_draw_filled_rectangle+0xa4>)
  4009e8:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  4009ea:	2022      	movs	r0, #34	; 0x22
  4009ec:	4b19      	ldr	r3, [pc, #100]	; (400a54 <ili9225_draw_filled_rectangle+0xa8>)
  4009ee:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4009f0:	9b02      	ldr	r3, [sp, #8]
  4009f2:	9a00      	ldr	r2, [sp, #0]
  4009f4:	1ad2      	subs	r2, r2, r3
  4009f6:	9b01      	ldr	r3, [sp, #4]
  4009f8:	f103 0801 	add.w	r8, r3, #1
  4009fc:	9b03      	ldr	r3, [sp, #12]
  4009fe:	ebc3 0808 	rsb	r8, r3, r8
  400a02:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400a06:	4c14      	ldr	r4, [pc, #80]	; (400a58 <ili9225_draw_filled_rectangle+0xac>)
  400a08:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400a0c:	09e4      	lsrs	r4, r4, #7
  400a0e:	d007      	beq.n	400a20 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  400a10:	4f12      	ldr	r7, [pc, #72]	; (400a5c <ili9225_draw_filled_rectangle+0xb0>)
  400a12:	26b0      	movs	r6, #176	; 0xb0
  400a14:	4d12      	ldr	r5, [pc, #72]	; (400a60 <ili9225_draw_filled_rectangle+0xb4>)
  400a16:	4638      	mov	r0, r7
  400a18:	4631      	mov	r1, r6
  400a1a:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400a1c:	3c01      	subs	r4, #1
  400a1e:	d1fa      	bne.n	400a16 <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  400a20:	490d      	ldr	r1, [pc, #52]	; (400a58 <ili9225_draw_filled_rectangle+0xac>)
  400a22:	fba1 3108 	umull	r3, r1, r1, r8
  400a26:	09c9      	lsrs	r1, r1, #7
  400a28:	24b0      	movs	r4, #176	; 0xb0
  400a2a:	480c      	ldr	r0, [pc, #48]	; (400a5c <ili9225_draw_filled_rectangle+0xb0>)
  400a2c:	fb04 8111 	mls	r1, r4, r1, r8
  400a30:	4b0b      	ldr	r3, [pc, #44]	; (400a60 <ili9225_draw_filled_rectangle+0xb4>)
  400a32:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400a34:	2000      	movs	r0, #0
  400a36:	4601      	mov	r1, r0
  400a38:	4622      	mov	r2, r4
  400a3a:	23dc      	movs	r3, #220	; 0xdc
  400a3c:	4c03      	ldr	r4, [pc, #12]	; (400a4c <ili9225_draw_filled_rectangle+0xa0>)
  400a3e:	47a0      	blx	r4
}
  400a40:	b004      	add	sp, #16
  400a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a46:	bf00      	nop
  400a48:	004005c9 	.word	0x004005c9
  400a4c:	00400761 	.word	0x00400761
  400a50:	00400791 	.word	0x00400791
  400a54:	00400611 	.word	0x00400611
  400a58:	ba2e8ba3 	.word	0xba2e8ba3
  400a5c:	200009a8 	.word	0x200009a8
  400a60:	0040069d 	.word	0x0040069d

00400a64 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a68:	b087      	sub	sp, #28
  400a6a:	9004      	str	r0, [sp, #16]
  400a6c:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400a6e:	7813      	ldrb	r3, [r2, #0]
  400a70:	2b00      	cmp	r3, #0
  400a72:	d04a      	beq.n	400b0a <ili9225_draw_string+0xa6>
  400a74:	9203      	str	r2, [sp, #12]
  400a76:	9002      	str	r0, [sp, #8]
  400a78:	4a25      	ldr	r2, [pc, #148]	; (400b10 <ili9225_draw_string+0xac>)
  400a7a:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  400a7e:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400a80:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400b14 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400a84:	2b0a      	cmp	r3, #10
  400a86:	d104      	bne.n	400a92 <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  400a88:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400a8c:	9b04      	ldr	r3, [sp, #16]
  400a8e:	9302      	str	r3, [sp, #8]
  400a90:	e035      	b.n	400afe <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400a96:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400a98:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400a9c:	4a1c      	ldr	r2, [pc, #112]	; (400b10 <ili9225_draw_string+0xac>)
  400a9e:	4416      	add	r6, r2
  400aa0:	9a05      	ldr	r2, [sp, #20]
  400aa2:	441a      	add	r2, r3
  400aa4:	9201      	str	r2, [sp, #4]
  400aa6:	f8dd 8008 	ldr.w	r8, [sp, #8]
  400aaa:	2407      	movs	r4, #7
  400aac:	4637      	mov	r7, r6
  400aae:	eb0b 0a04 	add.w	sl, fp, r4
  400ab2:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400ab4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400ab8:	4123      	asrs	r3, r4
  400aba:	f013 0f01 	tst.w	r3, #1
  400abe:	d003      	beq.n	400ac8 <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400ac0:	4640      	mov	r0, r8
  400ac2:	ebc4 010a 	rsb	r1, r4, sl
  400ac6:	47c8      	blx	r9
  400ac8:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400aca:	f1b4 3fff 	cmp.w	r4, #4294967295
  400ace:	d1f0      	bne.n	400ab2 <ili9225_draw_string+0x4e>
  400ad0:	2407      	movs	r4, #7
  400ad2:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400ad6:	782b      	ldrb	r3, [r5, #0]
  400ad8:	4123      	asrs	r3, r4
  400ada:	f013 0f01 	tst.w	r3, #1
  400ade:	d002      	beq.n	400ae6 <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400ae0:	4640      	mov	r0, r8
  400ae2:	1b39      	subs	r1, r7, r4
  400ae4:	47c8      	blx	r9
  400ae6:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400ae8:	2c01      	cmp	r4, #1
  400aea:	d1f4      	bne.n	400ad6 <ili9225_draw_string+0x72>
  400aec:	3602      	adds	r6, #2
  400aee:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400af2:	9b01      	ldr	r3, [sp, #4]
  400af4:	429e      	cmp	r6, r3
  400af6:	d1d8      	bne.n	400aaa <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400af8:	9a02      	ldr	r2, [sp, #8]
  400afa:	320c      	adds	r2, #12
  400afc:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400afe:	9a03      	ldr	r2, [sp, #12]
  400b00:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400b04:	9203      	str	r2, [sp, #12]
  400b06:	2b00      	cmp	r3, #0
  400b08:	d1bc      	bne.n	400a84 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400b0a:	b007      	add	sp, #28
  400b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b10:	004096a0 	.word	0x004096a0
  400b14:	00400971 	.word	0x00400971

00400b18 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400b18:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400b1a:	2015      	movs	r0, #21
  400b1c:	4b01      	ldr	r3, [pc, #4]	; (400b24 <spi_enable_clock+0xc>)
  400b1e:	4798      	blx	r3
  400b20:	bd08      	pop	{r3, pc}
  400b22:	bf00      	nop
  400b24:	00401e99 	.word	0x00401e99

00400b28 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400b28:	6843      	ldr	r3, [r0, #4]
  400b2a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400b2e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400b30:	6843      	ldr	r3, [r0, #4]
  400b32:	0409      	lsls	r1, r1, #16
  400b34:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400b38:	430b      	orrs	r3, r1
  400b3a:	6043      	str	r3, [r0, #4]
  400b3c:	4770      	bx	lr
  400b3e:	bf00      	nop

00400b40 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400b40:	6843      	ldr	r3, [r0, #4]
  400b42:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400b46:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400b48:	6843      	ldr	r3, [r0, #4]
  400b4a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400b4e:	6041      	str	r1, [r0, #4]
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop

00400b54 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400b54:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400b56:	f643 2499 	movw	r4, #15001	; 0x3a99
  400b5a:	e001      	b.n	400b60 <spi_write+0xc>
		if (!timeout--) {
  400b5c:	3c01      	subs	r4, #1
  400b5e:	d011      	beq.n	400b84 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400b60:	6905      	ldr	r5, [r0, #16]
  400b62:	f015 0f02 	tst.w	r5, #2
  400b66:	d0f9      	beq.n	400b5c <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400b68:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400b6a:	f014 0f02 	tst.w	r4, #2
  400b6e:	d006      	beq.n	400b7e <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400b70:	0412      	lsls	r2, r2, #16
  400b72:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400b76:	4311      	orrs	r1, r2
		if (uc_last) {
  400b78:	b10b      	cbz	r3, 400b7e <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400b7a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400b7e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400b80:	2000      	movs	r0, #0
  400b82:	e000      	b.n	400b86 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400b84:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400b86:	bc30      	pop	{r4, r5}
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop

00400b8c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400b8c:	b132      	cbz	r2, 400b9c <spi_set_clock_polarity+0x10>
  400b8e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400b92:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400b94:	f043 0301 	orr.w	r3, r3, #1
  400b98:	6303      	str	r3, [r0, #48]	; 0x30
  400b9a:	4770      	bx	lr
  400b9c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400ba0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400ba2:	f023 0301 	bic.w	r3, r3, #1
  400ba6:	6303      	str	r3, [r0, #48]	; 0x30
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop

00400bac <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400bac:	b132      	cbz	r2, 400bbc <spi_set_clock_phase+0x10>
  400bae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400bb2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bb4:	f043 0302 	orr.w	r3, r3, #2
  400bb8:	6303      	str	r3, [r0, #48]	; 0x30
  400bba:	4770      	bx	lr
  400bbc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400bc0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bc2:	f023 0302 	bic.w	r3, r3, #2
  400bc6:	6303      	str	r3, [r0, #48]	; 0x30
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop

00400bcc <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400bcc:	2a04      	cmp	r2, #4
  400bce:	d10a      	bne.n	400be6 <spi_configure_cs_behavior+0x1a>
  400bd0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400bd4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bd6:	f023 0308 	bic.w	r3, r3, #8
  400bda:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400bdc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bde:	f043 0304 	orr.w	r3, r3, #4
  400be2:	6303      	str	r3, [r0, #48]	; 0x30
  400be4:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400be6:	b952      	cbnz	r2, 400bfe <spi_configure_cs_behavior+0x32>
  400be8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400bec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bee:	f023 0308 	bic.w	r3, r3, #8
  400bf2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400bf4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bf6:	f023 0304 	bic.w	r3, r3, #4
  400bfa:	6303      	str	r3, [r0, #48]	; 0x30
  400bfc:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400bfe:	2a08      	cmp	r2, #8
  400c00:	d105      	bne.n	400c0e <spi_configure_cs_behavior+0x42>
  400c02:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400c06:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c08:	f043 0308 	orr.w	r3, r3, #8
  400c0c:	6303      	str	r3, [r0, #48]	; 0x30
  400c0e:	4770      	bx	lr

00400c10 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400c10:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400c14:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400c1a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400c1c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c1e:	431a      	orrs	r2, r3
  400c20:	630a      	str	r2, [r1, #48]	; 0x30
  400c22:	4770      	bx	lr

00400c24 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400c24:	1e43      	subs	r3, r0, #1
  400c26:	4419      	add	r1, r3
  400c28:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400c2c:	1e43      	subs	r3, r0, #1
  400c2e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400c30:	bf94      	ite	ls
  400c32:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400c34:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400c38:	b200      	sxth	r0, r0
  400c3a:	4770      	bx	lr

00400c3c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400c3c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400c40:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400c46:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400c48:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c4a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  400c4e:	630a      	str	r2, [r1, #48]	; 0x30
  400c50:	4770      	bx	lr
  400c52:	bf00      	nop

00400c54 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400c54:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400c58:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400c5a:	b280      	uxth	r0, r0
  400c5c:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400c5e:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  400c60:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400c64:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400c68:	630a      	str	r2, [r1, #48]	; 0x30
  400c6a:	4770      	bx	lr

00400c6c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c6e:	b083      	sub	sp, #12
  400c70:	4605      	mov	r5, r0
  400c72:	460c      	mov	r4, r1
	uint32_t val = 0;
  400c74:	2300      	movs	r3, #0
  400c76:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c78:	4b18      	ldr	r3, [pc, #96]	; (400cdc <usart_serial_getchar+0x70>)
  400c7a:	4298      	cmp	r0, r3
  400c7c:	d107      	bne.n	400c8e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400c7e:	461f      	mov	r7, r3
  400c80:	4e17      	ldr	r6, [pc, #92]	; (400ce0 <usart_serial_getchar+0x74>)
  400c82:	4638      	mov	r0, r7
  400c84:	4621      	mov	r1, r4
  400c86:	47b0      	blx	r6
  400c88:	2800      	cmp	r0, #0
  400c8a:	d1fa      	bne.n	400c82 <usart_serial_getchar+0x16>
  400c8c:	e017      	b.n	400cbe <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400c8e:	4b15      	ldr	r3, [pc, #84]	; (400ce4 <usart_serial_getchar+0x78>)
  400c90:	4298      	cmp	r0, r3
  400c92:	d107      	bne.n	400ca4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400c94:	461e      	mov	r6, r3
  400c96:	4d12      	ldr	r5, [pc, #72]	; (400ce0 <usart_serial_getchar+0x74>)
  400c98:	4630      	mov	r0, r6
  400c9a:	4621      	mov	r1, r4
  400c9c:	47a8      	blx	r5
  400c9e:	2800      	cmp	r0, #0
  400ca0:	d1fa      	bne.n	400c98 <usart_serial_getchar+0x2c>
  400ca2:	e018      	b.n	400cd6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400ca4:	4b10      	ldr	r3, [pc, #64]	; (400ce8 <usart_serial_getchar+0x7c>)
  400ca6:	4298      	cmp	r0, r3
  400ca8:	d109      	bne.n	400cbe <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400caa:	461e      	mov	r6, r3
  400cac:	4d0f      	ldr	r5, [pc, #60]	; (400cec <usart_serial_getchar+0x80>)
  400cae:	4630      	mov	r0, r6
  400cb0:	a901      	add	r1, sp, #4
  400cb2:	47a8      	blx	r5
  400cb4:	2800      	cmp	r0, #0
  400cb6:	d1fa      	bne.n	400cae <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400cb8:	9b01      	ldr	r3, [sp, #4]
  400cba:	7023      	strb	r3, [r4, #0]
  400cbc:	e00b      	b.n	400cd6 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400cbe:	4b0c      	ldr	r3, [pc, #48]	; (400cf0 <usart_serial_getchar+0x84>)
  400cc0:	429d      	cmp	r5, r3
  400cc2:	d108      	bne.n	400cd6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400cc4:	461e      	mov	r6, r3
  400cc6:	4d09      	ldr	r5, [pc, #36]	; (400cec <usart_serial_getchar+0x80>)
  400cc8:	4630      	mov	r0, r6
  400cca:	a901      	add	r1, sp, #4
  400ccc:	47a8      	blx	r5
  400cce:	2800      	cmp	r0, #0
  400cd0:	d1fa      	bne.n	400cc8 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400cd2:	9b01      	ldr	r3, [sp, #4]
  400cd4:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400cd6:	b003      	add	sp, #12
  400cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400cda:	bf00      	nop
  400cdc:	400e0600 	.word	0x400e0600
  400ce0:	00402039 	.word	0x00402039
  400ce4:	400e0800 	.word	0x400e0800
  400ce8:	40024000 	.word	0x40024000
  400cec:	00402061 	.word	0x00402061
  400cf0:	40028000 	.word	0x40028000

00400cf4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400cf4:	b570      	push	{r4, r5, r6, lr}
  400cf6:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400cf8:	4b1a      	ldr	r3, [pc, #104]	; (400d64 <usart_serial_putchar+0x70>)
  400cfa:	4298      	cmp	r0, r3
  400cfc:	d107      	bne.n	400d0e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400cfe:	461e      	mov	r6, r3
  400d00:	4d19      	ldr	r5, [pc, #100]	; (400d68 <usart_serial_putchar+0x74>)
  400d02:	4630      	mov	r0, r6
  400d04:	4621      	mov	r1, r4
  400d06:	47a8      	blx	r5
  400d08:	2800      	cmp	r0, #0
  400d0a:	d1fa      	bne.n	400d02 <usart_serial_putchar+0xe>
  400d0c:	e020      	b.n	400d50 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400d0e:	4b17      	ldr	r3, [pc, #92]	; (400d6c <usart_serial_putchar+0x78>)
  400d10:	4298      	cmp	r0, r3
  400d12:	d107      	bne.n	400d24 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400d14:	461e      	mov	r6, r3
  400d16:	4d14      	ldr	r5, [pc, #80]	; (400d68 <usart_serial_putchar+0x74>)
  400d18:	4630      	mov	r0, r6
  400d1a:	4621      	mov	r1, r4
  400d1c:	47a8      	blx	r5
  400d1e:	2800      	cmp	r0, #0
  400d20:	d1fa      	bne.n	400d18 <usart_serial_putchar+0x24>
  400d22:	e017      	b.n	400d54 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400d24:	4b12      	ldr	r3, [pc, #72]	; (400d70 <usart_serial_putchar+0x7c>)
  400d26:	4298      	cmp	r0, r3
  400d28:	d107      	bne.n	400d3a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  400d2a:	461e      	mov	r6, r3
  400d2c:	4d11      	ldr	r5, [pc, #68]	; (400d74 <usart_serial_putchar+0x80>)
  400d2e:	4630      	mov	r0, r6
  400d30:	4621      	mov	r1, r4
  400d32:	47a8      	blx	r5
  400d34:	2800      	cmp	r0, #0
  400d36:	d1fa      	bne.n	400d2e <usart_serial_putchar+0x3a>
  400d38:	e00e      	b.n	400d58 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400d3a:	4b0f      	ldr	r3, [pc, #60]	; (400d78 <usart_serial_putchar+0x84>)
  400d3c:	4298      	cmp	r0, r3
  400d3e:	d10d      	bne.n	400d5c <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  400d40:	461e      	mov	r6, r3
  400d42:	4d0c      	ldr	r5, [pc, #48]	; (400d74 <usart_serial_putchar+0x80>)
  400d44:	4630      	mov	r0, r6
  400d46:	4621      	mov	r1, r4
  400d48:	47a8      	blx	r5
  400d4a:	2800      	cmp	r0, #0
  400d4c:	d1fa      	bne.n	400d44 <usart_serial_putchar+0x50>
  400d4e:	e007      	b.n	400d60 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400d50:	2001      	movs	r0, #1
  400d52:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400d54:	2001      	movs	r0, #1
  400d56:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400d58:	2001      	movs	r0, #1
  400d5a:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400d5c:	2000      	movs	r0, #0
  400d5e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400d60:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  400d62:	bd70      	pop	{r4, r5, r6, pc}
  400d64:	400e0600 	.word	0x400e0600
  400d68:	00402029 	.word	0x00402029
  400d6c:	400e0800 	.word	0x400e0800
  400d70:	40024000 	.word	0x40024000
  400d74:	0040204d 	.word	0x0040204d
  400d78:	40028000 	.word	0x40028000

00400d7c <escreve_int_lcd>:
#include "lcd_aux.h"

void escreve_int_lcd(const char *stolcd, uint32_t itolcd, uint32_t ul_x, uint32_t ul_y)
{
  400d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d80:	b086      	sub	sp, #24
  400d82:	4680      	mov	r8, r0
  400d84:	460f      	mov	r7, r1
  400d86:	4615      	mov	r5, r2
  400d88:	461c      	mov	r4, r3
	char buffer[20];
	
	ili9225_set_foreground_color(COLOR_WHITE);
  400d8a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  400d8e:	4e0d      	ldr	r6, [pc, #52]	; (400dc4 <escreve_int_lcd+0x48>)
  400d90:	47b0      	blx	r6
	ili9225_draw_filled_rectangle(ul_x, ul_y, ILI9225_LCD_WIDTH, (ul_y+18));
  400d92:	4628      	mov	r0, r5
  400d94:	4621      	mov	r1, r4
  400d96:	22b0      	movs	r2, #176	; 0xb0
  400d98:	f104 0312 	add.w	r3, r4, #18
  400d9c:	f8df c034 	ldr.w	ip, [pc, #52]	; 400dd4 <escreve_int_lcd+0x58>
  400da0:	47e0      	blx	ip
	sprintf(buffer, "%s %u", stolcd, (uint) itolcd);
  400da2:	a801      	add	r0, sp, #4
  400da4:	4908      	ldr	r1, [pc, #32]	; (400dc8 <escreve_int_lcd+0x4c>)
  400da6:	4642      	mov	r2, r8
  400da8:	463b      	mov	r3, r7
  400daa:	4f08      	ldr	r7, [pc, #32]	; (400dcc <escreve_int_lcd+0x50>)
  400dac:	47b8      	blx	r7
	ili9225_set_foreground_color(COLOR_BLACK);
  400dae:	2000      	movs	r0, #0
  400db0:	47b0      	blx	r6
	ili9225_draw_string(ul_x, ul_y, (uint8_t *)buffer);
  400db2:	4628      	mov	r0, r5
  400db4:	4621      	mov	r1, r4
  400db6:	aa01      	add	r2, sp, #4
  400db8:	4b05      	ldr	r3, [pc, #20]	; (400dd0 <escreve_int_lcd+0x54>)
  400dba:	4798      	blx	r3
}
  400dbc:	b006      	add	sp, #24
  400dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dc2:	bf00      	nop
  400dc4:	00400735 	.word	0x00400735
  400dc8:	00409e20 	.word	0x00409e20
  400dcc:	0040338d 	.word	0x0040338d
  400dd0:	00400a65 	.word	0x00400a65
  400dd4:	004009ad 	.word	0x004009ad

00400dd8 <configure_console>:

/*  Configure UART console. */
void configure_console(void)
{
  400dd8:	b530      	push	{r4, r5, lr}
  400dda:	b085      	sub	sp, #20
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};

	/* Configure PIO */
	gpio_configure_group(CONF_UART_PIO, CONF_PINS_UART, CONF_PINS_UART_FLAGS);
  400ddc:	4816      	ldr	r0, [pc, #88]	; (400e38 <configure_console+0x60>)
  400dde:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400de2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400de6:	4b15      	ldr	r3, [pc, #84]	; (400e3c <configure_console+0x64>)
  400de8:	4798      	blx	r3
  400dea:	2008      	movs	r0, #8
  400dec:	4d14      	ldr	r5, [pc, #80]	; (400e40 <configure_console+0x68>)
  400dee:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400df0:	4c14      	ldr	r4, [pc, #80]	; (400e44 <configure_console+0x6c>)
  400df2:	4b15      	ldr	r3, [pc, #84]	; (400e48 <configure_console+0x70>)
  400df4:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400df6:	4a15      	ldr	r2, [pc, #84]	; (400e4c <configure_console+0x74>)
  400df8:	4b15      	ldr	r3, [pc, #84]	; (400e50 <configure_console+0x78>)
  400dfa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400dfc:	4a15      	ldr	r2, [pc, #84]	; (400e54 <configure_console+0x7c>)
  400dfe:	4b16      	ldr	r3, [pc, #88]	; (400e58 <configure_console+0x80>)
  400e00:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400e02:	4b16      	ldr	r3, [pc, #88]	; (400e5c <configure_console+0x84>)
  400e04:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400e06:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400e0a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400e0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400e10:	9303      	str	r3, [sp, #12]
  400e12:	2008      	movs	r0, #8
  400e14:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400e16:	4620      	mov	r0, r4
  400e18:	a901      	add	r1, sp, #4
  400e1a:	4b11      	ldr	r3, [pc, #68]	; (400e60 <configure_console+0x88>)
  400e1c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400e1e:	4d11      	ldr	r5, [pc, #68]	; (400e64 <configure_console+0x8c>)
  400e20:	682b      	ldr	r3, [r5, #0]
  400e22:	6898      	ldr	r0, [r3, #8]
  400e24:	2100      	movs	r1, #0
  400e26:	4c10      	ldr	r4, [pc, #64]	; (400e68 <configure_console+0x90>)
  400e28:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400e2a:	682b      	ldr	r3, [r5, #0]
  400e2c:	6858      	ldr	r0, [r3, #4]
  400e2e:	2100      	movs	r1, #0
  400e30:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}
  400e32:	b005      	add	sp, #20
  400e34:	bd30      	pop	{r4, r5, pc}
  400e36:	bf00      	nop
  400e38:	400e0e00 	.word	0x400e0e00
  400e3c:	00401b79 	.word	0x00401b79
  400e40:	00401e99 	.word	0x00401e99
  400e44:	400e0600 	.word	0x400e0600
  400e48:	20000e64 	.word	0x20000e64
  400e4c:	00400cf5 	.word	0x00400cf5
  400e50:	20000e60 	.word	0x20000e60
  400e54:	00400c6d 	.word	0x00400c6d
  400e58:	20000e5c 	.word	0x20000e5c
  400e5c:	02dc6c00 	.word	0x02dc6c00
  400e60:	00401ff1 	.word	0x00401ff1
  400e64:	20000518 	.word	0x20000518
  400e68:	0040327d 	.word	0x0040327d

00400e6c <configure_lcd>:

void configure_lcd(void)
{
  400e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	static struct ili9225_opt_t g_ili9225_display_opt;
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  400e70:	4c0f      	ldr	r4, [pc, #60]	; (400eb0 <configure_lcd+0x44>)
  400e72:	27b0      	movs	r7, #176	; 0xb0
  400e74:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  400e76:	26dc      	movs	r6, #220	; 0xdc
  400e78:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  400e7a:	2500      	movs	r5, #0
  400e7c:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400e7e:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  400e82:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400e86:	4b0b      	ldr	r3, [pc, #44]	; (400eb4 <configure_lcd+0x48>)
  400e88:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  400e8a:	4620      	mov	r0, r4
  400e8c:	4b0a      	ldr	r3, [pc, #40]	; (400eb8 <configure_lcd+0x4c>)
  400e8e:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400e90:	2008      	movs	r0, #8
  400e92:	4b0a      	ldr	r3, [pc, #40]	; (400ebc <configure_lcd+0x50>)
  400e94:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400e96:	4b0a      	ldr	r3, [pc, #40]	; (400ec0 <configure_lcd+0x54>)
  400e98:	4798      	blx	r3

	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  400e9a:	4640      	mov	r0, r8
  400e9c:	4b09      	ldr	r3, [pc, #36]	; (400ec4 <configure_lcd+0x58>)
  400e9e:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400ea0:	4628      	mov	r0, r5
  400ea2:	4629      	mov	r1, r5
  400ea4:	463a      	mov	r2, r7
  400ea6:	4633      	mov	r3, r6
  400ea8:	4c07      	ldr	r4, [pc, #28]	; (400ec8 <configure_lcd+0x5c>)
  400eaa:	47a0      	blx	r4
  400eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400eb0:	20000b0c 	.word	0x20000b0c
  400eb4:	0040056d 	.word	0x0040056d
  400eb8:	004007a9 	.word	0x004007a9
  400ebc:	00400511 	.word	0x00400511
  400ec0:	00400711 	.word	0x00400711
  400ec4:	00400735 	.word	0x00400735
  400ec8:	004009ad 	.word	0x004009ad

00400ecc <SysTick_Handler>:
uint16_t qt_measurement_period_msec = 25u;

void SysTick_Handler(void)
{
	/* Set flag: it's time to measure touch */
	time_to_measure_touch = 1u;
  400ecc:	2201      	movs	r2, #1
  400ece:	4b05      	ldr	r3, [pc, #20]	; (400ee4 <SysTick_Handler+0x18>)
  400ed0:	701a      	strb	r2, [r3, #0]

	/* Update the current time */
	current_time_ms_touch += qt_measurement_period_msec;
  400ed2:	4b05      	ldr	r3, [pc, #20]	; (400ee8 <SysTick_Handler+0x1c>)
  400ed4:	8819      	ldrh	r1, [r3, #0]
  400ed6:	4a05      	ldr	r2, [pc, #20]	; (400eec <SysTick_Handler+0x20>)
  400ed8:	8812      	ldrh	r2, [r2, #0]
  400eda:	440a      	add	r2, r1
  400edc:	b292      	uxth	r2, r2
  400ede:	801a      	strh	r2, [r3, #0]
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	20000b77 	.word	0x20000b77
  400ee8:	20000b3c 	.word	0x20000b3c
  400eec:	200000e4 	.word	0x200000e4

00400ef0 <SPI_Handler>:
	qt_enable_key(BOARD_LEFT_KEY_CHANNEL, AKS_GROUP_1, 18u, HYST_6_25);
	qt_enable_key(BOARD_RIGHT_KEY_CHANNEL, AKS_GROUP_1, 18u, HYST_6_25);
}

void SPI_Handler(void)
{
  400ef0:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  400ef2:	4b01      	ldr	r3, [pc, #4]	; (400ef8 <SPI_Handler+0x8>)
  400ef4:	4798      	blx	r3
  400ef6:	bd08      	pop	{r3, pc}
  400ef8:	004006f9 	.word	0x004006f9

00400efc <PWM_Handler>:
}

void PWM_Handler(void)
{
  400efc:	b508      	push	{r3, lr}
	
	static uint32_t ul_count = 0;  /* PWM counter value */
	static uint32_t ul_count2 = 0;
	static uint8_t sub = 1; // 1 -> subindo; 0 -> descendo;
	
	uint32_t events = pwm_channel_get_interrupt_status(PWM);
  400efe:	4831      	ldr	r0, [pc, #196]	; (400fc4 <PWM_Handler+0xc8>)
  400f00:	4b31      	ldr	r3, [pc, #196]	; (400fc8 <PWM_Handler+0xcc>)
  400f02:	4798      	blx	r3

	/* Interrupt on PIN_PWM_IN1_CHANNEL */
	if ((events & (1 << PIN_PWM_IN1_CHANNEL)) == (1 << PIN_PWM_IN1_CHANNEL))
  400f04:	f010 0f01 	tst.w	r0, #1
  400f08:	d05b      	beq.n	400fc2 <PWM_Handler+0xc6>
	{
		ul_count++;
  400f0a:	4b30      	ldr	r3, [pc, #192]	; (400fcc <PWM_Handler+0xd0>)
  400f0c:	681b      	ldr	r3, [r3, #0]
  400f0e:	3301      	adds	r3, #1
		if (ul_count == (PWM_FREQUENCY*10 / (PERIOD_VALUE - INIT_DUTY_VALUE))) // a cada 50ms
  400f10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400f14:	d002      	beq.n	400f1c <PWM_Handler+0x20>
	uint32_t events = pwm_channel_get_interrupt_status(PWM);

	/* Interrupt on PIN_PWM_IN1_CHANNEL */
	if ((events & (1 << PIN_PWM_IN1_CHANNEL)) == (1 << PIN_PWM_IN1_CHANNEL))
	{
		ul_count++;
  400f16:	4a2d      	ldr	r2, [pc, #180]	; (400fcc <PWM_Handler+0xd0>)
  400f18:	6013      	str	r3, [r2, #0]
  400f1a:	bd08      	pop	{r3, pc}
		if (ul_count == (PWM_FREQUENCY*10 / (PERIOD_VALUE - INIT_DUTY_VALUE))) // a cada 50ms
		{
			ul_count = 0;
  400f1c:	2200      	movs	r2, #0
  400f1e:	4b2b      	ldr	r3, [pc, #172]	; (400fcc <PWM_Handler+0xd0>)
  400f20:	601a      	str	r2, [r3, #0]
			ul_count2++;
  400f22:	4b2b      	ldr	r3, [pc, #172]	; (400fd0 <PWM_Handler+0xd4>)
  400f24:	681a      	ldr	r2, [r3, #0]
  400f26:	3201      	adds	r2, #1
  400f28:	601a      	str	r2, [r3, #0]
			
			/*rotina para verificar se o motor está rodando*/
			if(motor_aux!=0)
  400f2a:	4b2a      	ldr	r3, [pc, #168]	; (400fd4 <PWM_Handler+0xd8>)
  400f2c:	781b      	ldrb	r3, [r3, #0]
  400f2e:	b133      	cbz	r3, 400f3e <PWM_Handler+0x42>
			{
				motor_run = 1;
  400f30:	2201      	movs	r2, #1
  400f32:	4b29      	ldr	r3, [pc, #164]	; (400fd8 <PWM_Handler+0xdc>)
  400f34:	701a      	strb	r2, [r3, #0]
				motor_aux = 0;
  400f36:	2200      	movs	r2, #0
  400f38:	4b26      	ldr	r3, [pc, #152]	; (400fd4 <PWM_Handler+0xd8>)
  400f3a:	701a      	strb	r2, [r3, #0]
  400f3c:	e002      	b.n	400f44 <PWM_Handler+0x48>
			}
			else motor_run = 0;
  400f3e:	2200      	movs	r2, #0
  400f40:	4b25      	ldr	r3, [pc, #148]	; (400fd8 <PWM_Handler+0xdc>)
  400f42:	701a      	strb	r2, [r3, #0]
			
			/*rotina para realizar o ensaio 1 - ensaio de rampa */
			if (ensaio == 1)
  400f44:	4b25      	ldr	r3, [pc, #148]	; (400fdc <PWM_Handler+0xe0>)
  400f46:	781b      	ldrb	r3, [r3, #0]
  400f48:	2b01      	cmp	r3, #1
  400f4a:	d118      	bne.n	400f7e <PWM_Handler+0x82>
			{
				if (sub)
  400f4c:	4a24      	ldr	r2, [pc, #144]	; (400fe0 <PWM_Handler+0xe4>)
  400f4e:	7812      	ldrb	r2, [r2, #0]
  400f50:	b15a      	cbz	r2, 400f6a <PWM_Handler+0x6e>
				{
					if(ul_duty < PERIOD_VALUE) ul_duty++;
  400f52:	4a24      	ldr	r2, [pc, #144]	; (400fe4 <PWM_Handler+0xe8>)
  400f54:	6812      	ldr	r2, [r2, #0]
  400f56:	2ac7      	cmp	r2, #199	; 0xc7
  400f58:	d803      	bhi.n	400f62 <PWM_Handler+0x66>
  400f5a:	3201      	adds	r2, #1
  400f5c:	4921      	ldr	r1, [pc, #132]	; (400fe4 <PWM_Handler+0xe8>)
  400f5e:	600a      	str	r2, [r1, #0]
  400f60:	e00d      	b.n	400f7e <PWM_Handler+0x82>
					else sub = 0;
  400f62:	2100      	movs	r1, #0
  400f64:	4a1e      	ldr	r2, [pc, #120]	; (400fe0 <PWM_Handler+0xe4>)
  400f66:	7011      	strb	r1, [r2, #0]
  400f68:	e009      	b.n	400f7e <PWM_Handler+0x82>
				}
				else
				{
					if(ul_duty > INIT_DUTY_VALUE) ul_duty--;
  400f6a:	4a1e      	ldr	r2, [pc, #120]	; (400fe4 <PWM_Handler+0xe8>)
  400f6c:	6812      	ldr	r2, [r2, #0]
  400f6e:	b11a      	cbz	r2, 400f78 <PWM_Handler+0x7c>
  400f70:	3a01      	subs	r2, #1
  400f72:	491c      	ldr	r1, [pc, #112]	; (400fe4 <PWM_Handler+0xe8>)
  400f74:	600a      	str	r2, [r1, #0]
  400f76:	e002      	b.n	400f7e <PWM_Handler+0x82>
					else sub = 1;
  400f78:	2101      	movs	r1, #1
  400f7a:	4a19      	ldr	r2, [pc, #100]	; (400fe0 <PWM_Handler+0xe4>)
  400f7c:	7011      	strb	r1, [r2, #0]
				}
			}
			if (ul_count2 == 20) // a cada 1s
  400f7e:	4a14      	ldr	r2, [pc, #80]	; (400fd0 <PWM_Handler+0xd4>)
  400f80:	6812      	ldr	r2, [r2, #0]
  400f82:	2a14      	cmp	r2, #20
  400f84:	d11d      	bne.n	400fc2 <PWM_Handler+0xc6>
			{
				ul_count2 = 0;
  400f86:	2100      	movs	r1, #0
  400f88:	4a11      	ldr	r2, [pc, #68]	; (400fd0 <PWM_Handler+0xd4>)
  400f8a:	6011      	str	r1, [r2, #0]
				/*rotina para realizar ensaio 2 - acionamento degrau */
				if	(ensaio == 2)
  400f8c:	2b02      	cmp	r3, #2
  400f8e:	d118      	bne.n	400fc2 <PWM_Handler+0xc6>
				{
					if (sub)
  400f90:	4b13      	ldr	r3, [pc, #76]	; (400fe0 <PWM_Handler+0xe4>)
  400f92:	781b      	ldrb	r3, [r3, #0]
  400f94:	b15b      	cbz	r3, 400fae <PWM_Handler+0xb2>
					{
						if(ul_duty < PERIOD_VALUE) ul_duty = ul_duty + 20;
  400f96:	4b13      	ldr	r3, [pc, #76]	; (400fe4 <PWM_Handler+0xe8>)
  400f98:	681b      	ldr	r3, [r3, #0]
  400f9a:	2bc7      	cmp	r3, #199	; 0xc7
  400f9c:	d803      	bhi.n	400fa6 <PWM_Handler+0xaa>
  400f9e:	3314      	adds	r3, #20
  400fa0:	4a10      	ldr	r2, [pc, #64]	; (400fe4 <PWM_Handler+0xe8>)
  400fa2:	6013      	str	r3, [r2, #0]
  400fa4:	bd08      	pop	{r3, pc}
						else sub = 0;
  400fa6:	2200      	movs	r2, #0
  400fa8:	4b0d      	ldr	r3, [pc, #52]	; (400fe0 <PWM_Handler+0xe4>)
  400faa:	701a      	strb	r2, [r3, #0]
  400fac:	bd08      	pop	{r3, pc}
					}
					else
					{
						if(ul_duty > INIT_DUTY_VALUE) ul_duty = ul_duty - 20;
  400fae:	4b0d      	ldr	r3, [pc, #52]	; (400fe4 <PWM_Handler+0xe8>)
  400fb0:	681b      	ldr	r3, [r3, #0]
  400fb2:	b11b      	cbz	r3, 400fbc <PWM_Handler+0xc0>
  400fb4:	3b14      	subs	r3, #20
  400fb6:	4a0b      	ldr	r2, [pc, #44]	; (400fe4 <PWM_Handler+0xe8>)
  400fb8:	6013      	str	r3, [r2, #0]
  400fba:	bd08      	pop	{r3, pc}
						else sub = 1;
  400fbc:	2201      	movs	r2, #1
  400fbe:	4b08      	ldr	r3, [pc, #32]	; (400fe0 <PWM_Handler+0xe4>)
  400fc0:	701a      	strb	r2, [r3, #0]
  400fc2:	bd08      	pop	{r3, pc}
  400fc4:	40020000 	.word	0x40020000
  400fc8:	00401fd5 	.word	0x00401fd5
  400fcc:	20000b4c 	.word	0x20000b4c
  400fd0:	20000b28 	.word	0x20000b28
  400fd4:	20000b75 	.word	0x20000b75
  400fd8:	20000b6c 	.word	0x20000b6c
  400fdc:	20000b30 	.word	0x20000b30
  400fe0:	200000e6 	.word	0x200000e6
  400fe4:	20000b64 	.word	0x20000b64

00400fe8 <Button1_Handler>:
}

void Button1_Handler(uint32_t id, uint32_t mask)
{
	/*Botão 1 aumenta o duty cicle (ul_duty)*/
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {
  400fe8:	280b      	cmp	r0, #11
  400fea:	d109      	bne.n	401000 <Button1_Handler+0x18>
  400fec:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  400ff0:	d106      	bne.n	401000 <Button1_Handler+0x18>
		if(ul_duty < PERIOD_VALUE) ul_duty++;
  400ff2:	4b04      	ldr	r3, [pc, #16]	; (401004 <Button1_Handler+0x1c>)
  400ff4:	681b      	ldr	r3, [r3, #0]
  400ff6:	2bc7      	cmp	r3, #199	; 0xc7
  400ff8:	d802      	bhi.n	401000 <Button1_Handler+0x18>
  400ffa:	3301      	adds	r3, #1
  400ffc:	4a01      	ldr	r2, [pc, #4]	; (401004 <Button1_Handler+0x1c>)
  400ffe:	6013      	str	r3, [r2, #0]
  401000:	4770      	bx	lr
  401002:	bf00      	nop
  401004:	20000b64 	.word	0x20000b64

00401008 <Button2_Handler>:
}

void Button2_Handler(uint32_t id, uint32_t mask)
{
	/*Botão 2 diminui o duty cicle (ul_duty)*/
	if (PIN_PUSHBUTTON_2_ID == id && PIN_PUSHBUTTON_2_MASK == mask) {
  401008:	280b      	cmp	r0, #11
  40100a:	d108      	bne.n	40101e <Button2_Handler+0x16>
  40100c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
  401010:	d105      	bne.n	40101e <Button2_Handler+0x16>
	
		if(ul_duty > INIT_DUTY_VALUE) ul_duty--;
  401012:	4b03      	ldr	r3, [pc, #12]	; (401020 <Button2_Handler+0x18>)
  401014:	681b      	ldr	r3, [r3, #0]
  401016:	b113      	cbz	r3, 40101e <Button2_Handler+0x16>
  401018:	3b01      	subs	r3, #1
  40101a:	4a01      	ldr	r2, [pc, #4]	; (401020 <Button2_Handler+0x18>)
  40101c:	6013      	str	r3, [r2, #0]
  40101e:	4770      	bx	lr
  401020:	20000b64 	.word	0x20000b64

00401024 <Hall_Phase>:
		
	}
}

void Hall_Phase(void)
{
  401024:	b570      	push	{r4, r5, r6, lr}
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  401026:	4b67      	ldr	r3, [pc, #412]	; (4011c4 <Hall_Phase+0x1a0>)
  401028:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  40102a:	f3c2 0280 	ubfx	r2, r2, #2, #1
	static uint8_t hall_code = 0;
	static uint32_t ul_duty1, ul_duty2, ul_duty3, high1, high2, low1;
	
	hall_1 = ioport_get_pin_level(PIN_HALL_1);
  40102e:	4966      	ldr	r1, [pc, #408]	; (4011c8 <Hall_Phase+0x1a4>)
  401030:	600a      	str	r2, [r1, #0]
  401032:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  401034:	f3c1 01c0 	ubfx	r1, r1, #3, #1
	hall_2 = ioport_get_pin_level(PIN_HALL_2);
  401038:	4864      	ldr	r0, [pc, #400]	; (4011cc <Hall_Phase+0x1a8>)
  40103a:	6001      	str	r1, [r0, #0]
  40103c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40103e:	f3c3 1300 	ubfx	r3, r3, #4, #1
	hall_3 = ioport_get_pin_level(PIN_HALL_3);
  401042:	4863      	ldr	r0, [pc, #396]	; (4011d0 <Hall_Phase+0x1ac>)
  401044:	6003      	str	r3, [r0, #0]

	hall_code = (hall_3<<2) | (hall_2<<1) | (hall_1);
  401046:	0049      	lsls	r1, r1, #1
  401048:	ea41 0383 	orr.w	r3, r1, r3, lsl #2
  40104c:	431a      	orrs	r2, r3
  40104e:	4b61      	ldr	r3, [pc, #388]	; (4011d4 <Hall_Phase+0x1b0>)
  401050:	701a      	strb	r2, [r3, #0]
	
	if (sel_rot) hall_code = ~hall_code;
  401052:	4b61      	ldr	r3, [pc, #388]	; (4011d8 <Hall_Phase+0x1b4>)
  401054:	781b      	ldrb	r3, [r3, #0]
  401056:	b113      	cbz	r3, 40105e <Hall_Phase+0x3a>
  401058:	43d2      	mvns	r2, r2
  40105a:	485e      	ldr	r0, [pc, #376]	; (4011d4 <Hall_Phase+0x1b0>)
  40105c:	7002      	strb	r2, [r0, #0]

	switch (hall_code & 0b00000111){
  40105e:	4b5d      	ldr	r3, [pc, #372]	; (4011d4 <Hall_Phase+0x1b0>)
  401060:	781b      	ldrb	r3, [r3, #0]
  401062:	f003 0307 	and.w	r3, r3, #7
  401066:	3b01      	subs	r3, #1
  401068:	2b05      	cmp	r3, #5
  40106a:	f200 8086 	bhi.w	40117a <Hall_Phase+0x156>
  40106e:	e8df f003 	tbb	[pc, r3]
  401072:	4519      	.short	0x4519
  401074:	5b03702f 	.word	0x5b03702f
	
	case 5 : //phase 1
		phase=1;
  401078:	2201      	movs	r2, #1
  40107a:	4b58      	ldr	r3, [pc, #352]	; (4011dc <Hall_Phase+0x1b8>)
  40107c:	701a      	strb	r2, [r3, #0]
		ul_duty1 = ul_duty;
  40107e:	4b58      	ldr	r3, [pc, #352]	; (4011e0 <Hall_Phase+0x1bc>)
  401080:	681a      	ldr	r2, [r3, #0]
  401082:	4b58      	ldr	r3, [pc, #352]	; (4011e4 <Hall_Phase+0x1c0>)
  401084:	601a      	str	r2, [r3, #0]
		ul_duty2 = 0;
  401086:	2300      	movs	r3, #0
  401088:	4a57      	ldr	r2, [pc, #348]	; (4011e8 <Hall_Phase+0x1c4>)
  40108a:	6013      	str	r3, [r2, #0]
		ul_duty3 = 0;
  40108c:	4a57      	ldr	r2, [pc, #348]	; (4011ec <Hall_Phase+0x1c8>)
  40108e:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  401090:	2205      	movs	r2, #5
  401092:	4b57      	ldr	r3, [pc, #348]	; (4011f0 <Hall_Phase+0x1cc>)
  401094:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN2_GPIO;
  401096:	2206      	movs	r2, #6
  401098:	4b56      	ldr	r3, [pc, #344]	; (4011f4 <Hall_Phase+0x1d0>)
  40109a:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN3_GPIO;
  40109c:	2215      	movs	r2, #21
  40109e:	4b56      	ldr	r3, [pc, #344]	; (4011f8 <Hall_Phase+0x1d4>)
  4010a0:	601a      	str	r2, [r3, #0]
		break; 
  4010a2:	e06a      	b.n	40117a <Hall_Phase+0x156>
	case 1 : //phase 2
		phase=2;
  4010a4:	2202      	movs	r2, #2
  4010a6:	4b4d      	ldr	r3, [pc, #308]	; (4011dc <Hall_Phase+0x1b8>)
  4010a8:	701a      	strb	r2, [r3, #0]
		ul_duty1 = ul_duty;
  4010aa:	4b4d      	ldr	r3, [pc, #308]	; (4011e0 <Hall_Phase+0x1bc>)
  4010ac:	681a      	ldr	r2, [r3, #0]
  4010ae:	4b4d      	ldr	r3, [pc, #308]	; (4011e4 <Hall_Phase+0x1c0>)
  4010b0:	601a      	str	r2, [r3, #0]
		ul_duty2 = 0;
  4010b2:	2300      	movs	r3, #0
  4010b4:	4a4c      	ldr	r2, [pc, #304]	; (4011e8 <Hall_Phase+0x1c4>)
  4010b6:	6013      	str	r3, [r2, #0]
		ul_duty3 = 0;
  4010b8:	4a4c      	ldr	r2, [pc, #304]	; (4011ec <Hall_Phase+0x1c8>)
  4010ba:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  4010bc:	2205      	movs	r2, #5
  4010be:	4b4c      	ldr	r3, [pc, #304]	; (4011f0 <Hall_Phase+0x1cc>)
  4010c0:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN3_GPIO;
  4010c2:	2215      	movs	r2, #21
  4010c4:	4b4b      	ldr	r3, [pc, #300]	; (4011f4 <Hall_Phase+0x1d0>)
  4010c6:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN2_GPIO;
  4010c8:	2206      	movs	r2, #6
  4010ca:	4b4b      	ldr	r3, [pc, #300]	; (4011f8 <Hall_Phase+0x1d4>)
  4010cc:	601a      	str	r2, [r3, #0]
		break;
  4010ce:	e054      	b.n	40117a <Hall_Phase+0x156>
	case 3 : //phase 3
		phase=3;
  4010d0:	2203      	movs	r2, #3
  4010d2:	4b42      	ldr	r3, [pc, #264]	; (4011dc <Hall_Phase+0x1b8>)
  4010d4:	701a      	strb	r2, [r3, #0]
		ul_duty1 = 0;
  4010d6:	2300      	movs	r3, #0
  4010d8:	4a42      	ldr	r2, [pc, #264]	; (4011e4 <Hall_Phase+0x1c0>)
  4010da:	6013      	str	r3, [r2, #0]
		ul_duty2 = ul_duty;
  4010dc:	4a40      	ldr	r2, [pc, #256]	; (4011e0 <Hall_Phase+0x1bc>)
  4010de:	6811      	ldr	r1, [r2, #0]
  4010e0:	4a41      	ldr	r2, [pc, #260]	; (4011e8 <Hall_Phase+0x1c4>)
  4010e2:	6011      	str	r1, [r2, #0]
		ul_duty3 = 0;
  4010e4:	4a41      	ldr	r2, [pc, #260]	; (4011ec <Hall_Phase+0x1c8>)
  4010e6:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN2_GPIO;
  4010e8:	2206      	movs	r2, #6
  4010ea:	4b41      	ldr	r3, [pc, #260]	; (4011f0 <Hall_Phase+0x1cc>)
  4010ec:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN3_GPIO;
  4010ee:	2215      	movs	r2, #21
  4010f0:	4b40      	ldr	r3, [pc, #256]	; (4011f4 <Hall_Phase+0x1d0>)
  4010f2:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN1_GPIO;
  4010f4:	2205      	movs	r2, #5
  4010f6:	4b40      	ldr	r3, [pc, #256]	; (4011f8 <Hall_Phase+0x1d4>)
  4010f8:	601a      	str	r2, [r3, #0]
		break;
  4010fa:	e03e      	b.n	40117a <Hall_Phase+0x156>
	case 2 : //phase 4
		phase=4;
  4010fc:	2204      	movs	r2, #4
  4010fe:	4b37      	ldr	r3, [pc, #220]	; (4011dc <Hall_Phase+0x1b8>)
  401100:	701a      	strb	r2, [r3, #0]
		ul_duty1 = 0;
  401102:	2300      	movs	r3, #0
  401104:	4a37      	ldr	r2, [pc, #220]	; (4011e4 <Hall_Phase+0x1c0>)
  401106:	6013      	str	r3, [r2, #0]
		ul_duty2 = ul_duty;
  401108:	4a35      	ldr	r2, [pc, #212]	; (4011e0 <Hall_Phase+0x1bc>)
  40110a:	6811      	ldr	r1, [r2, #0]
  40110c:	4a36      	ldr	r2, [pc, #216]	; (4011e8 <Hall_Phase+0x1c4>)
  40110e:	6011      	str	r1, [r2, #0]
		ul_duty3 = 0;
  401110:	4a36      	ldr	r2, [pc, #216]	; (4011ec <Hall_Phase+0x1c8>)
  401112:	6013      	str	r3, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  401114:	2205      	movs	r2, #5
  401116:	4b36      	ldr	r3, [pc, #216]	; (4011f0 <Hall_Phase+0x1cc>)
  401118:	601a      	str	r2, [r3, #0]
		high2 = PIN_PWM_EN2_GPIO;
  40111a:	2206      	movs	r2, #6
  40111c:	4b35      	ldr	r3, [pc, #212]	; (4011f4 <Hall_Phase+0x1d0>)
  40111e:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN3_GPIO;
  401120:	2215      	movs	r2, #21
  401122:	4b35      	ldr	r3, [pc, #212]	; (4011f8 <Hall_Phase+0x1d4>)
  401124:	601a      	str	r2, [r3, #0]
		break;
  401126:	e028      	b.n	40117a <Hall_Phase+0x156>
	case 6 : //phase 5
		phase=5;
  401128:	2305      	movs	r3, #5
  40112a:	4a2c      	ldr	r2, [pc, #176]	; (4011dc <Hall_Phase+0x1b8>)
  40112c:	7013      	strb	r3, [r2, #0]
		ul_duty1 = 0;
  40112e:	2200      	movs	r2, #0
  401130:	492c      	ldr	r1, [pc, #176]	; (4011e4 <Hall_Phase+0x1c0>)
  401132:	600a      	str	r2, [r1, #0]
		ul_duty2 = 0;
  401134:	492c      	ldr	r1, [pc, #176]	; (4011e8 <Hall_Phase+0x1c4>)
  401136:	600a      	str	r2, [r1, #0]
		ul_duty3 = ul_duty;
  401138:	4a29      	ldr	r2, [pc, #164]	; (4011e0 <Hall_Phase+0x1bc>)
  40113a:	6811      	ldr	r1, [r2, #0]
  40113c:	4a2b      	ldr	r2, [pc, #172]	; (4011ec <Hall_Phase+0x1c8>)
  40113e:	6011      	str	r1, [r2, #0]
		high1 = PIN_PWM_EN1_GPIO;
  401140:	4a2b      	ldr	r2, [pc, #172]	; (4011f0 <Hall_Phase+0x1cc>)
  401142:	6013      	str	r3, [r2, #0]
		high2 = PIN_PWM_EN3_GPIO;
  401144:	2215      	movs	r2, #21
  401146:	4b2b      	ldr	r3, [pc, #172]	; (4011f4 <Hall_Phase+0x1d0>)
  401148:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN2_GPIO;
  40114a:	2206      	movs	r2, #6
  40114c:	4b2a      	ldr	r3, [pc, #168]	; (4011f8 <Hall_Phase+0x1d4>)
  40114e:	601a      	str	r2, [r3, #0]
		break;
  401150:	e013      	b.n	40117a <Hall_Phase+0x156>
	case 4 : //phase 6
		phase=6;
  401152:	2306      	movs	r3, #6
  401154:	4a21      	ldr	r2, [pc, #132]	; (4011dc <Hall_Phase+0x1b8>)
  401156:	7013      	strb	r3, [r2, #0]
		ul_duty1 = 0;
  401158:	2200      	movs	r2, #0
  40115a:	4922      	ldr	r1, [pc, #136]	; (4011e4 <Hall_Phase+0x1c0>)
  40115c:	600a      	str	r2, [r1, #0]
		ul_duty2 = 0;
  40115e:	4922      	ldr	r1, [pc, #136]	; (4011e8 <Hall_Phase+0x1c4>)
  401160:	600a      	str	r2, [r1, #0]
		ul_duty3 = ul_duty;
  401162:	4a1f      	ldr	r2, [pc, #124]	; (4011e0 <Hall_Phase+0x1bc>)
  401164:	6811      	ldr	r1, [r2, #0]
  401166:	4a21      	ldr	r2, [pc, #132]	; (4011ec <Hall_Phase+0x1c8>)
  401168:	6011      	str	r1, [r2, #0]
		high1 = PIN_PWM_EN2_GPIO;
  40116a:	4a21      	ldr	r2, [pc, #132]	; (4011f0 <Hall_Phase+0x1cc>)
  40116c:	6013      	str	r3, [r2, #0]
		high2 = PIN_PWM_EN3_GPIO;
  40116e:	2215      	movs	r2, #21
  401170:	4b20      	ldr	r3, [pc, #128]	; (4011f4 <Hall_Phase+0x1d0>)
  401172:	601a      	str	r2, [r3, #0]
		low1 = PIN_PWM_EN1_GPIO;
  401174:	2205      	movs	r2, #5
  401176:	4b20      	ldr	r3, [pc, #128]	; (4011f8 <Hall_Phase+0x1d4>)
  401178:	601a      	str	r2, [r3, #0]
		break; 
	}
	
	g_pwm_channel.channel = PIN_PWM_IN1_CHANNEL;
  40117a:	4c20      	ldr	r4, [pc, #128]	; (4011fc <Hall_Phase+0x1d8>)
  40117c:	2300      	movs	r3, #0
  40117e:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty1);
  401180:	4e1f      	ldr	r6, [pc, #124]	; (401200 <Hall_Phase+0x1dc>)
  401182:	4630      	mov	r0, r6
  401184:	4621      	mov	r1, r4
  401186:	4b17      	ldr	r3, [pc, #92]	; (4011e4 <Hall_Phase+0x1c0>)
  401188:	681a      	ldr	r2, [r3, #0]
  40118a:	4d1e      	ldr	r5, [pc, #120]	; (401204 <Hall_Phase+0x1e0>)
  40118c:	47a8      	blx	r5
	g_pwm_channel.channel = PIN_PWM_IN2_CHANNEL;
  40118e:	2301      	movs	r3, #1
  401190:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty2);
  401192:	4630      	mov	r0, r6
  401194:	4621      	mov	r1, r4
  401196:	4b14      	ldr	r3, [pc, #80]	; (4011e8 <Hall_Phase+0x1c4>)
  401198:	681a      	ldr	r2, [r3, #0]
  40119a:	47a8      	blx	r5
	g_pwm_channel.channel = PIN_PWM_IN3_CHANNEL;
  40119c:	2303      	movs	r3, #3
  40119e:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel, ul_duty3);
  4011a0:	4630      	mov	r0, r6
  4011a2:	4621      	mov	r1, r4
  4011a4:	4b11      	ldr	r3, [pc, #68]	; (4011ec <Hall_Phase+0x1c8>)
  4011a6:	681a      	ldr	r2, [r3, #0]
  4011a8:	47a8      	blx	r5
	gpio_set_pin_high(high1);
  4011aa:	4b11      	ldr	r3, [pc, #68]	; (4011f0 <Hall_Phase+0x1cc>)
  4011ac:	6818      	ldr	r0, [r3, #0]
  4011ae:	4c16      	ldr	r4, [pc, #88]	; (401208 <Hall_Phase+0x1e4>)
  4011b0:	47a0      	blx	r4
	gpio_set_pin_high(high2);
  4011b2:	4b10      	ldr	r3, [pc, #64]	; (4011f4 <Hall_Phase+0x1d0>)
  4011b4:	6818      	ldr	r0, [r3, #0]
  4011b6:	47a0      	blx	r4
	gpio_set_pin_low(low1);
  4011b8:	4b0f      	ldr	r3, [pc, #60]	; (4011f8 <Hall_Phase+0x1d4>)
  4011ba:	6818      	ldr	r0, [r3, #0]
  4011bc:	4b13      	ldr	r3, [pc, #76]	; (40120c <Hall_Phase+0x1e8>)
  4011be:	4798      	blx	r3
  4011c0:	bd70      	pop	{r4, r5, r6, pc}
  4011c2:	bf00      	nop
  4011c4:	400e0e00 	.word	0x400e0e00
  4011c8:	20000b1c 	.word	0x20000b1c
  4011cc:	20000b34 	.word	0x20000b34
  4011d0:	20000b38 	.word	0x20000b38
  4011d4:	20000b50 	.word	0x20000b50
  4011d8:	20000b74 	.word	0x20000b74
  4011dc:	20000b76 	.word	0x20000b76
  4011e0:	20000b64 	.word	0x20000b64
  4011e4:	20000b54 	.word	0x20000b54
  4011e8:	20000b24 	.word	0x20000b24
  4011ec:	20000b58 	.word	0x20000b58
  4011f0:	20000b70 	.word	0x20000b70
  4011f4:	20000b44 	.word	0x20000b44
  4011f8:	20000b40 	.word	0x20000b40
  4011fc:	20000e48 	.word	0x20000e48
  401200:	40020000 	.word	0x40020000
  401204:	00401f8d 	.word	0x00401f8d
  401208:	00401a1d 	.word	0x00401a1d
  40120c:	00401a39 	.word	0x00401a39

00401210 <Hall_Handler>:
	
}

void Hall_Handler(uint32_t id, uint32_t mask)
{
  401210:	b508      	push	{r3, lr}
	if ((PIN_HALL_1_ID == id && PIN_HALL_1_MASK == mask) || 
  401212:	280b      	cmp	r0, #11
  401214:	d10b      	bne.n	40122e <Hall_Handler+0x1e>
		(PIN_HALL_2_ID == id && PIN_HALL_2_MASK == mask) || 
  401216:	2904      	cmp	r1, #4
  401218:	d003      	beq.n	401222 <Hall_Handler+0x12>
	
}

void Hall_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_HALL_1_ID == id && PIN_HALL_1_MASK == mask) || 
  40121a:	2908      	cmp	r1, #8
  40121c:	d001      	beq.n	401222 <Hall_Handler+0x12>
		(PIN_HALL_2_ID == id && PIN_HALL_2_MASK == mask) || 
  40121e:	2910      	cmp	r1, #16
  401220:	d105      	bne.n	40122e <Hall_Handler+0x1e>
		(PIN_HALL_3_ID == id && PIN_HALL_3_MASK == mask))
	{
		Hall_Phase();
  401222:	4b03      	ldr	r3, [pc, #12]	; (401230 <Hall_Handler+0x20>)
  401224:	4798      	blx	r3
		motor_aux++;
  401226:	4b03      	ldr	r3, [pc, #12]	; (401234 <Hall_Handler+0x24>)
  401228:	781a      	ldrb	r2, [r3, #0]
  40122a:	3201      	adds	r2, #1
  40122c:	701a      	strb	r2, [r3, #0]
  40122e:	bd08      	pop	{r3, pc}
  401230:	00401025 	.word	0x00401025
  401234:	20000b75 	.word	0x20000b75

00401238 <main>:
	}
}

int main(void)
{
  401238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40123c:	b08f      	sub	sp, #60	; 0x3c

	static uint8_t old_position = 0;

	uint8_t uc_char;
	uint8_t uc_flag;
	sysclk_init();
  40123e:	4b9c      	ldr	r3, [pc, #624]	; (4014b0 <main+0x278>)
  401240:	4798      	blx	r3
	board_init();
  401242:	4b9c      	ldr	r3, [pc, #624]	; (4014b4 <main+0x27c>)
  401244:	4798      	blx	r3
	configure_buttons();
  401246:	4b9c      	ldr	r3, [pc, #624]	; (4014b8 <main+0x280>)
  401248:	4798      	blx	r3
	configure_hall();
  40124a:	4b9c      	ldr	r3, [pc, #624]	; (4014bc <main+0x284>)
  40124c:	4798      	blx	r3

	wdt_disable(WDT);
  40124e:	489c      	ldr	r0, [pc, #624]	; (4014c0 <main+0x288>)
  401250:	4b9c      	ldr	r3, [pc, #624]	; (4014c4 <main+0x28c>)
  401252:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PIOC);
  401254:	200d      	movs	r0, #13
  401256:	4b9c      	ldr	r3, [pc, #624]	; (4014c8 <main+0x290>)
  401258:	4798      	blx	r3
	qt_reset_sensing();
  40125a:	4b9c      	ldr	r3, [pc, #624]	; (4014cc <main+0x294>)
  40125c:	4798      	blx	r3
/**
 * \brief Configure the sensors.
 */
static void config_sensors(void)
{
	qt_enable_slider(BOARD_SLIDER_START_CHANNEL, BOARD_SLIDER_END_CHANNEL,
  40125e:	2403      	movs	r4, #3
  401260:	9400      	str	r4, [sp, #0]
  401262:	2307      	movs	r3, #7
  401264:	9301      	str	r3, [sp, #4]
  401266:	2500      	movs	r5, #0
  401268:	9502      	str	r5, [sp, #8]
  40126a:	4628      	mov	r0, r5
  40126c:	2102      	movs	r1, #2
  40126e:	2201      	movs	r2, #1
  401270:	2310      	movs	r3, #16
  401272:	4e97      	ldr	r6, [pc, #604]	; (4014d0 <main+0x298>)
  401274:	47b0      	blx	r6
			AKS_GROUP_1, 16u, HYST_6_25, RES_8_BIT, 0u);
	qt_enable_key(BOARD_LEFT_KEY_CHANNEL, AKS_GROUP_1, 18u, HYST_6_25);
  401276:	2004      	movs	r0, #4
  401278:	2101      	movs	r1, #1
  40127a:	2212      	movs	r2, #18
  40127c:	4623      	mov	r3, r4
  40127e:	4e95      	ldr	r6, [pc, #596]	; (4014d4 <main+0x29c>)
  401280:	47b0      	blx	r6
	qt_enable_key(BOARD_RIGHT_KEY_CHANNEL, AKS_GROUP_1, 18u, HYST_6_25);
  401282:	2005      	movs	r0, #5
  401284:	2101      	movs	r1, #1
  401286:	2212      	movs	r2, #18
  401288:	4623      	mov	r3, r4
  40128a:	47b0      	blx	r6

	wdt_disable(WDT);
	pmc_enable_periph_clk(ID_PIOC);
	qt_reset_sensing();
	config_sensors();
	qt_init_sensing();
  40128c:	4892      	ldr	r0, [pc, #584]	; (4014d8 <main+0x2a0>)
  40128e:	4993      	ldr	r1, [pc, #588]	; (4014dc <main+0x2a4>)
  401290:	4b93      	ldr	r3, [pc, #588]	; (4014e0 <main+0x2a8>)
  401292:	4798      	blx	r3
 * \brief This will fill the default threshold values in the configuration
 * data structure.But User can change the values of these parameters.
 */
static void qt_set_parameters(void)
{
	qt_config_data.qt_di = DEF_QT_DI;
  401294:	4a93      	ldr	r2, [pc, #588]	; (4014e4 <main+0x2ac>)
  401296:	2304      	movs	r3, #4
  401298:	7053      	strb	r3, [r2, #1]
	qt_config_data.qt_neg_drift_rate = DEF_QT_NEG_DRIFT_RATE;
  40129a:	2314      	movs	r3, #20
  40129c:	7113      	strb	r3, [r2, #4]
	qt_config_data.qt_pos_drift_rate = DEF_QT_POS_DRIFT_RATE;
  40129e:	2105      	movs	r1, #5
  4012a0:	7151      	strb	r1, [r2, #5]
	qt_config_data.qt_max_on_duration = DEF_QT_MAX_ON_DURATION;
  4012a2:	70d5      	strb	r5, [r2, #3]
	qt_config_data.qt_drift_hold_time = DEF_QT_DRIFT_HOLD_TIME;
  4012a4:	7093      	strb	r3, [r2, #2]
	qt_config_data.qt_recal_threshold = DEF_QT_RECAL_THRESHOLD;
  4012a6:	2301      	movs	r3, #1
  4012a8:	7013      	strb	r3, [r2, #0]
	qt_config_data.qt_pos_recal_delay = DEF_QT_POS_RECAL_DELAY;
  4012aa:	7194      	strb	r4, [r2, #6]
	current_time_ms_touch += qt_measurement_period_msec;
}

static void init_timer_isr(void)
{
	if (SysTick_Config((sysclk_get_cpu_hz() / 1000) *
  4012ac:	4b8e      	ldr	r3, [pc, #568]	; (4014e8 <main+0x2b0>)
  4012ae:	881b      	ldrh	r3, [r3, #0]
  4012b0:	f64b 3280 	movw	r2, #48000	; 0xbb80
  4012b4:	fb02 f303 	mul.w	r3, r2, r3
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
  4012b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
  4012bc:	f080 81f6 	bcs.w	4016ac <main+0x474>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  4012c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4012c4:	1e5a      	subs	r2, r3, #1
  4012c6:	4b89      	ldr	r3, [pc, #548]	; (4014ec <main+0x2b4>)
  4012c8:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4012ca:	21f0      	movs	r1, #240	; 0xf0
  4012cc:	4a88      	ldr	r2, [pc, #544]	; (4014f0 <main+0x2b8>)
  4012ce:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4012d2:	609d      	str	r5, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4012d4:	2207      	movs	r2, #7
  4012d6:	601a      	str	r2, [r3, #0]
	config_sensors();
	qt_init_sensing();
	/* Set the parameters like recalibration threshold, Max_On_Duration etc in this function by the user */
	qt_set_parameters();
	init_timer_isr();
	qt_filter_callback = 0;
  4012d8:	2600      	movs	r6, #0
  4012da:	4b86      	ldr	r3, [pc, #536]	; (4014f4 <main+0x2bc>)
  4012dc:	601e      	str	r6, [r3, #0]

	configure_console();
  4012de:	4b86      	ldr	r3, [pc, #536]	; (4014f8 <main+0x2c0>)
  4012e0:	4798      	blx	r3
	printf(STRING_HEADER);
  4012e2:	4886      	ldr	r0, [pc, #536]	; (4014fc <main+0x2c4>)
  4012e4:	4b86      	ldr	r3, [pc, #536]	; (401500 <main+0x2c8>)
  4012e6:	4798      	blx	r3
	
	configure_lcd();
  4012e8:	4b86      	ldr	r3, [pc, #536]	; (401504 <main+0x2cc>)
  4012ea:	4798      	blx	r3
	g_pwm_channel = configure_pwm();
  4012ec:	a806      	add	r0, sp, #24
  4012ee:	4b86      	ldr	r3, [pc, #536]	; (401508 <main+0x2d0>)
  4012f0:	4798      	blx	r3
  4012f2:	4c86      	ldr	r4, [pc, #536]	; (40150c <main+0x2d4>)
  4012f4:	ad06      	add	r5, sp, #24
  4012f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4012f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4012fa:	682b      	ldr	r3, [r5, #0]
  4012fc:	6023      	str	r3, [r4, #0]

	/* Cabeçalho do lcd */
	pos_lcd_x = 20;
  4012fe:	2014      	movs	r0, #20
  401300:	4b83      	ldr	r3, [pc, #524]	; (401510 <main+0x2d8>)
  401302:	6018      	str	r0, [r3, #0]
	pos_lcd_y = 40;
  401304:	2128      	movs	r1, #40	; 0x28
  401306:	4b83      	ldr	r3, [pc, #524]	; (401514 <main+0x2dc>)
  401308:	6019      	str	r1, [r3, #0]
	start_lcd(pos_lcd_x, pos_lcd_y, ul_duty, hall_1, hall_2, hall_3, phase);
  40130a:	4b83      	ldr	r3, [pc, #524]	; (401518 <main+0x2e0>)
  40130c:	681a      	ldr	r2, [r3, #0]
  40130e:	4b83      	ldr	r3, [pc, #524]	; (40151c <main+0x2e4>)
  401310:	681b      	ldr	r3, [r3, #0]
  401312:	4c83      	ldr	r4, [pc, #524]	; (401520 <main+0x2e8>)
  401314:	6824      	ldr	r4, [r4, #0]
  401316:	9400      	str	r4, [sp, #0]
  401318:	4c82      	ldr	r4, [pc, #520]	; (401524 <main+0x2ec>)
  40131a:	6824      	ldr	r4, [r4, #0]
  40131c:	9401      	str	r4, [sp, #4]
  40131e:	4c82      	ldr	r4, [pc, #520]	; (401528 <main+0x2f0>)
  401320:	7824      	ldrb	r4, [r4, #0]
  401322:	9402      	str	r4, [sp, #8]
  401324:	4c81      	ldr	r4, [pc, #516]	; (40152c <main+0x2f4>)
  401326:	47a0      	blx	r4
		/*Status flags to indicate the re-burst for library */
	uint16_t status_flag = 0u;
	uint16_t burst_flag = 0u;

	uint8_t lft_pressed = 0;
	uint8_t rgt_pressed = 0;
  401328:	9605      	str	r6, [sp, #20]
{
		/*Status flags to indicate the re-burst for library */
	uint16_t status_flag = 0u;
	uint16_t burst_flag = 0u;

	uint8_t lft_pressed = 0;
  40132a:	9604      	str	r6, [sp, #16]
		static uint8_t phase_aux;
		static uint32_t hall_1_aux, hall_2_aux, hall_3_aux, ul_duty_aux;

		/* Atualiza o display somente quando houver alteração nas variáveis que serão apresentadas */
		
		if(ul_duty_aux != ul_duty)
  40132c:	4f7a      	ldr	r7, [pc, #488]	; (401518 <main+0x2e0>)
			/* Clear flag: it's time to measure touch */
			time_to_measure_touch = 0u;

			do {
				/*  One time measure touch sensors    */
				status_flag = qt_measure_sensors(current_time_ms_touch);
  40132e:	4c80      	ldr	r4, [pc, #512]	; (401530 <main+0x2f8>)
		static uint8_t phase_aux;
		static uint32_t hall_1_aux, hall_2_aux, hall_3_aux, ul_duty_aux;

		/* Atualiza o display somente quando houver alteração nas variáveis que serão apresentadas */
		
		if(ul_duty_aux != ul_duty)
  401330:	683b      	ldr	r3, [r7, #0]
  401332:	4980      	ldr	r1, [pc, #512]	; (401534 <main+0x2fc>)
  401334:	680a      	ldr	r2, [r1, #0]
  401336:	429a      	cmp	r2, r3
  401338:	d00f      	beq.n	40135a <main+0x122>
		{
			escreve_int_lcd("dc = ", ul_duty*100/PERIOD_VALUE, pos_lcd_x, 40);
  40133a:	2164      	movs	r1, #100	; 0x64
  40133c:	fb01 f303 	mul.w	r3, r1, r3
  401340:	4a7d      	ldr	r2, [pc, #500]	; (401538 <main+0x300>)
  401342:	fba2 2103 	umull	r2, r1, r2, r3
  401346:	487d      	ldr	r0, [pc, #500]	; (40153c <main+0x304>)
  401348:	0989      	lsrs	r1, r1, #6
  40134a:	4b71      	ldr	r3, [pc, #452]	; (401510 <main+0x2d8>)
  40134c:	681a      	ldr	r2, [r3, #0]
  40134e:	2328      	movs	r3, #40	; 0x28
  401350:	4d7b      	ldr	r5, [pc, #492]	; (401540 <main+0x308>)
  401352:	47a8      	blx	r5
			ul_duty_aux = ul_duty;
  401354:	683b      	ldr	r3, [r7, #0]
  401356:	4977      	ldr	r1, [pc, #476]	; (401534 <main+0x2fc>)
  401358:	600b      	str	r3, [r1, #0]
		}
		
		if(phase_aux != phase || hall_1_aux != hall_1 || hall_2_aux != hall_2 || hall_3_aux != hall_3)
  40135a:	4b7a      	ldr	r3, [pc, #488]	; (401544 <main+0x30c>)
  40135c:	781a      	ldrb	r2, [r3, #0]
  40135e:	4b72      	ldr	r3, [pc, #456]	; (401528 <main+0x2f0>)
  401360:	781b      	ldrb	r3, [r3, #0]
  401362:	429a      	cmp	r2, r3
  401364:	d111      	bne.n	40138a <main+0x152>
  401366:	4b78      	ldr	r3, [pc, #480]	; (401548 <main+0x310>)
  401368:	681a      	ldr	r2, [r3, #0]
  40136a:	4b6c      	ldr	r3, [pc, #432]	; (40151c <main+0x2e4>)
  40136c:	681b      	ldr	r3, [r3, #0]
  40136e:	429a      	cmp	r2, r3
  401370:	d10b      	bne.n	40138a <main+0x152>
  401372:	4b76      	ldr	r3, [pc, #472]	; (40154c <main+0x314>)
  401374:	681a      	ldr	r2, [r3, #0]
  401376:	4b6a      	ldr	r3, [pc, #424]	; (401520 <main+0x2e8>)
  401378:	681b      	ldr	r3, [r3, #0]
  40137a:	429a      	cmp	r2, r3
  40137c:	d105      	bne.n	40138a <main+0x152>
  40137e:	4b74      	ldr	r3, [pc, #464]	; (401550 <main+0x318>)
  401380:	681a      	ldr	r2, [r3, #0]
  401382:	4b68      	ldr	r3, [pc, #416]	; (401524 <main+0x2ec>)
  401384:	681b      	ldr	r3, [r3, #0]
  401386:	429a      	cmp	r2, r3
  401388:	d031      	beq.n	4013ee <main+0x1b6>
		{
			escreve_int_lcd("hall1 = ", hall_1, pos_lcd_x, 60);
  40138a:	f8df a190 	ldr.w	sl, [pc, #400]	; 40151c <main+0x2e4>
  40138e:	4e60      	ldr	r6, [pc, #384]	; (401510 <main+0x2d8>)
  401390:	4870      	ldr	r0, [pc, #448]	; (401554 <main+0x31c>)
  401392:	f8da 1000 	ldr.w	r1, [sl]
  401396:	6832      	ldr	r2, [r6, #0]
  401398:	233c      	movs	r3, #60	; 0x3c
  40139a:	4d69      	ldr	r5, [pc, #420]	; (401540 <main+0x308>)
  40139c:	47a8      	blx	r5
			escreve_int_lcd("hall2 = ", hall_2, pos_lcd_x, 80);
  40139e:	f8df 9180 	ldr.w	r9, [pc, #384]	; 401520 <main+0x2e8>
  4013a2:	486d      	ldr	r0, [pc, #436]	; (401558 <main+0x320>)
  4013a4:	f8d9 1000 	ldr.w	r1, [r9]
  4013a8:	6832      	ldr	r2, [r6, #0]
  4013aa:	2350      	movs	r3, #80	; 0x50
  4013ac:	47a8      	blx	r5
			escreve_int_lcd("hall3 = ", hall_3, pos_lcd_x, 100);
  4013ae:	f8df 8174 	ldr.w	r8, [pc, #372]	; 401524 <main+0x2ec>
  4013b2:	486a      	ldr	r0, [pc, #424]	; (40155c <main+0x324>)
  4013b4:	f8d8 1000 	ldr.w	r1, [r8]
  4013b8:	6832      	ldr	r2, [r6, #0]
  4013ba:	2364      	movs	r3, #100	; 0x64
  4013bc:	47a8      	blx	r5
			escreve_int_lcd("phase = ", phase, pos_lcd_x, 120);
  4013be:	f8df b168 	ldr.w	fp, [pc, #360]	; 401528 <main+0x2f0>
  4013c2:	4867      	ldr	r0, [pc, #412]	; (401560 <main+0x328>)
  4013c4:	f89b 1000 	ldrb.w	r1, [fp]
  4013c8:	6832      	ldr	r2, [r6, #0]
  4013ca:	2378      	movs	r3, #120	; 0x78
  4013cc:	47a8      	blx	r5

			phase_aux = phase;
  4013ce:	f89b 2000 	ldrb.w	r2, [fp]
  4013d2:	4b5c      	ldr	r3, [pc, #368]	; (401544 <main+0x30c>)
  4013d4:	701a      	strb	r2, [r3, #0]
			hall_1_aux = hall_1;
  4013d6:	f8da 2000 	ldr.w	r2, [sl]
  4013da:	4b5b      	ldr	r3, [pc, #364]	; (401548 <main+0x310>)
  4013dc:	601a      	str	r2, [r3, #0]
			hall_2_aux = hall_2;
  4013de:	f8d9 2000 	ldr.w	r2, [r9]
  4013e2:	4b5a      	ldr	r3, [pc, #360]	; (40154c <main+0x314>)
  4013e4:	601a      	str	r2, [r3, #0]
			hall_3_aux = hall_3;
  4013e6:	f8d8 2000 	ldr.w	r2, [r8]
  4013ea:	4b59      	ldr	r3, [pc, #356]	; (401550 <main+0x318>)
  4013ec:	601a      	str	r2, [r3, #0]
		}
		
		if(motor_run == 0 && ul_duty != 0)
  4013ee:	4b5d      	ldr	r3, [pc, #372]	; (401564 <main+0x32c>)
  4013f0:	781b      	ldrb	r3, [r3, #0]
  4013f2:	b91b      	cbnz	r3, 4013fc <main+0x1c4>
  4013f4:	683b      	ldr	r3, [r7, #0]
  4013f6:	b10b      	cbz	r3, 4013fc <main+0x1c4>
			Hall_Phase();
  4013f8:	4b5b      	ldr	r3, [pc, #364]	; (401568 <main+0x330>)
  4013fa:	4798      	blx	r3
		
		uc_char = 0;
  4013fc:	a90e      	add	r1, sp, #56	; 0x38
  4013fe:	2300      	movs	r3, #0
  401400:	f801 3d01 	strb.w	r3, [r1, #-1]!
		uc_flag = uart_read(CONSOLE_UART, &uc_char);
  401404:	4859      	ldr	r0, [pc, #356]	; (40156c <main+0x334>)
  401406:	4b5a      	ldr	r3, [pc, #360]	; (401570 <main+0x338>)
  401408:	4798      	blx	r3
		if (!uc_flag) {
  40140a:	b2c0      	uxtb	r0, r0
  40140c:	2800      	cmp	r0, #0
  40140e:	f040 80e3 	bne.w	4015d8 <main+0x3a0>
			if (uc_char == 't') {
  401412:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  401416:	2b74      	cmp	r3, #116	; 0x74
  401418:	d11a      	bne.n	401450 <main+0x218>
				printf("   duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  40141a:	683b      	ldr	r3, [r7, #0]
  40141c:	2264      	movs	r2, #100	; 0x64
  40141e:	fb02 f303 	mul.w	r3, r2, r3
  401422:	4a45      	ldr	r2, [pc, #276]	; (401538 <main+0x300>)
  401424:	fba2 2103 	umull	r2, r1, r2, r3
  401428:	4852      	ldr	r0, [pc, #328]	; (401574 <main+0x33c>)
  40142a:	0989      	lsrs	r1, r1, #6
  40142c:	4d34      	ldr	r5, [pc, #208]	; (401500 <main+0x2c8>)
  40142e:	47a8      	blx	r5
				printf("   hall1 = %lu \r\n", hall_1);
  401430:	4851      	ldr	r0, [pc, #324]	; (401578 <main+0x340>)
  401432:	4b3a      	ldr	r3, [pc, #232]	; (40151c <main+0x2e4>)
  401434:	6819      	ldr	r1, [r3, #0]
  401436:	47a8      	blx	r5
				printf("   hall2 = %lu \r\n", hall_2);
  401438:	4850      	ldr	r0, [pc, #320]	; (40157c <main+0x344>)
  40143a:	4b39      	ldr	r3, [pc, #228]	; (401520 <main+0x2e8>)
  40143c:	6819      	ldr	r1, [r3, #0]
  40143e:	47a8      	blx	r5
				printf("   hall3 = %lu \r\n", hall_3);
  401440:	484f      	ldr	r0, [pc, #316]	; (401580 <main+0x348>)
  401442:	4b38      	ldr	r3, [pc, #224]	; (401524 <main+0x2ec>)
  401444:	6819      	ldr	r1, [r3, #0]
  401446:	47a8      	blx	r5
				printf("   phase = %u \r\n\n", phase);
  401448:	484e      	ldr	r0, [pc, #312]	; (401584 <main+0x34c>)
  40144a:	4b37      	ldr	r3, [pc, #220]	; (401528 <main+0x2f0>)
  40144c:	7819      	ldrb	r1, [r3, #0]
  40144e:	47a8      	blx	r5
			}
			if (uc_char == 'a'){				
  401450:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  401454:	2b61      	cmp	r3, #97	; 0x61
  401456:	d10f      	bne.n	401478 <main+0x240>
				if(ul_duty < PERIOD_VALUE) ul_duty++;
  401458:	683b      	ldr	r3, [r7, #0]
  40145a:	2bc7      	cmp	r3, #199	; 0xc7
  40145c:	bf9c      	itt	ls
  40145e:	3301      	addls	r3, #1
  401460:	603b      	strls	r3, [r7, #0]
				printf("   duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  401462:	683b      	ldr	r3, [r7, #0]
  401464:	2264      	movs	r2, #100	; 0x64
  401466:	fb02 f303 	mul.w	r3, r2, r3
  40146a:	4a33      	ldr	r2, [pc, #204]	; (401538 <main+0x300>)
  40146c:	fba2 2103 	umull	r2, r1, r2, r3
  401470:	4840      	ldr	r0, [pc, #256]	; (401574 <main+0x33c>)
  401472:	0989      	lsrs	r1, r1, #6
  401474:	4b22      	ldr	r3, [pc, #136]	; (401500 <main+0x2c8>)
  401476:	4798      	blx	r3
			}
			if (uc_char == 's'){
  401478:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40147c:	2b73      	cmp	r3, #115	; 0x73
  40147e:	d10e      	bne.n	40149e <main+0x266>
				if(ul_duty > INIT_DUTY_VALUE) ul_duty--;
  401480:	683b      	ldr	r3, [r7, #0]
  401482:	b10b      	cbz	r3, 401488 <main+0x250>
  401484:	3b01      	subs	r3, #1
  401486:	603b      	str	r3, [r7, #0]
				printf("   duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  401488:	683b      	ldr	r3, [r7, #0]
  40148a:	2264      	movs	r2, #100	; 0x64
  40148c:	fb02 f303 	mul.w	r3, r2, r3
  401490:	4a29      	ldr	r2, [pc, #164]	; (401538 <main+0x300>)
  401492:	fba2 2103 	umull	r2, r1, r2, r3
  401496:	4837      	ldr	r0, [pc, #220]	; (401574 <main+0x33c>)
  401498:	0989      	lsrs	r1, r1, #6
  40149a:	4b19      	ldr	r3, [pc, #100]	; (401500 <main+0x2c8>)
  40149c:	4798      	blx	r3
			}
			if (uc_char == 'd')
  40149e:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4014a2:	2b64      	cmp	r3, #100	; 0x64
  4014a4:	d177      	bne.n	401596 <main+0x35e>
			{
				ensaio = 1;
  4014a6:	2201      	movs	r2, #1
  4014a8:	4b37      	ldr	r3, [pc, #220]	; (401588 <main+0x350>)
  4014aa:	701a      	strb	r2, [r3, #0]
  4014ac:	e06e      	b.n	40158c <main+0x354>
  4014ae:	bf00      	nop
  4014b0:	004016f9 	.word	0x004016f9
  4014b4:	004017f1 	.word	0x004017f1
  4014b8:	00400221 	.word	0x00400221
  4014bc:	004002cd 	.word	0x004002cd
  4014c0:	400e1450 	.word	0x400e1450
  4014c4:	00400219 	.word	0x00400219
  4014c8:	00401e99 	.word	0x00401e99
  4014cc:	0040271d 	.word	0x0040271d
  4014d0:	00402dfd 	.word	0x00402dfd
  4014d4:	00402559 	.word	0x00402559
  4014d8:	00402281 	.word	0x00402281
  4014dc:	00402c91 	.word	0x00402c91
  4014e0:	00402759 	.word	0x00402759
  4014e4:	20000bf4 	.word	0x20000bf4
  4014e8:	200000e4 	.word	0x200000e4
  4014ec:	e000e010 	.word	0xe000e010
  4014f0:	e000ed00 	.word	0xe000ed00
  4014f4:	20000c04 	.word	0x20000c04
  4014f8:	00400dd9 	.word	0x00400dd9
  4014fc:	00409e28 	.word	0x00409e28
  401500:	004031c1 	.word	0x004031c1
  401504:	00400e6d 	.word	0x00400e6d
  401508:	00400379 	.word	0x00400379
  40150c:	20000e48 	.word	0x20000e48
  401510:	20000e40 	.word	0x20000e40
  401514:	20000e44 	.word	0x20000e44
  401518:	20000b64 	.word	0x20000b64
  40151c:	20000b1c 	.word	0x20000b1c
  401520:	20000b34 	.word	0x20000b34
  401524:	20000b38 	.word	0x20000b38
  401528:	20000b76 	.word	0x20000b76
  40152c:	0040049d 	.word	0x0040049d
  401530:	20000b3c 	.word	0x20000b3c
  401534:	20000b68 	.word	0x20000b68
  401538:	51eb851f 	.word	0x51eb851f
  40153c:	00409668 	.word	0x00409668
  401540:	00400d7d 	.word	0x00400d7d
  401544:	20000b20 	.word	0x20000b20
  401548:	20000b5c 	.word	0x20000b5c
  40154c:	20000b60 	.word	0x20000b60
  401550:	20000b2c 	.word	0x20000b2c
  401554:	00409670 	.word	0x00409670
  401558:	0040967c 	.word	0x0040967c
  40155c:	00409688 	.word	0x00409688
  401560:	00409694 	.word	0x00409694
  401564:	20000b6c 	.word	0x20000b6c
  401568:	00401025 	.word	0x00401025
  40156c:	400e0600 	.word	0x400e0600
  401570:	00402039 	.word	0x00402039
  401574:	0040a0bc 	.word	0x0040a0bc
  401578:	0040a0d4 	.word	0x0040a0d4
  40157c:	0040a0e8 	.word	0x0040a0e8
  401580:	0040a0fc 	.word	0x0040a0fc
  401584:	0040a110 	.word	0x0040a110
  401588:	20000b30 	.word	0x20000b30
				printf("   Ensaio de rampa\r\n");
  40158c:	4849      	ldr	r0, [pc, #292]	; (4016b4 <main+0x47c>)
  40158e:	4d4a      	ldr	r5, [pc, #296]	; (4016b8 <main+0x480>)
  401590:	47a8      	blx	r5
				printf("   para parar pressione a letra 'P'\r\n");	
  401592:	484a      	ldr	r0, [pc, #296]	; (4016bc <main+0x484>)
  401594:	47a8      	blx	r5
			}
			if (uc_char == 'f')
  401596:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40159a:	2b66      	cmp	r3, #102	; 0x66
  40159c:	d107      	bne.n	4015ae <main+0x376>
			{
				ensaio = 2;
  40159e:	2202      	movs	r2, #2
  4015a0:	4b47      	ldr	r3, [pc, #284]	; (4016c0 <main+0x488>)
  4015a2:	701a      	strb	r2, [r3, #0]
				printf("   Ensaio de degrau\r\n");
  4015a4:	4847      	ldr	r0, [pc, #284]	; (4016c4 <main+0x48c>)
  4015a6:	4d44      	ldr	r5, [pc, #272]	; (4016b8 <main+0x480>)
  4015a8:	47a8      	blx	r5
				printf("   para parar pressione a letra 'P'\r\n");
  4015aa:	4844      	ldr	r0, [pc, #272]	; (4016bc <main+0x484>)
  4015ac:	47a8      	blx	r5
			}
			if (uc_char == 'p')
  4015ae:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4015b2:	2b70      	cmp	r3, #112	; 0x70
  4015b4:	d104      	bne.n	4015c0 <main+0x388>
			{
				ensaio = 0;
  4015b6:	2300      	movs	r3, #0
  4015b8:	4a41      	ldr	r2, [pc, #260]	; (4016c0 <main+0x488>)
  4015ba:	7013      	strb	r3, [r2, #0]
				ul_duty = 0;
  4015bc:	603b      	str	r3, [r7, #0]
  4015be:	e00b      	b.n	4015d8 <main+0x3a0>
			}
			if (uc_char == 'i')
  4015c0:	2b69      	cmp	r3, #105	; 0x69
  4015c2:	d109      	bne.n	4015d8 <main+0x3a0>
			{
				sel_rot = !sel_rot;
  4015c4:	4b40      	ldr	r3, [pc, #256]	; (4016c8 <main+0x490>)
  4015c6:	781a      	ldrb	r2, [r3, #0]
  4015c8:	f082 0201 	eor.w	r2, r2, #1
  4015cc:	701a      	strb	r2, [r3, #0]
				printf("   Rotacao invertida\r\n");
  4015ce:	483f      	ldr	r0, [pc, #252]	; (4016cc <main+0x494>)
  4015d0:	4d39      	ldr	r5, [pc, #228]	; (4016b8 <main+0x480>)
  4015d2:	47a8      	blx	r5
				printf("   para parar pressione a letra 'P'\r\n");
  4015d4:	4839      	ldr	r0, [pc, #228]	; (4016bc <main+0x484>)
  4015d6:	47a8      	blx	r5
			}
		}
		
		if (time_to_measure_touch) {
  4015d8:	4b3d      	ldr	r3, [pc, #244]	; (4016d0 <main+0x498>)
  4015da:	781b      	ldrb	r3, [r3, #0]
  4015dc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4015e0:	d00b      	beq.n	4015fa <main+0x3c2>

			/* Clear flag: it's time to measure touch */
			time_to_measure_touch = 0u;
  4015e2:	2200      	movs	r2, #0
  4015e4:	4b3a      	ldr	r3, [pc, #232]	; (4016d0 <main+0x498>)
  4015e6:	701a      	strb	r2, [r3, #0]

			do {
				/*  One time measure touch sensors    */
				status_flag = qt_measure_sensors(current_time_ms_touch);
  4015e8:	4d3a      	ldr	r5, [pc, #232]	; (4016d4 <main+0x49c>)
  4015ea:	8820      	ldrh	r0, [r4, #0]
  4015ec:	b280      	uxth	r0, r0
  4015ee:	47a8      	blx	r5

				burst_flag = status_flag & QTLIB_BURST_AGAIN;
  4015f0:	f400 7080 	and.w	r0, r0, #256	; 0x100

				/*Time critical host application code goes here */

			} while (burst_flag);
  4015f4:	b280      	uxth	r0, r0
  4015f6:	2800      	cmp	r0, #0
  4015f8:	d1f7      	bne.n	4015ea <main+0x3b2>
		}

		/*  Time Non-critical host application code goes here */


		if ((GET_SENSOR_STATE(BOARD_LEFT_KEY_ID) != 0)
  4015fa:	4b37      	ldr	r3, [pc, #220]	; (4016d8 <main+0x4a0>)
  4015fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
  401600:	f013 0f02 	tst.w	r3, #2
  401604:	d013      	beq.n	40162e <main+0x3f6>
		&& (lft_pressed == 0)) {
  401606:	9b04      	ldr	r3, [sp, #16]
  401608:	b9b3      	cbnz	r3, 401638 <main+0x400>
			lft_pressed = 1;
			if(ul_duty > INIT_DUTY_VALUE) ul_duty--;
  40160a:	683b      	ldr	r3, [r7, #0]
  40160c:	b10b      	cbz	r3, 401612 <main+0x3da>
  40160e:	3b01      	subs	r3, #1
  401610:	603b      	str	r3, [r7, #0]
			printf("  duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  401612:	683b      	ldr	r3, [r7, #0]
  401614:	2164      	movs	r1, #100	; 0x64
  401616:	fb01 f303 	mul.w	r3, r1, r3
  40161a:	4a30      	ldr	r2, [pc, #192]	; (4016dc <main+0x4a4>)
  40161c:	fba2 2103 	umull	r2, r1, r2, r3
  401620:	482f      	ldr	r0, [pc, #188]	; (4016e0 <main+0x4a8>)
  401622:	0989      	lsrs	r1, r1, #6
  401624:	4b24      	ldr	r3, [pc, #144]	; (4016b8 <main+0x480>)
  401626:	4798      	blx	r3
		/*  Time Non-critical host application code goes here */


		if ((GET_SENSOR_STATE(BOARD_LEFT_KEY_ID) != 0)
		&& (lft_pressed == 0)) {
			lft_pressed = 1;
  401628:	2301      	movs	r3, #1
  40162a:	9304      	str	r3, [sp, #16]
			if(ul_duty > INIT_DUTY_VALUE) ul_duty--;
			printf("  duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  40162c:	e004      	b.n	401638 <main+0x400>
			} else {
			if ((GET_SENSOR_STATE(BOARD_LEFT_KEY_ID) == 0)
			&& (lft_pressed == 1)) {
				lft_pressed = 0;
  40162e:	9904      	ldr	r1, [sp, #16]
  401630:	2901      	cmp	r1, #1
  401632:	bf08      	it	eq
  401634:	2100      	moveq	r1, #0
  401636:	9104      	str	r1, [sp, #16]
			}
		}
		if ((GET_SENSOR_STATE(BOARD_RIGHT_KEY_ID) != 0)
  401638:	4b27      	ldr	r3, [pc, #156]	; (4016d8 <main+0x4a0>)
  40163a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
  40163e:	f013 0f04 	tst.w	r3, #4
  401642:	d014      	beq.n	40166e <main+0x436>
		&& (rgt_pressed == 0)) {
  401644:	9a05      	ldr	r2, [sp, #20]
  401646:	b9ba      	cbnz	r2, 401678 <main+0x440>
			rgt_pressed = 1;
			if(ul_duty < PERIOD_VALUE) ul_duty++;
  401648:	683b      	ldr	r3, [r7, #0]
  40164a:	2bc7      	cmp	r3, #199	; 0xc7
  40164c:	bf9c      	itt	ls
  40164e:	3301      	addls	r3, #1
  401650:	603b      	strls	r3, [r7, #0]
			printf("  duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  401652:	683b      	ldr	r3, [r7, #0]
  401654:	2164      	movs	r1, #100	; 0x64
  401656:	fb01 f303 	mul.w	r3, r1, r3
  40165a:	4a20      	ldr	r2, [pc, #128]	; (4016dc <main+0x4a4>)
  40165c:	fba2 2103 	umull	r2, r1, r2, r3
  401660:	481f      	ldr	r0, [pc, #124]	; (4016e0 <main+0x4a8>)
  401662:	0989      	lsrs	r1, r1, #6
  401664:	4b14      	ldr	r3, [pc, #80]	; (4016b8 <main+0x480>)
  401666:	4798      	blx	r3
				lft_pressed = 0;
			}
		}
		if ((GET_SENSOR_STATE(BOARD_RIGHT_KEY_ID) != 0)
		&& (rgt_pressed == 0)) {
			rgt_pressed = 1;
  401668:	2301      	movs	r3, #1
  40166a:	9305      	str	r3, [sp, #20]
			if(ul_duty < PERIOD_VALUE) ul_duty++;
			printf("  duty cicle = %lu \r\n",ul_duty*100/PERIOD_VALUE);
  40166c:	e004      	b.n	401678 <main+0x440>
			} else {
			if ((GET_SENSOR_STATE(BOARD_RIGHT_KEY_ID) == 0)
			&& (rgt_pressed == 1)) {
				rgt_pressed = 0;
  40166e:	9905      	ldr	r1, [sp, #20]
  401670:	2901      	cmp	r1, #1
  401672:	bf08      	it	eq
  401674:	2100      	moveq	r1, #0
  401676:	9105      	str	r1, [sp, #20]
			}
		}


		if (GET_ROTOR_SLIDER_POSITION(0) != old_position) {
  401678:	4b17      	ldr	r3, [pc, #92]	; (4016d8 <main+0x4a0>)
  40167a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
  40167e:	4a19      	ldr	r2, [pc, #100]	; (4016e4 <main+0x4ac>)
  401680:	7812      	ldrb	r2, [r2, #0]
  401682:	429a      	cmp	r2, r3
  401684:	f43f ae54 	beq.w	401330 <main+0xf8>
			old_position = GET_ROTOR_SLIDER_POSITION(0);
  401688:	4a16      	ldr	r2, [pc, #88]	; (4016e4 <main+0x4ac>)
  40168a:	7013      	strb	r3, [r2, #0]
			if (motor_run==0) flag_hab_m = 1;
  40168c:	4a16      	ldr	r2, [pc, #88]	; (4016e8 <main+0x4b0>)
  40168e:	7812      	ldrb	r2, [r2, #0]
  401690:	b912      	cbnz	r2, 401698 <main+0x460>
  401692:	2101      	movs	r1, #1
  401694:	4a15      	ldr	r2, [pc, #84]	; (4016ec <main+0x4b4>)
  401696:	7011      	strb	r1, [r2, #0]
			ul_duty = old_position*PERIOD_VALUE/255;
  401698:	22c8      	movs	r2, #200	; 0xc8
  40169a:	fb02 f303 	mul.w	r3, r2, r3
  40169e:	4a14      	ldr	r2, [pc, #80]	; (4016f0 <main+0x4b8>)
  4016a0:	fb82 1203 	smull	r1, r2, r2, r3
  4016a4:	4413      	add	r3, r2
  4016a6:	11db      	asrs	r3, r3, #7
  4016a8:	603b      	str	r3, [r7, #0]
  4016aa:	e641      	b.n	401330 <main+0xf8>

static void init_timer_isr(void)
{
	if (SysTick_Config((sysclk_get_cpu_hz() / 1000) *
					qt_measurement_period_msec)) {
		printf("-F- Systick configuration error\n\r");
  4016ac:	4811      	ldr	r0, [pc, #68]	; (4016f4 <main+0x4bc>)
  4016ae:	4b02      	ldr	r3, [pc, #8]	; (4016b8 <main+0x480>)
  4016b0:	4798      	blx	r3
  4016b2:	e611      	b.n	4012d8 <main+0xa0>
  4016b4:	0040a124 	.word	0x0040a124
  4016b8:	004031c1 	.word	0x004031c1
  4016bc:	0040a13c 	.word	0x0040a13c
  4016c0:	20000b30 	.word	0x20000b30
  4016c4:	0040a164 	.word	0x0040a164
  4016c8:	20000b74 	.word	0x20000b74
  4016cc:	0040a17c 	.word	0x0040a17c
  4016d0:	20000b77 	.word	0x20000b77
  4016d4:	00402625 	.word	0x00402625
  4016d8:	20000c08 	.word	0x20000c08
  4016dc:	51eb851f 	.word	0x51eb851f
  4016e0:	0040a194 	.word	0x0040a194
  4016e4:	20000b51 	.word	0x20000b51
  4016e8:	20000b6c 	.word	0x20000b6c
  4016ec:	20000b48 	.word	0x20000b48
  4016f0:	80808081 	.word	0x80808081
  4016f4:	0040a1ac 	.word	0x0040a1ac

004016f8 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016f8:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016fa:	480e      	ldr	r0, [pc, #56]	; (401734 <sysclk_init+0x3c>)
  4016fc:	4b0e      	ldr	r3, [pc, #56]	; (401738 <sysclk_init+0x40>)
  4016fe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401700:	2000      	movs	r0, #0
  401702:	213e      	movs	r1, #62	; 0x3e
  401704:	4b0d      	ldr	r3, [pc, #52]	; (40173c <sysclk_init+0x44>)
  401706:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401708:	4c0d      	ldr	r4, [pc, #52]	; (401740 <sysclk_init+0x48>)
  40170a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40170c:	2800      	cmp	r0, #0
  40170e:	d0fc      	beq.n	40170a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401710:	4b0c      	ldr	r3, [pc, #48]	; (401744 <sysclk_init+0x4c>)
  401712:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401714:	4a0c      	ldr	r2, [pc, #48]	; (401748 <sysclk_init+0x50>)
  401716:	4b0d      	ldr	r3, [pc, #52]	; (40174c <sysclk_init+0x54>)
  401718:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40171a:	4c0d      	ldr	r4, [pc, #52]	; (401750 <sysclk_init+0x58>)
  40171c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40171e:	2800      	cmp	r0, #0
  401720:	d0fc      	beq.n	40171c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401722:	2010      	movs	r0, #16
  401724:	4b0b      	ldr	r3, [pc, #44]	; (401754 <sysclk_init+0x5c>)
  401726:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401728:	4b0b      	ldr	r3, [pc, #44]	; (401758 <sysclk_init+0x60>)
  40172a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40172c:	4801      	ldr	r0, [pc, #4]	; (401734 <sysclk_init+0x3c>)
  40172e:	4b02      	ldr	r3, [pc, #8]	; (401738 <sysclk_init+0x40>)
  401730:	4798      	blx	r3
  401732:	bd10      	pop	{r4, pc}
  401734:	02dc6c00 	.word	0x02dc6c00
  401738:	200000a1 	.word	0x200000a1
  40173c:	00401e15 	.word	0x00401e15
  401740:	00401e69 	.word	0x00401e69
  401744:	00401e79 	.word	0x00401e79
  401748:	20073f01 	.word	0x20073f01
  40174c:	400e0400 	.word	0x400e0400
  401750:	00401e89 	.word	0x00401e89
  401754:	00401db1 	.word	0x00401db1
  401758:	0040212d 	.word	0x0040212d

0040175c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40175c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401760:	460c      	mov	r4, r1
  401762:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  401764:	b960      	cbnz	r0, 401780 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  401766:	2a00      	cmp	r2, #0
  401768:	dd0e      	ble.n	401788 <_read+0x2c>
  40176a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40176c:	4e09      	ldr	r6, [pc, #36]	; (401794 <_read+0x38>)
  40176e:	4d0a      	ldr	r5, [pc, #40]	; (401798 <_read+0x3c>)
  401770:	6830      	ldr	r0, [r6, #0]
  401772:	4621      	mov	r1, r4
  401774:	682b      	ldr	r3, [r5, #0]
  401776:	4798      	blx	r3
		ptr++;
  401778:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40177a:	42bc      	cmp	r4, r7
  40177c:	d1f8      	bne.n	401770 <_read+0x14>
  40177e:	e006      	b.n	40178e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  401780:	f04f 30ff 	mov.w	r0, #4294967295
  401784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  401788:	2000      	movs	r0, #0
  40178a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40178e:	4640      	mov	r0, r8
	}
	return nChars;
}
  401790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401794:	20000e64 	.word	0x20000e64
  401798:	20000e5c 	.word	0x20000e5c

0040179c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40179c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4017a0:	460e      	mov	r6, r1
  4017a2:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4017a4:	3801      	subs	r0, #1
  4017a6:	2802      	cmp	r0, #2
  4017a8:	d80f      	bhi.n	4017ca <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  4017aa:	b192      	cbz	r2, 4017d2 <_write+0x36>
  4017ac:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4017ae:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4017ec <_write+0x50>
  4017b2:	4f0d      	ldr	r7, [pc, #52]	; (4017e8 <_write+0x4c>)
  4017b4:	f8d8 0000 	ldr.w	r0, [r8]
  4017b8:	5d31      	ldrb	r1, [r6, r4]
  4017ba:	683b      	ldr	r3, [r7, #0]
  4017bc:	4798      	blx	r3
  4017be:	2800      	cmp	r0, #0
  4017c0:	db0a      	blt.n	4017d8 <_write+0x3c>
			return -1;
		}
		++nChars;
  4017c2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4017c4:	42a5      	cmp	r5, r4
  4017c6:	d1f5      	bne.n	4017b4 <_write+0x18>
  4017c8:	e00a      	b.n	4017e0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4017ca:	f04f 30ff 	mov.w	r0, #4294967295
  4017ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  4017d2:	2000      	movs	r0, #0
  4017d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4017d8:	f04f 30ff 	mov.w	r0, #4294967295
  4017dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4017e0:	4620      	mov	r0, r4
	}
	return nChars;
}
  4017e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4017e6:	bf00      	nop
  4017e8:	20000e60 	.word	0x20000e60
  4017ec:	20000e64 	.word	0x20000e64

004017f0 <board_init>:
#include "gpio.h"
#include "ioport.h"
#include "six_step.h"

void board_init(void)
{
  4017f0:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4017f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4017f6:	4b30      	ldr	r3, [pc, #192]	; (4018b8 <board_init+0xc8>)
  4017f8:	605a      	str	r2, [r3, #4]
  4017fa:	200b      	movs	r0, #11
  4017fc:	4c2f      	ldr	r4, [pc, #188]	; (4018bc <board_init+0xcc>)
  4017fe:	47a0      	blx	r4
  401800:	200c      	movs	r0, #12
  401802:	47a0      	blx	r4
  401804:	200d      	movs	r0, #13
  401806:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401808:	2017      	movs	r0, #23
  40180a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40180e:	4c2c      	ldr	r4, [pc, #176]	; (4018c0 <board_init+0xd0>)
  401810:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  401812:	202e      	movs	r0, #46	; 0x2e
  401814:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401818:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40181a:	4d2a      	ldr	r5, [pc, #168]	; (4018c4 <board_init+0xd4>)
  40181c:	200f      	movs	r0, #15
  40181e:	4629      	mov	r1, r5
  401820:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  401822:	2010      	movs	r0, #16
  401824:	4629      	mov	r1, r5
  401826:	47a0      	blx	r4
	
	/*Configure Hall sensor*/
	gpio_configure_pin(PIN_HALL_1, PIN_HALL_1_TYPE);
  401828:	2002      	movs	r0, #2
  40182a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40182e:	47a0      	blx	r4
	gpio_configure_pin(PIN_HALL_2, PIN_HALL_2_TYPE);
  401830:	2003      	movs	r0, #3
  401832:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401836:	47a0      	blx	r4
	gpio_configure_pin(PIN_HALL_3, PIN_HALL_3_TYPE);
  401838:	2004      	movs	r0, #4
  40183a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40183e:	47a0      	blx	r4
	
	/*Configure Pwm sensor*/
	gpio_configure_pin(PIN_PWM_IN1_GPIO, PIN_PWM_IN1_FLAGS); //Saida do pwm para fase U1-2
  401840:	2020      	movs	r0, #32
  401842:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401846:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_IN2_GPIO, PIN_PWM_IN2_FLAGS); //Saida do pwm para fase U2-3
  401848:	2021      	movs	r0, #33	; 0x21
  40184a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40184e:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_IN3_GPIO, PIN_PWM_IN3_FLAGS); //Saida do pwm para fase U3-1
  401850:	202e      	movs	r0, #46	; 0x2e
  401852:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401856:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_EN1_GPIO, PIN_PWM_EN1_FLAGS); //Habilita fase U1-2
  401858:	2005      	movs	r0, #5
  40185a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40185e:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_EN2_GPIO, PIN_PWM_EN2_FLAGS); //Habilita fase U2-3
  401860:	2006      	movs	r0, #6
  401862:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401866:	47a0      	blx	r4
	gpio_configure_pin(PIN_PWM_EN3_GPIO, PIN_PWM_EN3_FLAGS); //Habilita fase U3-1
  401868:	2015      	movs	r0, #21
  40186a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40186e:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401870:	4815      	ldr	r0, [pc, #84]	; (4018c8 <board_init+0xd8>)
  401872:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401876:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40187a:	4b14      	ldr	r3, [pc, #80]	; (4018cc <board_init+0xdc>)
  40187c:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40187e:	200c      	movs	r0, #12
  401880:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401884:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401886:	200d      	movs	r0, #13
  401888:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40188c:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40188e:	200e      	movs	r0, #14
  401890:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401894:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401896:	201e      	movs	r0, #30
  401898:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40189c:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40189e:	201c      	movs	r0, #28
  4018a0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4018a4:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4018a6:	201d      	movs	r0, #29
  4018a8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4018ac:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4018ae:	204d      	movs	r0, #77	; 0x4d
  4018b0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4018b4:	47a0      	blx	r4
  4018b6:	bd38      	pop	{r3, r4, r5, pc}
  4018b8:	400e1450 	.word	0x400e1450
  4018bc:	00401e99 	.word	0x00401e99
  4018c0:	00401a55 	.word	0x00401a55
  4018c4:	28000009 	.word	0x28000009
  4018c8:	400e0e00 	.word	0x400e0e00
  4018cc:	00401b79 	.word	0x00401b79

004018d0 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4018d0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4018d4:	0052      	lsls	r2, r2, #1
  4018d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018da:	fbb3 f3f2 	udiv	r3, r3, r2
  4018de:	3b01      	subs	r3, #1
  4018e0:	f3c3 030d 	ubfx	r3, r3, #0, #14
  4018e4:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  4018e8:	4770      	bx	lr
  4018ea:	bf00      	nop

004018ec <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4018ec:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4018ee:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  4018f0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4018f4:	d02e      	beq.n	401954 <pio_set_peripheral+0x68>
  4018f6:	d808      	bhi.n	40190a <pio_set_peripheral+0x1e>
  4018f8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4018fc:	d014      	beq.n	401928 <pio_set_peripheral+0x3c>
  4018fe:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401902:	d01d      	beq.n	401940 <pio_set_peripheral+0x54>
  401904:	2900      	cmp	r1, #0
  401906:	d135      	bne.n	401974 <pio_set_peripheral+0x88>
  401908:	e035      	b.n	401976 <pio_set_peripheral+0x8a>
  40190a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40190e:	d032      	beq.n	401976 <pio_set_peripheral+0x8a>
  401910:	d803      	bhi.n	40191a <pio_set_peripheral+0x2e>
  401912:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401916:	d027      	beq.n	401968 <pio_set_peripheral+0x7c>
  401918:	e02c      	b.n	401974 <pio_set_peripheral+0x88>
  40191a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40191e:	d02a      	beq.n	401976 <pio_set_peripheral+0x8a>
  401920:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401924:	d027      	beq.n	401976 <pio_set_peripheral+0x8a>
  401926:	e025      	b.n	401974 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401928:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40192a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40192c:	43d3      	mvns	r3, r2
  40192e:	4021      	ands	r1, r4
  401930:	4019      	ands	r1, r3
  401932:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401934:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401936:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401938:	4021      	ands	r1, r4
  40193a:	400b      	ands	r3, r1
  40193c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40193e:	e019      	b.n	401974 <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401940:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401942:	4313      	orrs	r3, r2
  401944:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401946:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401948:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40194a:	400b      	ands	r3, r1
  40194c:	ea23 0302 	bic.w	r3, r3, r2
  401950:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401952:	e00f      	b.n	401974 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401954:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401956:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401958:	400b      	ands	r3, r1
  40195a:	ea23 0302 	bic.w	r3, r3, r2
  40195e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401960:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401962:	4313      	orrs	r3, r2
  401964:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401966:	e005      	b.n	401974 <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401968:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40196a:	4313      	orrs	r3, r2
  40196c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40196e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401970:	4313      	orrs	r3, r2
  401972:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401974:	6042      	str	r2, [r0, #4]
}
  401976:	f85d 4b04 	ldr.w	r4, [sp], #4
  40197a:	4770      	bx	lr

0040197c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40197c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40197e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  401982:	bf14      	ite	ne
  401984:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401986:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401988:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  40198c:	bf14      	ite	ne
  40198e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401990:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401992:	f012 0f02 	tst.w	r2, #2
  401996:	d002      	beq.n	40199e <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401998:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40199c:	e004      	b.n	4019a8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40199e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4019a2:	bf18      	it	ne
  4019a4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4019a8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4019aa:	6001      	str	r1, [r0, #0]
  4019ac:	4770      	bx	lr
  4019ae:	bf00      	nop

004019b0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4019b0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4019b2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4019b4:	9c01      	ldr	r4, [sp, #4]
  4019b6:	b10c      	cbz	r4, 4019bc <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4019b8:	6641      	str	r1, [r0, #100]	; 0x64
  4019ba:	e000      	b.n	4019be <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4019bc:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4019be:	b10b      	cbz	r3, 4019c4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4019c0:	6501      	str	r1, [r0, #80]	; 0x50
  4019c2:	e000      	b.n	4019c6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4019c4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4019c6:	b10a      	cbz	r2, 4019cc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4019c8:	6301      	str	r1, [r0, #48]	; 0x30
  4019ca:	e000      	b.n	4019ce <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4019cc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4019ce:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4019d0:	6001      	str	r1, [r0, #0]
}
  4019d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019d6:	4770      	bx	lr

004019d8 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4019d8:	f012 0f10 	tst.w	r2, #16
  4019dc:	d010      	beq.n	401a00 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4019de:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4019e2:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4019e6:	bf14      	ite	ne
  4019e8:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4019ec:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4019f0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4019f4:	bf14      	ite	ne
  4019f6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4019fa:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4019fe:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401a00:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401a04:	4770      	bx	lr
  401a06:	bf00      	nop

00401a08 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  401a08:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401a0a:	6401      	str	r1, [r0, #64]	; 0x40
  401a0c:	4770      	bx	lr
  401a0e:	bf00      	nop

00401a10 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401a10:	6441      	str	r1, [r0, #68]	; 0x44
  401a12:	4770      	bx	lr

00401a14 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401a14:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401a16:	4770      	bx	lr

00401a18 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401a18:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401a1a:	4770      	bx	lr

00401a1c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a1c:	0943      	lsrs	r3, r0, #5
  401a1e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401a22:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401a26:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401a28:	f000 001f 	and.w	r0, r0, #31
  401a2c:	2201      	movs	r2, #1
  401a2e:	fa02 f000 	lsl.w	r0, r2, r0
  401a32:	6318      	str	r0, [r3, #48]	; 0x30
  401a34:	4770      	bx	lr
  401a36:	bf00      	nop

00401a38 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a38:	0943      	lsrs	r3, r0, #5
  401a3a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401a3e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401a42:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401a44:	f000 001f 	and.w	r0, r0, #31
  401a48:	2201      	movs	r2, #1
  401a4a:	fa02 f000 	lsl.w	r0, r2, r0
  401a4e:	6358      	str	r0, [r3, #52]	; 0x34
  401a50:	4770      	bx	lr
  401a52:	bf00      	nop

00401a54 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401a54:	b570      	push	{r4, r5, r6, lr}
  401a56:	b082      	sub	sp, #8
  401a58:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401a5a:	0944      	lsrs	r4, r0, #5
  401a5c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401a60:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401a64:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401a66:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  401a6a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401a6e:	d047      	beq.n	401b00 <pio_configure_pin+0xac>
  401a70:	d809      	bhi.n	401a86 <pio_configure_pin+0x32>
  401a72:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401a76:	d021      	beq.n	401abc <pio_configure_pin+0x68>
  401a78:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401a7c:	d02f      	beq.n	401ade <pio_configure_pin+0x8a>
  401a7e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401a82:	d16f      	bne.n	401b64 <pio_configure_pin+0x110>
  401a84:	e009      	b.n	401a9a <pio_configure_pin+0x46>
  401a86:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401a8a:	d055      	beq.n	401b38 <pio_configure_pin+0xe4>
  401a8c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401a90:	d052      	beq.n	401b38 <pio_configure_pin+0xe4>
  401a92:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401a96:	d044      	beq.n	401b22 <pio_configure_pin+0xce>
  401a98:	e064      	b.n	401b64 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401a9a:	f000 001f 	and.w	r0, r0, #31
  401a9e:	2401      	movs	r4, #1
  401aa0:	4084      	lsls	r4, r0
  401aa2:	4630      	mov	r0, r6
  401aa4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401aa8:	4622      	mov	r2, r4
  401aaa:	4b30      	ldr	r3, [pc, #192]	; (401b6c <pio_configure_pin+0x118>)
  401aac:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401aae:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401ab2:	bf14      	ite	ne
  401ab4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401ab6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401ab8:	2001      	movs	r0, #1
  401aba:	e054      	b.n	401b66 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401abc:	f000 001f 	and.w	r0, r0, #31
  401ac0:	2401      	movs	r4, #1
  401ac2:	4084      	lsls	r4, r0
  401ac4:	4630      	mov	r0, r6
  401ac6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401aca:	4622      	mov	r2, r4
  401acc:	4b27      	ldr	r3, [pc, #156]	; (401b6c <pio_configure_pin+0x118>)
  401ace:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ad0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401ad4:	bf14      	ite	ne
  401ad6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401ad8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401ada:	2001      	movs	r0, #1
  401adc:	e043      	b.n	401b66 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401ade:	f000 001f 	and.w	r0, r0, #31
  401ae2:	2401      	movs	r4, #1
  401ae4:	4084      	lsls	r4, r0
  401ae6:	4630      	mov	r0, r6
  401ae8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401aec:	4622      	mov	r2, r4
  401aee:	4b1f      	ldr	r3, [pc, #124]	; (401b6c <pio_configure_pin+0x118>)
  401af0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401af2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401af6:	bf14      	ite	ne
  401af8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401afa:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401afc:	2001      	movs	r0, #1
  401afe:	e032      	b.n	401b66 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401b00:	f000 001f 	and.w	r0, r0, #31
  401b04:	2401      	movs	r4, #1
  401b06:	4084      	lsls	r4, r0
  401b08:	4630      	mov	r0, r6
  401b0a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401b0e:	4622      	mov	r2, r4
  401b10:	4b16      	ldr	r3, [pc, #88]	; (401b6c <pio_configure_pin+0x118>)
  401b12:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b14:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b18:	bf14      	ite	ne
  401b1a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b1c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b1e:	2001      	movs	r0, #1
  401b20:	e021      	b.n	401b66 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401b22:	f000 011f 	and.w	r1, r0, #31
  401b26:	2401      	movs	r4, #1
  401b28:	4630      	mov	r0, r6
  401b2a:	fa04 f101 	lsl.w	r1, r4, r1
  401b2e:	462a      	mov	r2, r5
  401b30:	4b0f      	ldr	r3, [pc, #60]	; (401b70 <pio_configure_pin+0x11c>)
  401b32:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401b34:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401b36:	e016      	b.n	401b66 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b38:	f000 011f 	and.w	r1, r0, #31
  401b3c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401b3e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401b42:	ea05 0304 	and.w	r3, r5, r4
  401b46:	9300      	str	r3, [sp, #0]
  401b48:	4630      	mov	r0, r6
  401b4a:	fa04 f101 	lsl.w	r1, r4, r1
  401b4e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401b52:	bf14      	ite	ne
  401b54:	2200      	movne	r2, #0
  401b56:	2201      	moveq	r2, #1
  401b58:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401b5c:	4d05      	ldr	r5, [pc, #20]	; (401b74 <pio_configure_pin+0x120>)
  401b5e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401b60:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401b62:	e000      	b.n	401b66 <pio_configure_pin+0x112>

	default:
		return 0;
  401b64:	2000      	movs	r0, #0
	}

	return 1;
}
  401b66:	b002      	add	sp, #8
  401b68:	bd70      	pop	{r4, r5, r6, pc}
  401b6a:	bf00      	nop
  401b6c:	004018ed 	.word	0x004018ed
  401b70:	0040197d 	.word	0x0040197d
  401b74:	004019b1 	.word	0x004019b1

00401b78 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401b78:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b7a:	b083      	sub	sp, #12
  401b7c:	4607      	mov	r7, r0
  401b7e:	460e      	mov	r6, r1
  401b80:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b82:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  401b86:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  401b8a:	d038      	beq.n	401bfe <pio_configure_pin_group+0x86>
  401b8c:	d809      	bhi.n	401ba2 <pio_configure_pin_group+0x2a>
  401b8e:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401b92:	d01c      	beq.n	401bce <pio_configure_pin_group+0x56>
  401b94:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401b98:	d025      	beq.n	401be6 <pio_configure_pin_group+0x6e>
  401b9a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401b9e:	d150      	bne.n	401c42 <pio_configure_pin_group+0xca>
  401ba0:	e009      	b.n	401bb6 <pio_configure_pin_group+0x3e>
  401ba2:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401ba6:	d03a      	beq.n	401c1e <pio_configure_pin_group+0xa6>
  401ba8:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401bac:	d037      	beq.n	401c1e <pio_configure_pin_group+0xa6>
  401bae:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401bb2:	d030      	beq.n	401c16 <pio_configure_pin_group+0x9e>
  401bb4:	e045      	b.n	401c42 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401bb6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401bba:	4632      	mov	r2, r6
  401bbc:	4b22      	ldr	r3, [pc, #136]	; (401c48 <pio_configure_pin_group+0xd0>)
  401bbe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401bc0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401bc4:	bf14      	ite	ne
  401bc6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401bc8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401bca:	2001      	movs	r0, #1
  401bcc:	e03a      	b.n	401c44 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401bce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401bd2:	4632      	mov	r2, r6
  401bd4:	4b1c      	ldr	r3, [pc, #112]	; (401c48 <pio_configure_pin_group+0xd0>)
  401bd6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401bd8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401bdc:	bf14      	ite	ne
  401bde:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401be0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401be2:	2001      	movs	r0, #1
  401be4:	e02e      	b.n	401c44 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401be6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401bea:	4632      	mov	r2, r6
  401bec:	4b16      	ldr	r3, [pc, #88]	; (401c48 <pio_configure_pin_group+0xd0>)
  401bee:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401bf0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401bf4:	bf14      	ite	ne
  401bf6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401bf8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401bfa:	2001      	movs	r0, #1
  401bfc:	e022      	b.n	401c44 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401bfe:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c02:	4632      	mov	r2, r6
  401c04:	4b10      	ldr	r3, [pc, #64]	; (401c48 <pio_configure_pin_group+0xd0>)
  401c06:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c08:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401c0c:	bf14      	ite	ne
  401c0e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c10:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c12:	2001      	movs	r0, #1
  401c14:	e016      	b.n	401c44 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401c16:	4b0d      	ldr	r3, [pc, #52]	; (401c4c <pio_configure_pin_group+0xd4>)
  401c18:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401c1a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401c1c:	e012      	b.n	401c44 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401c1e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401c22:	f005 0301 	and.w	r3, r5, #1
  401c26:	9300      	str	r3, [sp, #0]
  401c28:	4638      	mov	r0, r7
  401c2a:	4631      	mov	r1, r6
  401c2c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401c30:	bf14      	ite	ne
  401c32:	2200      	movne	r2, #0
  401c34:	2201      	moveq	r2, #1
  401c36:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401c3a:	4c05      	ldr	r4, [pc, #20]	; (401c50 <pio_configure_pin_group+0xd8>)
  401c3c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401c3e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401c40:	e000      	b.n	401c44 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401c42:	2000      	movs	r0, #0
	}

	return 1;
}
  401c44:	b003      	add	sp, #12
  401c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401c48:	004018ed 	.word	0x004018ed
  401c4c:	0040197d 	.word	0x0040197d
  401c50:	004019b1 	.word	0x004019b1

00401c54 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c58:	4604      	mov	r4, r0
  401c5a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401c5c:	4b10      	ldr	r3, [pc, #64]	; (401ca0 <pio_handler_process+0x4c>)
  401c5e:	4798      	blx	r3
  401c60:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401c62:	4620      	mov	r0, r4
  401c64:	4b0f      	ldr	r3, [pc, #60]	; (401ca4 <pio_handler_process+0x50>)
  401c66:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401c68:	4005      	ands	r5, r0
  401c6a:	d017      	beq.n	401c9c <pio_handler_process+0x48>
  401c6c:	4f0e      	ldr	r7, [pc, #56]	; (401ca8 <pio_handler_process+0x54>)
  401c6e:	f107 040c 	add.w	r4, r7, #12
  401c72:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401c74:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401c78:	42b3      	cmp	r3, r6
  401c7a:	d10a      	bne.n	401c92 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401c7c:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401c80:	4229      	tst	r1, r5
  401c82:	d006      	beq.n	401c92 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401c84:	6823      	ldr	r3, [r4, #0]
  401c86:	4630      	mov	r0, r6
  401c88:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401c8a:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401c8e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401c92:	42bc      	cmp	r4, r7
  401c94:	d002      	beq.n	401c9c <pio_handler_process+0x48>
  401c96:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401c98:	2d00      	cmp	r5, #0
  401c9a:	d1eb      	bne.n	401c74 <pio_handler_process+0x20>
  401c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ca0:	00401a15 	.word	0x00401a15
  401ca4:	00401a19 	.word	0x00401a19
  401ca8:	20000b7c 	.word	0x20000b7c

00401cac <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401cae:	4c0b      	ldr	r4, [pc, #44]	; (401cdc <pio_handler_set+0x30>)
  401cb0:	6824      	ldr	r4, [r4, #0]
  401cb2:	2c06      	cmp	r4, #6
  401cb4:	d810      	bhi.n	401cd8 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401cb6:	4f0a      	ldr	r7, [pc, #40]	; (401ce0 <pio_handler_set+0x34>)
  401cb8:	0126      	lsls	r6, r4, #4
  401cba:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  401cbc:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  401cbe:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  401cc0:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  401cc2:	9906      	ldr	r1, [sp, #24]
  401cc4:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  401cc6:	3401      	adds	r4, #1
  401cc8:	4904      	ldr	r1, [pc, #16]	; (401cdc <pio_handler_set+0x30>)
  401cca:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401ccc:	4611      	mov	r1, r2
  401cce:	461a      	mov	r2, r3
  401cd0:	4b04      	ldr	r3, [pc, #16]	; (401ce4 <pio_handler_set+0x38>)
  401cd2:	4798      	blx	r3

	return 0;
  401cd4:	2000      	movs	r0, #0
  401cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401cd8:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  401cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cdc:	20000b78 	.word	0x20000b78
  401ce0:	20000b7c 	.word	0x20000b7c
  401ce4:	004019d9 	.word	0x004019d9

00401ce8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401ce8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401cea:	4802      	ldr	r0, [pc, #8]	; (401cf4 <PIOA_Handler+0xc>)
  401cec:	210b      	movs	r1, #11
  401cee:	4b02      	ldr	r3, [pc, #8]	; (401cf8 <PIOA_Handler+0x10>)
  401cf0:	4798      	blx	r3
  401cf2:	bd08      	pop	{r3, pc}
  401cf4:	400e0e00 	.word	0x400e0e00
  401cf8:	00401c55 	.word	0x00401c55

00401cfc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401cfc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401cfe:	4802      	ldr	r0, [pc, #8]	; (401d08 <PIOB_Handler+0xc>)
  401d00:	210c      	movs	r1, #12
  401d02:	4b02      	ldr	r3, [pc, #8]	; (401d0c <PIOB_Handler+0x10>)
  401d04:	4798      	blx	r3
  401d06:	bd08      	pop	{r3, pc}
  401d08:	400e1000 	.word	0x400e1000
  401d0c:	00401c55 	.word	0x00401c55

00401d10 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401d10:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401d12:	4802      	ldr	r0, [pc, #8]	; (401d1c <PIOC_Handler+0xc>)
  401d14:	210d      	movs	r1, #13
  401d16:	4b02      	ldr	r3, [pc, #8]	; (401d20 <PIOC_Handler+0x10>)
  401d18:	4798      	blx	r3
  401d1a:	bd08      	pop	{r3, pc}
  401d1c:	400e1200 	.word	0x400e1200
  401d20:	00401c55 	.word	0x00401c55

00401d24 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  401d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401d28:	4605      	mov	r5, r0
  401d2a:	460c      	mov	r4, r1
  401d2c:	4691      	mov	r9, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  401d2e:	4b1b      	ldr	r3, [pc, #108]	; (401d9c <pio_handler_set_priority+0x78>)
  401d30:	4798      	blx	r3
  401d32:	4680      	mov	r8, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  401d34:	4628      	mov	r0, r5
  401d36:	f04f 31ff 	mov.w	r1, #4294967295
  401d3a:	4b19      	ldr	r3, [pc, #100]	; (401da0 <pio_handler_set_priority+0x7c>)
  401d3c:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  401d3e:	4628      	mov	r0, r5
  401d40:	4b18      	ldr	r3, [pc, #96]	; (401da4 <pio_handler_set_priority+0x80>)
  401d42:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401d44:	b2e7      	uxtb	r7, r4
  401d46:	f007 031f 	and.w	r3, r7, #31
  401d4a:	2601      	movs	r6, #1
  401d4c:	409e      	lsls	r6, r3
  401d4e:	0963      	lsrs	r3, r4, #5
  401d50:	009b      	lsls	r3, r3, #2
  401d52:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  401d56:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  401d5a:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401d5e:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  401d62:	2c00      	cmp	r4, #0
  401d64:	da09      	bge.n	401d7a <pio_handler_set_priority+0x56>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401d66:	f007 070f 	and.w	r7, r7, #15
  401d6a:	ea4f 1909 	mov.w	r9, r9, lsl #4
  401d6e:	fa5f f989 	uxtb.w	r9, r9
  401d72:	4a0d      	ldr	r2, [pc, #52]	; (401da8 <pio_handler_set_priority+0x84>)
  401d74:	f802 9007 	strb.w	r9, [r2, r7]
  401d78:	e009      	b.n	401d8e <pio_handler_set_priority+0x6a>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401d7a:	ea4f 1909 	mov.w	r9, r9, lsl #4
  401d7e:	fa5f f989 	uxtb.w	r9, r9
  401d82:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  401d86:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  401d8a:	f884 9300 	strb.w	r9, [r4, #768]	; 0x300

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401d8e:	601e      	str	r6, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  401d90:	4628      	mov	r0, r5
  401d92:	4641      	mov	r1, r8
  401d94:	4b05      	ldr	r3, [pc, #20]	; (401dac <pio_handler_set_priority+0x88>)
  401d96:	4798      	blx	r3
  401d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d9c:	00401a19 	.word	0x00401a19
  401da0:	00401a11 	.word	0x00401a11
  401da4:	00401a15 	.word	0x00401a15
  401da8:	e000ed14 	.word	0xe000ed14
  401dac:	00401a09 	.word	0x00401a09

00401db0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401db0:	4b17      	ldr	r3, [pc, #92]	; (401e10 <pmc_switch_mck_to_pllack+0x60>)
  401db2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401db4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401db8:	4310      	orrs	r0, r2
  401dba:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401dbe:	f013 0f08 	tst.w	r3, #8
  401dc2:	d109      	bne.n	401dd8 <pmc_switch_mck_to_pllack+0x28>
  401dc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401dc8:	4911      	ldr	r1, [pc, #68]	; (401e10 <pmc_switch_mck_to_pllack+0x60>)
  401dca:	e001      	b.n	401dd0 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401dcc:	3b01      	subs	r3, #1
  401dce:	d019      	beq.n	401e04 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dd0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401dd2:	f012 0f08 	tst.w	r2, #8
  401dd6:	d0f9      	beq.n	401dcc <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401dd8:	4b0d      	ldr	r3, [pc, #52]	; (401e10 <pmc_switch_mck_to_pllack+0x60>)
  401dda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ddc:	f022 0203 	bic.w	r2, r2, #3
  401de0:	f042 0202 	orr.w	r2, r2, #2
  401de4:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401de6:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401de8:	f010 0008 	ands.w	r0, r0, #8
  401dec:	d10c      	bne.n	401e08 <pmc_switch_mck_to_pllack+0x58>
  401dee:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401df2:	4907      	ldr	r1, [pc, #28]	; (401e10 <pmc_switch_mck_to_pllack+0x60>)
  401df4:	e001      	b.n	401dfa <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401df6:	3b01      	subs	r3, #1
  401df8:	d008      	beq.n	401e0c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dfa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401dfc:	f012 0f08 	tst.w	r2, #8
  401e00:	d0f9      	beq.n	401df6 <pmc_switch_mck_to_pllack+0x46>
  401e02:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401e04:	2001      	movs	r0, #1
  401e06:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401e08:	2000      	movs	r0, #0
  401e0a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401e0c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401e0e:	4770      	bx	lr
  401e10:	400e0400 	.word	0x400e0400

00401e14 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401e14:	b138      	cbz	r0, 401e26 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401e16:	4911      	ldr	r1, [pc, #68]	; (401e5c <pmc_switch_mainck_to_xtal+0x48>)
  401e18:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401e1a:	4a11      	ldr	r2, [pc, #68]	; (401e60 <pmc_switch_mainck_to_xtal+0x4c>)
  401e1c:	401a      	ands	r2, r3
  401e1e:	4b11      	ldr	r3, [pc, #68]	; (401e64 <pmc_switch_mainck_to_xtal+0x50>)
  401e20:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401e22:	620b      	str	r3, [r1, #32]
  401e24:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401e26:	4a0d      	ldr	r2, [pc, #52]	; (401e5c <pmc_switch_mainck_to_xtal+0x48>)
  401e28:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401e2a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401e2e:	f023 0303 	bic.w	r3, r3, #3
  401e32:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e36:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401e3a:	0209      	lsls	r1, r1, #8
  401e3c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401e3e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401e40:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401e42:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401e44:	f013 0f01 	tst.w	r3, #1
  401e48:	d0fb      	beq.n	401e42 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401e4a:	4a04      	ldr	r2, [pc, #16]	; (401e5c <pmc_switch_mainck_to_xtal+0x48>)
  401e4c:	6a13      	ldr	r3, [r2, #32]
  401e4e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401e52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401e56:	6213      	str	r3, [r2, #32]
  401e58:	4770      	bx	lr
  401e5a:	bf00      	nop
  401e5c:	400e0400 	.word	0x400e0400
  401e60:	fec8fffc 	.word	0xfec8fffc
  401e64:	01370002 	.word	0x01370002

00401e68 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e68:	4b02      	ldr	r3, [pc, #8]	; (401e74 <pmc_osc_is_ready_mainck+0xc>)
  401e6a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e6c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401e70:	4770      	bx	lr
  401e72:	bf00      	nop
  401e74:	400e0400 	.word	0x400e0400

00401e78 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401e78:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401e7c:	4b01      	ldr	r3, [pc, #4]	; (401e84 <pmc_disable_pllack+0xc>)
  401e7e:	629a      	str	r2, [r3, #40]	; 0x28
  401e80:	4770      	bx	lr
  401e82:	bf00      	nop
  401e84:	400e0400 	.word	0x400e0400

00401e88 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401e88:	4b02      	ldr	r3, [pc, #8]	; (401e94 <pmc_is_locked_pllack+0xc>)
  401e8a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e8c:	f000 0002 	and.w	r0, r0, #2
  401e90:	4770      	bx	lr
  401e92:	bf00      	nop
  401e94:	400e0400 	.word	0x400e0400

00401e98 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401e98:	281f      	cmp	r0, #31
  401e9a:	d80d      	bhi.n	401eb8 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401e9c:	4b08      	ldr	r3, [pc, #32]	; (401ec0 <pmc_enable_periph_clk+0x28>)
  401e9e:	699a      	ldr	r2, [r3, #24]
  401ea0:	2301      	movs	r3, #1
  401ea2:	4083      	lsls	r3, r0
  401ea4:	401a      	ands	r2, r3
  401ea6:	4293      	cmp	r3, r2
  401ea8:	d008      	beq.n	401ebc <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401eaa:	2301      	movs	r3, #1
  401eac:	fa03 f000 	lsl.w	r0, r3, r0
  401eb0:	4b03      	ldr	r3, [pc, #12]	; (401ec0 <pmc_enable_periph_clk+0x28>)
  401eb2:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401eb4:	2000      	movs	r0, #0
  401eb6:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401eb8:	2001      	movs	r0, #1
  401eba:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401ebc:	2000      	movs	r0, #0
}
  401ebe:	4770      	bx	lr
  401ec0:	400e0400 	.word	0x400e0400

00401ec4 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401ec4:	b4f0      	push	{r4, r5, r6, r7}
  401ec6:	b08c      	sub	sp, #48	; 0x30
  401ec8:	4607      	mov	r7, r0
  401eca:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  401ecc:	ac01      	add	r4, sp, #4
  401ece:	4d12      	ldr	r5, [pc, #72]	; (401f18 <pwm_clocks_generate+0x54>)
  401ed0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401ed2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401ed4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401ed6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401ed8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401edc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  401ee0:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401ee2:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  401ee4:	f852 4f04 	ldr.w	r4, [r2, #4]!
  401ee8:	fbb6 f4f4 	udiv	r4, r6, r4
  401eec:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401ef0:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
  401ef4:	d903      	bls.n	401efe <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
  401ef6:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  401ef8:	2b0b      	cmp	r3, #11
  401efa:	d1f3      	bne.n	401ee4 <pwm_clocks_generate+0x20>
  401efc:	e004      	b.n	401f08 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  401efe:	2b0a      	cmp	r3, #10
  401f00:	d805      	bhi.n	401f0e <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
  401f02:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
  401f06:	e004      	b.n	401f12 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
  401f08:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401f0c:	e001      	b.n	401f12 <pwm_clocks_generate+0x4e>
  401f0e:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  401f12:	b00c      	add	sp, #48	; 0x30
  401f14:	bcf0      	pop	{r4, r5, r6, r7}
  401f16:	4770      	bx	lr
  401f18:	0040a1d0 	.word	0x0040a1d0

00401f1c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  401f1c:	b570      	push	{r4, r5, r6, lr}
  401f1e:	4606      	mov	r6, r0
  401f20:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  401f22:	6808      	ldr	r0, [r1, #0]
  401f24:	b140      	cbz	r0, 401f38 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  401f26:	6889      	ldr	r1, [r1, #8]
  401f28:	4b0b      	ldr	r3, [pc, #44]	; (401f58 <pwm_init+0x3c>)
  401f2a:	4798      	blx	r3
  401f2c:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  401f2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401f32:	4298      	cmp	r0, r3
  401f34:	d101      	bne.n	401f3a <pwm_init+0x1e>
  401f36:	e00e      	b.n	401f56 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  401f38:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  401f3a:	6860      	ldr	r0, [r4, #4]
  401f3c:	b140      	cbz	r0, 401f50 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401f3e:	68a1      	ldr	r1, [r4, #8]
  401f40:	4b05      	ldr	r3, [pc, #20]	; (401f58 <pwm_init+0x3c>)
  401f42:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  401f44:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401f48:	4298      	cmp	r0, r3
  401f4a:	d004      	beq.n	401f56 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  401f4c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
  401f50:	6035      	str	r5, [r6, #0]
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
  401f52:	2000      	movs	r0, #0
  401f54:	bd70      	pop	{r4, r5, r6, pc}
}
  401f56:	bd70      	pop	{r4, r5, r6, pc}
  401f58:	00401ec5 	.word	0x00401ec5

00401f5c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  401f5c:	b410      	push	{r4}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  401f5e:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
  401f60:	890c      	ldrh	r4, [r1, #8]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401f62:	684a      	ldr	r2, [r1, #4]
  401f64:	f002 020f 	and.w	r2, r2, #15
  401f68:	4322      	orrs	r2, r4
			(p_channel->polarity << 9) |
  401f6a:	7a8c      	ldrb	r4, [r1, #10]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401f6c:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  401f70:	eb00 1043 	add.w	r0, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  401f74:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  401f78:	68cb      	ldr	r3, [r1, #12]
  401f7a:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  401f7e:	690b      	ldr	r3, [r1, #16]
  401f80:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
  401f84:	2000      	movs	r0, #0
  401f86:	f85d 4b04 	ldr.w	r4, [sp], #4
  401f8a:	4770      	bx	lr

00401f8c <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
  401f8c:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
  401f8e:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  401f90:	690b      	ldr	r3, [r1, #16]
  401f92:	4293      	cmp	r3, r2
  401f94:	d30c      	bcc.n	401fb0 <pwm_channel_update_duty+0x24>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  401f96:	60ca      	str	r2, [r1, #12]
  401f98:	eb00 1044 	add.w	r0, r0, r4, lsl #5

#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
		/* Clear CPD bit to change duty cycle value */
		uint32_t mode = p_pwm->PWM_CH_NUM[ch_num].PWM_CMR;
  401f9c:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
		mode &= ~PWM_CMR_CPD;
  401fa0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;
  401fa4:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
  401fa8:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
  401fac:	2000      	movs	r0, #0
  401fae:	e001      	b.n	401fb4 <pwm_channel_update_duty+0x28>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  401fb0:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  401fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
  401fb8:	4770      	bx	lr
  401fba:	bf00      	nop

00401fbc <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  401fbc:	2301      	movs	r3, #1
  401fbe:	fa03 f101 	lsl.w	r1, r3, r1
  401fc2:	6041      	str	r1, [r0, #4]
  401fc4:	4770      	bx	lr
  401fc6:	bf00      	nop

00401fc8 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  401fc8:	2301      	movs	r3, #1
  401fca:	fa03 f101 	lsl.w	r1, r3, r1
  401fce:	6081      	str	r1, [r0, #8]
  401fd0:	4770      	bx	lr
  401fd2:	bf00      	nop

00401fd4 <pwm_channel_get_interrupt_status>:
 * \return Channel counter event and fault protection trigger interrupt status.
 */
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
  401fd4:	69c0      	ldr	r0, [r0, #28]
#else
	return p_pwm->PWM_ISR1;
#endif
}
  401fd6:	4770      	bx	lr

00401fd8 <pwm_channel_enable_interrupt>:
 */
void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
  401fd8:	2301      	movs	r3, #1
  401fda:	fa03 f101 	lsl.w	r1, r3, r1
  401fde:	6101      	str	r1, [r0, #16]
  401fe0:	4770      	bx	lr
  401fe2:	bf00      	nop

00401fe4 <pwm_channel_disable_interrupt>:
 */
void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event,
		uint32_t ul_fault)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IDR = (1 << ul_event);
  401fe4:	2301      	movs	r3, #1
  401fe6:	fa03 f101 	lsl.w	r1, r3, r1
  401fea:	6141      	str	r1, [r0, #20]
  401fec:	4770      	bx	lr
  401fee:	bf00      	nop

00401ff0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401ff0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401ff2:	23ac      	movs	r3, #172	; 0xac
  401ff4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401ff6:	680a      	ldr	r2, [r1, #0]
  401ff8:	684b      	ldr	r3, [r1, #4]
  401ffa:	fbb2 f3f3 	udiv	r3, r2, r3
  401ffe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  402000:	1e5c      	subs	r4, r3, #1
  402002:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  402006:	4294      	cmp	r4, r2
  402008:	d80a      	bhi.n	402020 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40200a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40200c:	688b      	ldr	r3, [r1, #8]
  40200e:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  402010:	f240 2302 	movw	r3, #514	; 0x202
  402014:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  402018:	2350      	movs	r3, #80	; 0x50
  40201a:	6003      	str	r3, [r0, #0]

	return 0;
  40201c:	2000      	movs	r0, #0
  40201e:	e000      	b.n	402022 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  402020:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  402022:	f85d 4b04 	ldr.w	r4, [sp], #4
  402026:	4770      	bx	lr

00402028 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  402028:	6943      	ldr	r3, [r0, #20]
  40202a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40202e:	bf1a      	itte	ne
  402030:	61c1      	strne	r1, [r0, #28]
	return 0;
  402032:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  402034:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  402036:	4770      	bx	lr

00402038 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  402038:	6943      	ldr	r3, [r0, #20]
  40203a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40203e:	bf1d      	ittte	ne
  402040:	6983      	ldrne	r3, [r0, #24]
  402042:	700b      	strbne	r3, [r1, #0]
	return 0;
  402044:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  402046:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  402048:	4770      	bx	lr
  40204a:	bf00      	nop

0040204c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40204c:	6943      	ldr	r3, [r0, #20]
  40204e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402052:	bf1d      	ittte	ne
  402054:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  402058:	61c1      	strne	r1, [r0, #28]
	return 0;
  40205a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40205c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40205e:	4770      	bx	lr

00402060 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  402060:	6943      	ldr	r3, [r0, #20]
  402062:	f013 0f01 	tst.w	r3, #1
  402066:	d005      	beq.n	402074 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  402068:	6983      	ldr	r3, [r0, #24]
  40206a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40206e:	600b      	str	r3, [r1, #0]

	return 0;
  402070:	2000      	movs	r0, #0
  402072:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  402074:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  402076:	4770      	bx	lr

00402078 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402078:	e7fe      	b.n	402078 <Dummy_Handler>
  40207a:	bf00      	nop

0040207c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40207c:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40207e:	4b1e      	ldr	r3, [pc, #120]	; (4020f8 <Reset_Handler+0x7c>)
  402080:	4a1e      	ldr	r2, [pc, #120]	; (4020fc <Reset_Handler+0x80>)
  402082:	429a      	cmp	r2, r3
  402084:	d003      	beq.n	40208e <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  402086:	4b1e      	ldr	r3, [pc, #120]	; (402100 <Reset_Handler+0x84>)
  402088:	4a1b      	ldr	r2, [pc, #108]	; (4020f8 <Reset_Handler+0x7c>)
  40208a:	429a      	cmp	r2, r3
  40208c:	d304      	bcc.n	402098 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40208e:	4b1d      	ldr	r3, [pc, #116]	; (402104 <Reset_Handler+0x88>)
  402090:	4a1d      	ldr	r2, [pc, #116]	; (402108 <Reset_Handler+0x8c>)
  402092:	429a      	cmp	r2, r3
  402094:	d30f      	bcc.n	4020b6 <Reset_Handler+0x3a>
  402096:	e01a      	b.n	4020ce <Reset_Handler+0x52>
  402098:	4b1c      	ldr	r3, [pc, #112]	; (40210c <Reset_Handler+0x90>)
  40209a:	4c1d      	ldr	r4, [pc, #116]	; (402110 <Reset_Handler+0x94>)
  40209c:	1ae4      	subs	r4, r4, r3
  40209e:	f024 0403 	bic.w	r4, r4, #3
  4020a2:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4020a4:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4020a6:	4814      	ldr	r0, [pc, #80]	; (4020f8 <Reset_Handler+0x7c>)
  4020a8:	4914      	ldr	r1, [pc, #80]	; (4020fc <Reset_Handler+0x80>)
  4020aa:	585a      	ldr	r2, [r3, r1]
  4020ac:	501a      	str	r2, [r3, r0]
  4020ae:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4020b0:	42a3      	cmp	r3, r4
  4020b2:	d1fa      	bne.n	4020aa <Reset_Handler+0x2e>
  4020b4:	e7eb      	b.n	40208e <Reset_Handler+0x12>
  4020b6:	4b17      	ldr	r3, [pc, #92]	; (402114 <Reset_Handler+0x98>)
  4020b8:	4917      	ldr	r1, [pc, #92]	; (402118 <Reset_Handler+0x9c>)
  4020ba:	1ac9      	subs	r1, r1, r3
  4020bc:	f021 0103 	bic.w	r1, r1, #3
  4020c0:	1d1a      	adds	r2, r3, #4
  4020c2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4020c4:	2200      	movs	r2, #0
  4020c6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4020ca:	428b      	cmp	r3, r1
  4020cc:	d1fb      	bne.n	4020c6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4020ce:	4a13      	ldr	r2, [pc, #76]	; (40211c <Reset_Handler+0xa0>)
  4020d0:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  4020d4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4020d8:	4911      	ldr	r1, [pc, #68]	; (402120 <Reset_Handler+0xa4>)
  4020da:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4020dc:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  4020e0:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  4020e4:	d203      	bcs.n	4020ee <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4020e6:	688a      	ldr	r2, [r1, #8]
  4020e8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4020ec:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4020ee:	4b0d      	ldr	r3, [pc, #52]	; (402124 <Reset_Handler+0xa8>)
  4020f0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4020f2:	4b0d      	ldr	r3, [pc, #52]	; (402128 <Reset_Handler+0xac>)
  4020f4:	4798      	blx	r3
  4020f6:	e7fe      	b.n	4020f6 <Reset_Handler+0x7a>
  4020f8:	20000000 	.word	0x20000000
  4020fc:	0040a3d0 	.word	0x0040a3d0
  402100:	2000098c 	.word	0x2000098c
  402104:	20000e6c 	.word	0x20000e6c
  402108:	2000098c 	.word	0x2000098c
  40210c:	20000004 	.word	0x20000004
  402110:	2000098f 	.word	0x2000098f
  402114:	20000988 	.word	0x20000988
  402118:	20000e67 	.word	0x20000e67
  40211c:	00400000 	.word	0x00400000
  402120:	e000ed00 	.word	0xe000ed00
  402124:	00403171 	.word	0x00403171
  402128:	00401239 	.word	0x00401239

0040212c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  40212c:	4b39      	ldr	r3, [pc, #228]	; (402214 <SystemCoreClockUpdate+0xe8>)
  40212e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402130:	f003 0303 	and.w	r3, r3, #3
  402134:	2b01      	cmp	r3, #1
  402136:	d00f      	beq.n	402158 <SystemCoreClockUpdate+0x2c>
  402138:	b113      	cbz	r3, 402140 <SystemCoreClockUpdate+0x14>
  40213a:	2b02      	cmp	r3, #2
  40213c:	d029      	beq.n	402192 <SystemCoreClockUpdate+0x66>
  40213e:	e051      	b.n	4021e4 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  402140:	4b35      	ldr	r3, [pc, #212]	; (402218 <SystemCoreClockUpdate+0xec>)
  402142:	695b      	ldr	r3, [r3, #20]
  402144:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402148:	bf14      	ite	ne
  40214a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40214e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402152:	4b32      	ldr	r3, [pc, #200]	; (40221c <SystemCoreClockUpdate+0xf0>)
  402154:	601a      	str	r2, [r3, #0]
  402156:	e045      	b.n	4021e4 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  402158:	4b2e      	ldr	r3, [pc, #184]	; (402214 <SystemCoreClockUpdate+0xe8>)
  40215a:	6a1b      	ldr	r3, [r3, #32]
  40215c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402160:	d003      	beq.n	40216a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402162:	4a2f      	ldr	r2, [pc, #188]	; (402220 <SystemCoreClockUpdate+0xf4>)
  402164:	4b2d      	ldr	r3, [pc, #180]	; (40221c <SystemCoreClockUpdate+0xf0>)
  402166:	601a      	str	r2, [r3, #0]
  402168:	e03c      	b.n	4021e4 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40216a:	4a2e      	ldr	r2, [pc, #184]	; (402224 <SystemCoreClockUpdate+0xf8>)
  40216c:	4b2b      	ldr	r3, [pc, #172]	; (40221c <SystemCoreClockUpdate+0xf0>)
  40216e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  402170:	4b28      	ldr	r3, [pc, #160]	; (402214 <SystemCoreClockUpdate+0xe8>)
  402172:	6a1b      	ldr	r3, [r3, #32]
  402174:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402178:	2b10      	cmp	r3, #16
  40217a:	d002      	beq.n	402182 <SystemCoreClockUpdate+0x56>
  40217c:	2b20      	cmp	r3, #32
  40217e:	d004      	beq.n	40218a <SystemCoreClockUpdate+0x5e>
  402180:	e030      	b.n	4021e4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  402182:	4a29      	ldr	r2, [pc, #164]	; (402228 <SystemCoreClockUpdate+0xfc>)
  402184:	4b25      	ldr	r3, [pc, #148]	; (40221c <SystemCoreClockUpdate+0xf0>)
  402186:	601a      	str	r2, [r3, #0]
				break;
  402188:	e02c      	b.n	4021e4 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40218a:	4a25      	ldr	r2, [pc, #148]	; (402220 <SystemCoreClockUpdate+0xf4>)
  40218c:	4b23      	ldr	r3, [pc, #140]	; (40221c <SystemCoreClockUpdate+0xf0>)
  40218e:	601a      	str	r2, [r3, #0]
				break;
  402190:	e028      	b.n	4021e4 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  402192:	4b20      	ldr	r3, [pc, #128]	; (402214 <SystemCoreClockUpdate+0xe8>)
  402194:	6a1b      	ldr	r3, [r3, #32]
  402196:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40219a:	d003      	beq.n	4021a4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40219c:	4a20      	ldr	r2, [pc, #128]	; (402220 <SystemCoreClockUpdate+0xf4>)
  40219e:	4b1f      	ldr	r3, [pc, #124]	; (40221c <SystemCoreClockUpdate+0xf0>)
  4021a0:	601a      	str	r2, [r3, #0]
  4021a2:	e012      	b.n	4021ca <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021a4:	4a1f      	ldr	r2, [pc, #124]	; (402224 <SystemCoreClockUpdate+0xf8>)
  4021a6:	4b1d      	ldr	r3, [pc, #116]	; (40221c <SystemCoreClockUpdate+0xf0>)
  4021a8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4021aa:	4b1a      	ldr	r3, [pc, #104]	; (402214 <SystemCoreClockUpdate+0xe8>)
  4021ac:	6a1b      	ldr	r3, [r3, #32]
  4021ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021b2:	2b10      	cmp	r3, #16
  4021b4:	d002      	beq.n	4021bc <SystemCoreClockUpdate+0x90>
  4021b6:	2b20      	cmp	r3, #32
  4021b8:	d004      	beq.n	4021c4 <SystemCoreClockUpdate+0x98>
  4021ba:	e006      	b.n	4021ca <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4021bc:	4a1a      	ldr	r2, [pc, #104]	; (402228 <SystemCoreClockUpdate+0xfc>)
  4021be:	4b17      	ldr	r3, [pc, #92]	; (40221c <SystemCoreClockUpdate+0xf0>)
  4021c0:	601a      	str	r2, [r3, #0]
				break;
  4021c2:	e002      	b.n	4021ca <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4021c4:	4a16      	ldr	r2, [pc, #88]	; (402220 <SystemCoreClockUpdate+0xf4>)
  4021c6:	4b15      	ldr	r3, [pc, #84]	; (40221c <SystemCoreClockUpdate+0xf0>)
  4021c8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4021ca:	4b12      	ldr	r3, [pc, #72]	; (402214 <SystemCoreClockUpdate+0xe8>)
  4021cc:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4021ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4021d0:	4b12      	ldr	r3, [pc, #72]	; (40221c <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4021d2:	f3c0 400a 	ubfx	r0, r0, #16, #11
  4021d6:	681a      	ldr	r2, [r3, #0]
  4021d8:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4021dc:	b2c9      	uxtb	r1, r1
  4021de:	fbb2 f2f1 	udiv	r2, r2, r1
  4021e2:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4021e4:	4b0b      	ldr	r3, [pc, #44]	; (402214 <SystemCoreClockUpdate+0xe8>)
  4021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021ec:	2b70      	cmp	r3, #112	; 0x70
  4021ee:	d107      	bne.n	402200 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  4021f0:	4b0a      	ldr	r3, [pc, #40]	; (40221c <SystemCoreClockUpdate+0xf0>)
  4021f2:	681a      	ldr	r2, [r3, #0]
  4021f4:	490d      	ldr	r1, [pc, #52]	; (40222c <SystemCoreClockUpdate+0x100>)
  4021f6:	fba1 0202 	umull	r0, r2, r1, r2
  4021fa:	0852      	lsrs	r2, r2, #1
  4021fc:	601a      	str	r2, [r3, #0]
  4021fe:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  402200:	4b04      	ldr	r3, [pc, #16]	; (402214 <SystemCoreClockUpdate+0xe8>)
  402202:	6b19      	ldr	r1, [r3, #48]	; 0x30
  402204:	4b05      	ldr	r3, [pc, #20]	; (40221c <SystemCoreClockUpdate+0xf0>)
  402206:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40220a:	681a      	ldr	r2, [r3, #0]
  40220c:	40ca      	lsrs	r2, r1
  40220e:	601a      	str	r2, [r3, #0]
  402210:	4770      	bx	lr
  402212:	bf00      	nop
  402214:	400e0400 	.word	0x400e0400
  402218:	400e1410 	.word	0x400e1410
  40221c:	200000e8 	.word	0x200000e8
  402220:	00b71b00 	.word	0x00b71b00
  402224:	003d0900 	.word	0x003d0900
  402228:	007a1200 	.word	0x007a1200
  40222c:	aaaaaaab 	.word	0xaaaaaaab

00402230 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402230:	4b09      	ldr	r3, [pc, #36]	; (402258 <_sbrk+0x28>)
  402232:	681b      	ldr	r3, [r3, #0]
  402234:	b913      	cbnz	r3, 40223c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  402236:	4a09      	ldr	r2, [pc, #36]	; (40225c <_sbrk+0x2c>)
  402238:	4b07      	ldr	r3, [pc, #28]	; (402258 <_sbrk+0x28>)
  40223a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40223c:	4b06      	ldr	r3, [pc, #24]	; (402258 <_sbrk+0x28>)
  40223e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402240:	181a      	adds	r2, r3, r0
  402242:	4907      	ldr	r1, [pc, #28]	; (402260 <_sbrk+0x30>)
  402244:	4291      	cmp	r1, r2
  402246:	db04      	blt.n	402252 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  402248:	4610      	mov	r0, r2
  40224a:	4a03      	ldr	r2, [pc, #12]	; (402258 <_sbrk+0x28>)
  40224c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40224e:	4618      	mov	r0, r3
  402250:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  402252:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  402256:	4770      	bx	lr
  402258:	20000bec 	.word	0x20000bec
  40225c:	20001670 	.word	0x20001670
  402260:	20005ffc 	.word	0x20005ffc

00402264 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402264:	f04f 30ff 	mov.w	r0, #4294967295
  402268:	4770      	bx	lr
  40226a:	bf00      	nop

0040226c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40226c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  402270:	604b      	str	r3, [r1, #4]

	return 0;
}
  402272:	2000      	movs	r0, #0
  402274:	4770      	bx	lr
  402276:	bf00      	nop

00402278 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402278:	2001      	movs	r0, #1
  40227a:	4770      	bx	lr

0040227c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40227c:	2000      	movs	r0, #0
  40227e:	4770      	bx	lr

00402280 <burst_3_CC>:
  402280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402284:	b089      	sub	sp, #36	; 0x24
  402286:	4681      	mov	r9, r0
  402288:	f000 f980 	bl	40258c <q_get_PRIMASK>
  40228c:	4d8c      	ldr	r5, [pc, #560]	; (4024c0 <burst_3_CC+0x240>)
  40228e:	2100      	movs	r1, #0
  402290:	782b      	ldrb	r3, [r5, #0]
  402292:	9003      	str	r0, [sp, #12]
  402294:	2b01      	cmp	r3, #1
  402296:	9107      	str	r1, [sp, #28]
  402298:	d03a      	beq.n	402310 <burst_3_CC+0x90>
  40229a:	4b8a      	ldr	r3, [pc, #552]	; (4024c4 <burst_3_CC+0x244>)
  40229c:	4a8a      	ldr	r2, [pc, #552]	; (4024c8 <burst_3_CC+0x248>)
  40229e:	6818      	ldr	r0, [r3, #0]
  4022a0:	685c      	ldr	r4, [r3, #4]
  4022a2:	68df      	ldr	r7, [r3, #12]
  4022a4:	f8d2 b008 	ldr.w	fp, [r2, #8]
  4022a8:	f8b2 e002 	ldrh.w	lr, [r2, #2]
  4022ac:	f8b2 c006 	ldrh.w	ip, [r2, #6]
  4022b0:	ea4f 4810 	mov.w	r8, r0, lsr #16
  4022b4:	68d0      	ldr	r0, [r2, #12]
  4022b6:	0c26      	lsrs	r6, r4, #16
  4022b8:	f8d3 a008 	ldr.w	sl, [r3, #8]
  4022bc:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
  4022c0:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
  4022c4:	ea4e 470b 	orr.w	r7, lr, fp, lsl #16
  4022c8:	f8c2 c00c 	str.w	ip, [r2, #12]
  4022cc:	6097      	str	r7, [r2, #8]
  4022ce:	681a      	ldr	r2, [r3, #0]
  4022d0:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
  4022d4:	f04f 0e01 	mov.w	lr, #1
  4022d8:	f885 e000 	strb.w	lr, [r5]
  4022dc:	f8c3 8008 	str.w	r8, [r3, #8]
  4022e0:	60de      	str	r6, [r3, #12]
  4022e2:	ea44 0002 	orr.w	r0, r4, r2
  4022e6:	6059      	str	r1, [r3, #4]
  4022e8:	9107      	str	r1, [sp, #28]
  4022ea:	2301      	movs	r3, #1
  4022ec:	408b      	lsls	r3, r1
  4022ee:	4003      	ands	r3, r0
  4022f0:	408b      	lsls	r3, r1
  4022f2:	9a07      	ldr	r2, [sp, #28]
  4022f4:	3101      	adds	r1, #1
  4022f6:	4313      	orrs	r3, r2
  4022f8:	2910      	cmp	r1, #16
  4022fa:	9307      	str	r3, [sp, #28]
  4022fc:	d1f5      	bne.n	4022ea <burst_3_CC+0x6a>
  4022fe:	9807      	ldr	r0, [sp, #28]
  402300:	4970      	ldr	r1, [pc, #448]	; (4024c4 <burst_3_CC+0x244>)
  402302:	9a07      	ldr	r2, [sp, #28]
  402304:	4b70      	ldr	r3, [pc, #448]	; (4024c8 <burst_3_CC+0x248>)
  402306:	0052      	lsls	r2, r2, #1
  402308:	6008      	str	r0, [r1, #0]
  40230a:	2100      	movs	r1, #0
  40230c:	6059      	str	r1, [r3, #4]
  40230e:	601a      	str	r2, [r3, #0]
  402310:	4c6c      	ldr	r4, [pc, #432]	; (4024c4 <burst_3_CC+0x244>)
  402312:	4b6d      	ldr	r3, [pc, #436]	; (4024c8 <burst_3_CC+0x248>)
  402314:	f854 7029 	ldr.w	r7, [r4, r9, lsl #2]
  402318:	2001      	movs	r0, #1
  40231a:	f853 a029 	ldr.w	sl, [r3, r9, lsl #2]
  40231e:	f000 f939 	bl	402594 <q_set_PRIMASK>
  402322:	2f00      	cmp	r7, #0
  402324:	f000 80fa 	beq.w	40251c <burst_3_CC+0x29c>
  402328:	f854 3029 	ldr.w	r3, [r4, r9, lsl #2]
  40232c:	4967      	ldr	r1, [pc, #412]	; (4024cc <burst_3_CC+0x24c>)
  40232e:	4a68      	ldr	r2, [pc, #416]	; (4024d0 <burst_3_CC+0x250>)
  402330:	4d68      	ldr	r5, [pc, #416]	; (4024d4 <burst_3_CC+0x254>)
  402332:	600b      	str	r3, [r1, #0]
  402334:	4c68      	ldr	r4, [pc, #416]	; (4024d8 <burst_3_CC+0x258>)
  402336:	6013      	str	r3, [r2, #0]
  402338:	4868      	ldr	r0, [pc, #416]	; (4024dc <burst_3_CC+0x25c>)
  40233a:	602b      	str	r3, [r5, #0]
  40233c:	602b      	str	r3, [r5, #0]
  40233e:	4b68      	ldr	r3, [pc, #416]	; (4024e0 <burst_3_CC+0x260>)
  402340:	f04f 0800 	mov.w	r8, #0
  402344:	6027      	str	r7, [r4, #0]
  402346:	4646      	mov	r6, r8
  402348:	f8c4 a000 	str.w	sl, [r4]
  40234c:	f8cd 9014 	str.w	r9, [sp, #20]
  402350:	6007      	str	r7, [r0, #0]
  402352:	463c      	mov	r4, r7
  402354:	f8c0 a000 	str.w	sl, [r0]
  402358:	601f      	str	r7, [r3, #0]
  40235a:	f8c1 a000 	str.w	sl, [r1]
  40235e:	f8c2 a000 	str.w	sl, [r2]
  402362:	f416 5500 	ands.w	r5, r6, #8192	; 0x2000
  402366:	d005      	beq.n	402374 <burst_3_CC+0xf4>
  402368:	4a56      	ldr	r2, [pc, #344]	; (4024c4 <burst_3_CC+0x244>)
  40236a:	6813      	ldr	r3, [r2, #0]
  40236c:	6852      	ldr	r2, [r2, #4]
  40236e:	431a      	orrs	r2, r3
  402370:	d12a      	bne.n	4023c8 <burst_3_CC+0x148>
  402372:	e03d      	b.n	4023f0 <burst_3_CC+0x170>
  402374:	9803      	ldr	r0, [sp, #12]
  402376:	f000 f90d 	bl	402594 <q_set_PRIMASK>
  40237a:	bf00      	nop
  40237c:	2001      	movs	r0, #1
  40237e:	f000 f909 	bl	402594 <q_set_PRIMASK>
  402382:	4856      	ldr	r0, [pc, #344]	; (4024dc <burst_3_CC+0x25c>)
  402384:	4952      	ldr	r1, [pc, #328]	; (4024d0 <burst_3_CC+0x250>)
  402386:	f8c0 a000 	str.w	sl, [r0]
  40238a:	600f      	str	r7, [r1, #0]
  40238c:	bf00      	nop
  40238e:	bf00      	nop
  402390:	bf00      	nop
  402392:	4a54      	ldr	r2, [pc, #336]	; (4024e4 <burst_3_CC+0x264>)
  402394:	3601      	adds	r6, #1
  402396:	7813      	ldrb	r3, [r2, #0]
  402398:	b2b6      	uxth	r6, r6
  40239a:	3301      	adds	r3, #1
  40239c:	b2db      	uxtb	r3, r3
  40239e:	2b01      	cmp	r3, #1
  4023a0:	6007      	str	r7, [r0, #0]
  4023a2:	f8c1 a000 	str.w	sl, [r1]
  4023a6:	7013      	strb	r3, [r2, #0]
  4023a8:	d904      	bls.n	4023b4 <burst_3_CC+0x134>
  4023aa:	2b02      	cmp	r3, #2
  4023ac:	d002      	beq.n	4023b4 <burst_3_CC+0x134>
  4023ae:	2b03      	cmp	r3, #3
  4023b0:	bf18      	it	ne
  4023b2:	7015      	strbne	r5, [r2, #0]
  4023b4:	4b4c      	ldr	r3, [pc, #304]	; (4024e8 <burst_3_CC+0x268>)
  4023b6:	681b      	ldr	r3, [r3, #0]
  4023b8:	ea14 0803 	ands.w	r8, r4, r3
  4023bc:	d0d1      	beq.n	402362 <burst_3_CC+0xe2>
  4023be:	4b41      	ldr	r3, [pc, #260]	; (4024c4 <burst_3_CC+0x244>)
  4023c0:	681a      	ldr	r2, [r3, #0]
  4023c2:	685d      	ldr	r5, [r3, #4]
  4023c4:	4315      	orrs	r5, r2
  4023c6:	e015      	b.n	4023f4 <burst_3_CC+0x174>
  4023c8:	2300      	movs	r3, #0
  4023ca:	f014 0f01 	tst.w	r4, #1
  4023ce:	d007      	beq.n	4023e0 <burst_3_CC+0x160>
  4023d0:	4846      	ldr	r0, [pc, #280]	; (4024ec <burst_3_CC+0x26c>)
  4023d2:	1c59      	adds	r1, r3, #1
  4023d4:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  4023d8:	f820 5013 	strh.w	r5, [r0, r3, lsl #1]
  4023dc:	b2cb      	uxtb	r3, r1
  4023de:	e004      	b.n	4023ea <burst_3_CC+0x16a>
  4023e0:	f012 0f01 	tst.w	r2, #1
  4023e4:	d001      	beq.n	4023ea <burst_3_CC+0x16a>
  4023e6:	3301      	adds	r3, #1
  4023e8:	b2db      	uxtb	r3, r3
  4023ea:	0864      	lsrs	r4, r4, #1
  4023ec:	0852      	lsrs	r2, r2, #1
  4023ee:	d1ec      	bne.n	4023ca <burst_3_CC+0x14a>
  4023f0:	2500      	movs	r5, #0
  4023f2:	462c      	mov	r4, r5
  4023f4:	9803      	ldr	r0, [sp, #12]
  4023f6:	f000 f8cd 	bl	402594 <q_set_PRIMASK>
  4023fa:	4a31      	ldr	r2, [pc, #196]	; (4024c0 <burst_3_CC+0x240>)
  4023fc:	2300      	movs	r3, #0
  4023fe:	7053      	strb	r3, [r2, #1]
  402400:	2d00      	cmp	r5, #0
  402402:	d056      	beq.n	4024b2 <burst_3_CC+0x232>
  402404:	2c00      	cmp	r4, #0
  402406:	d054      	beq.n	4024b2 <burst_3_CC+0x232>
  402408:	4a2f      	ldr	r2, [pc, #188]	; (4024c8 <burst_3_CC+0x248>)
  40240a:	4641      	mov	r1, r8
  40240c:	6810      	ldr	r0, [r2, #0]
  40240e:	6852      	ldr	r2, [r2, #4]
  402410:	469e      	mov	lr, r3
  402412:	ea42 0c00 	orr.w	ip, r2, r0
  402416:	4699      	mov	r9, r3
  402418:	4618      	mov	r0, r3
  40241a:	461a      	mov	r2, r3
  40241c:	e035      	b.n	40248a <burst_3_CC+0x20a>
  40241e:	f011 0f01 	tst.w	r1, #1
  402422:	d11a      	bne.n	40245a <burst_3_CC+0x1da>
  402424:	e024      	b.n	402470 <burst_3_CC+0x1f0>
  402426:	f01c 0f01 	tst.w	ip, #1
  40242a:	d010      	beq.n	40244e <burst_3_CC+0x1ce>
  40242c:	4282      	cmp	r2, r0
  40242e:	d10c      	bne.n	40244a <burst_3_CC+0x1ca>
  402430:	482e      	ldr	r0, [pc, #184]	; (4024ec <burst_3_CC+0x26c>)
  402432:	ea4f 0b59 	mov.w	fp, r9, lsr #1
  402436:	f011 0ffe 	tst.w	r1, #254	; 0xfe
  40243a:	f820 601b 	strh.w	r6, [r0, fp, lsl #1]
  40243e:	9b01      	ldr	r3, [sp, #4]
  402440:	bf08      	it	eq
  402442:	f04f 0e01 	moveq.w	lr, #1
  402446:	4610      	mov	r0, r2
  402448:	e015      	b.n	402476 <burst_3_CC+0x1f6>
  40244a:	fa5f f08b 	uxtb.w	r0, fp
  40244e:	9b04      	ldr	r3, [sp, #16]
  402450:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
  402454:	fa5f f983 	uxtb.w	r9, r3
  402458:	e000      	b.n	40245c <burst_3_CC+0x1dc>
  40245a:	9301      	str	r3, [sp, #4]
  40245c:	f109 0301 	add.w	r3, r9, #1
  402460:	9304      	str	r3, [sp, #16]
  402462:	f100 0b01 	add.w	fp, r0, #1
  402466:	f1bc 0f00 	cmp.w	ip, #0
  40246a:	d1dc      	bne.n	402426 <burst_3_CC+0x1a6>
  40246c:	9b01      	ldr	r3, [sp, #4]
  40246e:	e002      	b.n	402476 <burst_3_CC+0x1f6>
  402470:	f015 0f01 	tst.w	r5, #1
  402474:	d001      	beq.n	40247a <burst_3_CC+0x1fa>
  402476:	3201      	adds	r2, #1
  402478:	b2d2      	uxtb	r2, r2
  40247a:	f015 0f01 	tst.w	r5, #1
  40247e:	d001      	beq.n	402484 <burst_3_CC+0x204>
  402480:	3301      	adds	r3, #1
  402482:	b2db      	uxtb	r3, r3
  402484:	0849      	lsrs	r1, r1, #1
  402486:	086d      	lsrs	r5, r5, #1
  402488:	d001      	beq.n	40248e <burst_3_CC+0x20e>
  40248a:	2900      	cmp	r1, #0
  40248c:	d1c7      	bne.n	40241e <burst_3_CC+0x19e>
  40248e:	4a0c      	ldr	r2, [pc, #48]	; (4024c0 <burst_3_CC+0x240>)
  402490:	f1be 0f01 	cmp.w	lr, #1
  402494:	7053      	strb	r3, [r2, #1]
  402496:	ea24 0408 	bic.w	r4, r4, r8
  40249a:	d002      	beq.n	4024a2 <burst_3_CC+0x222>
  40249c:	f04f 0800 	mov.w	r8, #0
  4024a0:	e034      	b.n	40250c <burst_3_CC+0x28c>
  4024a2:	2c00      	cmp	r4, #0
  4024a4:	bf08      	it	eq
  4024a6:	4626      	moveq	r6, r4
  4024a8:	bf0c      	ite	eq
  4024aa:	46a0      	moveq	r8, r4
  4024ac:	f04f 0800 	movne.w	r8, #0
  4024b0:	e02c      	b.n	40250c <burst_3_CC+0x28c>
  4024b2:	4a04      	ldr	r2, [pc, #16]	; (4024c4 <burst_3_CC+0x244>)
  4024b4:	2300      	movs	r3, #0
  4024b6:	6811      	ldr	r1, [r2, #0]
  4024b8:	6852      	ldr	r2, [r2, #4]
  4024ba:	430a      	orrs	r2, r1
  4024bc:	e01f      	b.n	4024fe <burst_3_CC+0x27e>
  4024be:	bf00      	nop
  4024c0:	20000bf0 	.word	0x20000bf0
  4024c4:	20000dbc 	.word	0x20000dbc
  4024c8:	20000dcc 	.word	0x20000dcc
  4024cc:	400e1234 	.word	0x400e1234
  4024d0:	400e1210 	.word	0x400e1210
  4024d4:	400e1264 	.word	0x400e1264
  4024d8:	400e1260 	.word	0x400e1260
  4024dc:	400e1214 	.word	0x400e1214
  4024e0:	400e1230 	.word	0x400e1230
  4024e4:	200000ec 	.word	0x200000ec
  4024e8:	400e123c 	.word	0x400e123c
  4024ec:	20000c08 	.word	0x20000c08
  4024f0:	9807      	ldr	r0, [sp, #28]
  4024f2:	9a07      	ldr	r2, [sp, #28]
  4024f4:	f010 0f01 	tst.w	r0, #1
  4024f8:	bf18      	it	ne
  4024fa:	b2cb      	uxtbne	r3, r1
  4024fc:	0852      	lsrs	r2, r2, #1
  4024fe:	9207      	str	r2, [sp, #28]
  402500:	9a07      	ldr	r2, [sp, #28]
  402502:	1c59      	adds	r1, r3, #1
  402504:	2a00      	cmp	r2, #0
  402506:	d1f3      	bne.n	4024f0 <burst_3_CC+0x270>
  402508:	4a0f      	ldr	r2, [pc, #60]	; (402548 <burst_3_CC+0x2c8>)
  40250a:	7053      	strb	r3, [r2, #1]
  40250c:	2001      	movs	r0, #1
  40250e:	f000 f841 	bl	402594 <q_set_PRIMASK>
  402512:	2c00      	cmp	r4, #0
  402514:	f47f af25 	bne.w	402362 <burst_3_CC+0xe2>
  402518:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40251c:	490a      	ldr	r1, [pc, #40]	; (402548 <burst_3_CC+0x2c8>)
  40251e:	4b0b      	ldr	r3, [pc, #44]	; (40254c <burst_3_CC+0x2cc>)
  402520:	f04f 0c00 	mov.w	ip, #0
  402524:	f881 c002 	strb.w	ip, [r1, #2]
  402528:	f853 3029 	ldr.w	r3, [r3, r9, lsl #2]
  40252c:	4908      	ldr	r1, [pc, #32]	; (402550 <burst_3_CC+0x2d0>)
  40252e:	4a09      	ldr	r2, [pc, #36]	; (402554 <burst_3_CC+0x2d4>)
  402530:	600b      	str	r3, [r1, #0]
  402532:	3924      	subs	r1, #36	; 0x24
  402534:	600b      	str	r3, [r1, #0]
  402536:	9803      	ldr	r0, [sp, #12]
  402538:	6013      	str	r3, [r2, #0]
  40253a:	6013      	str	r3, [r2, #0]
  40253c:	f000 f82a 	bl	402594 <q_set_PRIMASK>
  402540:	b009      	add	sp, #36	; 0x24
  402542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402546:	bf00      	nop
  402548:	20000bf0 	.word	0x20000bf0
  40254c:	20000dbc 	.word	0x20000dbc
  402550:	400e1234 	.word	0x400e1234
  402554:	400e1264 	.word	0x400e1264

00402558 <qt_enable_key>:
  402558:	b510      	push	{r4, lr}
  40255a:	4c0a      	ldr	r4, [pc, #40]	; (402584 <qt_enable_key+0x2c>)
  40255c:	f003 0303 	and.w	r3, r3, #3
  402560:	f001 0107 	and.w	r1, r1, #7
  402564:	f894 c000 	ldrb.w	ip, [r4]
  402568:	ea43 01c1 	orr.w	r1, r3, r1, lsl #3
  40256c:	4b06      	ldr	r3, [pc, #24]	; (402588 <qt_enable_key+0x30>)
  40256e:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
  402572:	f10c 0c01 	add.w	ip, ip, #1
  402576:	7119      	strb	r1, [r3, #4]
  402578:	f884 c000 	strb.w	ip, [r4]
  40257c:	70da      	strb	r2, [r3, #3]
  40257e:	7198      	strb	r0, [r3, #6]
  402580:	7158      	strb	r0, [r3, #5]
  402582:	bd10      	pop	{r4, pc}
  402584:	20000db9 	.word	0x20000db9
  402588:	20000c98 	.word	0x20000c98

0040258c <q_get_PRIMASK>:
  40258c:	f3ef 8010 	mrs	r0, PRIMASK
  402590:	4770      	bx	lr
  402592:	bf00      	nop

00402594 <q_set_PRIMASK>:
  402594:	f380 8810 	msr	PRIMASK, r0
  402598:	4770      	bx	lr
  40259a:	bf00      	nop

0040259c <qt_get_sensor_delta>:
  40259c:	b570      	push	{r4, r5, r6, lr}
  40259e:	4c1e      	ldr	r4, [pc, #120]	; (402618 <qt_get_sensor_delta+0x7c>)
  4025a0:	4b1e      	ldr	r3, [pc, #120]	; (40261c <qt_get_sensor_delta+0x80>)
  4025a2:	eb04 04c0 	add.w	r4, r4, r0, lsl #3
  4025a6:	781b      	ldrb	r3, [r3, #0]
  4025a8:	78e5      	ldrb	r5, [r4, #3]
  4025aa:	4606      	mov	r6, r0
  4025ac:	411d      	asrs	r5, r3
  4025ae:	4b1c      	ldr	r3, [pc, #112]	; (402620 <qt_get_sensor_delta+0x84>)
  4025b0:	b2ed      	uxtb	r5, r5
  4025b2:	781b      	ldrb	r3, [r3, #0]
  4025b4:	2d03      	cmp	r5, #3
  4025b6:	bf98      	it	ls
  4025b8:	2504      	movls	r5, #4
  4025ba:	4283      	cmp	r3, r0
  4025bc:	7961      	ldrb	r1, [r4, #5]
  4025be:	d801      	bhi.n	4025c4 <qt_get_sensor_delta+0x28>
  4025c0:	2000      	movs	r0, #0
  4025c2:	e026      	b.n	402612 <qt_get_sensor_delta+0x76>
  4025c4:	7923      	ldrb	r3, [r4, #4]
  4025c6:	f013 0fc0 	tst.w	r3, #192	; 0xc0
  4025ca:	d11b      	bne.n	402604 <qt_get_sensor_delta+0x68>
  4025cc:	4608      	mov	r0, r1
  4025ce:	f000 f915 	bl	4027fc <get_channel_delta>
  4025d2:	f3c5 0387 	ubfx	r3, r5, #2, #8
  4025d6:	1b5b      	subs	r3, r3, r5
  4025d8:	b280      	uxth	r0, r0
  4025da:	b21b      	sxth	r3, r3
  4025dc:	b202      	sxth	r2, r0
  4025de:	429a      	cmp	r2, r3
  4025e0:	dd03      	ble.n	4025ea <qt_get_sensor_delta+0x4e>
  4025e2:	7923      	ldrb	r3, [r4, #4]
  4025e4:	f023 0304 	bic.w	r3, r3, #4
  4025e8:	7123      	strb	r3, [r4, #4]
  4025ea:	426d      	negs	r5, r5
  4025ec:	b22d      	sxth	r5, r5
  4025ee:	b203      	sxth	r3, r0
  4025f0:	42ab      	cmp	r3, r5
  4025f2:	dc0e      	bgt.n	402612 <qt_get_sensor_delta+0x76>
  4025f4:	4b08      	ldr	r3, [pc, #32]	; (402618 <qt_get_sensor_delta+0x7c>)
  4025f6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
  4025fa:	7933      	ldrb	r3, [r6, #4]
  4025fc:	f043 0304 	orr.w	r3, r3, #4
  402600:	7133      	strb	r3, [r6, #4]
  402602:	e006      	b.n	402612 <qt_get_sensor_delta+0x76>
  402604:	f023 0304 	bic.w	r3, r3, #4
  402608:	462a      	mov	r2, r5
  40260a:	7123      	strb	r3, [r4, #4]
  40260c:	f000 fd82 	bl	403114 <calc_rotor_slider_sensor_delta>
  402610:	b280      	uxth	r0, r0
  402612:	b200      	sxth	r0, r0
  402614:	bd70      	pop	{r4, r5, r6, pc}
  402616:	bf00      	nop
  402618:	20000c98 	.word	0x20000c98
  40261c:	20000bf4 	.word	0x20000bf4
  402620:	20000db9 	.word	0x20000db9

00402624 <qt_measure_sensors>:
  402624:	4b38      	ldr	r3, [pc, #224]	; (402708 <qt_measure_sensors+0xe4>)
  402626:	b570      	push	{r4, r5, r6, lr}
  402628:	895a      	ldrh	r2, [r3, #10]
  40262a:	8999      	ldrh	r1, [r3, #12]
  40262c:	f04f 0400 	mov.w	r4, #0
  402630:	1a8a      	subs	r2, r1, r2
  402632:	1882      	adds	r2, r0, r2
  402634:	811c      	strh	r4, [r3, #8]
  402636:	8158      	strh	r0, [r3, #10]
  402638:	2400      	movs	r4, #0
  40263a:	b293      	uxth	r3, r2
  40263c:	e003      	b.n	402646 <qt_measure_sensors+0x22>
  40263e:	3401      	adds	r4, #1
  402640:	3bc8      	subs	r3, #200	; 0xc8
  402642:	b2e4      	uxtb	r4, r4
  402644:	b29b      	uxth	r3, r3
  402646:	2bc7      	cmp	r3, #199	; 0xc7
  402648:	d8f9      	bhi.n	40263e <qt_measure_sensors+0x1a>
  40264a:	4a30      	ldr	r2, [pc, #192]	; (40270c <qt_measure_sensors+0xe8>)
  40264c:	482e      	ldr	r0, [pc, #184]	; (402708 <qt_measure_sensors+0xe4>)
  40264e:	7811      	ldrb	r1, [r2, #0]
  402650:	8183      	strh	r3, [r0, #12]
  402652:	b131      	cbz	r1, 402662 <qt_measure_sensors+0x3e>
  402654:	428c      	cmp	r4, r1
  402656:	d902      	bls.n	40265e <qt_measure_sensors+0x3a>
  402658:	2300      	movs	r3, #0
  40265a:	7013      	strb	r3, [r2, #0]
  40265c:	e001      	b.n	402662 <qt_measure_sensors+0x3e>
  40265e:	1b09      	subs	r1, r1, r4
  402660:	7011      	strb	r1, [r2, #0]
  402662:	4b2b      	ldr	r3, [pc, #172]	; (402710 <qt_measure_sensors+0xec>)
  402664:	681b      	ldr	r3, [r3, #0]
  402666:	f003 637f 	and.w	r3, r3, #267386880	; 0xff00000
  40266a:	089b      	lsrs	r3, r3, #2
  40266c:	f1b3 7f13 	cmp.w	r3, #38535168	; 0x24c0000
  402670:	d005      	beq.n	40267e <qt_measure_sensors+0x5a>
  402672:	f1b3 7f14 	cmp.w	r3, #38797312	; 0x2500000
  402676:	d002      	beq.n	40267e <qt_measure_sensors+0x5a>
  402678:	f1b3 7f15 	cmp.w	r3, #39059456	; 0x2540000
  40267c:	d101      	bne.n	402682 <qt_measure_sensors+0x5e>
  40267e:	f000 faed 	bl	402c5c <burst>
  402682:	4b21      	ldr	r3, [pc, #132]	; (402708 <qt_measure_sensors+0xe4>)
  402684:	691b      	ldr	r3, [r3, #16]
  402686:	b103      	cbz	r3, 40268a <qt_measure_sensors+0x66>
  402688:	4798      	blx	r3
  40268a:	2500      	movs	r5, #0
  40268c:	462e      	mov	r6, r5
  40268e:	e006      	b.n	40269e <qt_measure_sensors+0x7a>
  402690:	f000 f8ce 	bl	402830 <process_sensor>
  402694:	3601      	adds	r6, #1
  402696:	ea40 0505 	orr.w	r5, r0, r5
  40269a:	b2ed      	uxtb	r5, r5
  40269c:	b2f6      	uxtb	r6, r6
  40269e:	4b1d      	ldr	r3, [pc, #116]	; (402714 <qt_measure_sensors+0xf0>)
  4026a0:	4630      	mov	r0, r6
  4026a2:	781b      	ldrb	r3, [r3, #0]
  4026a4:	4621      	mov	r1, r4
  4026a6:	429e      	cmp	r6, r3
  4026a8:	d3f2      	bcc.n	402690 <qt_measure_sensors+0x6c>
  4026aa:	b125      	cbz	r5, 4026b6 <qt_measure_sensors+0x92>
  4026ac:	4a16      	ldr	r2, [pc, #88]	; (402708 <qt_measure_sensors+0xe4>)
  4026ae:	8911      	ldrh	r1, [r2, #8]
  4026b0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  4026b4:	8111      	strh	r1, [r2, #8]
  4026b6:	4814      	ldr	r0, [pc, #80]	; (402708 <qt_measure_sensors+0xe4>)
  4026b8:	2200      	movs	r2, #0
  4026ba:	4611      	mov	r1, r2
  4026bc:	f880 2097 	strb.w	r2, [r0, #151]	; 0x97
  4026c0:	f880 2094 	strb.w	r2, [r0, #148]	; 0x94
  4026c4:	f880 2095 	strb.w	r2, [r0, #149]	; 0x95
  4026c8:	f880 2096 	strb.w	r2, [r0, #150]	; 0x96
  4026cc:	e015      	b.n	4026fa <qt_measure_sensors+0xd6>
  4026ce:	4c12      	ldr	r4, [pc, #72]	; (402718 <qt_measure_sensors+0xf4>)
  4026d0:	f811 c004 	ldrb.w	ip, [r1, r4]
  4026d4:	f01c 0f18 	tst.w	ip, #24
  4026d8:	d00c      	beq.n	4026f4 <qt_measure_sensors+0xd0>
  4026da:	f04f 0c01 	mov.w	ip, #1
  4026de:	fa0c fc00 	lsl.w	ip, ip, r0
  4026e2:	4809      	ldr	r0, [pc, #36]	; (402708 <qt_measure_sensors+0xe4>)
  4026e4:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4026e8:	f890 4094 	ldrb.w	r4, [r0, #148]	; 0x94
  4026ec:	ea4c 0c04 	orr.w	ip, ip, r4
  4026f0:	f880 c094 	strb.w	ip, [r0, #148]	; 0x94
  4026f4:	3201      	adds	r2, #1
  4026f6:	b2d2      	uxtb	r2, r2
  4026f8:	3108      	adds	r1, #8
  4026fa:	429a      	cmp	r2, r3
  4026fc:	f002 0007 	and.w	r0, r2, #7
  402700:	d1e5      	bne.n	4026ce <qt_measure_sensors+0xaa>
  402702:	4b01      	ldr	r3, [pc, #4]	; (402708 <qt_measure_sensors+0xe4>)
  402704:	8918      	ldrh	r0, [r3, #8]
  402706:	bd70      	pop	{r4, r5, r6, pc}
  402708:	20000bf4 	.word	0x20000bf4
  40270c:	20000db8 	.word	0x20000db8
  402710:	400e0740 	.word	0x400e0740
  402714:	20000db9 	.word	0x20000db9
  402718:	20000c98 	.word	0x20000c98

0040271c <qt_reset_sensing>:
  40271c:	4a0b      	ldr	r2, [pc, #44]	; (40274c <qt_reset_sensing+0x30>)
  40271e:	b538      	push	{r3, r4, r5, lr}
  402720:	2500      	movs	r5, #0
  402722:	7015      	strb	r5, [r2, #0]
  402724:	4a0a      	ldr	r2, [pc, #40]	; (402750 <qt_reset_sensing+0x34>)
  402726:	4c0b      	ldr	r4, [pc, #44]	; (402754 <qt_reset_sensing+0x38>)
  402728:	7015      	strb	r5, [r2, #0]
  40272a:	2204      	movs	r2, #4
  40272c:	7062      	strb	r2, [r4, #1]
  40272e:	3201      	adds	r2, #1
  402730:	7162      	strb	r2, [r4, #5]
  402732:	2201      	movs	r2, #1
  402734:	2314      	movs	r3, #20
  402736:	7022      	strb	r2, [r4, #0]
  402738:	3202      	adds	r2, #2
  40273a:	70a3      	strb	r3, [r4, #2]
  40273c:	71a2      	strb	r2, [r4, #6]
  40273e:	7123      	strb	r3, [r4, #4]
  402740:	70e5      	strb	r5, [r4, #3]
  402742:	f000 fa7d 	bl	402c40 <burst_reset>
  402746:	6125      	str	r5, [r4, #16]
  402748:	bd38      	pop	{r3, r4, r5, pc}
  40274a:	bf00      	nop
  40274c:	20000db9 	.word	0x20000db9
  402750:	20000ddc 	.word	0x20000ddc
  402754:	20000bf4 	.word	0x20000bf4

00402758 <qt_init_sensing_with_burst>:
  402758:	b570      	push	{r4, r5, r6, lr}
  40275a:	4604      	mov	r4, r0
  40275c:	460e      	mov	r6, r1
  40275e:	2500      	movs	r5, #0
  402760:	e003      	b.n	40276a <qt_init_sensing_with_burst+0x12>
  402762:	f000 f837 	bl	4027d4 <start_cal_sensor>
  402766:	3501      	adds	r5, #1
  402768:	b2ed      	uxtb	r5, r5
  40276a:	4b07      	ldr	r3, [pc, #28]	; (402788 <qt_init_sensing_with_burst+0x30>)
  40276c:	4628      	mov	r0, r5
  40276e:	781b      	ldrb	r3, [r3, #0]
  402770:	42ab      	cmp	r3, r5
  402772:	d8f6      	bhi.n	402762 <qt_init_sensing_with_burst+0xa>
  402774:	4b05      	ldr	r3, [pc, #20]	; (40278c <qt_init_sensing_with_burst+0x34>)
  402776:	f04f 0200 	mov.w	r2, #0
  40277a:	4630      	mov	r0, r6
  40277c:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
  402780:	815a      	strh	r2, [r3, #10]
  402782:	f000 fa59 	bl	402c38 <burst_init>
  402786:	bd70      	pop	{r4, r5, r6, pc}
  402788:	20000db9 	.word	0x20000db9
  40278c:	20000bf4 	.word	0x20000bf4

00402790 <goto_no_detect>:
  402790:	b530      	push	{r4, r5, lr}
  402792:	4b0e      	ldr	r3, [pc, #56]	; (4027cc <goto_no_detect+0x3c>)
  402794:	4a0e      	ldr	r2, [pc, #56]	; (4027d0 <goto_no_detect+0x40>)
  402796:	881c      	ldrh	r4, [r3, #0]
  402798:	eb02 01c0 	add.w	r1, r2, r0, lsl #3
  40279c:	f891 c005 	ldrb.w	ip, [r1, #5]
  4027a0:	f044 0402 	orr.w	r4, r4, #2
  4027a4:	2502      	movs	r5, #2
  4027a6:	f802 5030 	strb.w	r5, [r2, r0, lsl #3]
  4027aa:	801c      	strh	r4, [r3, #0]
  4027ac:	2300      	movs	r3, #0
  4027ae:	708b      	strb	r3, [r1, #2]
  4027b0:	798a      	ldrb	r2, [r1, #6]
  4027b2:	4663      	mov	r3, ip
  4027b4:	e007      	b.n	4027c6 <goto_no_detect+0x36>
  4027b6:	4806      	ldr	r0, [pc, #24]	; (4027d0 <goto_no_detect+0x40>)
  4027b8:	1c59      	adds	r1, r3, #1
  4027ba:	181b      	adds	r3, r3, r0
  4027bc:	f06f 007f 	mvn.w	r0, #127	; 0x7f
  4027c0:	f883 0100 	strb.w	r0, [r3, #256]	; 0x100
  4027c4:	b2cb      	uxtb	r3, r1
  4027c6:	4293      	cmp	r3, r2
  4027c8:	d9f5      	bls.n	4027b6 <goto_no_detect+0x26>
  4027ca:	bd30      	pop	{r4, r5, pc}
  4027cc:	20000bfc 	.word	0x20000bfc
  4027d0:	20000c98 	.word	0x20000c98

004027d4 <start_cal_sensor>:
  4027d4:	b510      	push	{r4, lr}
  4027d6:	4604      	mov	r4, r0
  4027d8:	f7ff ffda 	bl	402790 <goto_no_detect>
  4027dc:	4b04      	ldr	r3, [pc, #16]	; (4027f0 <start_cal_sensor+0x1c>)
  4027de:	210f      	movs	r1, #15
  4027e0:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
  4027e4:	7051      	strb	r1, [r2, #1]
  4027e6:	2201      	movs	r2, #1
  4027e8:	f803 2034 	strb.w	r2, [r3, r4, lsl #3]
  4027ec:	bd10      	pop	{r4, pc}
  4027ee:	bf00      	nop
  4027f0:	20000c98 	.word	0x20000c98

004027f4 <pos_delta>:
  4027f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
  4027f8:	b280      	uxth	r0, r0
  4027fa:	4770      	bx	lr

004027fc <get_channel_delta>:
  4027fc:	4b04      	ldr	r3, [pc, #16]	; (402810 <get_channel_delta+0x14>)
  4027fe:	f100 0120 	add.w	r1, r0, #32
  402802:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
  402806:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
  40280a:	1a80      	subs	r0, r0, r2
  40280c:	b200      	sxth	r0, r0
  40280e:	4770      	bx	lr
  402810:	20000c08 	.word	0x20000c08

00402814 <enter_state_pos_recal>:
  402814:	4b05      	ldr	r3, [pc, #20]	; (40282c <enter_state_pos_recal+0x18>)
  402816:	eb03 02c0 	add.w	r2, r3, r0, lsl #3
  40281a:	7952      	ldrb	r2, [r2, #5]
  40281c:	189a      	adds	r2, r3, r2
  40281e:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
  402822:	2220      	movs	r2, #32
  402824:	f803 2030 	strb.w	r2, [r3, r0, lsl #3]
  402828:	2001      	movs	r0, #1
  40282a:	4770      	bx	lr
  40282c:	20000c98 	.word	0x20000c98

00402830 <process_sensor>:
  402830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402834:	4e99      	ldr	r6, [pc, #612]	; (402a9c <process_sensor+0x26c>)
  402836:	4604      	mov	r4, r0
  402838:	eb06 05c0 	add.w	r5, r6, r0, lsl #3
  40283c:	4688      	mov	r8, r1
  40283e:	f7ff fead 	bl	40259c <qt_get_sensor_delta>
  402842:	792b      	ldrb	r3, [r5, #4]
  402844:	f895 a003 	ldrb.w	sl, [r5, #3]
  402848:	f003 0103 	and.w	r1, r3, #3
  40284c:	3101      	adds	r1, #1
  40284e:	fa4a f101 	asr.w	r1, sl, r1
  402852:	f816 2034 	ldrb.w	r2, [r6, r4, lsl #3]
  402856:	b2c9      	uxtb	r1, r1
  402858:	2901      	cmp	r1, #1
  40285a:	bf98      	it	ls
  40285c:	2102      	movls	r1, #2
  40285e:	ebc1 010a 	rsb	r1, r1, sl
  402862:	2a04      	cmp	r2, #4
  402864:	b287      	uxth	r7, r0
  402866:	fa1f f981 	uxth.w	r9, r1
  40286a:	f000 80c6 	beq.w	4029fa <process_sensor+0x1ca>
  40286e:	d805      	bhi.n	40287c <process_sensor+0x4c>
  402870:	2a01      	cmp	r2, #1
  402872:	d00d      	beq.n	402890 <process_sensor+0x60>
  402874:	2a02      	cmp	r2, #2
  402876:	f040 81d5 	bne.w	402c24 <process_sensor+0x3f4>
  40287a:	e043      	b.n	402904 <process_sensor+0xd4>
  40287c:	2a10      	cmp	r2, #16
  40287e:	f000 8138 	beq.w	402af2 <process_sensor+0x2c2>
  402882:	2a20      	cmp	r2, #32
  402884:	f000 81a5 	beq.w	402bd2 <process_sensor+0x3a2>
  402888:	2a08      	cmp	r2, #8
  40288a:	f040 81cb 	bne.w	402c24 <process_sensor+0x3f4>
  40288e:	e17e      	b.n	402b8e <process_sensor+0x35e>
  402890:	4b83      	ldr	r3, [pc, #524]	; (402aa0 <process_sensor+0x270>)
  402892:	79ae      	ldrb	r6, [r5, #6]
  402894:	881b      	ldrh	r3, [r3, #0]
  402896:	796a      	ldrb	r2, [r5, #5]
  402898:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  40289c:	b29b      	uxth	r3, r3
  40289e:	e01c      	b.n	4028da <process_sensor+0xaa>
  4028a0:	7868      	ldrb	r0, [r5, #1]
  4028a2:	4980      	ldr	r1, [pc, #512]	; (402aa4 <process_sensor+0x274>)
  4028a4:	2809      	cmp	r0, #9
  4028a6:	f102 0020 	add.w	r0, r2, #32
  4028aa:	d904      	bls.n	4028b6 <process_sensor+0x86>
  4028ac:	f831 5012 	ldrh.w	r5, [r1, r2, lsl #1]
  4028b0:	f821 5010 	strh.w	r5, [r1, r0, lsl #1]
  4028b4:	e00d      	b.n	4028d2 <process_sensor+0xa2>
  4028b6:	f831 c010 	ldrh.w	ip, [r1, r0, lsl #1]
  4028ba:	f831 5012 	ldrh.w	r5, [r1, r2, lsl #1]
  4028be:	45ac      	cmp	ip, r5
  4028c0:	d902      	bls.n	4028c8 <process_sensor+0x98>
  4028c2:	f10c 3cff 	add.w	ip, ip, #4294967295
  4028c6:	e002      	b.n	4028ce <process_sensor+0x9e>
  4028c8:	d205      	bcs.n	4028d6 <process_sensor+0xa6>
  4028ca:	f10c 0c01 	add.w	ip, ip, #1
  4028ce:	f821 c010 	strh.w	ip, [r1, r0, lsl #1]
  4028d2:	f043 0308 	orr.w	r3, r3, #8
  4028d6:	3201      	adds	r2, #1
  4028d8:	b2d2      	uxtb	r2, r2
  4028da:	4970      	ldr	r1, [pc, #448]	; (402a9c <process_sensor+0x26c>)
  4028dc:	ea4f 00c4 	mov.w	r0, r4, lsl #3
  4028e0:	42b2      	cmp	r2, r6
  4028e2:	eb00 0501 	add.w	r5, r0, r1
  4028e6:	d9db      	bls.n	4028a0 <process_sensor+0x70>
  4028e8:	786a      	ldrb	r2, [r5, #1]
  4028ea:	486d      	ldr	r0, [pc, #436]	; (402aa0 <process_sensor+0x270>)
  4028ec:	3a01      	subs	r2, #1
  4028ee:	b2d2      	uxtb	r2, r2
  4028f0:	8003      	strh	r3, [r0, #0]
  4028f2:	706a      	strb	r2, [r5, #1]
  4028f4:	b912      	cbnz	r2, 4028fc <process_sensor+0xcc>
  4028f6:	4620      	mov	r0, r4
  4028f8:	f7ff ff4a 	bl	402790 <goto_no_detect>
  4028fc:	4b6a      	ldr	r3, [pc, #424]	; (402aa8 <process_sensor+0x278>)
  4028fe:	2501      	movs	r5, #1
  402900:	789a      	ldrb	r2, [r3, #2]
  402902:	e140      	b.n	402b86 <process_sensor+0x356>
  402904:	f013 0904 	ands.w	r9, r3, #4
  402908:	d009      	beq.n	40291e <process_sensor+0xee>
  40290a:	4620      	mov	r0, r4
  40290c:	2100      	movs	r1, #0
  40290e:	f7ff ff81 	bl	402814 <enter_state_pos_recal>
  402912:	4b63      	ldr	r3, [pc, #396]	; (402aa0 <process_sensor+0x270>)
  402914:	4605      	mov	r5, r0
  402916:	881a      	ldrh	r2, [r3, #0]
  402918:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  40291c:	e06b      	b.n	4029f6 <process_sensor+0x1c6>
  40291e:	b238      	sxth	r0, r7
  402920:	f7ff ff68 	bl	4027f4 <pos_delta>
  402924:	4550      	cmp	r0, sl
  402926:	d30b      	bcc.n	402940 <process_sensor+0x110>
  402928:	4b5d      	ldr	r3, [pc, #372]	; (402aa0 <process_sensor+0x270>)
  40292a:	2104      	movs	r1, #4
  40292c:	881a      	ldrh	r2, [r3, #0]
  40292e:	f885 9002 	strb.w	r9, [r5, #2]
  402932:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  402936:	f806 1034 	strb.w	r1, [r6, r4, lsl #3]
  40293a:	2501      	movs	r5, #1
  40293c:	801a      	strh	r2, [r3, #0]
  40293e:	e172      	b.n	402c26 <process_sensor+0x3f6>
  402940:	f1b8 0f00 	cmp.w	r8, #0
  402944:	f000 816e 	beq.w	402c24 <process_sensor+0x3f4>
  402948:	f896 3120 	ldrb.w	r3, [r6, #288]	; 0x120
  40294c:	2b00      	cmp	r3, #0
  40294e:	f040 8169 	bne.w	402c24 <process_sensor+0x3f4>
  402952:	4a55      	ldr	r2, [pc, #340]	; (402aa8 <process_sensor+0x278>)
  402954:	f06f 037f 	mvn.w	r3, #127	; 0x7f
  402958:	7911      	ldrb	r1, [r2, #4]
  40295a:	7956      	ldrb	r6, [r2, #5]
  40295c:	1a5b      	subs	r3, r3, r1
  40295e:	fa5f fa83 	uxtb.w	sl, r3
  402962:	4b4f      	ldr	r3, [pc, #316]	; (402aa0 <process_sensor+0x270>)
  402964:	79af      	ldrb	r7, [r5, #6]
  402966:	881a      	ldrh	r2, [r3, #0]
  402968:	f086 0680 	eor.w	r6, r6, #128	; 0x80
  40296c:	796b      	ldrb	r3, [r5, #5]
  40296e:	e03e      	b.n	4029ee <process_sensor+0x1be>
  402970:	484c      	ldr	r0, [pc, #304]	; (402aa4 <process_sensor+0x274>)
  402972:	f103 0c20 	add.w	ip, r3, #32
  402976:	f830 401c 	ldrh.w	r4, [r0, ip, lsl #1]
  40297a:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
  40297e:	428c      	cmp	r4, r1
  402980:	d20b      	bcs.n	40299a <process_sensor+0x16a>
  402982:	4946      	ldr	r1, [pc, #280]	; (402a9c <process_sensor+0x26c>)
  402984:	1859      	adds	r1, r3, r1
  402986:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
  40298a:	4445      	add	r5, r8
  40298c:	b2ed      	uxtb	r5, r5
  40298e:	42b5      	cmp	r5, r6
  402990:	f881 5100 	strb.w	r5, [r1, #256]	; 0x100
  402994:	d329      	bcc.n	4029ea <process_sensor+0x1ba>
  402996:	3401      	adds	r4, #1
  402998:	e00c      	b.n	4029b4 <process_sensor+0x184>
  40299a:	4940      	ldr	r1, [pc, #256]	; (402a9c <process_sensor+0x26c>)
  40299c:	d913      	bls.n	4029c6 <process_sensor+0x196>
  40299e:	1859      	adds	r1, r3, r1
  4029a0:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
  4029a4:	ebc8 0505 	rsb	r5, r8, r5
  4029a8:	b2ed      	uxtb	r5, r5
  4029aa:	4555      	cmp	r5, sl
  4029ac:	f881 5100 	strb.w	r5, [r1, #256]	; 0x100
  4029b0:	d81b      	bhi.n	4029ea <process_sensor+0x1ba>
  4029b2:	3c01      	subs	r4, #1
  4029b4:	f820 401c 	strh.w	r4, [r0, ip, lsl #1]
  4029b8:	f06f 007f 	mvn.w	r0, #127	; 0x7f
  4029bc:	f881 0100 	strb.w	r0, [r1, #256]	; 0x100
  4029c0:	f042 0208 	orr.w	r2, r2, #8
  4029c4:	e011      	b.n	4029ea <process_sensor+0x1ba>
  4029c6:	1859      	adds	r1, r3, r1
  4029c8:	f891 0100 	ldrb.w	r0, [r1, #256]	; 0x100
  4029cc:	2880      	cmp	r0, #128	; 0x80
  4029ce:	d902      	bls.n	4029d6 <process_sensor+0x1a6>
  4029d0:	3801      	subs	r0, #1
  4029d2:	f881 0100 	strb.w	r0, [r1, #256]	; 0x100
  4029d6:	4931      	ldr	r1, [pc, #196]	; (402a9c <process_sensor+0x26c>)
  4029d8:	1859      	adds	r1, r3, r1
  4029da:	f891 0100 	ldrb.w	r0, [r1, #256]	; 0x100
  4029de:	f010 0f80 	tst.w	r0, #128	; 0x80
  4029e2:	d102      	bne.n	4029ea <process_sensor+0x1ba>
  4029e4:	3001      	adds	r0, #1
  4029e6:	f881 0100 	strb.w	r0, [r1, #256]	; 0x100
  4029ea:	3301      	adds	r3, #1
  4029ec:	b2db      	uxtb	r3, r3
  4029ee:	42bb      	cmp	r3, r7
  4029f0:	d9be      	bls.n	402970 <process_sensor+0x140>
  4029f2:	4b2b      	ldr	r3, [pc, #172]	; (402aa0 <process_sensor+0x270>)
  4029f4:	2500      	movs	r5, #0
  4029f6:	801a      	strh	r2, [r3, #0]
  4029f8:	e115      	b.n	402c26 <process_sensor+0x3f6>
  4029fa:	b238      	sxth	r0, r7
  4029fc:	f7ff fefa 	bl	4027f4 <pos_delta>
  402a00:	4550      	cmp	r0, sl
  402a02:	d372      	bcc.n	402aea <process_sensor+0x2ba>
  402a04:	4b28      	ldr	r3, [pc, #160]	; (402aa8 <process_sensor+0x278>)
  402a06:	789b      	ldrb	r3, [r3, #2]
  402a08:	f886 3120 	strb.w	r3, [r6, #288]	; 0x120
  402a0c:	78ab      	ldrb	r3, [r5, #2]
  402a0e:	f895 a004 	ldrb.w	sl, [r5, #4]
  402a12:	3301      	adds	r3, #1
  402a14:	f3ca 0ac2 	ubfx	sl, sl, #3, #3
  402a18:	70ab      	strb	r3, [r5, #2]
  402a1a:	f1ba 0f00 	cmp.w	sl, #0
  402a1e:	d032      	beq.n	402a86 <process_sensor+0x256>
  402a20:	2600      	movs	r6, #0
  402a22:	4635      	mov	r5, r6
  402a24:	e026      	b.n	402a74 <process_sensor+0x244>
  402a26:	42a5      	cmp	r5, r4
  402a28:	d022      	beq.n	402a70 <process_sensor+0x240>
  402a2a:	f899 3004 	ldrb.w	r3, [r9, #4]
  402a2e:	f3c3 03c2 	ubfx	r3, r3, #3, #3
  402a32:	4553      	cmp	r3, sl
  402a34:	d11c      	bne.n	402a70 <process_sensor+0x240>
  402a36:	4628      	mov	r0, r5
  402a38:	f7ff fdb0 	bl	40259c <qt_get_sensor_delta>
  402a3c:	eb08 03c4 	add.w	r3, r8, r4, lsl #3
  402a40:	f899 1003 	ldrb.w	r1, [r9, #3]
  402a44:	f893 9003 	ldrb.w	r9, [r3, #3]
  402a48:	b200      	sxth	r0, r0
  402a4a:	fa0f fc87 	sxth.w	ip, r7
  402a4e:	1a41      	subs	r1, r0, r1
  402a50:	ebc9 020c 	rsb	r2, r9, ip
  402a54:	4291      	cmp	r1, r2
  402a56:	dc08      	bgt.n	402a6a <process_sensor+0x23a>
  402a58:	f818 3035 	ldrb.w	r3, [r8, r5, lsl #3]
  402a5c:	2b10      	cmp	r3, #16
  402a5e:	d001      	beq.n	402a64 <process_sensor+0x234>
  402a60:	2b08      	cmp	r3, #8
  402a62:	d105      	bne.n	402a70 <process_sensor+0x240>
  402a64:	4b0d      	ldr	r3, [pc, #52]	; (402a9c <process_sensor+0x26c>)
  402a66:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
  402a6a:	2200      	movs	r2, #0
  402a6c:	709a      	strb	r2, [r3, #2]
  402a6e:	2601      	movs	r6, #1
  402a70:	3501      	adds	r5, #1
  402a72:	b2ed      	uxtb	r5, r5
  402a74:	f8df 8024 	ldr.w	r8, [pc, #36]	; 402a9c <process_sensor+0x26c>
  402a78:	f898 3121 	ldrb.w	r3, [r8, #289]	; 0x121
  402a7c:	eb08 09c5 	add.w	r9, r8, r5, lsl #3
  402a80:	42ab      	cmp	r3, r5
  402a82:	d8d0      	bhi.n	402a26 <process_sensor+0x1f6>
  402a84:	b996      	cbnz	r6, 402aac <process_sensor+0x27c>
  402a86:	4b08      	ldr	r3, [pc, #32]	; (402aa8 <process_sensor+0x278>)
  402a88:	785b      	ldrb	r3, [r3, #1]
  402a8a:	b17b      	cbz	r3, 402aac <process_sensor+0x27c>
  402a8c:	4b04      	ldr	r3, [pc, #16]	; (402aa0 <process_sensor+0x270>)
  402a8e:	2501      	movs	r5, #1
  402a90:	881a      	ldrh	r2, [r3, #0]
  402a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  402a96:	801a      	strh	r2, [r3, #0]
  402a98:	e009      	b.n	402aae <process_sensor+0x27e>
  402a9a:	bf00      	nop
  402a9c:	20000c98 	.word	0x20000c98
  402aa0:	20000bfc 	.word	0x20000bfc
  402aa4:	20000c08 	.word	0x20000c08
  402aa8:	20000bf4 	.word	0x20000bf4
  402aac:	2500      	movs	r5, #0
  402aae:	4a5f      	ldr	r2, [pc, #380]	; (402c2c <process_sensor+0x3fc>)
  402ab0:	495f      	ldr	r1, [pc, #380]	; (402c30 <process_sensor+0x400>)
  402ab2:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
  402ab6:	7849      	ldrb	r1, [r1, #1]
  402ab8:	7898      	ldrb	r0, [r3, #2]
  402aba:	4288      	cmp	r0, r1
  402abc:	f0c0 80b3 	bcc.w	402c26 <process_sensor+0x3f6>
  402ac0:	495c      	ldr	r1, [pc, #368]	; (402c34 <process_sensor+0x404>)
  402ac2:	7918      	ldrb	r0, [r3, #4]
  402ac4:	f8b1 c000 	ldrh.w	ip, [r1]
  402ac8:	f04c 0c03 	orr.w	ip, ip, #3
  402acc:	f8a1 c000 	strh.w	ip, [r1]
  402ad0:	2110      	movs	r1, #16
  402ad2:	f802 1034 	strb.w	r1, [r2, r4, lsl #3]
  402ad6:	2200      	movs	r2, #0
  402ad8:	f010 0fc0 	tst.w	r0, #192	; 0xc0
  402adc:	705a      	strb	r2, [r3, #1]
  402ade:	f000 80a2 	beq.w	402c26 <process_sensor+0x3f6>
  402ae2:	4620      	mov	r0, r4
  402ae4:	f000 f9d8 	bl	402e98 <rotor_slider_enter_detect>
  402ae8:	e09d      	b.n	402c26 <process_sensor+0x3f6>
  402aea:	4620      	mov	r0, r4
  402aec:	f7ff fe50 	bl	402790 <goto_no_detect>
  402af0:	e098      	b.n	402c24 <process_sensor+0x3f4>
  402af2:	f013 0f04 	tst.w	r3, #4
  402af6:	d009      	beq.n	402b0c <process_sensor+0x2dc>
  402af8:	4620      	mov	r0, r4
  402afa:	2180      	movs	r1, #128	; 0x80
  402afc:	f7ff fe8a 	bl	402814 <enter_state_pos_recal>
  402b00:	4b4c      	ldr	r3, [pc, #304]	; (402c34 <process_sensor+0x404>)
  402b02:	4605      	mov	r5, r0
  402b04:	881a      	ldrh	r2, [r3, #0]
  402b06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  402b0a:	e039      	b.n	402b80 <process_sensor+0x350>
  402b0c:	b238      	sxth	r0, r7
  402b0e:	f7ff fe71 	bl	4027f4 <pos_delta>
  402b12:	4548      	cmp	r0, r9
  402b14:	4f47      	ldr	r7, [pc, #284]	; (402c34 <process_sensor+0x404>)
  402b16:	d208      	bcs.n	402b2a <process_sensor+0x2fa>
  402b18:	883b      	ldrh	r3, [r7, #0]
  402b1a:	2208      	movs	r2, #8
  402b1c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  402b20:	f806 2034 	strb.w	r2, [r6, r4, lsl #3]
  402b24:	2501      	movs	r5, #1
  402b26:	803b      	strh	r3, [r7, #0]
  402b28:	e02b      	b.n	402b82 <process_sensor+0x352>
  402b2a:	4b41      	ldr	r3, [pc, #260]	; (402c30 <process_sensor+0x400>)
  402b2c:	8839      	ldrh	r1, [r7, #0]
  402b2e:	785a      	ldrb	r2, [r3, #1]
  402b30:	78ab      	ldrb	r3, [r5, #2]
  402b32:	f041 0101 	orr.w	r1, r1, #1
  402b36:	429a      	cmp	r2, r3
  402b38:	8039      	strh	r1, [r7, #0]
  402b3a:	d901      	bls.n	402b40 <process_sensor+0x310>
  402b3c:	3301      	adds	r3, #1
  402b3e:	70ab      	strb	r3, [r5, #2]
  402b40:	4b3a      	ldr	r3, [pc, #232]	; (402c2c <process_sensor+0x3fc>)
  402b42:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
  402b46:	791b      	ldrb	r3, [r3, #4]
  402b48:	f013 0fc0 	tst.w	r3, #192	; 0xc0
  402b4c:	d002      	beq.n	402b54 <process_sensor+0x324>
  402b4e:	4620      	mov	r0, r4
  402b50:	f000 f9ec 	bl	402f2c <calc_rotor_slider_value>
  402b54:	4b36      	ldr	r3, [pc, #216]	; (402c30 <process_sensor+0x400>)
  402b56:	78dd      	ldrb	r5, [r3, #3]
  402b58:	b19d      	cbz	r5, 402b82 <process_sensor+0x352>
  402b5a:	4b34      	ldr	r3, [pc, #208]	; (402c2c <process_sensor+0x3fc>)
  402b5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
  402b60:	785a      	ldrb	r2, [r3, #1]
  402b62:	42aa      	cmp	r2, r5
  402b64:	d204      	bcs.n	402b70 <process_sensor+0x340>
  402b66:	4490      	add	r8, r2
  402b68:	f883 8001 	strb.w	r8, [r3, #1]
  402b6c:	2500      	movs	r5, #0
  402b6e:	e008      	b.n	402b82 <process_sensor+0x352>
  402b70:	4620      	mov	r0, r4
  402b72:	f7ff fe2f 	bl	4027d4 <start_cal_sensor>
  402b76:	4b2f      	ldr	r3, [pc, #188]	; (402c34 <process_sensor+0x404>)
  402b78:	2501      	movs	r5, #1
  402b7a:	881a      	ldrh	r2, [r3, #0]
  402b7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  402b80:	801a      	strh	r2, [r3, #0]
  402b82:	4b2b      	ldr	r3, [pc, #172]	; (402c30 <process_sensor+0x400>)
  402b84:	789a      	ldrb	r2, [r3, #2]
  402b86:	4b29      	ldr	r3, [pc, #164]	; (402c2c <process_sensor+0x3fc>)
  402b88:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
  402b8c:	e04b      	b.n	402c26 <process_sensor+0x3f6>
  402b8e:	4b28      	ldr	r3, [pc, #160]	; (402c30 <process_sensor+0x400>)
  402b90:	789b      	ldrb	r3, [r3, #2]
  402b92:	f886 3120 	strb.w	r3, [r6, #288]	; 0x120
  402b96:	78ad      	ldrb	r5, [r5, #2]
  402b98:	2d00      	cmp	r5, #0
  402b9a:	d02c      	beq.n	402bf6 <process_sensor+0x3c6>
  402b9c:	b238      	sxth	r0, r7
  402b9e:	f7ff fe29 	bl	4027f4 <pos_delta>
  402ba2:	4548      	cmp	r0, r9
  402ba4:	4f23      	ldr	r7, [pc, #140]	; (402c34 <process_sensor+0x404>)
  402ba6:	d908      	bls.n	402bba <process_sensor+0x38a>
  402ba8:	883b      	ldrh	r3, [r7, #0]
  402baa:	2210      	movs	r2, #16
  402bac:	f043 0301 	orr.w	r3, r3, #1
  402bb0:	f806 2034 	strb.w	r2, [r6, r4, lsl #3]
  402bb4:	2500      	movs	r5, #0
  402bb6:	803b      	strh	r3, [r7, #0]
  402bb8:	e004      	b.n	402bc4 <process_sensor+0x394>
  402bba:	883b      	ldrh	r3, [r7, #0]
  402bbc:	2501      	movs	r5, #1
  402bbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  402bc2:	803b      	strh	r3, [r7, #0]
  402bc4:	4b19      	ldr	r3, [pc, #100]	; (402c2c <process_sensor+0x3fc>)
  402bc6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  402bca:	78a3      	ldrb	r3, [r4, #2]
  402bcc:	3b01      	subs	r3, #1
  402bce:	70a3      	strb	r3, [r4, #2]
  402bd0:	e029      	b.n	402c26 <process_sensor+0x3f6>
  402bd2:	7969      	ldrb	r1, [r5, #5]
  402bd4:	1989      	adds	r1, r1, r6
  402bd6:	f891 2100 	ldrb.w	r2, [r1, #256]	; 0x100
  402bda:	3201      	adds	r2, #1
  402bdc:	b2d2      	uxtb	r2, r2
  402bde:	f013 0504 	ands.w	r5, r3, #4
  402be2:	f881 2100 	strb.w	r2, [r1, #256]	; 0x100
  402be6:	d10a      	bne.n	402bfe <process_sensor+0x3ce>
  402be8:	f012 0f80 	tst.w	r2, #128	; 0x80
  402bec:	d003      	beq.n	402bf6 <process_sensor+0x3c6>
  402bee:	2310      	movs	r3, #16
  402bf0:	f806 3034 	strb.w	r3, [r6, r4, lsl #3]
  402bf4:	e017      	b.n	402c26 <process_sensor+0x3f6>
  402bf6:	4620      	mov	r0, r4
  402bf8:	f7ff fdca 	bl	402790 <goto_no_detect>
  402bfc:	e013      	b.n	402c26 <process_sensor+0x3f6>
  402bfe:	4b0c      	ldr	r3, [pc, #48]	; (402c30 <process_sensor+0x400>)
  402c00:	4f0c      	ldr	r7, [pc, #48]	; (402c34 <process_sensor+0x404>)
  402c02:	799b      	ldrb	r3, [r3, #6]
  402c04:	4293      	cmp	r3, r2
  402c06:	d807      	bhi.n	402c18 <process_sensor+0x3e8>
  402c08:	4620      	mov	r0, r4
  402c0a:	f7ff fde3 	bl	4027d4 <start_cal_sensor>
  402c0e:	883b      	ldrh	r3, [r7, #0]
  402c10:	2501      	movs	r5, #1
  402c12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  402c16:	e003      	b.n	402c20 <process_sensor+0x3f0>
  402c18:	883b      	ldrh	r3, [r7, #0]
  402c1a:	2501      	movs	r5, #1
  402c1c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  402c20:	803b      	strh	r3, [r7, #0]
  402c22:	e000      	b.n	402c26 <process_sensor+0x3f6>
  402c24:	2500      	movs	r5, #0
  402c26:	4628      	mov	r0, r5
  402c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c2c:	20000c98 	.word	0x20000c98
  402c30:	20000bf4 	.word	0x20000bf4
  402c34:	20000bfc 	.word	0x20000bfc

00402c38 <burst_init>:
  402c38:	b508      	push	{r3, lr}
  402c3a:	b100      	cbz	r0, 402c3e <burst_init+0x6>
  402c3c:	4780      	blx	r0
  402c3e:	bd08      	pop	{r3, pc}

00402c40 <burst_reset>:
  402c40:	4b05      	ldr	r3, [pc, #20]	; (402c58 <burst_reset+0x18>)
  402c42:	2200      	movs	r2, #0
  402c44:	61da      	str	r2, [r3, #28]
  402c46:	601a      	str	r2, [r3, #0]
  402c48:	605a      	str	r2, [r3, #4]
  402c4a:	611a      	str	r2, [r3, #16]
  402c4c:	615a      	str	r2, [r3, #20]
  402c4e:	609a      	str	r2, [r3, #8]
  402c50:	60da      	str	r2, [r3, #12]
  402c52:	619a      	str	r2, [r3, #24]
  402c54:	4770      	bx	lr
  402c56:	bf00      	nop
  402c58:	20000dbc 	.word	0x20000dbc

00402c5c <burst>:
  402c5c:	b508      	push	{r3, lr}
  402c5e:	4b0a      	ldr	r3, [pc, #40]	; (402c88 <burst+0x2c>)
  402c60:	689a      	ldr	r2, [r3, #8]
  402c62:	b90a      	cbnz	r2, 402c68 <burst+0xc>
  402c64:	681b      	ldr	r3, [r3, #0]
  402c66:	b123      	cbz	r3, 402c72 <burst+0x16>
  402c68:	4b08      	ldr	r3, [pc, #32]	; (402c8c <burst+0x30>)
  402c6a:	681b      	ldr	r3, [r3, #0]
  402c6c:	b10b      	cbz	r3, 402c72 <burst+0x16>
  402c6e:	2000      	movs	r0, #0
  402c70:	4798      	blx	r3
  402c72:	4b05      	ldr	r3, [pc, #20]	; (402c88 <burst+0x2c>)
  402c74:	68da      	ldr	r2, [r3, #12]
  402c76:	b90a      	cbnz	r2, 402c7c <burst+0x20>
  402c78:	685b      	ldr	r3, [r3, #4]
  402c7a:	b123      	cbz	r3, 402c86 <burst+0x2a>
  402c7c:	4b03      	ldr	r3, [pc, #12]	; (402c8c <burst+0x30>)
  402c7e:	681b      	ldr	r3, [r3, #0]
  402c80:	b10b      	cbz	r3, 402c86 <burst+0x2a>
  402c82:	2001      	movs	r0, #1
  402c84:	4798      	blx	r3
  402c86:	bd08      	pop	{r3, pc}
  402c88:	20000dbc 	.word	0x20000dbc
  402c8c:	20000c94 	.word	0x20000c94

00402c90 <calc_masks>:
  402c90:	b570      	push	{r4, r5, r6, lr}
  402c92:	f7ff ffd5 	bl	402c40 <burst_reset>
  402c96:	4a3f      	ldr	r2, [pc, #252]	; (402d94 <calc_masks+0x104>)
  402c98:	2300      	movs	r3, #0
  402c9a:	7814      	ldrb	r4, [r2, #0]
  402c9c:	4618      	mov	r0, r3
  402c9e:	00e4      	lsls	r4, r4, #3
  402ca0:	469c      	mov	ip, r3
  402ca2:	e016      	b.n	402cd2 <calc_masks+0x42>
  402ca4:	493c      	ldr	r1, [pc, #240]	; (402d98 <calc_masks+0x108>)
  402ca6:	18c9      	adds	r1, r1, r3
  402ca8:	790d      	ldrb	r5, [r1, #4]
  402caa:	794a      	ldrb	r2, [r1, #5]
  402cac:	f015 0fc0 	tst.w	r5, #192	; 0xc0
  402cb0:	d105      	bne.n	402cbe <calc_masks+0x2e>
  402cb2:	2101      	movs	r1, #1
  402cb4:	fa11 f202 	lsls.w	r2, r1, r2
  402cb8:	ea4c 0c02 	orr.w	ip, ip, r2
  402cbc:	e008      	b.n	402cd0 <calc_masks+0x40>
  402cbe:	7989      	ldrb	r1, [r1, #6]
  402cc0:	e004      	b.n	402ccc <calc_masks+0x3c>
  402cc2:	2501      	movs	r5, #1
  402cc4:	4095      	lsls	r5, r2
  402cc6:	3201      	adds	r2, #1
  402cc8:	4328      	orrs	r0, r5
  402cca:	b2d2      	uxtb	r2, r2
  402ccc:	428a      	cmp	r2, r1
  402cce:	d9f8      	bls.n	402cc2 <calc_masks+0x32>
  402cd0:	3308      	adds	r3, #8
  402cd2:	42a3      	cmp	r3, r4
  402cd4:	d1e6      	bne.n	402ca4 <calc_masks+0x14>
  402cd6:	2200      	movs	r2, #0
  402cd8:	4613      	mov	r3, r2
  402cda:	fa30 f103 	lsrs.w	r1, r0, r3
  402cde:	f011 0f01 	tst.w	r1, #1
  402ce2:	d035      	beq.n	402d50 <calc_masks+0xc0>
  402ce4:	2501      	movs	r5, #1
  402ce6:	fa15 f603 	lsls.w	r6, r5, r3
  402cea:	492c      	ldr	r1, [pc, #176]	; (402d9c <calc_masks+0x10c>)
  402cec:	2b1f      	cmp	r3, #31
  402cee:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
  402cf2:	ea46 0404 	orr.w	r4, r6, r4
  402cf6:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  402cfa:	d006      	beq.n	402d0a <calc_masks+0x7a>
  402cfc:	195e      	adds	r6, r3, r5
  402cfe:	40b5      	lsls	r5, r6
  402d00:	ea45 0404 	orr.w	r4, r5, r4
  402d04:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  402d08:	e006      	b.n	402d18 <calc_masks+0x88>
  402d0a:	1c94      	adds	r4, r2, #2
  402d0c:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
  402d10:	f045 0501 	orr.w	r5, r5, #1
  402d14:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
  402d18:	1c9c      	adds	r4, r3, #2
  402d1a:	2c1f      	cmp	r4, #31
  402d1c:	491f      	ldr	r1, [pc, #124]	; (402d9c <calc_masks+0x10c>)
  402d1e:	d808      	bhi.n	402d32 <calc_masks+0xa2>
  402d20:	2501      	movs	r5, #1
  402d22:	fa15 f404 	lsls.w	r4, r5, r4
  402d26:	f851 5022 	ldr.w	r5, [r1, r2, lsl #2]
  402d2a:	432c      	orrs	r4, r5
  402d2c:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
  402d30:	e00a      	b.n	402d48 <calc_masks+0xb8>
  402d32:	2501      	movs	r5, #1
  402d34:	f004 041f 	and.w	r4, r4, #31
  402d38:	fa15 f404 	lsls.w	r4, r5, r4
  402d3c:	1c95      	adds	r5, r2, #2
  402d3e:	f851 6025 	ldr.w	r6, [r1, r5, lsl #2]
  402d42:	4334      	orrs	r4, r6
  402d44:	f841 4025 	str.w	r4, [r1, r5, lsl #2]
  402d48:	3302      	adds	r3, #2
  402d4a:	b2db      	uxtb	r3, r3
  402d4c:	2101      	movs	r1, #1
  402d4e:	e00e      	b.n	402d6e <calc_masks+0xde>
  402d50:	fa2c f103 	lsr.w	r1, ip, r3
  402d54:	f011 0101 	ands.w	r1, r1, #1
  402d58:	d009      	beq.n	402d6e <calc_masks+0xde>
  402d5a:	2101      	movs	r1, #1
  402d5c:	fa11 f603 	lsls.w	r6, r1, r3
  402d60:	4c0e      	ldr	r4, [pc, #56]	; (402d9c <calc_masks+0x10c>)
  402d62:	f854 5022 	ldr.w	r5, [r4, r2, lsl #2]
  402d66:	ea46 0505 	orr.w	r5, r6, r5
  402d6a:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
  402d6e:	3301      	adds	r3, #1
  402d70:	b2db      	uxtb	r3, r3
  402d72:	2a00      	cmp	r2, #0
  402d74:	bf0c      	ite	eq
  402d76:	460a      	moveq	r2, r1
  402d78:	2200      	movne	r2, #0
  402d7a:	2b1f      	cmp	r3, #31
  402d7c:	d9ad      	bls.n	402cda <calc_masks+0x4a>
  402d7e:	4a07      	ldr	r2, [pc, #28]	; (402d9c <calc_masks+0x10c>)
  402d80:	4b07      	ldr	r3, [pc, #28]	; (402da0 <calc_masks+0x110>)
  402d82:	68d4      	ldr	r4, [r2, #12]
  402d84:	6810      	ldr	r0, [r2, #0]
  402d86:	6851      	ldr	r1, [r2, #4]
  402d88:	6892      	ldr	r2, [r2, #8]
  402d8a:	60dc      	str	r4, [r3, #12]
  402d8c:	6018      	str	r0, [r3, #0]
  402d8e:	6059      	str	r1, [r3, #4]
  402d90:	609a      	str	r2, [r3, #8]
  402d92:	bd70      	pop	{r4, r5, r6, pc}
  402d94:	20000db9 	.word	0x20000db9
  402d98:	20000c98 	.word	0x20000c98
  402d9c:	20000dbc 	.word	0x20000dbc
  402da0:	20000dcc 	.word	0x20000dcc

00402da4 <init_rotor_slider>:
  402da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402da8:	4c11      	ldr	r4, [pc, #68]	; (402df0 <init_rotor_slider+0x4c>)
  402daa:	4d12      	ldr	r5, [pc, #72]	; (402df4 <init_rotor_slider+0x50>)
  402dac:	f89d 601c 	ldrb.w	r6, [sp, #28]
  402db0:	f894 c000 	ldrb.w	ip, [r4]
  402db4:	f89d 8018 	ldrb.w	r8, [sp, #24]
  402db8:	782d      	ldrb	r5, [r5, #0]
  402dba:	4f0f      	ldr	r7, [pc, #60]	; (402df8 <init_rotor_slider+0x54>)
  402dbc:	f006 0603 	and.w	r6, r6, #3
  402dc0:	f003 0307 	and.w	r3, r3, #7
  402dc4:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
  402dc8:	ea46 03c3 	orr.w	r3, r6, r3, lsl #3
  402dcc:	ea4f 1748 	mov.w	r7, r8, lsl #5
  402dd0:	eb04 068c 	add.w	r6, r4, ip, lsl #2
  402dd4:	f10c 0801 	add.w	r8, ip, #1
  402dd8:	71b7      	strb	r7, [r6, #6]
  402dda:	712b      	strb	r3, [r5, #4]
  402ddc:	f884 8000 	strb.w	r8, [r4]
  402de0:	70ea      	strb	r2, [r5, #3]
  402de2:	7168      	strb	r0, [r5, #5]
  402de4:	71a9      	strb	r1, [r5, #6]
  402de6:	f885 c007 	strb.w	ip, [r5, #7]
  402dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dee:	bf00      	nop
  402df0:	20000ddc 	.word	0x20000ddc
  402df4:	20000db9 	.word	0x20000db9
  402df8:	20000c98 	.word	0x20000c98

00402dfc <qt_enable_slider>:
  402dfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  402dfe:	4694      	mov	ip, r2
  402e00:	f89d 4018 	ldrb.w	r4, [sp, #24]
  402e04:	f89d 501c 	ldrb.w	r5, [sp, #28]
  402e08:	461a      	mov	r2, r3
  402e0a:	4663      	mov	r3, ip
  402e0c:	9500      	str	r5, [sp, #0]
  402e0e:	9401      	str	r4, [sp, #4]
  402e10:	f7ff ffc8 	bl	402da4 <init_rotor_slider>
  402e14:	4a06      	ldr	r2, [pc, #24]	; (402e30 <qt_enable_slider+0x34>)
  402e16:	4907      	ldr	r1, [pc, #28]	; (402e34 <qt_enable_slider+0x38>)
  402e18:	7810      	ldrb	r0, [r2, #0]
  402e1a:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  402e1e:	790b      	ldrb	r3, [r1, #4]
  402e20:	3001      	adds	r0, #1
  402e22:	ea6f 6343 	mvn.w	r3, r3, lsl #25
  402e26:	ea6f 6353 	mvn.w	r3, r3, lsr #25
  402e2a:	710b      	strb	r3, [r1, #4]
  402e2c:	7010      	strb	r0, [r2, #0]
  402e2e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  402e30:	20000db9 	.word	0x20000db9
  402e34:	20000c98 	.word	0x20000c98

00402e38 <divide>:
  402e38:	b530      	push	{r4, r5, lr}
  402e3a:	4603      	mov	r3, r0
  402e3c:	468c      	mov	ip, r1
  402e3e:	b341      	cbz	r1, 402e92 <divide+0x5a>
  402e40:	3201      	adds	r2, #1
  402e42:	b2d2      	uxtb	r2, r2
  402e44:	e001      	b.n	402e4a <divide+0x12>
  402e46:	b2c2      	uxtb	r2, r0
  402e48:	b28b      	uxth	r3, r1
  402e4a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  402e4e:	d10a      	bne.n	402e66 <divide+0x2e>
  402e50:	1e50      	subs	r0, r2, #1
  402e52:	0059      	lsls	r1, r3, #1
  402e54:	2a00      	cmp	r2, #0
  402e56:	d1f6      	bne.n	402e46 <divide+0xe>
  402e58:	e005      	b.n	402e66 <divide+0x2e>
  402e5a:	3201      	adds	r2, #1
  402e5c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
  402e60:	b2d2      	uxtb	r2, r2
  402e62:	fa1f fc8c 	uxth.w	ip, ip
  402e66:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
  402e6a:	d0f6      	beq.n	402e5a <divide+0x22>
  402e6c:	2000      	movs	r0, #0
  402e6e:	e007      	b.n	402e80 <divide+0x48>
  402e70:	4563      	cmp	r3, ip
  402e72:	d302      	bcc.n	402e7a <divide+0x42>
  402e74:	3001      	adds	r0, #1
  402e76:	b2a3      	uxth	r3, r4
  402e78:	b280      	uxth	r0, r0
  402e7a:	b2ea      	uxtb	r2, r5
  402e7c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
  402e80:	0041      	lsls	r1, r0, #1
  402e82:	1e55      	subs	r5, r2, #1
  402e84:	ebcc 0403 	rsb	r4, ip, r3
  402e88:	b12a      	cbz	r2, 402e96 <divide+0x5e>
  402e8a:	f410 4f00 	tst.w	r0, #32768	; 0x8000
  402e8e:	b288      	uxth	r0, r1
  402e90:	d0ee      	beq.n	402e70 <divide+0x38>
  402e92:	f64f 70ff 	movw	r0, #65535	; 0xffff
  402e96:	bd30      	pop	{r4, r5, pc}

00402e98 <rotor_slider_enter_detect>:
  402e98:	4b05      	ldr	r3, [pc, #20]	; (402eb0 <rotor_slider_enter_detect+0x18>)
  402e9a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  402e9e:	79da      	ldrb	r2, [r3, #7]
  402ea0:	4b04      	ldr	r3, [pc, #16]	; (402eb4 <rotor_slider_enter_detect+0x1c>)
  402ea2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  402ea6:	799a      	ldrb	r2, [r3, #6]
  402ea8:	f042 0201 	orr.w	r2, r2, #1
  402eac:	719a      	strb	r2, [r3, #6]
  402eae:	4770      	bx	lr
  402eb0:	20000c98 	.word	0x20000c98
  402eb4:	20000ddc 	.word	0x20000ddc

00402eb8 <fill_out_rotor_slider_deltas>:
  402eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ebc:	4c19      	ldr	r4, [pc, #100]	; (402f24 <fill_out_rotor_slider_deltas+0x6c>)
  402ebe:	f100 0620 	add.w	r6, r0, #32
  402ec2:	f100 0321 	add.w	r3, r0, #33	; 0x21
  402ec6:	4605      	mov	r5, r0
  402ec8:	f834 1016 	ldrh.w	r1, [r4, r6, lsl #1]
  402ecc:	f834 0013 	ldrh.w	r0, [r4, r3, lsl #1]
  402ed0:	220c      	movs	r2, #12
  402ed2:	f7ff ffb1 	bl	402e38 <divide>
  402ed6:	1c6b      	adds	r3, r5, #1
  402ed8:	4601      	mov	r1, r0
  402eda:	220c      	movs	r2, #12
  402edc:	f834 0013 	ldrh.w	r0, [r4, r3, lsl #1]
  402ee0:	f7ff ffaa 	bl	402e38 <divide>
  402ee4:	f105 0322 	add.w	r3, r5, #34	; 0x22
  402ee8:	4607      	mov	r7, r0
  402eea:	f834 1016 	ldrh.w	r1, [r4, r6, lsl #1]
  402eee:	f834 0013 	ldrh.w	r0, [r4, r3, lsl #1]
  402ef2:	220c      	movs	r2, #12
  402ef4:	f7ff ffa0 	bl	402e38 <divide>
  402ef8:	1cab      	adds	r3, r5, #2
  402efa:	4601      	mov	r1, r0
  402efc:	220c      	movs	r2, #12
  402efe:	f834 0013 	ldrh.w	r0, [r4, r3, lsl #1]
  402f02:	f7ff ff99 	bl	402e38 <divide>
  402f06:	4680      	mov	r8, r0
  402f08:	4628      	mov	r0, r5
  402f0a:	f7ff fc77 	bl	4027fc <get_channel_delta>
  402f0e:	f834 2016 	ldrh.w	r2, [r4, r6, lsl #1]
  402f12:	4b05      	ldr	r3, [pc, #20]	; (402f28 <fill_out_rotor_slider_deltas+0x70>)
  402f14:	ebc8 0102 	rsb	r1, r8, r2
  402f18:	1bd7      	subs	r7, r2, r7
  402f1a:	8519      	strh	r1, [r3, #40]	; 0x28
  402f1c:	8498      	strh	r0, [r3, #36]	; 0x24
  402f1e:	84df      	strh	r7, [r3, #38]	; 0x26
  402f20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f24:	20000c08 	.word	0x20000c08
  402f28:	20000ddc 	.word	0x20000ddc

00402f2c <calc_rotor_slider_value>:
  402f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402f30:	4b74      	ldr	r3, [pc, #464]	; (403104 <calc_rotor_slider_value+0x1d8>)
  402f32:	4c75      	ldr	r4, [pc, #468]	; (403108 <calc_rotor_slider_value+0x1dc>)
  402f34:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  402f38:	79dd      	ldrb	r5, [r3, #7]
  402f3a:	4680      	mov	r8, r0
  402f3c:	7958      	ldrb	r0, [r3, #5]
  402f3e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  402f42:	799e      	ldrb	r6, [r3, #6]
  402f44:	f7ff ffb8 	bl	402eb8 <fill_out_rotor_slider_deltas>
  402f48:	8ca2      	ldrh	r2, [r4, #36]	; 0x24
  402f4a:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
  402f4c:	b210      	sxth	r0, r2
  402f4e:	fa0f fc81 	sxth.w	ip, r1
  402f52:	4560      	cmp	r0, ip
  402f54:	8d23      	ldrh	r3, [r4, #40]	; 0x28
  402f56:	db0d      	blt.n	402f74 <calc_rotor_slider_value+0x48>
  402f58:	b218      	sxth	r0, r3
  402f5a:	4584      	cmp	ip, r0
  402f5c:	b292      	uxth	r2, r2
  402f5e:	fa1f fc81 	uxth.w	ip, r1
  402f62:	b299      	uxth	r1, r3
  402f64:	db02      	blt.n	402f6c <calc_rotor_slider_value+0x40>
  402f66:	4660      	mov	r0, ip
  402f68:	460b      	mov	r3, r1
  402f6a:	e009      	b.n	402f80 <calc_rotor_slider_value+0x54>
  402f6c:	4610      	mov	r0, r2
  402f6e:	4663      	mov	r3, ip
  402f70:	2400      	movs	r4, #0
  402f72:	e00d      	b.n	402f90 <calc_rotor_slider_value+0x64>
  402f74:	fa0f fc83 	sxth.w	ip, r3
  402f78:	4560      	cmp	r0, ip
  402f7a:	b292      	uxth	r2, r2
  402f7c:	dd04      	ble.n	402f88 <calc_rotor_slider_value+0x5c>
  402f7e:	b288      	uxth	r0, r1
  402f80:	4611      	mov	r1, r2
  402f82:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  402f86:	e003      	b.n	402f90 <calc_rotor_slider_value+0x64>
  402f88:	b298      	uxth	r0, r3
  402f8a:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  402f8e:	4613      	mov	r3, r2
  402f90:	b280      	uxth	r0, r0
  402f92:	b29b      	uxth	r3, r3
  402f94:	1841      	adds	r1, r0, r1
  402f96:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  402f9a:	1ac0      	subs	r0, r0, r3
  402f9c:	220c      	movs	r2, #12
  402f9e:	b280      	uxth	r0, r0
  402fa0:	b289      	uxth	r1, r1
  402fa2:	f7ff ff49 	bl	402e38 <divide>
  402fa6:	4b57      	ldr	r3, [pc, #348]	; (403104 <calc_rotor_slider_value+0x1d8>)
  402fa8:	1904      	adds	r4, r0, r4
  402faa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  402fae:	791b      	ldrb	r3, [r3, #4]
  402fb0:	b2a4      	uxth	r4, r4
  402fb2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  402fb6:	2b80      	cmp	r3, #128	; 0x80
  402fb8:	d112      	bne.n	402fe0 <calc_rotor_slider_value+0xb4>
  402fba:	f64f 5399 	movw	r3, #64921	; 0xfd99
  402fbe:	18e3      	adds	r3, r4, r3
  402fc0:	b29b      	uxth	r3, r3
  402fc2:	f642 3231 	movw	r2, #11057	; 0x2b31
  402fc6:	4293      	cmp	r3, r2
  402fc8:	f200 809a 	bhi.w	403100 <calc_rotor_slider_value+0x1d4>
  402fcc:	f240 7332 	movw	r3, #1842	; 0x732
  402fd0:	429c      	cmp	r4, r3
  402fd2:	f240 8090 	bls.w	4030f6 <calc_rotor_slider_value+0x1ca>
  402fd6:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
  402fda:	34ce      	adds	r4, #206	; 0xce
  402fdc:	b2a4      	uxth	r4, r4
  402fde:	e08b      	b.n	4030f8 <calc_rotor_slider_value+0x1cc>
  402fe0:	f642 77ff 	movw	r7, #12287	; 0x2fff
  402fe4:	f44f 5040 	mov.w	r0, #12288	; 0x3000
  402fe8:	0973      	lsrs	r3, r6, #5
  402fea:	1c5a      	adds	r2, r3, #1
  402fec:	f44f 7680 	mov.w	r6, #256	; 0x100
  402ff0:	e000      	b.n	402ff4 <calc_rotor_slider_value+0xc8>
  402ff2:	0876      	lsrs	r6, r6, #1
  402ff4:	3301      	adds	r3, #1
  402ff6:	b2db      	uxtb	r3, r3
  402ff8:	2b07      	cmp	r3, #7
  402ffa:	d9fa      	bls.n	402ff2 <calc_rotor_slider_value+0xc6>
  402ffc:	2a04      	cmp	r2, #4
  402ffe:	d802      	bhi.n	403006 <calc_rotor_slider_value+0xda>
  403000:	0071      	lsls	r1, r6, #1
  403002:	b289      	uxth	r1, r1
  403004:	e003      	b.n	40300e <calc_rotor_slider_value+0xe2>
  403006:	2a06      	cmp	r2, #6
  403008:	bf94      	ite	ls
  40300a:	4631      	movls	r1, r6
  40300c:	0871      	lsrhi	r1, r6, #1
  40300e:	2200      	movs	r2, #0
  403010:	f7ff ff12 	bl	402e38 <divide>
  403014:	4b3b      	ldr	r3, [pc, #236]	; (403104 <calc_rotor_slider_value+0x1d8>)
  403016:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40301a:	791b      	ldrb	r3, [r3, #4]
  40301c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  403020:	2b40      	cmp	r3, #64	; 0x40
  403022:	d117      	bne.n	403054 <calc_rotor_slider_value+0x128>
  403024:	4a38      	ldr	r2, [pc, #224]	; (403108 <calc_rotor_slider_value+0x1dc>)
  403026:	eb02 0285 	add.w	r2, r2, r5, lsl #2
  40302a:	8893      	ldrh	r3, [r2, #4]
  40302c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
  403030:	d308      	bcc.n	403044 <calc_rotor_slider_value+0x118>
  403032:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
  403036:	b29b      	uxth	r3, r3
  403038:	42a3      	cmp	r3, r4
  40303a:	d90b      	bls.n	403054 <calc_rotor_slider_value+0x128>
  40303c:	f504 5440 	add.w	r4, r4, #12288	; 0x3000
  403040:	b2a4      	uxth	r4, r4
  403042:	e007      	b.n	403054 <calc_rotor_slider_value+0x128>
  403044:	f503 51c0 	add.w	r1, r3, #6144	; 0x1800
  403048:	b289      	uxth	r1, r1
  40304a:	42a1      	cmp	r1, r4
  40304c:	bf3c      	itt	cc
  40304e:	f503 5340 	addcc.w	r3, r3, #12288	; 0x3000
  403052:	8093      	strhcc	r3, [r2, #4]
  403054:	4a2c      	ldr	r2, [pc, #176]	; (403108 <calc_rotor_slider_value+0x1dc>)
  403056:	eb02 0285 	add.w	r2, r2, r5, lsl #2
  40305a:	7993      	ldrb	r3, [r2, #6]
  40305c:	f013 0101 	ands.w	r1, r3, #1
  403060:	d005      	beq.n	40306e <calc_rotor_slider_value+0x142>
  403062:	f023 0301 	bic.w	r3, r3, #1
  403066:	2000      	movs	r0, #0
  403068:	7193      	strb	r3, [r2, #6]
  40306a:	4602      	mov	r2, r0
  40306c:	e004      	b.n	403078 <calc_rotor_slider_value+0x14c>
  40306e:	f013 0202 	ands.w	r2, r3, #2
  403072:	bf1c      	itt	ne
  403074:	4602      	movne	r2, r0
  403076:	4608      	movne	r0, r1
  403078:	4b23      	ldr	r3, [pc, #140]	; (403108 <calc_rotor_slider_value+0x1dc>)
  40307a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  40307e:	8899      	ldrh	r1, [r3, #4]
  403080:	1852      	adds	r2, r2, r1
  403082:	4294      	cmp	r4, r2
  403084:	db04      	blt.n	403090 <calc_rotor_slider_value+0x164>
  403086:	799a      	ldrb	r2, [r3, #6]
  403088:	809c      	strh	r4, [r3, #4]
  40308a:	f022 0202 	bic.w	r2, r2, #2
  40308e:	e006      	b.n	40309e <calc_rotor_slider_value+0x172>
  403090:	1900      	adds	r0, r0, r4
  403092:	4288      	cmp	r0, r1
  403094:	dc04      	bgt.n	4030a0 <calc_rotor_slider_value+0x174>
  403096:	799a      	ldrb	r2, [r3, #6]
  403098:	809c      	strh	r4, [r3, #4]
  40309a:	f042 0202 	orr.w	r2, r2, #2
  40309e:	719a      	strb	r2, [r3, #6]
  4030a0:	4b19      	ldr	r3, [pc, #100]	; (403108 <calc_rotor_slider_value+0x1dc>)
  4030a2:	4631      	mov	r1, r6
  4030a4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  4030a8:	889a      	ldrh	r2, [r3, #4]
  4030aa:	4638      	mov	r0, r7
  4030ac:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
  4030b0:	bf24      	itt	cs
  4030b2:	f5a2 5240 	subcs.w	r2, r2, #12288	; 0x3000
  4030b6:	809a      	strhcs	r2, [r3, #4]
  4030b8:	2200      	movs	r2, #0
  4030ba:	f7ff febd 	bl	402e38 <divide>
  4030be:	4b12      	ldr	r3, [pc, #72]	; (403108 <calc_rotor_slider_value+0x1dc>)
  4030c0:	4601      	mov	r1, r0
  4030c2:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  4030c6:	8898      	ldrh	r0, [r3, #4]
  4030c8:	2200      	movs	r2, #0
  4030ca:	f7ff feb5 	bl	402e38 <divide>
  4030ce:	4b0f      	ldr	r3, [pc, #60]	; (40310c <calc_rotor_slider_value+0x1e0>)
  4030d0:	3e01      	subs	r6, #1
  4030d2:	18ed      	adds	r5, r5, r3
  4030d4:	b2f6      	uxtb	r6, r6
  4030d6:	42b0      	cmp	r0, r6
  4030d8:	bf38      	it	cc
  4030da:	4606      	movcc	r6, r0
  4030dc:	f895 3084 	ldrb.w	r3, [r5, #132]	; 0x84
  4030e0:	b2f6      	uxtb	r6, r6
  4030e2:	42b3      	cmp	r3, r6
  4030e4:	d00c      	beq.n	403100 <calc_rotor_slider_value+0x1d4>
  4030e6:	4b0a      	ldr	r3, [pc, #40]	; (403110 <calc_rotor_slider_value+0x1e4>)
  4030e8:	f885 6084 	strb.w	r6, [r5, #132]	; 0x84
  4030ec:	881a      	ldrh	r2, [r3, #0]
  4030ee:	f042 0204 	orr.w	r2, r2, #4
  4030f2:	801a      	strh	r2, [r3, #0]
  4030f4:	e004      	b.n	403100 <calc_rotor_slider_value+0x1d4>
  4030f6:	2400      	movs	r4, #0
  4030f8:	f242 179b 	movw	r7, #8603	; 0x219b
  4030fc:	4638      	mov	r0, r7
  4030fe:	e773      	b.n	402fe8 <calc_rotor_slider_value+0xbc>
  403100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403104:	20000c98 	.word	0x20000c98
  403108:	20000ddc 	.word	0x20000ddc
  40310c:	20000c08 	.word	0x20000c08
  403110:	20000bfc 	.word	0x20000bfc

00403114 <calc_rotor_slider_sensor_delta>:
  403114:	b538      	push	{r3, r4, r5, lr}
  403116:	4604      	mov	r4, r0
  403118:	4608      	mov	r0, r1
  40311a:	4615      	mov	r5, r2
  40311c:	f7ff fecc 	bl	402eb8 <fill_out_rotor_slider_deltas>
  403120:	4b11      	ldr	r3, [pc, #68]	; (403168 <calc_rotor_slider_sensor_delta+0x54>)
  403122:	426d      	negs	r5, r5
  403124:	8c98      	ldrh	r0, [r3, #36]	; 0x24
  403126:	f8b3 c026 	ldrh.w	ip, [r3, #38]	; 0x26
  40312a:	8d19      	ldrh	r1, [r3, #40]	; 0x28
  40312c:	eb0c 0200 	add.w	r2, ip, r0
  403130:	1852      	adds	r2, r2, r1
  403132:	b292      	uxth	r2, r2
  403134:	b213      	sxth	r3, r2
  403136:	42ab      	cmp	r3, r5
  403138:	dc06      	bgt.n	403148 <calc_rotor_slider_sensor_delta+0x34>
  40313a:	4b0c      	ldr	r3, [pc, #48]	; (40316c <calc_rotor_slider_sensor_delta+0x58>)
  40313c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
  403140:	7923      	ldrb	r3, [r4, #4]
  403142:	f043 0304 	orr.w	r3, r3, #4
  403146:	7123      	strb	r3, [r4, #4]
  403148:	fa0f f38c 	sxth.w	r3, ip
  40314c:	b200      	sxth	r0, r0
  40314e:	4283      	cmp	r3, r0
  403150:	bfa8      	it	ge
  403152:	4603      	movge	r3, r0
  403154:	b209      	sxth	r1, r1
  403156:	428b      	cmp	r3, r1
  403158:	bfa8      	it	ge
  40315a:	460b      	movge	r3, r1
  40315c:	b29b      	uxth	r3, r3
  40315e:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
  403162:	1ad3      	subs	r3, r2, r3
  403164:	b218      	sxth	r0, r3
  403166:	bd38      	pop	{r3, r4, r5, pc}
  403168:	20000ddc 	.word	0x20000ddc
  40316c:	20000c98 	.word	0x20000c98

00403170 <__libc_init_array>:
  403170:	b570      	push	{r4, r5, r6, lr}
  403172:	4e0f      	ldr	r6, [pc, #60]	; (4031b0 <__libc_init_array+0x40>)
  403174:	4d0f      	ldr	r5, [pc, #60]	; (4031b4 <__libc_init_array+0x44>)
  403176:	1b76      	subs	r6, r6, r5
  403178:	10b6      	asrs	r6, r6, #2
  40317a:	d007      	beq.n	40318c <__libc_init_array+0x1c>
  40317c:	3d04      	subs	r5, #4
  40317e:	2400      	movs	r4, #0
  403180:	3401      	adds	r4, #1
  403182:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403186:	4798      	blx	r3
  403188:	42a6      	cmp	r6, r4
  40318a:	d1f9      	bne.n	403180 <__libc_init_array+0x10>
  40318c:	4e0a      	ldr	r6, [pc, #40]	; (4031b8 <__libc_init_array+0x48>)
  40318e:	4d0b      	ldr	r5, [pc, #44]	; (4031bc <__libc_init_array+0x4c>)
  403190:	f007 f908 	bl	40a3a4 <_init>
  403194:	1b76      	subs	r6, r6, r5
  403196:	10b6      	asrs	r6, r6, #2
  403198:	d008      	beq.n	4031ac <__libc_init_array+0x3c>
  40319a:	3d04      	subs	r5, #4
  40319c:	2400      	movs	r4, #0
  40319e:	3401      	adds	r4, #1
  4031a0:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4031a4:	4798      	blx	r3
  4031a6:	42a6      	cmp	r6, r4
  4031a8:	d1f9      	bne.n	40319e <__libc_init_array+0x2e>
  4031aa:	bd70      	pop	{r4, r5, r6, pc}
  4031ac:	bd70      	pop	{r4, r5, r6, pc}
  4031ae:	bf00      	nop
  4031b0:	0040a3b0 	.word	0x0040a3b0
  4031b4:	0040a3b0 	.word	0x0040a3b0
  4031b8:	0040a3b8 	.word	0x0040a3b8
  4031bc:	0040a3b0 	.word	0x0040a3b0

004031c0 <iprintf>:
  4031c0:	b40f      	push	{r0, r1, r2, r3}
  4031c2:	b510      	push	{r4, lr}
  4031c4:	4b07      	ldr	r3, [pc, #28]	; (4031e4 <iprintf+0x24>)
  4031c6:	b082      	sub	sp, #8
  4031c8:	ac04      	add	r4, sp, #16
  4031ca:	f854 2b04 	ldr.w	r2, [r4], #4
  4031ce:	6818      	ldr	r0, [r3, #0]
  4031d0:	4623      	mov	r3, r4
  4031d2:	6881      	ldr	r1, [r0, #8]
  4031d4:	9401      	str	r4, [sp, #4]
  4031d6:	f001 fbab 	bl	404930 <_vfiprintf_r>
  4031da:	b002      	add	sp, #8
  4031dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4031e0:	b004      	add	sp, #16
  4031e2:	4770      	bx	lr
  4031e4:	20000518 	.word	0x20000518

004031e8 <memset>:
  4031e8:	b4f0      	push	{r4, r5, r6, r7}
  4031ea:	0784      	lsls	r4, r0, #30
  4031ec:	d043      	beq.n	403276 <memset+0x8e>
  4031ee:	1e54      	subs	r4, r2, #1
  4031f0:	2a00      	cmp	r2, #0
  4031f2:	d03e      	beq.n	403272 <memset+0x8a>
  4031f4:	b2cd      	uxtb	r5, r1
  4031f6:	4603      	mov	r3, r0
  4031f8:	e003      	b.n	403202 <memset+0x1a>
  4031fa:	1e62      	subs	r2, r4, #1
  4031fc:	2c00      	cmp	r4, #0
  4031fe:	d038      	beq.n	403272 <memset+0x8a>
  403200:	4614      	mov	r4, r2
  403202:	f803 5b01 	strb.w	r5, [r3], #1
  403206:	079a      	lsls	r2, r3, #30
  403208:	d1f7      	bne.n	4031fa <memset+0x12>
  40320a:	2c03      	cmp	r4, #3
  40320c:	d92a      	bls.n	403264 <memset+0x7c>
  40320e:	b2cd      	uxtb	r5, r1
  403210:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403214:	2c0f      	cmp	r4, #15
  403216:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40321a:	d915      	bls.n	403248 <memset+0x60>
  40321c:	f1a4 0710 	sub.w	r7, r4, #16
  403220:	093f      	lsrs	r7, r7, #4
  403222:	f103 0610 	add.w	r6, r3, #16
  403226:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40322a:	461a      	mov	r2, r3
  40322c:	6015      	str	r5, [r2, #0]
  40322e:	6055      	str	r5, [r2, #4]
  403230:	6095      	str	r5, [r2, #8]
  403232:	60d5      	str	r5, [r2, #12]
  403234:	3210      	adds	r2, #16
  403236:	42b2      	cmp	r2, r6
  403238:	d1f8      	bne.n	40322c <memset+0x44>
  40323a:	f004 040f 	and.w	r4, r4, #15
  40323e:	3701      	adds	r7, #1
  403240:	2c03      	cmp	r4, #3
  403242:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  403246:	d90d      	bls.n	403264 <memset+0x7c>
  403248:	461e      	mov	r6, r3
  40324a:	4622      	mov	r2, r4
  40324c:	3a04      	subs	r2, #4
  40324e:	2a03      	cmp	r2, #3
  403250:	f846 5b04 	str.w	r5, [r6], #4
  403254:	d8fa      	bhi.n	40324c <memset+0x64>
  403256:	1f22      	subs	r2, r4, #4
  403258:	f022 0203 	bic.w	r2, r2, #3
  40325c:	3204      	adds	r2, #4
  40325e:	4413      	add	r3, r2
  403260:	f004 0403 	and.w	r4, r4, #3
  403264:	b12c      	cbz	r4, 403272 <memset+0x8a>
  403266:	b2c9      	uxtb	r1, r1
  403268:	441c      	add	r4, r3
  40326a:	f803 1b01 	strb.w	r1, [r3], #1
  40326e:	42a3      	cmp	r3, r4
  403270:	d1fb      	bne.n	40326a <memset+0x82>
  403272:	bcf0      	pop	{r4, r5, r6, r7}
  403274:	4770      	bx	lr
  403276:	4614      	mov	r4, r2
  403278:	4603      	mov	r3, r0
  40327a:	e7c6      	b.n	40320a <memset+0x22>

0040327c <setbuf>:
  40327c:	2900      	cmp	r1, #0
  40327e:	bf0c      	ite	eq
  403280:	2202      	moveq	r2, #2
  403282:	2200      	movne	r2, #0
  403284:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403288:	f000 b800 	b.w	40328c <setvbuf>

0040328c <setvbuf>:
  40328c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403290:	4d3c      	ldr	r5, [pc, #240]	; (403384 <setvbuf+0xf8>)
  403292:	4604      	mov	r4, r0
  403294:	682d      	ldr	r5, [r5, #0]
  403296:	4688      	mov	r8, r1
  403298:	4616      	mov	r6, r2
  40329a:	461f      	mov	r7, r3
  40329c:	b115      	cbz	r5, 4032a4 <setvbuf+0x18>
  40329e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4032a0:	2b00      	cmp	r3, #0
  4032a2:	d04f      	beq.n	403344 <setvbuf+0xb8>
  4032a4:	2e02      	cmp	r6, #2
  4032a6:	d830      	bhi.n	40330a <setvbuf+0x7e>
  4032a8:	2f00      	cmp	r7, #0
  4032aa:	db2e      	blt.n	40330a <setvbuf+0x7e>
  4032ac:	4628      	mov	r0, r5
  4032ae:	4621      	mov	r1, r4
  4032b0:	f003 fa72 	bl	406798 <_fflush_r>
  4032b4:	89a3      	ldrh	r3, [r4, #12]
  4032b6:	2200      	movs	r2, #0
  4032b8:	6062      	str	r2, [r4, #4]
  4032ba:	61a2      	str	r2, [r4, #24]
  4032bc:	061a      	lsls	r2, r3, #24
  4032be:	d428      	bmi.n	403312 <setvbuf+0x86>
  4032c0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4032c4:	b29b      	uxth	r3, r3
  4032c6:	2e02      	cmp	r6, #2
  4032c8:	81a3      	strh	r3, [r4, #12]
  4032ca:	d02d      	beq.n	403328 <setvbuf+0x9c>
  4032cc:	f1b8 0f00 	cmp.w	r8, #0
  4032d0:	d03c      	beq.n	40334c <setvbuf+0xc0>
  4032d2:	2e01      	cmp	r6, #1
  4032d4:	d013      	beq.n	4032fe <setvbuf+0x72>
  4032d6:	b29b      	uxth	r3, r3
  4032d8:	f003 0008 	and.w	r0, r3, #8
  4032dc:	4a2a      	ldr	r2, [pc, #168]	; (403388 <setvbuf+0xfc>)
  4032de:	b280      	uxth	r0, r0
  4032e0:	63ea      	str	r2, [r5, #60]	; 0x3c
  4032e2:	f8c4 8000 	str.w	r8, [r4]
  4032e6:	f8c4 8010 	str.w	r8, [r4, #16]
  4032ea:	6167      	str	r7, [r4, #20]
  4032ec:	b178      	cbz	r0, 40330e <setvbuf+0x82>
  4032ee:	f013 0f03 	tst.w	r3, #3
  4032f2:	bf18      	it	ne
  4032f4:	2700      	movne	r7, #0
  4032f6:	60a7      	str	r7, [r4, #8]
  4032f8:	2000      	movs	r0, #0
  4032fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4032fe:	f043 0301 	orr.w	r3, r3, #1
  403302:	427a      	negs	r2, r7
  403304:	81a3      	strh	r3, [r4, #12]
  403306:	61a2      	str	r2, [r4, #24]
  403308:	e7e5      	b.n	4032d6 <setvbuf+0x4a>
  40330a:	f04f 30ff 	mov.w	r0, #4294967295
  40330e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403312:	4628      	mov	r0, r5
  403314:	6921      	ldr	r1, [r4, #16]
  403316:	f003 fb9f 	bl	406a58 <_free_r>
  40331a:	89a3      	ldrh	r3, [r4, #12]
  40331c:	2e02      	cmp	r6, #2
  40331e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  403322:	b29b      	uxth	r3, r3
  403324:	81a3      	strh	r3, [r4, #12]
  403326:	d1d1      	bne.n	4032cc <setvbuf+0x40>
  403328:	2000      	movs	r0, #0
  40332a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40332e:	f043 0302 	orr.w	r3, r3, #2
  403332:	2500      	movs	r5, #0
  403334:	2101      	movs	r1, #1
  403336:	81a3      	strh	r3, [r4, #12]
  403338:	60a5      	str	r5, [r4, #8]
  40333a:	6022      	str	r2, [r4, #0]
  40333c:	6122      	str	r2, [r4, #16]
  40333e:	6161      	str	r1, [r4, #20]
  403340:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403344:	4628      	mov	r0, r5
  403346:	f003 fa43 	bl	4067d0 <__sinit>
  40334a:	e7ab      	b.n	4032a4 <setvbuf+0x18>
  40334c:	2f00      	cmp	r7, #0
  40334e:	bf08      	it	eq
  403350:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403354:	4638      	mov	r0, r7
  403356:	f003 fe79 	bl	40704c <malloc>
  40335a:	4680      	mov	r8, r0
  40335c:	b128      	cbz	r0, 40336a <setvbuf+0xde>
  40335e:	89a3      	ldrh	r3, [r4, #12]
  403360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403364:	b29b      	uxth	r3, r3
  403366:	81a3      	strh	r3, [r4, #12]
  403368:	e7b3      	b.n	4032d2 <setvbuf+0x46>
  40336a:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40336e:	f003 fe6d 	bl	40704c <malloc>
  403372:	4680      	mov	r8, r0
  403374:	b918      	cbnz	r0, 40337e <setvbuf+0xf2>
  403376:	89a3      	ldrh	r3, [r4, #12]
  403378:	f04f 30ff 	mov.w	r0, #4294967295
  40337c:	e7d5      	b.n	40332a <setvbuf+0x9e>
  40337e:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403382:	e7ec      	b.n	40335e <setvbuf+0xd2>
  403384:	20000518 	.word	0x20000518
  403388:	004067c5 	.word	0x004067c5

0040338c <sprintf>:
  40338c:	b40e      	push	{r1, r2, r3}
  40338e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403390:	b09c      	sub	sp, #112	; 0x70
  403392:	ac21      	add	r4, sp, #132	; 0x84
  403394:	f854 2b04 	ldr.w	r2, [r4], #4
  403398:	490e      	ldr	r1, [pc, #56]	; (4033d4 <sprintf+0x48>)
  40339a:	4606      	mov	r6, r0
  40339c:	4623      	mov	r3, r4
  40339e:	f44f 7e02 	mov.w	lr, #520	; 0x208
  4033a2:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  4033a6:	6808      	ldr	r0, [r1, #0]
  4033a8:	f64f 77ff 	movw	r7, #65535	; 0xffff
  4033ac:	a902      	add	r1, sp, #8
  4033ae:	9602      	str	r6, [sp, #8]
  4033b0:	9606      	str	r6, [sp, #24]
  4033b2:	9401      	str	r4, [sp, #4]
  4033b4:	f8ad e014 	strh.w	lr, [sp, #20]
  4033b8:	9504      	str	r5, [sp, #16]
  4033ba:	9507      	str	r5, [sp, #28]
  4033bc:	f8ad 7016 	strh.w	r7, [sp, #22]
  4033c0:	f000 f80a 	bl	4033d8 <_svfprintf_r>
  4033c4:	9b02      	ldr	r3, [sp, #8]
  4033c6:	2200      	movs	r2, #0
  4033c8:	701a      	strb	r2, [r3, #0]
  4033ca:	b01c      	add	sp, #112	; 0x70
  4033cc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4033d0:	b003      	add	sp, #12
  4033d2:	4770      	bx	lr
  4033d4:	20000518 	.word	0x20000518

004033d8 <_svfprintf_r>:
  4033d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033dc:	b0c9      	sub	sp, #292	; 0x124
  4033de:	9310      	str	r3, [sp, #64]	; 0x40
  4033e0:	910c      	str	r1, [sp, #48]	; 0x30
  4033e2:	4691      	mov	r9, r2
  4033e4:	900d      	str	r0, [sp, #52]	; 0x34
  4033e6:	f003 fdbd 	bl	406f64 <_localeconv_r>
  4033ea:	6800      	ldr	r0, [r0, #0]
  4033ec:	9015      	str	r0, [sp, #84]	; 0x54
  4033ee:	f004 ff61 	bl	4082b4 <strlen>
  4033f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4033f4:	9018      	str	r0, [sp, #96]	; 0x60
  4033f6:	89a3      	ldrh	r3, [r4, #12]
  4033f8:	061e      	lsls	r6, r3, #24
  4033fa:	d503      	bpl.n	403404 <_svfprintf_r+0x2c>
  4033fc:	6923      	ldr	r3, [r4, #16]
  4033fe:	2b00      	cmp	r3, #0
  403400:	f001 8081 	beq.w	404506 <_svfprintf_r+0x112e>
  403404:	ac38      	add	r4, sp, #224	; 0xe0
  403406:	46a4      	mov	ip, r4
  403408:	9408      	str	r4, [sp, #32]
  40340a:	942b      	str	r4, [sp, #172]	; 0xac
  40340c:	2500      	movs	r5, #0
  40340e:	2400      	movs	r4, #0
  403410:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  403414:	2300      	movs	r3, #0
  403416:	9311      	str	r3, [sp, #68]	; 0x44
  403418:	932d      	str	r3, [sp, #180]	; 0xb4
  40341a:	932c      	str	r3, [sp, #176]	; 0xb0
  40341c:	931a      	str	r3, [sp, #104]	; 0x68
  40341e:	9319      	str	r3, [sp, #100]	; 0x64
  403420:	930e      	str	r3, [sp, #56]	; 0x38
  403422:	4666      	mov	r6, ip
  403424:	f899 3000 	ldrb.w	r3, [r9]
  403428:	2b00      	cmp	r3, #0
  40342a:	f000 80f8 	beq.w	40361e <_svfprintf_r+0x246>
  40342e:	2b25      	cmp	r3, #37	; 0x25
  403430:	f000 80f5 	beq.w	40361e <_svfprintf_r+0x246>
  403434:	f109 0201 	add.w	r2, r9, #1
  403438:	e001      	b.n	40343e <_svfprintf_r+0x66>
  40343a:	2b25      	cmp	r3, #37	; 0x25
  40343c:	d004      	beq.n	403448 <_svfprintf_r+0x70>
  40343e:	7813      	ldrb	r3, [r2, #0]
  403440:	4614      	mov	r4, r2
  403442:	3201      	adds	r2, #1
  403444:	2b00      	cmp	r3, #0
  403446:	d1f8      	bne.n	40343a <_svfprintf_r+0x62>
  403448:	ebc9 0504 	rsb	r5, r9, r4
  40344c:	b17d      	cbz	r5, 40346e <_svfprintf_r+0x96>
  40344e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403450:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  403452:	3301      	adds	r3, #1
  403454:	442a      	add	r2, r5
  403456:	2b07      	cmp	r3, #7
  403458:	f8c6 9000 	str.w	r9, [r6]
  40345c:	6075      	str	r5, [r6, #4]
  40345e:	922d      	str	r2, [sp, #180]	; 0xb4
  403460:	932c      	str	r3, [sp, #176]	; 0xb0
  403462:	f300 80c2 	bgt.w	4035ea <_svfprintf_r+0x212>
  403466:	3608      	adds	r6, #8
  403468:	980e      	ldr	r0, [sp, #56]	; 0x38
  40346a:	4428      	add	r0, r5
  40346c:	900e      	str	r0, [sp, #56]	; 0x38
  40346e:	7823      	ldrb	r3, [r4, #0]
  403470:	2b00      	cmp	r3, #0
  403472:	f000 80c2 	beq.w	4035fa <_svfprintf_r+0x222>
  403476:	2300      	movs	r3, #0
  403478:	f894 8001 	ldrb.w	r8, [r4, #1]
  40347c:	461a      	mov	r2, r3
  40347e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  403482:	930f      	str	r3, [sp, #60]	; 0x3c
  403484:	9309      	str	r3, [sp, #36]	; 0x24
  403486:	f104 0901 	add.w	r9, r4, #1
  40348a:	f04f 34ff 	mov.w	r4, #4294967295
  40348e:	940a      	str	r4, [sp, #40]	; 0x28
  403490:	f109 0901 	add.w	r9, r9, #1
  403494:	f1a8 0320 	sub.w	r3, r8, #32
  403498:	2b58      	cmp	r3, #88	; 0x58
  40349a:	f200 83c5 	bhi.w	403c28 <_svfprintf_r+0x850>
  40349e:	e8df f013 	tbh	[pc, r3, lsl #1]
  4034a2:	026a      	.short	0x026a
  4034a4:	03c303c3 	.word	0x03c303c3
  4034a8:	03c30271 	.word	0x03c30271
  4034ac:	03c303c3 	.word	0x03c303c3
  4034b0:	03c303c3 	.word	0x03c303c3
  4034b4:	031403c3 	.word	0x031403c3
  4034b8:	03c30366 	.word	0x03c30366
  4034bc:	00c0009d 	.word	0x00c0009d
  4034c0:	027803c3 	.word	0x027803c3
  4034c4:	027f027f 	.word	0x027f027f
  4034c8:	027f027f 	.word	0x027f027f
  4034cc:	027f027f 	.word	0x027f027f
  4034d0:	027f027f 	.word	0x027f027f
  4034d4:	03c3027f 	.word	0x03c3027f
  4034d8:	03c303c3 	.word	0x03c303c3
  4034dc:	03c303c3 	.word	0x03c303c3
  4034e0:	03c303c3 	.word	0x03c303c3
  4034e4:	03c303c3 	.word	0x03c303c3
  4034e8:	029003c3 	.word	0x029003c3
  4034ec:	03c30371 	.word	0x03c30371
  4034f0:	03c30371 	.word	0x03c30371
  4034f4:	03c303c3 	.word	0x03c303c3
  4034f8:	036a03c3 	.word	0x036a03c3
  4034fc:	03c303c3 	.word	0x03c303c3
  403500:	03c30078 	.word	0x03c30078
  403504:	03c303c3 	.word	0x03c303c3
  403508:	03c303c3 	.word	0x03c303c3
  40350c:	03c30059 	.word	0x03c30059
  403510:	02af03c3 	.word	0x02af03c3
  403514:	03c303c3 	.word	0x03c303c3
  403518:	03c303c3 	.word	0x03c303c3
  40351c:	03c303c3 	.word	0x03c303c3
  403520:	03c303c3 	.word	0x03c303c3
  403524:	03c303c3 	.word	0x03c303c3
  403528:	03480337 	.word	0x03480337
  40352c:	03710371 	.word	0x03710371
  403530:	02ff0371 	.word	0x02ff0371
  403534:	03c30348 	.word	0x03c30348
  403538:	030803c3 	.word	0x030803c3
  40353c:	02c503c3 	.word	0x02c503c3
  403540:	0320007c 	.word	0x0320007c
  403544:	03c303a3 	.word	0x03c303a3
  403548:	03c302d9 	.word	0x03c302d9
  40354c:	03c3005f 	.word	0x03c3005f
  403550:	00de03c3 	.word	0x00de03c3
  403554:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403558:	f04c 0c10 	orr.w	ip, ip, #16
  40355c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403560:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403562:	06a2      	lsls	r2, r4, #26
  403564:	f100 8354 	bmi.w	403c10 <_svfprintf_r+0x838>
  403568:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40356a:	06e3      	lsls	r3, r4, #27
  40356c:	f100 85bd 	bmi.w	4040ea <_svfprintf_r+0xd12>
  403570:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403574:	f01c 0f40 	tst.w	ip, #64	; 0x40
  403578:	f000 85b7 	beq.w	4040ea <_svfprintf_r+0xd12>
  40357c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403580:	2500      	movs	r5, #0
  403582:	f8bc 4000 	ldrh.w	r4, [ip]
  403586:	f10c 0c04 	add.w	ip, ip, #4
  40358a:	2301      	movs	r3, #1
  40358c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403590:	e08c      	b.n	4036ac <_svfprintf_r+0x2d4>
  403592:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403594:	f045 0510 	orr.w	r5, r5, #16
  403598:	9509      	str	r5, [sp, #36]	; 0x24
  40359a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40359e:	f01c 0320 	ands.w	r3, ip, #32
  4035a2:	f040 832a 	bne.w	403bfa <_svfprintf_r+0x822>
  4035a6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4035aa:	f01c 0210 	ands.w	r2, ip, #16
  4035ae:	f040 85a4 	bne.w	4040fa <_svfprintf_r+0xd22>
  4035b2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4035b6:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  4035ba:	f000 859e 	beq.w	4040fa <_svfprintf_r+0xd22>
  4035be:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4035c2:	4613      	mov	r3, r2
  4035c4:	f8bc 4000 	ldrh.w	r4, [ip]
  4035c8:	f10c 0c04 	add.w	ip, ip, #4
  4035cc:	2500      	movs	r5, #0
  4035ce:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4035d2:	e06b      	b.n	4036ac <_svfprintf_r+0x2d4>
  4035d4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4035d6:	9310      	str	r3, [sp, #64]	; 0x40
  4035d8:	4264      	negs	r4, r4
  4035da:	940f      	str	r4, [sp, #60]	; 0x3c
  4035dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4035de:	f045 0504 	orr.w	r5, r5, #4
  4035e2:	9509      	str	r5, [sp, #36]	; 0x24
  4035e4:	f899 8000 	ldrb.w	r8, [r9]
  4035e8:	e752      	b.n	403490 <_svfprintf_r+0xb8>
  4035ea:	980d      	ldr	r0, [sp, #52]	; 0x34
  4035ec:	990c      	ldr	r1, [sp, #48]	; 0x30
  4035ee:	aa2b      	add	r2, sp, #172	; 0xac
  4035f0:	f004 fe90 	bl	408314 <__ssprint_r>
  4035f4:	b940      	cbnz	r0, 403608 <_svfprintf_r+0x230>
  4035f6:	ae38      	add	r6, sp, #224	; 0xe0
  4035f8:	e736      	b.n	403468 <_svfprintf_r+0x90>
  4035fa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4035fc:	b123      	cbz	r3, 403608 <_svfprintf_r+0x230>
  4035fe:	980d      	ldr	r0, [sp, #52]	; 0x34
  403600:	990c      	ldr	r1, [sp, #48]	; 0x30
  403602:	aa2b      	add	r2, sp, #172	; 0xac
  403604:	f004 fe86 	bl	408314 <__ssprint_r>
  403608:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40360a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40360c:	89a3      	ldrh	r3, [r4, #12]
  40360e:	f013 0f40 	tst.w	r3, #64	; 0x40
  403612:	bf18      	it	ne
  403614:	f04f 30ff 	movne.w	r0, #4294967295
  403618:	b049      	add	sp, #292	; 0x124
  40361a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40361e:	464c      	mov	r4, r9
  403620:	e725      	b.n	40346e <_svfprintf_r+0x96>
  403622:	f899 8000 	ldrb.w	r8, [r9]
  403626:	f109 0001 	add.w	r0, r9, #1
  40362a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40362e:	f001 810c 	beq.w	40484a <_svfprintf_r+0x1472>
  403632:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  403636:	2b09      	cmp	r3, #9
  403638:	bf98      	it	ls
  40363a:	2100      	movls	r1, #0
  40363c:	f201 806b 	bhi.w	404716 <_svfprintf_r+0x133e>
  403640:	f810 8b01 	ldrb.w	r8, [r0], #1
  403644:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  403648:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40364c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  403650:	2b09      	cmp	r3, #9
  403652:	d9f5      	bls.n	403640 <_svfprintf_r+0x268>
  403654:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  403658:	910a      	str	r1, [sp, #40]	; 0x28
  40365a:	4681      	mov	r9, r0
  40365c:	e71a      	b.n	403494 <_svfprintf_r+0xbc>
  40365e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403660:	4ca1      	ldr	r4, [pc, #644]	; (4038e8 <_svfprintf_r+0x510>)
  403662:	06af      	lsls	r7, r5, #26
  403664:	941a      	str	r4, [sp, #104]	; 0x68
  403666:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40366a:	f140 81d1 	bpl.w	403a10 <_svfprintf_r+0x638>
  40366e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403672:	f10c 0307 	add.w	r3, ip, #7
  403676:	f023 0307 	bic.w	r3, r3, #7
  40367a:	f103 0408 	add.w	r4, r3, #8
  40367e:	9410      	str	r4, [sp, #64]	; 0x40
  403680:	e9d3 4500 	ldrd	r4, r5, [r3]
  403684:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403688:	f01c 0f01 	tst.w	ip, #1
  40368c:	f000 8462 	beq.w	403f54 <_svfprintf_r+0xb7c>
  403690:	ea54 0005 	orrs.w	r0, r4, r5
  403694:	f000 845e 	beq.w	403f54 <_svfprintf_r+0xb7c>
  403698:	2330      	movs	r3, #48	; 0x30
  40369a:	f04c 0c02 	orr.w	ip, ip, #2
  40369e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  4036a2:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  4036a6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4036aa:	2302      	movs	r3, #2
  4036ac:	f04f 0a00 	mov.w	sl, #0
  4036b0:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4036b4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4036b6:	2900      	cmp	r1, #0
  4036b8:	db05      	blt.n	4036c6 <_svfprintf_r+0x2ee>
  4036ba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4036be:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  4036c2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4036c6:	ea54 0005 	orrs.w	r0, r4, r5
  4036ca:	f040 82c5 	bne.w	403c58 <_svfprintf_r+0x880>
  4036ce:	990a      	ldr	r1, [sp, #40]	; 0x28
  4036d0:	2900      	cmp	r1, #0
  4036d2:	f040 82c1 	bne.w	403c58 <_svfprintf_r+0x880>
  4036d6:	2b00      	cmp	r3, #0
  4036d8:	f040 8438 	bne.w	403f4c <_svfprintf_r+0xb74>
  4036dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4036e0:	f01c 0f01 	tst.w	ip, #1
  4036e4:	f000 8432 	beq.w	403f4c <_svfprintf_r+0xb74>
  4036e8:	af48      	add	r7, sp, #288	; 0x120
  4036ea:	2330      	movs	r3, #48	; 0x30
  4036ec:	9d08      	ldr	r5, [sp, #32]
  4036ee:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4036f2:	1bec      	subs	r4, r5, r7
  4036f4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  4036f8:	2500      	movs	r5, #0
  4036fa:	4564      	cmp	r4, ip
  4036fc:	bfa8      	it	ge
  4036fe:	46a4      	movge	ip, r4
  403700:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403704:	9514      	str	r5, [sp, #80]	; 0x50
  403706:	f1ba 0f00 	cmp.w	sl, #0
  40370a:	d002      	beq.n	403712 <_svfprintf_r+0x33a>
  40370c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40370e:	3501      	adds	r5, #1
  403710:	950b      	str	r5, [sp, #44]	; 0x2c
  403712:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403714:	f013 0302 	ands.w	r3, r3, #2
  403718:	9312      	str	r3, [sp, #72]	; 0x48
  40371a:	d002      	beq.n	403722 <_svfprintf_r+0x34a>
  40371c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40371e:	3502      	adds	r5, #2
  403720:	950b      	str	r5, [sp, #44]	; 0x2c
  403722:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403726:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40372a:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40372e:	f040 8290 	bne.w	403c52 <_svfprintf_r+0x87a>
  403732:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403734:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  403738:	ebcc 0b05 	rsb	fp, ip, r5
  40373c:	f1bb 0f00 	cmp.w	fp, #0
  403740:	f340 8287 	ble.w	403c52 <_svfprintf_r+0x87a>
  403744:	f1bb 0f10 	cmp.w	fp, #16
  403748:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40374a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40374c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 4038f0 <_svfprintf_r+0x518>
  403750:	dd2c      	ble.n	4037ac <_svfprintf_r+0x3d4>
  403752:	971b      	str	r7, [sp, #108]	; 0x6c
  403754:	4630      	mov	r0, r6
  403756:	4657      	mov	r7, sl
  403758:	2510      	movs	r5, #16
  40375a:	46ca      	mov	sl, r9
  40375c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40375e:	46a1      	mov	r9, r4
  403760:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  403762:	e006      	b.n	403772 <_svfprintf_r+0x39a>
  403764:	f1ab 0b10 	sub.w	fp, fp, #16
  403768:	f1bb 0f10 	cmp.w	fp, #16
  40376c:	f100 0008 	add.w	r0, r0, #8
  403770:	dd17      	ble.n	4037a2 <_svfprintf_r+0x3ca>
  403772:	3201      	adds	r2, #1
  403774:	3110      	adds	r1, #16
  403776:	2a07      	cmp	r2, #7
  403778:	912d      	str	r1, [sp, #180]	; 0xb4
  40377a:	922c      	str	r2, [sp, #176]	; 0xb0
  40377c:	6007      	str	r7, [r0, #0]
  40377e:	6045      	str	r5, [r0, #4]
  403780:	ddf0      	ble.n	403764 <_svfprintf_r+0x38c>
  403782:	4620      	mov	r0, r4
  403784:	4631      	mov	r1, r6
  403786:	aa2b      	add	r2, sp, #172	; 0xac
  403788:	f004 fdc4 	bl	408314 <__ssprint_r>
  40378c:	2800      	cmp	r0, #0
  40378e:	f47f af3b 	bne.w	403608 <_svfprintf_r+0x230>
  403792:	f1ab 0b10 	sub.w	fp, fp, #16
  403796:	f1bb 0f10 	cmp.w	fp, #16
  40379a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40379c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40379e:	a838      	add	r0, sp, #224	; 0xe0
  4037a0:	dce7      	bgt.n	403772 <_svfprintf_r+0x39a>
  4037a2:	464c      	mov	r4, r9
  4037a4:	46d1      	mov	r9, sl
  4037a6:	46ba      	mov	sl, r7
  4037a8:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  4037aa:	4606      	mov	r6, r0
  4037ac:	3201      	adds	r2, #1
  4037ae:	eb0b 0c01 	add.w	ip, fp, r1
  4037b2:	2a07      	cmp	r2, #7
  4037b4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4037b8:	922c      	str	r2, [sp, #176]	; 0xb0
  4037ba:	e886 0c00 	stmia.w	r6, {sl, fp}
  4037be:	f300 841a 	bgt.w	403ff6 <_svfprintf_r+0xc1e>
  4037c2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4037c6:	3608      	adds	r6, #8
  4037c8:	f1ba 0f00 	cmp.w	sl, #0
  4037cc:	d00f      	beq.n	4037ee <_svfprintf_r+0x416>
  4037ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4037d0:	f10c 0c01 	add.w	ip, ip, #1
  4037d4:	3301      	adds	r3, #1
  4037d6:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  4037da:	2201      	movs	r2, #1
  4037dc:	2b07      	cmp	r3, #7
  4037de:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4037e2:	932c      	str	r3, [sp, #176]	; 0xb0
  4037e4:	e886 0006 	stmia.w	r6, {r1, r2}
  4037e8:	f300 83a4 	bgt.w	403f34 <_svfprintf_r+0xb5c>
  4037ec:	3608      	adds	r6, #8
  4037ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037f0:	b173      	cbz	r3, 403810 <_svfprintf_r+0x438>
  4037f2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4037f4:	f10c 0c02 	add.w	ip, ip, #2
  4037f8:	3301      	adds	r3, #1
  4037fa:	a924      	add	r1, sp, #144	; 0x90
  4037fc:	2202      	movs	r2, #2
  4037fe:	2b07      	cmp	r3, #7
  403800:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403804:	932c      	str	r3, [sp, #176]	; 0xb0
  403806:	e886 0006 	stmia.w	r6, {r1, r2}
  40380a:	f300 8387 	bgt.w	403f1c <_svfprintf_r+0xb44>
  40380e:	3608      	adds	r6, #8
  403810:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  403812:	2d80      	cmp	r5, #128	; 0x80
  403814:	f000 82ca 	beq.w	403dac <_svfprintf_r+0x9d4>
  403818:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40381a:	ebc4 0a05 	rsb	sl, r4, r5
  40381e:	f1ba 0f00 	cmp.w	sl, #0
  403822:	dd3b      	ble.n	40389c <_svfprintf_r+0x4c4>
  403824:	f1ba 0f10 	cmp.w	sl, #16
  403828:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40382a:	4d30      	ldr	r5, [pc, #192]	; (4038ec <_svfprintf_r+0x514>)
  40382c:	dd2b      	ble.n	403886 <_svfprintf_r+0x4ae>
  40382e:	940a      	str	r4, [sp, #40]	; 0x28
  403830:	4632      	mov	r2, r6
  403832:	f04f 0b10 	mov.w	fp, #16
  403836:	462e      	mov	r6, r5
  403838:	4661      	mov	r1, ip
  40383a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40383c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40383e:	e006      	b.n	40384e <_svfprintf_r+0x476>
  403840:	f1aa 0a10 	sub.w	sl, sl, #16
  403844:	f1ba 0f10 	cmp.w	sl, #16
  403848:	f102 0208 	add.w	r2, r2, #8
  40384c:	dd17      	ble.n	40387e <_svfprintf_r+0x4a6>
  40384e:	3301      	adds	r3, #1
  403850:	3110      	adds	r1, #16
  403852:	2b07      	cmp	r3, #7
  403854:	912d      	str	r1, [sp, #180]	; 0xb4
  403856:	932c      	str	r3, [sp, #176]	; 0xb0
  403858:	e882 0840 	stmia.w	r2, {r6, fp}
  40385c:	ddf0      	ble.n	403840 <_svfprintf_r+0x468>
  40385e:	4620      	mov	r0, r4
  403860:	4629      	mov	r1, r5
  403862:	aa2b      	add	r2, sp, #172	; 0xac
  403864:	f004 fd56 	bl	408314 <__ssprint_r>
  403868:	2800      	cmp	r0, #0
  40386a:	f47f aecd 	bne.w	403608 <_svfprintf_r+0x230>
  40386e:	f1aa 0a10 	sub.w	sl, sl, #16
  403872:	f1ba 0f10 	cmp.w	sl, #16
  403876:	992d      	ldr	r1, [sp, #180]	; 0xb4
  403878:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40387a:	aa38      	add	r2, sp, #224	; 0xe0
  40387c:	dce7      	bgt.n	40384e <_svfprintf_r+0x476>
  40387e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403880:	4635      	mov	r5, r6
  403882:	468c      	mov	ip, r1
  403884:	4616      	mov	r6, r2
  403886:	3301      	adds	r3, #1
  403888:	44d4      	add	ip, sl
  40388a:	2b07      	cmp	r3, #7
  40388c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403890:	932c      	str	r3, [sp, #176]	; 0xb0
  403892:	e886 0420 	stmia.w	r6, {r5, sl}
  403896:	f300 8335 	bgt.w	403f04 <_svfprintf_r+0xb2c>
  40389a:	3608      	adds	r6, #8
  40389c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40389e:	05ed      	lsls	r5, r5, #23
  4038a0:	f100 8224 	bmi.w	403cec <_svfprintf_r+0x914>
  4038a4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4038a6:	44a4      	add	ip, r4
  4038a8:	3301      	adds	r3, #1
  4038aa:	2b07      	cmp	r3, #7
  4038ac:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4038b0:	6037      	str	r7, [r6, #0]
  4038b2:	6074      	str	r4, [r6, #4]
  4038b4:	932c      	str	r3, [sp, #176]	; 0xb0
  4038b6:	f300 830f 	bgt.w	403ed8 <_svfprintf_r+0xb00>
  4038ba:	3608      	adds	r6, #8
  4038bc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4038be:	0763      	lsls	r3, r4, #29
  4038c0:	d549      	bpl.n	403956 <_svfprintf_r+0x57e>
  4038c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4038c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4038c6:	1a2c      	subs	r4, r5, r0
  4038c8:	2c00      	cmp	r4, #0
  4038ca:	dd44      	ble.n	403956 <_svfprintf_r+0x57e>
  4038cc:	2c10      	cmp	r4, #16
  4038ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4038d0:	f8df a01c 	ldr.w	sl, [pc, #28]	; 4038f0 <_svfprintf_r+0x518>
  4038d4:	dd2b      	ble.n	40392e <_svfprintf_r+0x556>
  4038d6:	4657      	mov	r7, sl
  4038d8:	2510      	movs	r5, #16
  4038da:	4662      	mov	r2, ip
  4038dc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  4038e0:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4038e4:	e00b      	b.n	4038fe <_svfprintf_r+0x526>
  4038e6:	bf00      	nop
  4038e8:	0040a238 	.word	0x0040a238
  4038ec:	0040a204 	.word	0x0040a204
  4038f0:	0040a258 	.word	0x0040a258
  4038f4:	3c10      	subs	r4, #16
  4038f6:	2c10      	cmp	r4, #16
  4038f8:	f106 0608 	add.w	r6, r6, #8
  4038fc:	dd15      	ble.n	40392a <_svfprintf_r+0x552>
  4038fe:	3301      	adds	r3, #1
  403900:	3210      	adds	r2, #16
  403902:	2b07      	cmp	r3, #7
  403904:	922d      	str	r2, [sp, #180]	; 0xb4
  403906:	932c      	str	r3, [sp, #176]	; 0xb0
  403908:	6037      	str	r7, [r6, #0]
  40390a:	6075      	str	r5, [r6, #4]
  40390c:	ddf2      	ble.n	4038f4 <_svfprintf_r+0x51c>
  40390e:	4650      	mov	r0, sl
  403910:	4641      	mov	r1, r8
  403912:	aa2b      	add	r2, sp, #172	; 0xac
  403914:	f004 fcfe 	bl	408314 <__ssprint_r>
  403918:	2800      	cmp	r0, #0
  40391a:	f47f ae75 	bne.w	403608 <_svfprintf_r+0x230>
  40391e:	3c10      	subs	r4, #16
  403920:	2c10      	cmp	r4, #16
  403922:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  403924:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403926:	ae38      	add	r6, sp, #224	; 0xe0
  403928:	dce9      	bgt.n	4038fe <_svfprintf_r+0x526>
  40392a:	4694      	mov	ip, r2
  40392c:	46ba      	mov	sl, r7
  40392e:	3301      	adds	r3, #1
  403930:	44a4      	add	ip, r4
  403932:	2b07      	cmp	r3, #7
  403934:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403938:	932c      	str	r3, [sp, #176]	; 0xb0
  40393a:	f8c6 a000 	str.w	sl, [r6]
  40393e:	6074      	str	r4, [r6, #4]
  403940:	dd09      	ble.n	403956 <_svfprintf_r+0x57e>
  403942:	980d      	ldr	r0, [sp, #52]	; 0x34
  403944:	990c      	ldr	r1, [sp, #48]	; 0x30
  403946:	aa2b      	add	r2, sp, #172	; 0xac
  403948:	f004 fce4 	bl	408314 <__ssprint_r>
  40394c:	2800      	cmp	r0, #0
  40394e:	f47f ae5b 	bne.w	403608 <_svfprintf_r+0x230>
  403952:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403956:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403958:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40395a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40395c:	42a8      	cmp	r0, r5
  40395e:	bfac      	ite	ge
  403960:	1824      	addge	r4, r4, r0
  403962:	1964      	addlt	r4, r4, r5
  403964:	940e      	str	r4, [sp, #56]	; 0x38
  403966:	f1bc 0f00 	cmp.w	ip, #0
  40396a:	f040 82c1 	bne.w	403ef0 <_svfprintf_r+0xb18>
  40396e:	2300      	movs	r3, #0
  403970:	932c      	str	r3, [sp, #176]	; 0xb0
  403972:	ae38      	add	r6, sp, #224	; 0xe0
  403974:	e556      	b.n	403424 <_svfprintf_r+0x4c>
  403976:	f899 8000 	ldrb.w	r8, [r9]
  40397a:	2a00      	cmp	r2, #0
  40397c:	f47f ad88 	bne.w	403490 <_svfprintf_r+0xb8>
  403980:	2220      	movs	r2, #32
  403982:	e585      	b.n	403490 <_svfprintf_r+0xb8>
  403984:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403986:	f045 0501 	orr.w	r5, r5, #1
  40398a:	9509      	str	r5, [sp, #36]	; 0x24
  40398c:	f899 8000 	ldrb.w	r8, [r9]
  403990:	e57e      	b.n	403490 <_svfprintf_r+0xb8>
  403992:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403994:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  403998:	9509      	str	r5, [sp, #36]	; 0x24
  40399a:	f899 8000 	ldrb.w	r8, [r9]
  40399e:	e577      	b.n	403490 <_svfprintf_r+0xb8>
  4039a0:	2400      	movs	r4, #0
  4039a2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4039a6:	940f      	str	r4, [sp, #60]	; 0x3c
  4039a8:	4621      	mov	r1, r4
  4039aa:	f819 8b01 	ldrb.w	r8, [r9], #1
  4039ae:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4039b2:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4039b6:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4039ba:	2b09      	cmp	r3, #9
  4039bc:	d9f5      	bls.n	4039aa <_svfprintf_r+0x5d2>
  4039be:	910f      	str	r1, [sp, #60]	; 0x3c
  4039c0:	e568      	b.n	403494 <_svfprintf_r+0xbc>
  4039c2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4039c6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4039ca:	f04c 0c10 	orr.w	ip, ip, #16
  4039ce:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4039d2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4039d4:	06a5      	lsls	r5, r4, #26
  4039d6:	f140 80b2 	bpl.w	403b3e <_svfprintf_r+0x766>
  4039da:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4039dc:	1de9      	adds	r1, r5, #7
  4039de:	f021 0107 	bic.w	r1, r1, #7
  4039e2:	e9d1 2300 	ldrd	r2, r3, [r1]
  4039e6:	3108      	adds	r1, #8
  4039e8:	9110      	str	r1, [sp, #64]	; 0x40
  4039ea:	4614      	mov	r4, r2
  4039ec:	461d      	mov	r5, r3
  4039ee:	2a00      	cmp	r2, #0
  4039f0:	f173 0c00 	sbcs.w	ip, r3, #0
  4039f4:	f2c0 8394 	blt.w	404120 <_svfprintf_r+0xd48>
  4039f8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4039fc:	2301      	movs	r3, #1
  4039fe:	e659      	b.n	4036b4 <_svfprintf_r+0x2dc>
  403a00:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403a02:	4cb6      	ldr	r4, [pc, #728]	; (403cdc <_svfprintf_r+0x904>)
  403a04:	06af      	lsls	r7, r5, #26
  403a06:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403a0a:	941a      	str	r4, [sp, #104]	; 0x68
  403a0c:	f53f ae2f 	bmi.w	40366e <_svfprintf_r+0x296>
  403a10:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403a12:	06ed      	lsls	r5, r5, #27
  403a14:	f140 8443 	bpl.w	40429e <_svfprintf_r+0xec6>
  403a18:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403a1c:	2500      	movs	r5, #0
  403a1e:	f8dc 4000 	ldr.w	r4, [ip]
  403a22:	f10c 0c04 	add.w	ip, ip, #4
  403a26:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403a2a:	e62b      	b.n	403684 <_svfprintf_r+0x2ac>
  403a2c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403a30:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403a34:	f01c 0f20 	tst.w	ip, #32
  403a38:	f000 8440 	beq.w	4042bc <_svfprintf_r+0xee4>
  403a3c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403a3e:	6821      	ldr	r1, [r4, #0]
  403a40:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403a42:	17e5      	asrs	r5, r4, #31
  403a44:	462b      	mov	r3, r5
  403a46:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403a48:	4622      	mov	r2, r4
  403a4a:	3504      	adds	r5, #4
  403a4c:	9510      	str	r5, [sp, #64]	; 0x40
  403a4e:	e9c1 2300 	strd	r2, r3, [r1]
  403a52:	e4e7      	b.n	403424 <_svfprintf_r+0x4c>
  403a54:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403a56:	f04f 0a00 	mov.w	sl, #0
  403a5a:	6827      	ldr	r7, [r4, #0]
  403a5c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  403a60:	1d25      	adds	r5, r4, #4
  403a62:	2f00      	cmp	r7, #0
  403a64:	f000 85e9 	beq.w	40463a <_svfprintf_r+0x1262>
  403a68:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403a6a:	4638      	mov	r0, r7
  403a6c:	2c00      	cmp	r4, #0
  403a6e:	f2c0 859b 	blt.w	4045a8 <_svfprintf_r+0x11d0>
  403a72:	4651      	mov	r1, sl
  403a74:	4622      	mov	r2, r4
  403a76:	f003 fd8d 	bl	407594 <memchr>
  403a7a:	2800      	cmp	r0, #0
  403a7c:	f000 8613 	beq.w	4046a6 <_svfprintf_r+0x12ce>
  403a80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403a82:	1bc0      	subs	r0, r0, r7
  403a84:	42a0      	cmp	r0, r4
  403a86:	bfb8      	it	lt
  403a88:	4604      	movlt	r4, r0
  403a8a:	9510      	str	r5, [sp, #64]	; 0x40
  403a8c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  403a90:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  403a94:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  403a98:	950b      	str	r5, [sp, #44]	; 0x2c
  403a9a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403a9e:	e632      	b.n	403706 <_svfprintf_r+0x32e>
  403aa0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403aa4:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  403aa8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403aac:	f899 8000 	ldrb.w	r8, [r9]
  403ab0:	e4ee      	b.n	403490 <_svfprintf_r+0xb8>
  403ab2:	f899 8000 	ldrb.w	r8, [r9]
  403ab6:	464b      	mov	r3, r9
  403ab8:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  403abc:	f000 847f 	beq.w	4043be <_svfprintf_r+0xfe6>
  403ac0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403ac2:	f045 0510 	orr.w	r5, r5, #16
  403ac6:	9509      	str	r5, [sp, #36]	; 0x24
  403ac8:	e4e2      	b.n	403490 <_svfprintf_r+0xb8>
  403aca:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403acc:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403ace:	6824      	ldr	r4, [r4, #0]
  403ad0:	1d2b      	adds	r3, r5, #4
  403ad2:	2c00      	cmp	r4, #0
  403ad4:	940f      	str	r4, [sp, #60]	; 0x3c
  403ad6:	f6ff ad7d 	blt.w	4035d4 <_svfprintf_r+0x1fc>
  403ada:	9310      	str	r3, [sp, #64]	; 0x40
  403adc:	f899 8000 	ldrb.w	r8, [r9]
  403ae0:	e4d6      	b.n	403490 <_svfprintf_r+0xb8>
  403ae2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ae4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403ae8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403aea:	487d      	ldr	r0, [pc, #500]	; (403ce0 <_svfprintf_r+0x908>)
  403aec:	3504      	adds	r5, #4
  403aee:	681c      	ldr	r4, [r3, #0]
  403af0:	f04f 0878 	mov.w	r8, #120	; 0x78
  403af4:	2330      	movs	r3, #48	; 0x30
  403af6:	f04c 0c02 	orr.w	ip, ip, #2
  403afa:	9510      	str	r5, [sp, #64]	; 0x40
  403afc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  403b00:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403b04:	2500      	movs	r5, #0
  403b06:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  403b0a:	901a      	str	r0, [sp, #104]	; 0x68
  403b0c:	2302      	movs	r3, #2
  403b0e:	e5cd      	b.n	4036ac <_svfprintf_r+0x2d4>
  403b10:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b12:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403b14:	681a      	ldr	r2, [r3, #0]
  403b16:	2401      	movs	r4, #1
  403b18:	2300      	movs	r3, #0
  403b1a:	3504      	adds	r5, #4
  403b1c:	469a      	mov	sl, r3
  403b1e:	940b      	str	r4, [sp, #44]	; 0x2c
  403b20:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  403b24:	9510      	str	r5, [sp, #64]	; 0x40
  403b26:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  403b2a:	930a      	str	r3, [sp, #40]	; 0x28
  403b2c:	9314      	str	r3, [sp, #80]	; 0x50
  403b2e:	af2e      	add	r7, sp, #184	; 0xb8
  403b30:	e5ef      	b.n	403712 <_svfprintf_r+0x33a>
  403b32:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403b34:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403b38:	06a5      	lsls	r5, r4, #26
  403b3a:	f53f af4e 	bmi.w	4039da <_svfprintf_r+0x602>
  403b3e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403b42:	f01c 0f10 	tst.w	ip, #16
  403b46:	f040 82df 	bne.w	404108 <_svfprintf_r+0xd30>
  403b4a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403b4e:	f01c 0f40 	tst.w	ip, #64	; 0x40
  403b52:	f000 82d9 	beq.w	404108 <_svfprintf_r+0xd30>
  403b56:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403b5a:	f9bc 4000 	ldrsh.w	r4, [ip]
  403b5e:	f10c 0c04 	add.w	ip, ip, #4
  403b62:	17e5      	asrs	r5, r4, #31
  403b64:	4622      	mov	r2, r4
  403b66:	462b      	mov	r3, r5
  403b68:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403b6c:	e73f      	b.n	4039ee <_svfprintf_r+0x616>
  403b6e:	f899 8000 	ldrb.w	r8, [r9]
  403b72:	222b      	movs	r2, #43	; 0x2b
  403b74:	e48c      	b.n	403490 <_svfprintf_r+0xb8>
  403b76:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403b78:	f045 0508 	orr.w	r5, r5, #8
  403b7c:	9509      	str	r5, [sp, #36]	; 0x24
  403b7e:	f899 8000 	ldrb.w	r8, [r9]
  403b82:	e485      	b.n	403490 <_svfprintf_r+0xb8>
  403b84:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403b86:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403b8a:	1deb      	adds	r3, r5, #7
  403b8c:	f023 0307 	bic.w	r3, r3, #7
  403b90:	f103 0c08 	add.w	ip, r3, #8
  403b94:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403b98:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b9c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  403ba0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403ba4:	f004 fb0a 	bl	4081bc <__fpclassifyd>
  403ba8:	2801      	cmp	r0, #1
  403baa:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403bae:	f040 835c 	bne.w	40426a <_svfprintf_r+0xe92>
  403bb2:	2200      	movs	r2, #0
  403bb4:	2300      	movs	r3, #0
  403bb6:	f005 fa21 	bl	408ffc <__aeabi_dcmplt>
  403bba:	2800      	cmp	r0, #0
  403bbc:	f040 8563 	bne.w	404686 <_svfprintf_r+0x12ae>
  403bc0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403bc4:	2503      	movs	r5, #3
  403bc6:	950b      	str	r5, [sp, #44]	; 0x2c
  403bc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403bca:	4f46      	ldr	r7, [pc, #280]	; (403ce4 <_svfprintf_r+0x90c>)
  403bcc:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  403bd0:	4b45      	ldr	r3, [pc, #276]	; (403ce8 <_svfprintf_r+0x910>)
  403bd2:	2400      	movs	r4, #0
  403bd4:	9509      	str	r5, [sp, #36]	; 0x24
  403bd6:	2500      	movs	r5, #0
  403bd8:	940a      	str	r4, [sp, #40]	; 0x28
  403bda:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  403bde:	bfd8      	it	le
  403be0:	461f      	movle	r7, r3
  403be2:	2403      	movs	r4, #3
  403be4:	9514      	str	r5, [sp, #80]	; 0x50
  403be6:	e58e      	b.n	403706 <_svfprintf_r+0x32e>
  403be8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403bec:	f04c 0c20 	orr.w	ip, ip, #32
  403bf0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403bf4:	f899 8000 	ldrb.w	r8, [r9]
  403bf8:	e44a      	b.n	403490 <_svfprintf_r+0xb8>
  403bfa:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403bfc:	1de3      	adds	r3, r4, #7
  403bfe:	f023 0307 	bic.w	r3, r3, #7
  403c02:	f103 0508 	add.w	r5, r3, #8
  403c06:	9510      	str	r5, [sp, #64]	; 0x40
  403c08:	e9d3 4500 	ldrd	r4, r5, [r3]
  403c0c:	2300      	movs	r3, #0
  403c0e:	e54d      	b.n	4036ac <_svfprintf_r+0x2d4>
  403c10:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403c12:	1deb      	adds	r3, r5, #7
  403c14:	f023 0307 	bic.w	r3, r3, #7
  403c18:	f103 0c08 	add.w	ip, r3, #8
  403c1c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403c20:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403c24:	2301      	movs	r3, #1
  403c26:	e541      	b.n	4036ac <_svfprintf_r+0x2d4>
  403c28:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403c2c:	f1b8 0f00 	cmp.w	r8, #0
  403c30:	f43f ace3 	beq.w	4035fa <_svfprintf_r+0x222>
  403c34:	2300      	movs	r3, #0
  403c36:	f04f 0c01 	mov.w	ip, #1
  403c3a:	469a      	mov	sl, r3
  403c3c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403c40:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  403c44:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  403c48:	930a      	str	r3, [sp, #40]	; 0x28
  403c4a:	9314      	str	r3, [sp, #80]	; 0x50
  403c4c:	4664      	mov	r4, ip
  403c4e:	af2e      	add	r7, sp, #184	; 0xb8
  403c50:	e55f      	b.n	403712 <_svfprintf_r+0x33a>
  403c52:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403c56:	e5b7      	b.n	4037c8 <_svfprintf_r+0x3f0>
  403c58:	2b01      	cmp	r3, #1
  403c5a:	f000 80ec 	beq.w	403e36 <_svfprintf_r+0xa5e>
  403c5e:	2b02      	cmp	r3, #2
  403c60:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  403c64:	d118      	bne.n	403c98 <_svfprintf_r+0x8c0>
  403c66:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  403c6a:	4619      	mov	r1, r3
  403c6c:	f004 000f 	and.w	r0, r4, #15
  403c70:	0922      	lsrs	r2, r4, #4
  403c72:	f81c 0000 	ldrb.w	r0, [ip, r0]
  403c76:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  403c7a:	092b      	lsrs	r3, r5, #4
  403c7c:	7008      	strb	r0, [r1, #0]
  403c7e:	ea52 0003 	orrs.w	r0, r2, r3
  403c82:	460f      	mov	r7, r1
  403c84:	4614      	mov	r4, r2
  403c86:	461d      	mov	r5, r3
  403c88:	f101 31ff 	add.w	r1, r1, #4294967295
  403c8c:	d1ee      	bne.n	403c6c <_svfprintf_r+0x894>
  403c8e:	9d08      	ldr	r5, [sp, #32]
  403c90:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  403c94:	1bec      	subs	r4, r5, r7
  403c96:	e52d      	b.n	4036f4 <_svfprintf_r+0x31c>
  403c98:	08e0      	lsrs	r0, r4, #3
  403c9a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  403c9e:	f004 0207 	and.w	r2, r4, #7
  403ca2:	08e9      	lsrs	r1, r5, #3
  403ca4:	3230      	adds	r2, #48	; 0x30
  403ca6:	ea50 0c01 	orrs.w	ip, r0, r1
  403caa:	461f      	mov	r7, r3
  403cac:	701a      	strb	r2, [r3, #0]
  403cae:	4604      	mov	r4, r0
  403cb0:	460d      	mov	r5, r1
  403cb2:	f103 33ff 	add.w	r3, r3, #4294967295
  403cb6:	d1ef      	bne.n	403c98 <_svfprintf_r+0x8c0>
  403cb8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403cba:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  403cbe:	07e0      	lsls	r0, r4, #31
  403cc0:	4639      	mov	r1, r7
  403cc2:	f140 80c1 	bpl.w	403e48 <_svfprintf_r+0xa70>
  403cc6:	2a30      	cmp	r2, #48	; 0x30
  403cc8:	f000 80be 	beq.w	403e48 <_svfprintf_r+0xa70>
  403ccc:	9d08      	ldr	r5, [sp, #32]
  403cce:	461f      	mov	r7, r3
  403cd0:	2330      	movs	r3, #48	; 0x30
  403cd2:	1bec      	subs	r4, r5, r7
  403cd4:	f801 3c01 	strb.w	r3, [r1, #-1]
  403cd8:	e50c      	b.n	4036f4 <_svfprintf_r+0x31c>
  403cda:	bf00      	nop
  403cdc:	0040a224 	.word	0x0040a224
  403ce0:	0040a238 	.word	0x0040a238
  403ce4:	0040a218 	.word	0x0040a218
  403ce8:	0040a214 	.word	0x0040a214
  403cec:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403cf0:	f340 80ad 	ble.w	403e4e <_svfprintf_r+0xa76>
  403cf4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403cf8:	2200      	movs	r2, #0
  403cfa:	2300      	movs	r3, #0
  403cfc:	f8cd c01c 	str.w	ip, [sp, #28]
  403d00:	f005 f972 	bl	408fe8 <__aeabi_dcmpeq>
  403d04:	f8dd c01c 	ldr.w	ip, [sp, #28]
  403d08:	2800      	cmp	r0, #0
  403d0a:	f000 8126 	beq.w	403f5a <_svfprintf_r+0xb82>
  403d0e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403d10:	49aa      	ldr	r1, [pc, #680]	; (403fbc <_svfprintf_r+0xbe4>)
  403d12:	3301      	adds	r3, #1
  403d14:	f10c 0c01 	add.w	ip, ip, #1
  403d18:	2201      	movs	r2, #1
  403d1a:	2b07      	cmp	r3, #7
  403d1c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403d20:	932c      	str	r3, [sp, #176]	; 0xb0
  403d22:	e886 0006 	stmia.w	r6, {r1, r2}
  403d26:	f300 82ed 	bgt.w	404304 <_svfprintf_r+0xf2c>
  403d2a:	3608      	adds	r6, #8
  403d2c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d2e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  403d30:	42a3      	cmp	r3, r4
  403d32:	db03      	blt.n	403d3c <_svfprintf_r+0x964>
  403d34:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403d36:	07ec      	lsls	r4, r5, #31
  403d38:	f57f adc0 	bpl.w	4038bc <_svfprintf_r+0x4e4>
  403d3c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403d3e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  403d40:	3301      	adds	r3, #1
  403d42:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403d44:	44a4      	add	ip, r4
  403d46:	2b07      	cmp	r3, #7
  403d48:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403d4c:	6035      	str	r5, [r6, #0]
  403d4e:	6074      	str	r4, [r6, #4]
  403d50:	932c      	str	r3, [sp, #176]	; 0xb0
  403d52:	f300 833e 	bgt.w	4043d2 <_svfprintf_r+0xffa>
  403d56:	3608      	adds	r6, #8
  403d58:	9d11      	ldr	r5, [sp, #68]	; 0x44
  403d5a:	1e6c      	subs	r4, r5, #1
  403d5c:	2c00      	cmp	r4, #0
  403d5e:	f77f adad 	ble.w	4038bc <_svfprintf_r+0x4e4>
  403d62:	2c10      	cmp	r4, #16
  403d64:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403d66:	4d96      	ldr	r5, [pc, #600]	; (403fc0 <_svfprintf_r+0xbe8>)
  403d68:	f340 8197 	ble.w	40409a <_svfprintf_r+0xcc2>
  403d6c:	2710      	movs	r7, #16
  403d6e:	4662      	mov	r2, ip
  403d70:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  403d74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  403d78:	e004      	b.n	403d84 <_svfprintf_r+0x9ac>
  403d7a:	3608      	adds	r6, #8
  403d7c:	3c10      	subs	r4, #16
  403d7e:	2c10      	cmp	r4, #16
  403d80:	f340 818a 	ble.w	404098 <_svfprintf_r+0xcc0>
  403d84:	3301      	adds	r3, #1
  403d86:	3210      	adds	r2, #16
  403d88:	2b07      	cmp	r3, #7
  403d8a:	922d      	str	r2, [sp, #180]	; 0xb4
  403d8c:	932c      	str	r3, [sp, #176]	; 0xb0
  403d8e:	e886 00a0 	stmia.w	r6, {r5, r7}
  403d92:	ddf2      	ble.n	403d7a <_svfprintf_r+0x9a2>
  403d94:	4640      	mov	r0, r8
  403d96:	4651      	mov	r1, sl
  403d98:	aa2b      	add	r2, sp, #172	; 0xac
  403d9a:	f004 fabb 	bl	408314 <__ssprint_r>
  403d9e:	2800      	cmp	r0, #0
  403da0:	f47f ac32 	bne.w	403608 <_svfprintf_r+0x230>
  403da4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  403da6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403da8:	ae38      	add	r6, sp, #224	; 0xe0
  403daa:	e7e7      	b.n	403d7c <_svfprintf_r+0x9a4>
  403dac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403dae:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403db0:	ebc0 0a05 	rsb	sl, r0, r5
  403db4:	f1ba 0f00 	cmp.w	sl, #0
  403db8:	f77f ad2e 	ble.w	403818 <_svfprintf_r+0x440>
  403dbc:	f1ba 0f10 	cmp.w	sl, #16
  403dc0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403dc2:	4d7f      	ldr	r5, [pc, #508]	; (403fc0 <_svfprintf_r+0xbe8>)
  403dc4:	dd2b      	ble.n	403e1e <_svfprintf_r+0xa46>
  403dc6:	9412      	str	r4, [sp, #72]	; 0x48
  403dc8:	4632      	mov	r2, r6
  403dca:	f04f 0b10 	mov.w	fp, #16
  403dce:	462e      	mov	r6, r5
  403dd0:	4661      	mov	r1, ip
  403dd2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  403dd4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  403dd6:	e006      	b.n	403de6 <_svfprintf_r+0xa0e>
  403dd8:	f1aa 0a10 	sub.w	sl, sl, #16
  403ddc:	f1ba 0f10 	cmp.w	sl, #16
  403de0:	f102 0208 	add.w	r2, r2, #8
  403de4:	dd17      	ble.n	403e16 <_svfprintf_r+0xa3e>
  403de6:	3301      	adds	r3, #1
  403de8:	3110      	adds	r1, #16
  403dea:	2b07      	cmp	r3, #7
  403dec:	912d      	str	r1, [sp, #180]	; 0xb4
  403dee:	932c      	str	r3, [sp, #176]	; 0xb0
  403df0:	e882 0840 	stmia.w	r2, {r6, fp}
  403df4:	ddf0      	ble.n	403dd8 <_svfprintf_r+0xa00>
  403df6:	4620      	mov	r0, r4
  403df8:	4629      	mov	r1, r5
  403dfa:	aa2b      	add	r2, sp, #172	; 0xac
  403dfc:	f004 fa8a 	bl	408314 <__ssprint_r>
  403e00:	2800      	cmp	r0, #0
  403e02:	f47f ac01 	bne.w	403608 <_svfprintf_r+0x230>
  403e06:	f1aa 0a10 	sub.w	sl, sl, #16
  403e0a:	f1ba 0f10 	cmp.w	sl, #16
  403e0e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  403e10:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403e12:	aa38      	add	r2, sp, #224	; 0xe0
  403e14:	dce7      	bgt.n	403de6 <_svfprintf_r+0xa0e>
  403e16:	9c12      	ldr	r4, [sp, #72]	; 0x48
  403e18:	4635      	mov	r5, r6
  403e1a:	468c      	mov	ip, r1
  403e1c:	4616      	mov	r6, r2
  403e1e:	3301      	adds	r3, #1
  403e20:	44d4      	add	ip, sl
  403e22:	2b07      	cmp	r3, #7
  403e24:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403e28:	932c      	str	r3, [sp, #176]	; 0xb0
  403e2a:	e886 0420 	stmia.w	r6, {r5, sl}
  403e2e:	f300 820f 	bgt.w	404250 <_svfprintf_r+0xe78>
  403e32:	3608      	adds	r6, #8
  403e34:	e4f0      	b.n	403818 <_svfprintf_r+0x440>
  403e36:	2d00      	cmp	r5, #0
  403e38:	bf08      	it	eq
  403e3a:	2c0a      	cmpeq	r4, #10
  403e3c:	f080 8138 	bcs.w	4040b0 <_svfprintf_r+0xcd8>
  403e40:	3430      	adds	r4, #48	; 0x30
  403e42:	af48      	add	r7, sp, #288	; 0x120
  403e44:	f807 4d41 	strb.w	r4, [r7, #-65]!
  403e48:	9d08      	ldr	r5, [sp, #32]
  403e4a:	1bec      	subs	r4, r5, r7
  403e4c:	e452      	b.n	4036f4 <_svfprintf_r+0x31c>
  403e4e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  403e50:	2c01      	cmp	r4, #1
  403e52:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  403e54:	f340 81d2 	ble.w	4041fc <_svfprintf_r+0xe24>
  403e58:	3401      	adds	r4, #1
  403e5a:	f10c 0301 	add.w	r3, ip, #1
  403e5e:	2201      	movs	r2, #1
  403e60:	2c07      	cmp	r4, #7
  403e62:	932d      	str	r3, [sp, #180]	; 0xb4
  403e64:	6037      	str	r7, [r6, #0]
  403e66:	942c      	str	r4, [sp, #176]	; 0xb0
  403e68:	6072      	str	r2, [r6, #4]
  403e6a:	f300 81d8 	bgt.w	40421e <_svfprintf_r+0xe46>
  403e6e:	3608      	adds	r6, #8
  403e70:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403e72:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  403e76:	3401      	adds	r4, #1
  403e78:	6035      	str	r5, [r6, #0]
  403e7a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403e7c:	4498      	add	r8, r3
  403e7e:	2c07      	cmp	r4, #7
  403e80:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  403e84:	942c      	str	r4, [sp, #176]	; 0xb0
  403e86:	6075      	str	r5, [r6, #4]
  403e88:	f300 81d5 	bgt.w	404236 <_svfprintf_r+0xe5e>
  403e8c:	3608      	adds	r6, #8
  403e8e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403e92:	2200      	movs	r2, #0
  403e94:	2300      	movs	r3, #0
  403e96:	f005 f8a7 	bl	408fe8 <__aeabi_dcmpeq>
  403e9a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  403e9c:	2800      	cmp	r0, #0
  403e9e:	f040 80b9 	bne.w	404014 <_svfprintf_r+0xc3c>
  403ea2:	1e6b      	subs	r3, r5, #1
  403ea4:	3401      	adds	r4, #1
  403ea6:	3701      	adds	r7, #1
  403ea8:	4498      	add	r8, r3
  403eaa:	2c07      	cmp	r4, #7
  403eac:	942c      	str	r4, [sp, #176]	; 0xb0
  403eae:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  403eb2:	6037      	str	r7, [r6, #0]
  403eb4:	6073      	str	r3, [r6, #4]
  403eb6:	f300 80e2 	bgt.w	40407e <_svfprintf_r+0xca6>
  403eba:	3608      	adds	r6, #8
  403ebc:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  403ec0:	3401      	adds	r4, #1
  403ec2:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403ec4:	44c4      	add	ip, r8
  403ec6:	ab27      	add	r3, sp, #156	; 0x9c
  403ec8:	2c07      	cmp	r4, #7
  403eca:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403ece:	942c      	str	r4, [sp, #176]	; 0xb0
  403ed0:	e886 0028 	stmia.w	r6, {r3, r5}
  403ed4:	f77f acf1 	ble.w	4038ba <_svfprintf_r+0x4e2>
  403ed8:	980d      	ldr	r0, [sp, #52]	; 0x34
  403eda:	990c      	ldr	r1, [sp, #48]	; 0x30
  403edc:	aa2b      	add	r2, sp, #172	; 0xac
  403ede:	f004 fa19 	bl	408314 <__ssprint_r>
  403ee2:	2800      	cmp	r0, #0
  403ee4:	f47f ab90 	bne.w	403608 <_svfprintf_r+0x230>
  403ee8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403eec:	ae38      	add	r6, sp, #224	; 0xe0
  403eee:	e4e5      	b.n	4038bc <_svfprintf_r+0x4e4>
  403ef0:	980d      	ldr	r0, [sp, #52]	; 0x34
  403ef2:	990c      	ldr	r1, [sp, #48]	; 0x30
  403ef4:	aa2b      	add	r2, sp, #172	; 0xac
  403ef6:	f004 fa0d 	bl	408314 <__ssprint_r>
  403efa:	2800      	cmp	r0, #0
  403efc:	f43f ad37 	beq.w	40396e <_svfprintf_r+0x596>
  403f00:	f7ff bb82 	b.w	403608 <_svfprintf_r+0x230>
  403f04:	980d      	ldr	r0, [sp, #52]	; 0x34
  403f06:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f08:	aa2b      	add	r2, sp, #172	; 0xac
  403f0a:	f004 fa03 	bl	408314 <__ssprint_r>
  403f0e:	2800      	cmp	r0, #0
  403f10:	f47f ab7a 	bne.w	403608 <_svfprintf_r+0x230>
  403f14:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403f18:	ae38      	add	r6, sp, #224	; 0xe0
  403f1a:	e4bf      	b.n	40389c <_svfprintf_r+0x4c4>
  403f1c:	980d      	ldr	r0, [sp, #52]	; 0x34
  403f1e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f20:	aa2b      	add	r2, sp, #172	; 0xac
  403f22:	f004 f9f7 	bl	408314 <__ssprint_r>
  403f26:	2800      	cmp	r0, #0
  403f28:	f47f ab6e 	bne.w	403608 <_svfprintf_r+0x230>
  403f2c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403f30:	ae38      	add	r6, sp, #224	; 0xe0
  403f32:	e46d      	b.n	403810 <_svfprintf_r+0x438>
  403f34:	980d      	ldr	r0, [sp, #52]	; 0x34
  403f36:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f38:	aa2b      	add	r2, sp, #172	; 0xac
  403f3a:	f004 f9eb 	bl	408314 <__ssprint_r>
  403f3e:	2800      	cmp	r0, #0
  403f40:	f47f ab62 	bne.w	403608 <_svfprintf_r+0x230>
  403f44:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403f48:	ae38      	add	r6, sp, #224	; 0xe0
  403f4a:	e450      	b.n	4037ee <_svfprintf_r+0x416>
  403f4c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403f4e:	af38      	add	r7, sp, #224	; 0xe0
  403f50:	f7ff bbd0 	b.w	4036f4 <_svfprintf_r+0x31c>
  403f54:	2302      	movs	r3, #2
  403f56:	f7ff bba9 	b.w	4036ac <_svfprintf_r+0x2d4>
  403f5a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403f5c:	2b00      	cmp	r3, #0
  403f5e:	f340 81dd 	ble.w	40431c <_svfprintf_r+0xf44>
  403f62:	9c11      	ldr	r4, [sp, #68]	; 0x44
  403f64:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403f66:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  403f6a:	42ac      	cmp	r4, r5
  403f6c:	bfa8      	it	ge
  403f6e:	462c      	movge	r4, r5
  403f70:	2c00      	cmp	r4, #0
  403f72:	44ba      	add	sl, r7
  403f74:	dd0b      	ble.n	403f8e <_svfprintf_r+0xbb6>
  403f76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403f78:	44a4      	add	ip, r4
  403f7a:	3301      	adds	r3, #1
  403f7c:	2b07      	cmp	r3, #7
  403f7e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403f82:	6037      	str	r7, [r6, #0]
  403f84:	6074      	str	r4, [r6, #4]
  403f86:	932c      	str	r3, [sp, #176]	; 0xb0
  403f88:	f300 831e 	bgt.w	4045c8 <_svfprintf_r+0x11f0>
  403f8c:	3608      	adds	r6, #8
  403f8e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403f90:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  403f94:	1b2c      	subs	r4, r5, r4
  403f96:	2c00      	cmp	r4, #0
  403f98:	f340 80d7 	ble.w	40414a <_svfprintf_r+0xd72>
  403f9c:	2c10      	cmp	r4, #16
  403f9e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403fa0:	4d07      	ldr	r5, [pc, #28]	; (403fc0 <_svfprintf_r+0xbe8>)
  403fa2:	f340 81a3 	ble.w	4042ec <_svfprintf_r+0xf14>
  403fa6:	970a      	str	r7, [sp, #40]	; 0x28
  403fa8:	f04f 0810 	mov.w	r8, #16
  403fac:	462f      	mov	r7, r5
  403fae:	4662      	mov	r2, ip
  403fb0:	4625      	mov	r5, r4
  403fb2:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  403fb6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fb8:	e009      	b.n	403fce <_svfprintf_r+0xbf6>
  403fba:	bf00      	nop
  403fbc:	0040a254 	.word	0x0040a254
  403fc0:	0040a204 	.word	0x0040a204
  403fc4:	3608      	adds	r6, #8
  403fc6:	3d10      	subs	r5, #16
  403fc8:	2d10      	cmp	r5, #16
  403fca:	f340 818b 	ble.w	4042e4 <_svfprintf_r+0xf0c>
  403fce:	3301      	adds	r3, #1
  403fd0:	3210      	adds	r2, #16
  403fd2:	2b07      	cmp	r3, #7
  403fd4:	922d      	str	r2, [sp, #180]	; 0xb4
  403fd6:	932c      	str	r3, [sp, #176]	; 0xb0
  403fd8:	e886 0180 	stmia.w	r6, {r7, r8}
  403fdc:	ddf2      	ble.n	403fc4 <_svfprintf_r+0xbec>
  403fde:	4658      	mov	r0, fp
  403fe0:	4621      	mov	r1, r4
  403fe2:	aa2b      	add	r2, sp, #172	; 0xac
  403fe4:	f004 f996 	bl	408314 <__ssprint_r>
  403fe8:	2800      	cmp	r0, #0
  403fea:	f47f ab0d 	bne.w	403608 <_svfprintf_r+0x230>
  403fee:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  403ff0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403ff2:	ae38      	add	r6, sp, #224	; 0xe0
  403ff4:	e7e7      	b.n	403fc6 <_svfprintf_r+0xbee>
  403ff6:	980d      	ldr	r0, [sp, #52]	; 0x34
  403ff8:	990c      	ldr	r1, [sp, #48]	; 0x30
  403ffa:	aa2b      	add	r2, sp, #172	; 0xac
  403ffc:	f004 f98a 	bl	408314 <__ssprint_r>
  404000:	2800      	cmp	r0, #0
  404002:	f47f ab01 	bne.w	403608 <_svfprintf_r+0x230>
  404006:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40400a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40400e:	ae38      	add	r6, sp, #224	; 0xe0
  404010:	f7ff bbda 	b.w	4037c8 <_svfprintf_r+0x3f0>
  404014:	1e6f      	subs	r7, r5, #1
  404016:	2f00      	cmp	r7, #0
  404018:	f77f af50 	ble.w	403ebc <_svfprintf_r+0xae4>
  40401c:	2f10      	cmp	r7, #16
  40401e:	4dae      	ldr	r5, [pc, #696]	; (4042d8 <_svfprintf_r+0xf00>)
  404020:	dd23      	ble.n	40406a <_svfprintf_r+0xc92>
  404022:	4643      	mov	r3, r8
  404024:	f04f 0a10 	mov.w	sl, #16
  404028:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40402c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404030:	e004      	b.n	40403c <_svfprintf_r+0xc64>
  404032:	3f10      	subs	r7, #16
  404034:	2f10      	cmp	r7, #16
  404036:	f106 0608 	add.w	r6, r6, #8
  40403a:	dd15      	ble.n	404068 <_svfprintf_r+0xc90>
  40403c:	3401      	adds	r4, #1
  40403e:	3310      	adds	r3, #16
  404040:	2c07      	cmp	r4, #7
  404042:	932d      	str	r3, [sp, #180]	; 0xb4
  404044:	942c      	str	r4, [sp, #176]	; 0xb0
  404046:	e886 0420 	stmia.w	r6, {r5, sl}
  40404a:	ddf2      	ble.n	404032 <_svfprintf_r+0xc5a>
  40404c:	4640      	mov	r0, r8
  40404e:	4659      	mov	r1, fp
  404050:	aa2b      	add	r2, sp, #172	; 0xac
  404052:	f004 f95f 	bl	408314 <__ssprint_r>
  404056:	2800      	cmp	r0, #0
  404058:	f47f aad6 	bne.w	403608 <_svfprintf_r+0x230>
  40405c:	3f10      	subs	r7, #16
  40405e:	2f10      	cmp	r7, #16
  404060:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  404062:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404064:	ae38      	add	r6, sp, #224	; 0xe0
  404066:	dce9      	bgt.n	40403c <_svfprintf_r+0xc64>
  404068:	4698      	mov	r8, r3
  40406a:	3401      	adds	r4, #1
  40406c:	44b8      	add	r8, r7
  40406e:	2c07      	cmp	r4, #7
  404070:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404074:	942c      	str	r4, [sp, #176]	; 0xb0
  404076:	e886 00a0 	stmia.w	r6, {r5, r7}
  40407a:	f77f af1e 	ble.w	403eba <_svfprintf_r+0xae2>
  40407e:	980d      	ldr	r0, [sp, #52]	; 0x34
  404080:	990c      	ldr	r1, [sp, #48]	; 0x30
  404082:	aa2b      	add	r2, sp, #172	; 0xac
  404084:	f004 f946 	bl	408314 <__ssprint_r>
  404088:	2800      	cmp	r0, #0
  40408a:	f47f aabd 	bne.w	403608 <_svfprintf_r+0x230>
  40408e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  404092:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404094:	ae38      	add	r6, sp, #224	; 0xe0
  404096:	e711      	b.n	403ebc <_svfprintf_r+0xae4>
  404098:	4694      	mov	ip, r2
  40409a:	3301      	adds	r3, #1
  40409c:	44a4      	add	ip, r4
  40409e:	2b07      	cmp	r3, #7
  4040a0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4040a4:	932c      	str	r3, [sp, #176]	; 0xb0
  4040a6:	6035      	str	r5, [r6, #0]
  4040a8:	6074      	str	r4, [r6, #4]
  4040aa:	f77f ac06 	ble.w	4038ba <_svfprintf_r+0x4e2>
  4040ae:	e713      	b.n	403ed8 <_svfprintf_r+0xb00>
  4040b0:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  4040b4:	4620      	mov	r0, r4
  4040b6:	4629      	mov	r1, r5
  4040b8:	220a      	movs	r2, #10
  4040ba:	2300      	movs	r3, #0
  4040bc:	f004 ffee 	bl	40909c <__aeabi_uldivmod>
  4040c0:	3230      	adds	r2, #48	; 0x30
  4040c2:	f88b 2000 	strb.w	r2, [fp]
  4040c6:	4620      	mov	r0, r4
  4040c8:	4629      	mov	r1, r5
  4040ca:	220a      	movs	r2, #10
  4040cc:	2300      	movs	r3, #0
  4040ce:	f004 ffe5 	bl	40909c <__aeabi_uldivmod>
  4040d2:	4604      	mov	r4, r0
  4040d4:	460d      	mov	r5, r1
  4040d6:	ea54 0c05 	orrs.w	ip, r4, r5
  4040da:	465f      	mov	r7, fp
  4040dc:	f10b 3bff 	add.w	fp, fp, #4294967295
  4040e0:	d1e8      	bne.n	4040b4 <_svfprintf_r+0xcdc>
  4040e2:	9d08      	ldr	r5, [sp, #32]
  4040e4:	1bec      	subs	r4, r5, r7
  4040e6:	f7ff bb05 	b.w	4036f4 <_svfprintf_r+0x31c>
  4040ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4040ec:	2301      	movs	r3, #1
  4040ee:	682c      	ldr	r4, [r5, #0]
  4040f0:	3504      	adds	r5, #4
  4040f2:	9510      	str	r5, [sp, #64]	; 0x40
  4040f4:	2500      	movs	r5, #0
  4040f6:	f7ff bad9 	b.w	4036ac <_svfprintf_r+0x2d4>
  4040fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4040fc:	682c      	ldr	r4, [r5, #0]
  4040fe:	3504      	adds	r5, #4
  404100:	9510      	str	r5, [sp, #64]	; 0x40
  404102:	2500      	movs	r5, #0
  404104:	f7ff bad2 	b.w	4036ac <_svfprintf_r+0x2d4>
  404108:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40410a:	682c      	ldr	r4, [r5, #0]
  40410c:	3504      	adds	r5, #4
  40410e:	9510      	str	r5, [sp, #64]	; 0x40
  404110:	17e5      	asrs	r5, r4, #31
  404112:	4622      	mov	r2, r4
  404114:	462b      	mov	r3, r5
  404116:	2a00      	cmp	r2, #0
  404118:	f173 0c00 	sbcs.w	ip, r3, #0
  40411c:	f6bf ac6c 	bge.w	4039f8 <_svfprintf_r+0x620>
  404120:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404124:	4264      	negs	r4, r4
  404126:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40412a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40412e:	2301      	movs	r3, #1
  404130:	f7ff bac0 	b.w	4036b4 <_svfprintf_r+0x2dc>
  404134:	980d      	ldr	r0, [sp, #52]	; 0x34
  404136:	990c      	ldr	r1, [sp, #48]	; 0x30
  404138:	aa2b      	add	r2, sp, #172	; 0xac
  40413a:	f004 f8eb 	bl	408314 <__ssprint_r>
  40413e:	2800      	cmp	r0, #0
  404140:	f47f aa62 	bne.w	403608 <_svfprintf_r+0x230>
  404144:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404148:	ae38      	add	r6, sp, #224	; 0xe0
  40414a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40414c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40414e:	442f      	add	r7, r5
  404150:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404152:	42ac      	cmp	r4, r5
  404154:	db42      	blt.n	4041dc <_svfprintf_r+0xe04>
  404156:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404158:	07e9      	lsls	r1, r5, #31
  40415a:	d43f      	bmi.n	4041dc <_svfprintf_r+0xe04>
  40415c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40415e:	ebc7 050a 	rsb	r5, r7, sl
  404162:	1b04      	subs	r4, r0, r4
  404164:	42ac      	cmp	r4, r5
  404166:	bfb8      	it	lt
  404168:	4625      	movlt	r5, r4
  40416a:	2d00      	cmp	r5, #0
  40416c:	dd0b      	ble.n	404186 <_svfprintf_r+0xdae>
  40416e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404170:	44ac      	add	ip, r5
  404172:	3301      	adds	r3, #1
  404174:	2b07      	cmp	r3, #7
  404176:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40417a:	6037      	str	r7, [r6, #0]
  40417c:	6075      	str	r5, [r6, #4]
  40417e:	932c      	str	r3, [sp, #176]	; 0xb0
  404180:	f300 824c 	bgt.w	40461c <_svfprintf_r+0x1244>
  404184:	3608      	adds	r6, #8
  404186:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40418a:	1b64      	subs	r4, r4, r5
  40418c:	2c00      	cmp	r4, #0
  40418e:	f77f ab95 	ble.w	4038bc <_svfprintf_r+0x4e4>
  404192:	2c10      	cmp	r4, #16
  404194:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404196:	4d50      	ldr	r5, [pc, #320]	; (4042d8 <_svfprintf_r+0xf00>)
  404198:	f77f af7f 	ble.w	40409a <_svfprintf_r+0xcc2>
  40419c:	2710      	movs	r7, #16
  40419e:	4662      	mov	r2, ip
  4041a0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4041a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4041a8:	e004      	b.n	4041b4 <_svfprintf_r+0xddc>
  4041aa:	3608      	adds	r6, #8
  4041ac:	3c10      	subs	r4, #16
  4041ae:	2c10      	cmp	r4, #16
  4041b0:	f77f af72 	ble.w	404098 <_svfprintf_r+0xcc0>
  4041b4:	3301      	adds	r3, #1
  4041b6:	3210      	adds	r2, #16
  4041b8:	2b07      	cmp	r3, #7
  4041ba:	922d      	str	r2, [sp, #180]	; 0xb4
  4041bc:	932c      	str	r3, [sp, #176]	; 0xb0
  4041be:	e886 00a0 	stmia.w	r6, {r5, r7}
  4041c2:	ddf2      	ble.n	4041aa <_svfprintf_r+0xdd2>
  4041c4:	4640      	mov	r0, r8
  4041c6:	4651      	mov	r1, sl
  4041c8:	aa2b      	add	r2, sp, #172	; 0xac
  4041ca:	f004 f8a3 	bl	408314 <__ssprint_r>
  4041ce:	2800      	cmp	r0, #0
  4041d0:	f47f aa1a 	bne.w	403608 <_svfprintf_r+0x230>
  4041d4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4041d6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4041d8:	ae38      	add	r6, sp, #224	; 0xe0
  4041da:	e7e7      	b.n	4041ac <_svfprintf_r+0xdd4>
  4041dc:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4041de:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4041e0:	44ac      	add	ip, r5
  4041e2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4041e4:	3301      	adds	r3, #1
  4041e6:	6035      	str	r5, [r6, #0]
  4041e8:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4041ea:	2b07      	cmp	r3, #7
  4041ec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4041f0:	6075      	str	r5, [r6, #4]
  4041f2:	932c      	str	r3, [sp, #176]	; 0xb0
  4041f4:	f300 81f4 	bgt.w	4045e0 <_svfprintf_r+0x1208>
  4041f8:	3608      	adds	r6, #8
  4041fa:	e7af      	b.n	40415c <_svfprintf_r+0xd84>
  4041fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4041fe:	07ea      	lsls	r2, r5, #31
  404200:	f53f ae2a 	bmi.w	403e58 <_svfprintf_r+0xa80>
  404204:	3401      	adds	r4, #1
  404206:	f10c 0801 	add.w	r8, ip, #1
  40420a:	2301      	movs	r3, #1
  40420c:	2c07      	cmp	r4, #7
  40420e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404212:	942c      	str	r4, [sp, #176]	; 0xb0
  404214:	6037      	str	r7, [r6, #0]
  404216:	6073      	str	r3, [r6, #4]
  404218:	f77f ae4f 	ble.w	403eba <_svfprintf_r+0xae2>
  40421c:	e72f      	b.n	40407e <_svfprintf_r+0xca6>
  40421e:	980d      	ldr	r0, [sp, #52]	; 0x34
  404220:	990c      	ldr	r1, [sp, #48]	; 0x30
  404222:	aa2b      	add	r2, sp, #172	; 0xac
  404224:	f004 f876 	bl	408314 <__ssprint_r>
  404228:	2800      	cmp	r0, #0
  40422a:	f47f a9ed 	bne.w	403608 <_svfprintf_r+0x230>
  40422e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  404230:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404232:	ae38      	add	r6, sp, #224	; 0xe0
  404234:	e61c      	b.n	403e70 <_svfprintf_r+0xa98>
  404236:	980d      	ldr	r0, [sp, #52]	; 0x34
  404238:	990c      	ldr	r1, [sp, #48]	; 0x30
  40423a:	aa2b      	add	r2, sp, #172	; 0xac
  40423c:	f004 f86a 	bl	408314 <__ssprint_r>
  404240:	2800      	cmp	r0, #0
  404242:	f47f a9e1 	bne.w	403608 <_svfprintf_r+0x230>
  404246:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40424a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40424c:	ae38      	add	r6, sp, #224	; 0xe0
  40424e:	e61e      	b.n	403e8e <_svfprintf_r+0xab6>
  404250:	980d      	ldr	r0, [sp, #52]	; 0x34
  404252:	990c      	ldr	r1, [sp, #48]	; 0x30
  404254:	aa2b      	add	r2, sp, #172	; 0xac
  404256:	f004 f85d 	bl	408314 <__ssprint_r>
  40425a:	2800      	cmp	r0, #0
  40425c:	f47f a9d4 	bne.w	403608 <_svfprintf_r+0x230>
  404260:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404264:	ae38      	add	r6, sp, #224	; 0xe0
  404266:	f7ff bad7 	b.w	403818 <_svfprintf_r+0x440>
  40426a:	f003 ffa7 	bl	4081bc <__fpclassifyd>
  40426e:	2800      	cmp	r0, #0
  404270:	f040 80bb 	bne.w	4043ea <_svfprintf_r+0x1012>
  404274:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404276:	4f19      	ldr	r7, [pc, #100]	; (4042dc <_svfprintf_r+0xf04>)
  404278:	4b19      	ldr	r3, [pc, #100]	; (4042e0 <_svfprintf_r+0xf08>)
  40427a:	f04f 0c03 	mov.w	ip, #3
  40427e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  404282:	9409      	str	r4, [sp, #36]	; 0x24
  404284:	900a      	str	r0, [sp, #40]	; 0x28
  404286:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40428a:	9014      	str	r0, [sp, #80]	; 0x50
  40428c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  404290:	bfd8      	it	le
  404292:	461f      	movle	r7, r3
  404294:	4664      	mov	r4, ip
  404296:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40429a:	f7ff ba34 	b.w	403706 <_svfprintf_r+0x32e>
  40429e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4042a0:	0664      	lsls	r4, r4, #25
  4042a2:	f140 8150 	bpl.w	404546 <_svfprintf_r+0x116e>
  4042a6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4042aa:	2500      	movs	r5, #0
  4042ac:	f8bc 4000 	ldrh.w	r4, [ip]
  4042b0:	f10c 0c04 	add.w	ip, ip, #4
  4042b4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4042b8:	f7ff b9e4 	b.w	403684 <_svfprintf_r+0x2ac>
  4042bc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4042c0:	f01c 0f10 	tst.w	ip, #16
  4042c4:	f000 8146 	beq.w	404554 <_svfprintf_r+0x117c>
  4042c8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4042ca:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4042cc:	6823      	ldr	r3, [r4, #0]
  4042ce:	3404      	adds	r4, #4
  4042d0:	9410      	str	r4, [sp, #64]	; 0x40
  4042d2:	601d      	str	r5, [r3, #0]
  4042d4:	f7ff b8a6 	b.w	403424 <_svfprintf_r+0x4c>
  4042d8:	0040a204 	.word	0x0040a204
  4042dc:	0040a220 	.word	0x0040a220
  4042e0:	0040a21c 	.word	0x0040a21c
  4042e4:	462c      	mov	r4, r5
  4042e6:	463d      	mov	r5, r7
  4042e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4042ea:	4694      	mov	ip, r2
  4042ec:	3301      	adds	r3, #1
  4042ee:	44a4      	add	ip, r4
  4042f0:	2b07      	cmp	r3, #7
  4042f2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4042f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4042f8:	6035      	str	r5, [r6, #0]
  4042fa:	6074      	str	r4, [r6, #4]
  4042fc:	f73f af1a 	bgt.w	404134 <_svfprintf_r+0xd5c>
  404300:	3608      	adds	r6, #8
  404302:	e722      	b.n	40414a <_svfprintf_r+0xd72>
  404304:	980d      	ldr	r0, [sp, #52]	; 0x34
  404306:	990c      	ldr	r1, [sp, #48]	; 0x30
  404308:	aa2b      	add	r2, sp, #172	; 0xac
  40430a:	f004 f803 	bl	408314 <__ssprint_r>
  40430e:	2800      	cmp	r0, #0
  404310:	f47f a97a 	bne.w	403608 <_svfprintf_r+0x230>
  404314:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404318:	ae38      	add	r6, sp, #224	; 0xe0
  40431a:	e507      	b.n	403d2c <_svfprintf_r+0x954>
  40431c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40431e:	49b7      	ldr	r1, [pc, #732]	; (4045fc <_svfprintf_r+0x1224>)
  404320:	3201      	adds	r2, #1
  404322:	f10c 0c01 	add.w	ip, ip, #1
  404326:	2001      	movs	r0, #1
  404328:	2a07      	cmp	r2, #7
  40432a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40432e:	922c      	str	r2, [sp, #176]	; 0xb0
  404330:	6031      	str	r1, [r6, #0]
  404332:	6070      	str	r0, [r6, #4]
  404334:	f300 80f7 	bgt.w	404526 <_svfprintf_r+0x114e>
  404338:	3608      	adds	r6, #8
  40433a:	461c      	mov	r4, r3
  40433c:	b92c      	cbnz	r4, 40434a <_svfprintf_r+0xf72>
  40433e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404340:	b91d      	cbnz	r5, 40434a <_svfprintf_r+0xf72>
  404342:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404344:	07e8      	lsls	r0, r5, #31
  404346:	f57f aab9 	bpl.w	4038bc <_svfprintf_r+0x4e4>
  40434a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40434c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40434e:	9918      	ldr	r1, [sp, #96]	; 0x60
  404350:	3301      	adds	r3, #1
  404352:	6035      	str	r5, [r6, #0]
  404354:	9d18      	ldr	r5, [sp, #96]	; 0x60
  404356:	4461      	add	r1, ip
  404358:	2b07      	cmp	r3, #7
  40435a:	912d      	str	r1, [sp, #180]	; 0xb4
  40435c:	6075      	str	r5, [r6, #4]
  40435e:	932c      	str	r3, [sp, #176]	; 0xb0
  404360:	f300 81de 	bgt.w	404720 <_svfprintf_r+0x1348>
  404364:	f106 0208 	add.w	r2, r6, #8
  404368:	4264      	negs	r4, r4
  40436a:	2c00      	cmp	r4, #0
  40436c:	f340 810b 	ble.w	404586 <_svfprintf_r+0x11ae>
  404370:	2c10      	cmp	r4, #16
  404372:	4da3      	ldr	r5, [pc, #652]	; (404600 <_svfprintf_r+0x1228>)
  404374:	f340 8148 	ble.w	404608 <_svfprintf_r+0x1230>
  404378:	46a3      	mov	fp, r4
  40437a:	2610      	movs	r6, #16
  40437c:	460c      	mov	r4, r1
  40437e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404382:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  404386:	e006      	b.n	404396 <_svfprintf_r+0xfbe>
  404388:	3208      	adds	r2, #8
  40438a:	f1ab 0b10 	sub.w	fp, fp, #16
  40438e:	f1bb 0f10 	cmp.w	fp, #16
  404392:	f340 8137 	ble.w	404604 <_svfprintf_r+0x122c>
  404396:	3301      	adds	r3, #1
  404398:	3410      	adds	r4, #16
  40439a:	2b07      	cmp	r3, #7
  40439c:	942d      	str	r4, [sp, #180]	; 0xb4
  40439e:	932c      	str	r3, [sp, #176]	; 0xb0
  4043a0:	e882 0060 	stmia.w	r2, {r5, r6}
  4043a4:	ddf0      	ble.n	404388 <_svfprintf_r+0xfb0>
  4043a6:	4640      	mov	r0, r8
  4043a8:	4651      	mov	r1, sl
  4043aa:	aa2b      	add	r2, sp, #172	; 0xac
  4043ac:	f003 ffb2 	bl	408314 <__ssprint_r>
  4043b0:	2800      	cmp	r0, #0
  4043b2:	f47f a929 	bne.w	403608 <_svfprintf_r+0x230>
  4043b6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  4043b8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4043ba:	aa38      	add	r2, sp, #224	; 0xe0
  4043bc:	e7e5      	b.n	40438a <_svfprintf_r+0xfb2>
  4043be:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4043c0:	f109 0901 	add.w	r9, r9, #1
  4043c4:	f044 0420 	orr.w	r4, r4, #32
  4043c8:	9409      	str	r4, [sp, #36]	; 0x24
  4043ca:	f893 8001 	ldrb.w	r8, [r3, #1]
  4043ce:	f7ff b85f 	b.w	403490 <_svfprintf_r+0xb8>
  4043d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4043d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  4043d6:	aa2b      	add	r2, sp, #172	; 0xac
  4043d8:	f003 ff9c 	bl	408314 <__ssprint_r>
  4043dc:	2800      	cmp	r0, #0
  4043de:	f47f a913 	bne.w	403608 <_svfprintf_r+0x230>
  4043e2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4043e6:	ae38      	add	r6, sp, #224	; 0xe0
  4043e8:	e4b6      	b.n	403d58 <_svfprintf_r+0x980>
  4043ea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4043ec:	f028 0a20 	bic.w	sl, r8, #32
  4043f0:	3501      	adds	r5, #1
  4043f2:	f000 80a5 	beq.w	404540 <_svfprintf_r+0x1168>
  4043f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4043fa:	d104      	bne.n	404406 <_svfprintf_r+0x102e>
  4043fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4043fe:	2d00      	cmp	r5, #0
  404400:	bf08      	it	eq
  404402:	2501      	moveq	r5, #1
  404404:	950a      	str	r5, [sp, #40]	; 0x28
  404406:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40440a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40440e:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  404412:	2b00      	cmp	r3, #0
  404414:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404418:	f2c0 819c 	blt.w	404754 <_svfprintf_r+0x137c>
  40441c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  404420:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  404424:	f04f 0b00 	mov.w	fp, #0
  404428:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40442c:	f000 819b 	beq.w	404766 <_svfprintf_r+0x138e>
  404430:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  404434:	f000 81a9 	beq.w	40478a <_svfprintf_r+0x13b2>
  404438:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40443c:	bf0a      	itet	eq
  40443e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  404440:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404442:	1c65      	addeq	r5, r4, #1
  404444:	2002      	movs	r0, #2
  404446:	a925      	add	r1, sp, #148	; 0x94
  404448:	aa26      	add	r2, sp, #152	; 0x98
  40444a:	ab29      	add	r3, sp, #164	; 0xa4
  40444c:	e88d 0021 	stmia.w	sp, {r0, r5}
  404450:	9203      	str	r2, [sp, #12]
  404452:	9304      	str	r3, [sp, #16]
  404454:	9102      	str	r1, [sp, #8]
  404456:	980d      	ldr	r0, [sp, #52]	; 0x34
  404458:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40445c:	f001 f9dc 	bl	405818 <_dtoa_r>
  404460:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  404464:	4607      	mov	r7, r0
  404466:	d002      	beq.n	40446e <_svfprintf_r+0x1096>
  404468:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40446c:	d105      	bne.n	40447a <_svfprintf_r+0x10a2>
  40446e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404472:	f01c 0f01 	tst.w	ip, #1
  404476:	f000 819c 	beq.w	4047b2 <_svfprintf_r+0x13da>
  40447a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40447e:	eb07 0405 	add.w	r4, r7, r5
  404482:	f000 811c 	beq.w	4046be <_svfprintf_r+0x12e6>
  404486:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40448a:	2200      	movs	r2, #0
  40448c:	2300      	movs	r3, #0
  40448e:	f004 fdab 	bl	408fe8 <__aeabi_dcmpeq>
  404492:	2800      	cmp	r0, #0
  404494:	f040 8105 	bne.w	4046a2 <_svfprintf_r+0x12ca>
  404498:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40449a:	429c      	cmp	r4, r3
  40449c:	d906      	bls.n	4044ac <_svfprintf_r+0x10d4>
  40449e:	2130      	movs	r1, #48	; 0x30
  4044a0:	1c5a      	adds	r2, r3, #1
  4044a2:	9229      	str	r2, [sp, #164]	; 0xa4
  4044a4:	7019      	strb	r1, [r3, #0]
  4044a6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4044a8:	429c      	cmp	r4, r3
  4044aa:	d8f9      	bhi.n	4044a0 <_svfprintf_r+0x10c8>
  4044ac:	1bdb      	subs	r3, r3, r7
  4044ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4044b2:	9311      	str	r3, [sp, #68]	; 0x44
  4044b4:	f000 80ed 	beq.w	404692 <_svfprintf_r+0x12ba>
  4044b8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4044bc:	f340 81f2 	ble.w	4048a4 <_svfprintf_r+0x14cc>
  4044c0:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4044c4:	f000 8168 	beq.w	404798 <_svfprintf_r+0x13c0>
  4044c8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044ca:	9414      	str	r4, [sp, #80]	; 0x50
  4044cc:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4044ce:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4044d0:	42ac      	cmp	r4, r5
  4044d2:	f300 8132 	bgt.w	40473a <_svfprintf_r+0x1362>
  4044d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4044da:	f01c 0f01 	tst.w	ip, #1
  4044de:	f040 81ad 	bne.w	40483c <_svfprintf_r+0x1464>
  4044e2:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4044e6:	462c      	mov	r4, r5
  4044e8:	f04f 0867 	mov.w	r8, #103	; 0x67
  4044ec:	f1bb 0f00 	cmp.w	fp, #0
  4044f0:	f040 80b2 	bne.w	404658 <_svfprintf_r+0x1280>
  4044f4:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4044f6:	930b      	str	r3, [sp, #44]	; 0x2c
  4044f8:	9509      	str	r5, [sp, #36]	; 0x24
  4044fa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4044fe:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404502:	f7ff b900 	b.w	403706 <_svfprintf_r+0x32e>
  404506:	980d      	ldr	r0, [sp, #52]	; 0x34
  404508:	2140      	movs	r1, #64	; 0x40
  40450a:	f002 fda7 	bl	40705c <_malloc_r>
  40450e:	6020      	str	r0, [r4, #0]
  404510:	6120      	str	r0, [r4, #16]
  404512:	2800      	cmp	r0, #0
  404514:	f000 81bf 	beq.w	404896 <_svfprintf_r+0x14be>
  404518:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40451c:	2340      	movs	r3, #64	; 0x40
  40451e:	f8cc 3014 	str.w	r3, [ip, #20]
  404522:	f7fe bf6f 	b.w	403404 <_svfprintf_r+0x2c>
  404526:	980d      	ldr	r0, [sp, #52]	; 0x34
  404528:	990c      	ldr	r1, [sp, #48]	; 0x30
  40452a:	aa2b      	add	r2, sp, #172	; 0xac
  40452c:	f003 fef2 	bl	408314 <__ssprint_r>
  404530:	2800      	cmp	r0, #0
  404532:	f47f a869 	bne.w	403608 <_svfprintf_r+0x230>
  404536:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404538:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40453c:	ae38      	add	r6, sp, #224	; 0xe0
  40453e:	e6fd      	b.n	40433c <_svfprintf_r+0xf64>
  404540:	2406      	movs	r4, #6
  404542:	940a      	str	r4, [sp, #40]	; 0x28
  404544:	e75f      	b.n	404406 <_svfprintf_r+0x102e>
  404546:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404548:	682c      	ldr	r4, [r5, #0]
  40454a:	3504      	adds	r5, #4
  40454c:	9510      	str	r5, [sp, #64]	; 0x40
  40454e:	2500      	movs	r5, #0
  404550:	f7ff b898 	b.w	403684 <_svfprintf_r+0x2ac>
  404554:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404558:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40455c:	f000 8087 	beq.w	40466e <_svfprintf_r+0x1296>
  404560:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404562:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404564:	6823      	ldr	r3, [r4, #0]
  404566:	3404      	adds	r4, #4
  404568:	9410      	str	r4, [sp, #64]	; 0x40
  40456a:	801d      	strh	r5, [r3, #0]
  40456c:	f7fe bf5a 	b.w	403424 <_svfprintf_r+0x4c>
  404570:	980d      	ldr	r0, [sp, #52]	; 0x34
  404572:	990c      	ldr	r1, [sp, #48]	; 0x30
  404574:	aa2b      	add	r2, sp, #172	; 0xac
  404576:	f003 fecd 	bl	408314 <__ssprint_r>
  40457a:	2800      	cmp	r0, #0
  40457c:	f47f a844 	bne.w	403608 <_svfprintf_r+0x230>
  404580:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404582:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404584:	aa38      	add	r2, sp, #224	; 0xe0
  404586:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40458a:	3301      	adds	r3, #1
  40458c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40458e:	448c      	add	ip, r1
  404590:	2b07      	cmp	r3, #7
  404592:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404596:	932c      	str	r3, [sp, #176]	; 0xb0
  404598:	6017      	str	r7, [r2, #0]
  40459a:	6054      	str	r4, [r2, #4]
  40459c:	f73f ac9c 	bgt.w	403ed8 <_svfprintf_r+0xb00>
  4045a0:	f102 0608 	add.w	r6, r2, #8
  4045a4:	f7ff b98a 	b.w	4038bc <_svfprintf_r+0x4e4>
  4045a8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4045ac:	f003 fe82 	bl	4082b4 <strlen>
  4045b0:	9510      	str	r5, [sp, #64]	; 0x40
  4045b2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4045b4:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  4045b8:	4604      	mov	r4, r0
  4045ba:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4045be:	9514      	str	r5, [sp, #80]	; 0x50
  4045c0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4045c4:	f7ff b89f 	b.w	403706 <_svfprintf_r+0x32e>
  4045c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4045ca:	990c      	ldr	r1, [sp, #48]	; 0x30
  4045cc:	aa2b      	add	r2, sp, #172	; 0xac
  4045ce:	f003 fea1 	bl	408314 <__ssprint_r>
  4045d2:	2800      	cmp	r0, #0
  4045d4:	f47f a818 	bne.w	403608 <_svfprintf_r+0x230>
  4045d8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4045dc:	ae38      	add	r6, sp, #224	; 0xe0
  4045de:	e4d6      	b.n	403f8e <_svfprintf_r+0xbb6>
  4045e0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4045e2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4045e4:	aa2b      	add	r2, sp, #172	; 0xac
  4045e6:	f003 fe95 	bl	408314 <__ssprint_r>
  4045ea:	2800      	cmp	r0, #0
  4045ec:	f47f a80c 	bne.w	403608 <_svfprintf_r+0x230>
  4045f0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4045f2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4045f6:	ae38      	add	r6, sp, #224	; 0xe0
  4045f8:	e5b0      	b.n	40415c <_svfprintf_r+0xd84>
  4045fa:	bf00      	nop
  4045fc:	0040a254 	.word	0x0040a254
  404600:	0040a204 	.word	0x0040a204
  404604:	4621      	mov	r1, r4
  404606:	465c      	mov	r4, fp
  404608:	3301      	adds	r3, #1
  40460a:	4421      	add	r1, r4
  40460c:	2b07      	cmp	r3, #7
  40460e:	912d      	str	r1, [sp, #180]	; 0xb4
  404610:	932c      	str	r3, [sp, #176]	; 0xb0
  404612:	6015      	str	r5, [r2, #0]
  404614:	6054      	str	r4, [r2, #4]
  404616:	dcab      	bgt.n	404570 <_svfprintf_r+0x1198>
  404618:	3208      	adds	r2, #8
  40461a:	e7b4      	b.n	404586 <_svfprintf_r+0x11ae>
  40461c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40461e:	990c      	ldr	r1, [sp, #48]	; 0x30
  404620:	aa2b      	add	r2, sp, #172	; 0xac
  404622:	f003 fe77 	bl	408314 <__ssprint_r>
  404626:	2800      	cmp	r0, #0
  404628:	f47e afee 	bne.w	403608 <_svfprintf_r+0x230>
  40462c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40462e:	9911      	ldr	r1, [sp, #68]	; 0x44
  404630:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404634:	1b0c      	subs	r4, r1, r4
  404636:	ae38      	add	r6, sp, #224	; 0xe0
  404638:	e5a5      	b.n	404186 <_svfprintf_r+0xdae>
  40463a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40463c:	46ba      	mov	sl, r7
  40463e:	2c06      	cmp	r4, #6
  404640:	bf28      	it	cs
  404642:	2406      	movcs	r4, #6
  404644:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  404648:	970a      	str	r7, [sp, #40]	; 0x28
  40464a:	9714      	str	r7, [sp, #80]	; 0x50
  40464c:	9510      	str	r5, [sp, #64]	; 0x40
  40464e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  404652:	4f97      	ldr	r7, [pc, #604]	; (4048b0 <_svfprintf_r+0x14d8>)
  404654:	f7ff b857 	b.w	403706 <_svfprintf_r+0x32e>
  404658:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40465a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40465e:	9509      	str	r5, [sp, #36]	; 0x24
  404660:	2500      	movs	r5, #0
  404662:	930b      	str	r3, [sp, #44]	; 0x2c
  404664:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404668:	950a      	str	r5, [sp, #40]	; 0x28
  40466a:	f7ff b84f 	b.w	40370c <_svfprintf_r+0x334>
  40466e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404672:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404674:	f8dc 3000 	ldr.w	r3, [ip]
  404678:	f10c 0c04 	add.w	ip, ip, #4
  40467c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404680:	601c      	str	r4, [r3, #0]
  404682:	f7fe becf 	b.w	403424 <_svfprintf_r+0x4c>
  404686:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40468a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40468e:	f7ff ba99 	b.w	403bc4 <_svfprintf_r+0x7ec>
  404692:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404694:	1cdc      	adds	r4, r3, #3
  404696:	db19      	blt.n	4046cc <_svfprintf_r+0x12f4>
  404698:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40469a:	429c      	cmp	r4, r3
  40469c:	db16      	blt.n	4046cc <_svfprintf_r+0x12f4>
  40469e:	9314      	str	r3, [sp, #80]	; 0x50
  4046a0:	e714      	b.n	4044cc <_svfprintf_r+0x10f4>
  4046a2:	4623      	mov	r3, r4
  4046a4:	e702      	b.n	4044ac <_svfprintf_r+0x10d4>
  4046a6:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4046aa:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4046ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4046b0:	9510      	str	r5, [sp, #64]	; 0x40
  4046b2:	900a      	str	r0, [sp, #40]	; 0x28
  4046b4:	9014      	str	r0, [sp, #80]	; 0x50
  4046b6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4046ba:	f7ff b824 	b.w	403706 <_svfprintf_r+0x32e>
  4046be:	783b      	ldrb	r3, [r7, #0]
  4046c0:	2b30      	cmp	r3, #48	; 0x30
  4046c2:	f000 80ad 	beq.w	404820 <_svfprintf_r+0x1448>
  4046c6:	9d25      	ldr	r5, [sp, #148]	; 0x94
  4046c8:	442c      	add	r4, r5
  4046ca:	e6dc      	b.n	404486 <_svfprintf_r+0x10ae>
  4046cc:	f1a8 0802 	sub.w	r8, r8, #2
  4046d0:	1e59      	subs	r1, r3, #1
  4046d2:	2900      	cmp	r1, #0
  4046d4:	9125      	str	r1, [sp, #148]	; 0x94
  4046d6:	bfba      	itte	lt
  4046d8:	4249      	neglt	r1, r1
  4046da:	232d      	movlt	r3, #45	; 0x2d
  4046dc:	232b      	movge	r3, #43	; 0x2b
  4046de:	2909      	cmp	r1, #9
  4046e0:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  4046e4:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  4046e8:	dc65      	bgt.n	4047b6 <_svfprintf_r+0x13de>
  4046ea:	2330      	movs	r3, #48	; 0x30
  4046ec:	3130      	adds	r1, #48	; 0x30
  4046ee:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  4046f2:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  4046f6:	ab28      	add	r3, sp, #160	; 0xa0
  4046f8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4046fa:	aa27      	add	r2, sp, #156	; 0x9c
  4046fc:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4046fe:	1a9a      	subs	r2, r3, r2
  404700:	2d01      	cmp	r5, #1
  404702:	9219      	str	r2, [sp, #100]	; 0x64
  404704:	4414      	add	r4, r2
  404706:	f340 80b7 	ble.w	404878 <_svfprintf_r+0x14a0>
  40470a:	3401      	adds	r4, #1
  40470c:	2500      	movs	r5, #0
  40470e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404712:	9514      	str	r5, [sp, #80]	; 0x50
  404714:	e6ea      	b.n	4044ec <_svfprintf_r+0x1114>
  404716:	2400      	movs	r4, #0
  404718:	4681      	mov	r9, r0
  40471a:	940a      	str	r4, [sp, #40]	; 0x28
  40471c:	f7fe beba 	b.w	403494 <_svfprintf_r+0xbc>
  404720:	980d      	ldr	r0, [sp, #52]	; 0x34
  404722:	990c      	ldr	r1, [sp, #48]	; 0x30
  404724:	aa2b      	add	r2, sp, #172	; 0xac
  404726:	f003 fdf5 	bl	408314 <__ssprint_r>
  40472a:	2800      	cmp	r0, #0
  40472c:	f47e af6c 	bne.w	403608 <_svfprintf_r+0x230>
  404730:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404732:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404734:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404736:	aa38      	add	r2, sp, #224	; 0xe0
  404738:	e616      	b.n	404368 <_svfprintf_r+0xf90>
  40473a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40473c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40473e:	2c00      	cmp	r4, #0
  404740:	bfd4      	ite	le
  404742:	f1c4 0402 	rsble	r4, r4, #2
  404746:	2401      	movgt	r4, #1
  404748:	442c      	add	r4, r5
  40474a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40474e:	f04f 0867 	mov.w	r8, #103	; 0x67
  404752:	e6cb      	b.n	4044ec <_svfprintf_r+0x1114>
  404754:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404756:	9816      	ldr	r0, [sp, #88]	; 0x58
  404758:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40475c:	9020      	str	r0, [sp, #128]	; 0x80
  40475e:	9121      	str	r1, [sp, #132]	; 0x84
  404760:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  404764:	e660      	b.n	404428 <_svfprintf_r+0x1050>
  404766:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404768:	2003      	movs	r0, #3
  40476a:	a925      	add	r1, sp, #148	; 0x94
  40476c:	aa26      	add	r2, sp, #152	; 0x98
  40476e:	ab29      	add	r3, sp, #164	; 0xa4
  404770:	9501      	str	r5, [sp, #4]
  404772:	9000      	str	r0, [sp, #0]
  404774:	9203      	str	r2, [sp, #12]
  404776:	9304      	str	r3, [sp, #16]
  404778:	9102      	str	r1, [sp, #8]
  40477a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40477c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  404780:	f001 f84a 	bl	405818 <_dtoa_r>
  404784:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404786:	4607      	mov	r7, r0
  404788:	e677      	b.n	40447a <_svfprintf_r+0x10a2>
  40478a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40478c:	2003      	movs	r0, #3
  40478e:	a925      	add	r1, sp, #148	; 0x94
  404790:	aa26      	add	r2, sp, #152	; 0x98
  404792:	ab29      	add	r3, sp, #164	; 0xa4
  404794:	9401      	str	r4, [sp, #4]
  404796:	e7ec      	b.n	404772 <_svfprintf_r+0x139a>
  404798:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40479a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40479c:	2d00      	cmp	r5, #0
  40479e:	9514      	str	r5, [sp, #80]	; 0x50
  4047a0:	dd63      	ble.n	40486a <_svfprintf_r+0x1492>
  4047a2:	bbb4      	cbnz	r4, 404812 <_svfprintf_r+0x143a>
  4047a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4047a6:	07e8      	lsls	r0, r5, #31
  4047a8:	d433      	bmi.n	404812 <_svfprintf_r+0x143a>
  4047aa:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4047ac:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4047b0:	e69c      	b.n	4044ec <_svfprintf_r+0x1114>
  4047b2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4047b4:	e67a      	b.n	4044ac <_svfprintf_r+0x10d4>
  4047b6:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  4047ba:	4d3e      	ldr	r5, [pc, #248]	; (4048b4 <_svfprintf_r+0x14dc>)
  4047bc:	17cb      	asrs	r3, r1, #31
  4047be:	fb85 5001 	smull	r5, r0, r5, r1
  4047c2:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  4047c6:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  4047ca:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  4047ce:	2809      	cmp	r0, #9
  4047d0:	4613      	mov	r3, r2
  4047d2:	f101 0230 	add.w	r2, r1, #48	; 0x30
  4047d6:	701a      	strb	r2, [r3, #0]
  4047d8:	4601      	mov	r1, r0
  4047da:	f103 32ff 	add.w	r2, r3, #4294967295
  4047de:	dcec      	bgt.n	4047ba <_svfprintf_r+0x13e2>
  4047e0:	f100 0130 	add.w	r1, r0, #48	; 0x30
  4047e4:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  4047e8:	b2c9      	uxtb	r1, r1
  4047ea:	4294      	cmp	r4, r2
  4047ec:	f803 1c01 	strb.w	r1, [r3, #-1]
  4047f0:	d95a      	bls.n	4048a8 <_svfprintf_r+0x14d0>
  4047f2:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  4047f6:	461a      	mov	r2, r3
  4047f8:	e001      	b.n	4047fe <_svfprintf_r+0x1426>
  4047fa:	f812 1b01 	ldrb.w	r1, [r2], #1
  4047fe:	42a2      	cmp	r2, r4
  404800:	f800 1f01 	strb.w	r1, [r0, #1]!
  404804:	d1f9      	bne.n	4047fa <_svfprintf_r+0x1422>
  404806:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40480a:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40480e:	3bf6      	subs	r3, #246	; 0xf6
  404810:	e772      	b.n	4046f8 <_svfprintf_r+0x1320>
  404812:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404814:	1c6c      	adds	r4, r5, #1
  404816:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404818:	442c      	add	r4, r5
  40481a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40481e:	e665      	b.n	4044ec <_svfprintf_r+0x1114>
  404820:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  404824:	2200      	movs	r2, #0
  404826:	2300      	movs	r3, #0
  404828:	f004 fbde 	bl	408fe8 <__aeabi_dcmpeq>
  40482c:	2800      	cmp	r0, #0
  40482e:	f47f af4a 	bne.w	4046c6 <_svfprintf_r+0x12ee>
  404832:	f1c5 0501 	rsb	r5, r5, #1
  404836:	9525      	str	r5, [sp, #148]	; 0x94
  404838:	442c      	add	r4, r5
  40483a:	e624      	b.n	404486 <_svfprintf_r+0x10ae>
  40483c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40483e:	f04f 0867 	mov.w	r8, #103	; 0x67
  404842:	1c6c      	adds	r4, r5, #1
  404844:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404848:	e650      	b.n	4044ec <_svfprintf_r+0x1114>
  40484a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40484c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404850:	682d      	ldr	r5, [r5, #0]
  404852:	f10c 0304 	add.w	r3, ip, #4
  404856:	2d00      	cmp	r5, #0
  404858:	f899 8001 	ldrb.w	r8, [r9, #1]
  40485c:	950a      	str	r5, [sp, #40]	; 0x28
  40485e:	9310      	str	r3, [sp, #64]	; 0x40
  404860:	4681      	mov	r9, r0
  404862:	f6be ae15 	bge.w	403490 <_svfprintf_r+0xb8>
  404866:	f7fe be10 	b.w	40348a <_svfprintf_r+0xb2>
  40486a:	b97c      	cbnz	r4, 40488c <_svfprintf_r+0x14b4>
  40486c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40486e:	07e9      	lsls	r1, r5, #31
  404870:	d40c      	bmi.n	40488c <_svfprintf_r+0x14b4>
  404872:	2301      	movs	r3, #1
  404874:	461c      	mov	r4, r3
  404876:	e639      	b.n	4044ec <_svfprintf_r+0x1114>
  404878:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40487c:	f01c 0301 	ands.w	r3, ip, #1
  404880:	f47f af43 	bne.w	40470a <_svfprintf_r+0x1332>
  404884:	9314      	str	r3, [sp, #80]	; 0x50
  404886:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40488a:	e62f      	b.n	4044ec <_svfprintf_r+0x1114>
  40488c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40488e:	1cac      	adds	r4, r5, #2
  404890:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404894:	e62a      	b.n	4044ec <_svfprintf_r+0x1114>
  404896:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  404898:	230c      	movs	r3, #12
  40489a:	602b      	str	r3, [r5, #0]
  40489c:	f04f 30ff 	mov.w	r0, #4294967295
  4048a0:	f7fe beba 	b.w	403618 <_svfprintf_r+0x240>
  4048a4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4048a6:	e713      	b.n	4046d0 <_svfprintf_r+0x12f8>
  4048a8:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  4048ac:	e724      	b.n	4046f8 <_svfprintf_r+0x1320>
  4048ae:	bf00      	nop
  4048b0:	0040a24c 	.word	0x0040a24c
  4048b4:	66666667 	.word	0x66666667

004048b8 <__sprint_r.part.0>:
  4048b8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4048ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4048be:	049c      	lsls	r4, r3, #18
  4048c0:	460e      	mov	r6, r1
  4048c2:	4680      	mov	r8, r0
  4048c4:	4691      	mov	r9, r2
  4048c6:	d52a      	bpl.n	40491e <__sprint_r.part.0+0x66>
  4048c8:	6893      	ldr	r3, [r2, #8]
  4048ca:	6812      	ldr	r2, [r2, #0]
  4048cc:	f102 0a08 	add.w	sl, r2, #8
  4048d0:	b31b      	cbz	r3, 40491a <__sprint_r.part.0+0x62>
  4048d2:	e91a 00a0 	ldmdb	sl, {r5, r7}
  4048d6:	08bf      	lsrs	r7, r7, #2
  4048d8:	d017      	beq.n	40490a <__sprint_r.part.0+0x52>
  4048da:	3d04      	subs	r5, #4
  4048dc:	2400      	movs	r4, #0
  4048de:	e001      	b.n	4048e4 <__sprint_r.part.0+0x2c>
  4048e0:	42a7      	cmp	r7, r4
  4048e2:	d010      	beq.n	404906 <__sprint_r.part.0+0x4e>
  4048e4:	4640      	mov	r0, r8
  4048e6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4048ea:	4632      	mov	r2, r6
  4048ec:	f002 f806 	bl	4068fc <_fputwc_r>
  4048f0:	1c43      	adds	r3, r0, #1
  4048f2:	f104 0401 	add.w	r4, r4, #1
  4048f6:	d1f3      	bne.n	4048e0 <__sprint_r.part.0+0x28>
  4048f8:	2300      	movs	r3, #0
  4048fa:	f8c9 3008 	str.w	r3, [r9, #8]
  4048fe:	f8c9 3004 	str.w	r3, [r9, #4]
  404902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404906:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40490a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40490e:	f8c9 3008 	str.w	r3, [r9, #8]
  404912:	f10a 0a08 	add.w	sl, sl, #8
  404916:	2b00      	cmp	r3, #0
  404918:	d1db      	bne.n	4048d2 <__sprint_r.part.0+0x1a>
  40491a:	2000      	movs	r0, #0
  40491c:	e7ec      	b.n	4048f8 <__sprint_r.part.0+0x40>
  40491e:	f002 f967 	bl	406bf0 <__sfvwrite_r>
  404922:	2300      	movs	r3, #0
  404924:	f8c9 3008 	str.w	r3, [r9, #8]
  404928:	f8c9 3004 	str.w	r3, [r9, #4]
  40492c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404930 <_vfiprintf_r>:
  404930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404934:	b0b1      	sub	sp, #196	; 0xc4
  404936:	461c      	mov	r4, r3
  404938:	9102      	str	r1, [sp, #8]
  40493a:	4690      	mov	r8, r2
  40493c:	9308      	str	r3, [sp, #32]
  40493e:	9006      	str	r0, [sp, #24]
  404940:	b118      	cbz	r0, 40494a <_vfiprintf_r+0x1a>
  404942:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404944:	2b00      	cmp	r3, #0
  404946:	f000 80e8 	beq.w	404b1a <_vfiprintf_r+0x1ea>
  40494a:	9d02      	ldr	r5, [sp, #8]
  40494c:	89ab      	ldrh	r3, [r5, #12]
  40494e:	b29a      	uxth	r2, r3
  404950:	0490      	lsls	r0, r2, #18
  404952:	d407      	bmi.n	404964 <_vfiprintf_r+0x34>
  404954:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  404956:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40495a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40495e:	81ab      	strh	r3, [r5, #12]
  404960:	b29a      	uxth	r2, r3
  404962:	6669      	str	r1, [r5, #100]	; 0x64
  404964:	0711      	lsls	r1, r2, #28
  404966:	f140 80b7 	bpl.w	404ad8 <_vfiprintf_r+0x1a8>
  40496a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40496e:	f8db 3010 	ldr.w	r3, [fp, #16]
  404972:	2b00      	cmp	r3, #0
  404974:	f000 80b0 	beq.w	404ad8 <_vfiprintf_r+0x1a8>
  404978:	f002 021a 	and.w	r2, r2, #26
  40497c:	2a0a      	cmp	r2, #10
  40497e:	f000 80b7 	beq.w	404af0 <_vfiprintf_r+0x1c0>
  404982:	2300      	movs	r3, #0
  404984:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  404988:	930a      	str	r3, [sp, #40]	; 0x28
  40498a:	9315      	str	r3, [sp, #84]	; 0x54
  40498c:	9314      	str	r3, [sp, #80]	; 0x50
  40498e:	9309      	str	r3, [sp, #36]	; 0x24
  404990:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  404994:	464e      	mov	r6, r9
  404996:	f898 3000 	ldrb.w	r3, [r8]
  40499a:	2b00      	cmp	r3, #0
  40499c:	f000 84c8 	beq.w	405330 <_vfiprintf_r+0xa00>
  4049a0:	2b25      	cmp	r3, #37	; 0x25
  4049a2:	f000 84c5 	beq.w	405330 <_vfiprintf_r+0xa00>
  4049a6:	f108 0201 	add.w	r2, r8, #1
  4049aa:	e001      	b.n	4049b0 <_vfiprintf_r+0x80>
  4049ac:	2b25      	cmp	r3, #37	; 0x25
  4049ae:	d004      	beq.n	4049ba <_vfiprintf_r+0x8a>
  4049b0:	7813      	ldrb	r3, [r2, #0]
  4049b2:	4614      	mov	r4, r2
  4049b4:	3201      	adds	r2, #1
  4049b6:	2b00      	cmp	r3, #0
  4049b8:	d1f8      	bne.n	4049ac <_vfiprintf_r+0x7c>
  4049ba:	ebc8 0504 	rsb	r5, r8, r4
  4049be:	b195      	cbz	r5, 4049e6 <_vfiprintf_r+0xb6>
  4049c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4049c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4049c4:	3301      	adds	r3, #1
  4049c6:	442a      	add	r2, r5
  4049c8:	2b07      	cmp	r3, #7
  4049ca:	f8c6 8000 	str.w	r8, [r6]
  4049ce:	6075      	str	r5, [r6, #4]
  4049d0:	9215      	str	r2, [sp, #84]	; 0x54
  4049d2:	9314      	str	r3, [sp, #80]	; 0x50
  4049d4:	dd7b      	ble.n	404ace <_vfiprintf_r+0x19e>
  4049d6:	2a00      	cmp	r2, #0
  4049d8:	f040 84d5 	bne.w	405386 <_vfiprintf_r+0xa56>
  4049dc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4049de:	9214      	str	r2, [sp, #80]	; 0x50
  4049e0:	4428      	add	r0, r5
  4049e2:	464e      	mov	r6, r9
  4049e4:	9009      	str	r0, [sp, #36]	; 0x24
  4049e6:	7823      	ldrb	r3, [r4, #0]
  4049e8:	2b00      	cmp	r3, #0
  4049ea:	f000 83ed 	beq.w	4051c8 <_vfiprintf_r+0x898>
  4049ee:	2100      	movs	r1, #0
  4049f0:	f04f 0200 	mov.w	r2, #0
  4049f4:	f04f 3cff 	mov.w	ip, #4294967295
  4049f8:	7863      	ldrb	r3, [r4, #1]
  4049fa:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  4049fe:	9104      	str	r1, [sp, #16]
  404a00:	468a      	mov	sl, r1
  404a02:	f104 0801 	add.w	r8, r4, #1
  404a06:	4608      	mov	r0, r1
  404a08:	4665      	mov	r5, ip
  404a0a:	f108 0801 	add.w	r8, r8, #1
  404a0e:	f1a3 0220 	sub.w	r2, r3, #32
  404a12:	2a58      	cmp	r2, #88	; 0x58
  404a14:	f200 82d9 	bhi.w	404fca <_vfiprintf_r+0x69a>
  404a18:	e8df f012 	tbh	[pc, r2, lsl #1]
  404a1c:	02d702cb 	.word	0x02d702cb
  404a20:	02d202d7 	.word	0x02d202d7
  404a24:	02d702d7 	.word	0x02d702d7
  404a28:	02d702d7 	.word	0x02d702d7
  404a2c:	02d702d7 	.word	0x02d702d7
  404a30:	028f0282 	.word	0x028f0282
  404a34:	008402d7 	.word	0x008402d7
  404a38:	02d70293 	.word	0x02d70293
  404a3c:	0196012b 	.word	0x0196012b
  404a40:	01960196 	.word	0x01960196
  404a44:	01960196 	.word	0x01960196
  404a48:	01960196 	.word	0x01960196
  404a4c:	01960196 	.word	0x01960196
  404a50:	02d702d7 	.word	0x02d702d7
  404a54:	02d702d7 	.word	0x02d702d7
  404a58:	02d702d7 	.word	0x02d702d7
  404a5c:	02d702d7 	.word	0x02d702d7
  404a60:	02d702d7 	.word	0x02d702d7
  404a64:	02d70130 	.word	0x02d70130
  404a68:	02d702d7 	.word	0x02d702d7
  404a6c:	02d702d7 	.word	0x02d702d7
  404a70:	02d702d7 	.word	0x02d702d7
  404a74:	02d702d7 	.word	0x02d702d7
  404a78:	017b02d7 	.word	0x017b02d7
  404a7c:	02d702d7 	.word	0x02d702d7
  404a80:	02d702d7 	.word	0x02d702d7
  404a84:	01a402d7 	.word	0x01a402d7
  404a88:	02d702d7 	.word	0x02d702d7
  404a8c:	02d701bf 	.word	0x02d701bf
  404a90:	02d702d7 	.word	0x02d702d7
  404a94:	02d702d7 	.word	0x02d702d7
  404a98:	02d702d7 	.word	0x02d702d7
  404a9c:	02d702d7 	.word	0x02d702d7
  404aa0:	01e402d7 	.word	0x01e402d7
  404aa4:	02d701fa 	.word	0x02d701fa
  404aa8:	02d702d7 	.word	0x02d702d7
  404aac:	01fa0216 	.word	0x01fa0216
  404ab0:	02d702d7 	.word	0x02d702d7
  404ab4:	02d7021b 	.word	0x02d7021b
  404ab8:	00890228 	.word	0x00890228
  404abc:	027d0266 	.word	0x027d0266
  404ac0:	023a02d7 	.word	0x023a02d7
  404ac4:	011902d7 	.word	0x011902d7
  404ac8:	02d702d7 	.word	0x02d702d7
  404acc:	02af      	.short	0x02af
  404ace:	3608      	adds	r6, #8
  404ad0:	9809      	ldr	r0, [sp, #36]	; 0x24
  404ad2:	4428      	add	r0, r5
  404ad4:	9009      	str	r0, [sp, #36]	; 0x24
  404ad6:	e786      	b.n	4049e6 <_vfiprintf_r+0xb6>
  404ad8:	9806      	ldr	r0, [sp, #24]
  404ada:	9902      	ldr	r1, [sp, #8]
  404adc:	f000 fd90 	bl	405600 <__swsetup_r>
  404ae0:	b9b0      	cbnz	r0, 404b10 <_vfiprintf_r+0x1e0>
  404ae2:	9d02      	ldr	r5, [sp, #8]
  404ae4:	89aa      	ldrh	r2, [r5, #12]
  404ae6:	f002 021a 	and.w	r2, r2, #26
  404aea:	2a0a      	cmp	r2, #10
  404aec:	f47f af49 	bne.w	404982 <_vfiprintf_r+0x52>
  404af0:	f8dd b008 	ldr.w	fp, [sp, #8]
  404af4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404af8:	2b00      	cmp	r3, #0
  404afa:	f6ff af42 	blt.w	404982 <_vfiprintf_r+0x52>
  404afe:	9806      	ldr	r0, [sp, #24]
  404b00:	4659      	mov	r1, fp
  404b02:	4642      	mov	r2, r8
  404b04:	4623      	mov	r3, r4
  404b06:	f000 fd3d 	bl	405584 <__sbprintf>
  404b0a:	b031      	add	sp, #196	; 0xc4
  404b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b10:	f04f 30ff 	mov.w	r0, #4294967295
  404b14:	b031      	add	sp, #196	; 0xc4
  404b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b1a:	f001 fe59 	bl	4067d0 <__sinit>
  404b1e:	e714      	b.n	40494a <_vfiprintf_r+0x1a>
  404b20:	4240      	negs	r0, r0
  404b22:	9308      	str	r3, [sp, #32]
  404b24:	f04a 0a04 	orr.w	sl, sl, #4
  404b28:	f898 3000 	ldrb.w	r3, [r8]
  404b2c:	e76d      	b.n	404a0a <_vfiprintf_r+0xda>
  404b2e:	f01a 0320 	ands.w	r3, sl, #32
  404b32:	9004      	str	r0, [sp, #16]
  404b34:	46ac      	mov	ip, r5
  404b36:	f000 80f4 	beq.w	404d22 <_vfiprintf_r+0x3f2>
  404b3a:	f8dd b020 	ldr.w	fp, [sp, #32]
  404b3e:	f10b 0307 	add.w	r3, fp, #7
  404b42:	f023 0307 	bic.w	r3, r3, #7
  404b46:	f103 0408 	add.w	r4, r3, #8
  404b4a:	9408      	str	r4, [sp, #32]
  404b4c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404b50:	2300      	movs	r3, #0
  404b52:	f04f 0000 	mov.w	r0, #0
  404b56:	2100      	movs	r1, #0
  404b58:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  404b5c:	f8cd c014 	str.w	ip, [sp, #20]
  404b60:	9107      	str	r1, [sp, #28]
  404b62:	f1bc 0f00 	cmp.w	ip, #0
  404b66:	bfa8      	it	ge
  404b68:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  404b6c:	ea54 0205 	orrs.w	r2, r4, r5
  404b70:	f040 80ad 	bne.w	404cce <_vfiprintf_r+0x39e>
  404b74:	f1bc 0f00 	cmp.w	ip, #0
  404b78:	f040 80a9 	bne.w	404cce <_vfiprintf_r+0x39e>
  404b7c:	2b00      	cmp	r3, #0
  404b7e:	f040 83c0 	bne.w	405302 <_vfiprintf_r+0x9d2>
  404b82:	f01a 0f01 	tst.w	sl, #1
  404b86:	f000 83bc 	beq.w	405302 <_vfiprintf_r+0x9d2>
  404b8a:	2330      	movs	r3, #48	; 0x30
  404b8c:	af30      	add	r7, sp, #192	; 0xc0
  404b8e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404b92:	ebc7 0409 	rsb	r4, r7, r9
  404b96:	9405      	str	r4, [sp, #20]
  404b98:	f8dd b014 	ldr.w	fp, [sp, #20]
  404b9c:	9c07      	ldr	r4, [sp, #28]
  404b9e:	45e3      	cmp	fp, ip
  404ba0:	bfb8      	it	lt
  404ba2:	46e3      	movlt	fp, ip
  404ba4:	f8cd b00c 	str.w	fp, [sp, #12]
  404ba8:	b11c      	cbz	r4, 404bb2 <_vfiprintf_r+0x282>
  404baa:	f10b 0b01 	add.w	fp, fp, #1
  404bae:	f8cd b00c 	str.w	fp, [sp, #12]
  404bb2:	f01a 0502 	ands.w	r5, sl, #2
  404bb6:	9507      	str	r5, [sp, #28]
  404bb8:	d005      	beq.n	404bc6 <_vfiprintf_r+0x296>
  404bba:	f8dd b00c 	ldr.w	fp, [sp, #12]
  404bbe:	f10b 0b02 	add.w	fp, fp, #2
  404bc2:	f8cd b00c 	str.w	fp, [sp, #12]
  404bc6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  404bca:	930b      	str	r3, [sp, #44]	; 0x2c
  404bcc:	f040 821b 	bne.w	405006 <_vfiprintf_r+0x6d6>
  404bd0:	9d04      	ldr	r5, [sp, #16]
  404bd2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  404bd6:	ebcb 0405 	rsb	r4, fp, r5
  404bda:	2c00      	cmp	r4, #0
  404bdc:	f340 8213 	ble.w	405006 <_vfiprintf_r+0x6d6>
  404be0:	2c10      	cmp	r4, #16
  404be2:	f340 8489 	ble.w	4054f8 <_vfiprintf_r+0xbc8>
  404be6:	4dbe      	ldr	r5, [pc, #760]	; (404ee0 <_vfiprintf_r+0x5b0>)
  404be8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404bea:	462b      	mov	r3, r5
  404bec:	9814      	ldr	r0, [sp, #80]	; 0x50
  404bee:	4625      	mov	r5, r4
  404bf0:	f04f 0b10 	mov.w	fp, #16
  404bf4:	4664      	mov	r4, ip
  404bf6:	46b4      	mov	ip, r6
  404bf8:	461e      	mov	r6, r3
  404bfa:	e006      	b.n	404c0a <_vfiprintf_r+0x2da>
  404bfc:	1c83      	adds	r3, r0, #2
  404bfe:	f10c 0c08 	add.w	ip, ip, #8
  404c02:	4608      	mov	r0, r1
  404c04:	3d10      	subs	r5, #16
  404c06:	2d10      	cmp	r5, #16
  404c08:	dd11      	ble.n	404c2e <_vfiprintf_r+0x2fe>
  404c0a:	1c41      	adds	r1, r0, #1
  404c0c:	3210      	adds	r2, #16
  404c0e:	2907      	cmp	r1, #7
  404c10:	9215      	str	r2, [sp, #84]	; 0x54
  404c12:	e88c 0840 	stmia.w	ip, {r6, fp}
  404c16:	9114      	str	r1, [sp, #80]	; 0x50
  404c18:	ddf0      	ble.n	404bfc <_vfiprintf_r+0x2cc>
  404c1a:	2a00      	cmp	r2, #0
  404c1c:	f040 81e6 	bne.w	404fec <_vfiprintf_r+0x6bc>
  404c20:	3d10      	subs	r5, #16
  404c22:	2d10      	cmp	r5, #16
  404c24:	f04f 0301 	mov.w	r3, #1
  404c28:	4610      	mov	r0, r2
  404c2a:	46cc      	mov	ip, r9
  404c2c:	dced      	bgt.n	404c0a <_vfiprintf_r+0x2da>
  404c2e:	4631      	mov	r1, r6
  404c30:	4666      	mov	r6, ip
  404c32:	46a4      	mov	ip, r4
  404c34:	462c      	mov	r4, r5
  404c36:	460d      	mov	r5, r1
  404c38:	4422      	add	r2, r4
  404c3a:	2b07      	cmp	r3, #7
  404c3c:	9215      	str	r2, [sp, #84]	; 0x54
  404c3e:	6035      	str	r5, [r6, #0]
  404c40:	6074      	str	r4, [r6, #4]
  404c42:	9314      	str	r3, [sp, #80]	; 0x50
  404c44:	f300 836d 	bgt.w	405322 <_vfiprintf_r+0x9f2>
  404c48:	3608      	adds	r6, #8
  404c4a:	1c59      	adds	r1, r3, #1
  404c4c:	e1de      	b.n	40500c <_vfiprintf_r+0x6dc>
  404c4e:	f01a 0f20 	tst.w	sl, #32
  404c52:	9004      	str	r0, [sp, #16]
  404c54:	46ac      	mov	ip, r5
  404c56:	f000 808d 	beq.w	404d74 <_vfiprintf_r+0x444>
  404c5a:	9d08      	ldr	r5, [sp, #32]
  404c5c:	1deb      	adds	r3, r5, #7
  404c5e:	f023 0307 	bic.w	r3, r3, #7
  404c62:	f103 0b08 	add.w	fp, r3, #8
  404c66:	e9d3 4500 	ldrd	r4, r5, [r3]
  404c6a:	f8cd b020 	str.w	fp, [sp, #32]
  404c6e:	2301      	movs	r3, #1
  404c70:	e76f      	b.n	404b52 <_vfiprintf_r+0x222>
  404c72:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  404c76:	f898 3000 	ldrb.w	r3, [r8]
  404c7a:	e6c6      	b.n	404a0a <_vfiprintf_r+0xda>
  404c7c:	f04a 0a10 	orr.w	sl, sl, #16
  404c80:	f01a 0f20 	tst.w	sl, #32
  404c84:	9004      	str	r0, [sp, #16]
  404c86:	46ac      	mov	ip, r5
  404c88:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404c8c:	f000 80c8 	beq.w	404e20 <_vfiprintf_r+0x4f0>
  404c90:	9c08      	ldr	r4, [sp, #32]
  404c92:	1de1      	adds	r1, r4, #7
  404c94:	f021 0107 	bic.w	r1, r1, #7
  404c98:	e9d1 2300 	ldrd	r2, r3, [r1]
  404c9c:	3108      	adds	r1, #8
  404c9e:	9108      	str	r1, [sp, #32]
  404ca0:	4614      	mov	r4, r2
  404ca2:	461d      	mov	r5, r3
  404ca4:	2a00      	cmp	r2, #0
  404ca6:	f173 0b00 	sbcs.w	fp, r3, #0
  404caa:	f2c0 83ce 	blt.w	40544a <_vfiprintf_r+0xb1a>
  404cae:	f1bc 0f00 	cmp.w	ip, #0
  404cb2:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  404cb6:	bfa8      	it	ge
  404cb8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  404cbc:	ea54 0205 	orrs.w	r2, r4, r5
  404cc0:	9007      	str	r0, [sp, #28]
  404cc2:	f8cd c014 	str.w	ip, [sp, #20]
  404cc6:	f04f 0301 	mov.w	r3, #1
  404cca:	f43f af53 	beq.w	404b74 <_vfiprintf_r+0x244>
  404cce:	2b01      	cmp	r3, #1
  404cd0:	f000 8319 	beq.w	405306 <_vfiprintf_r+0x9d6>
  404cd4:	2b02      	cmp	r3, #2
  404cd6:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  404cda:	f040 824c 	bne.w	405176 <_vfiprintf_r+0x846>
  404cde:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404ce2:	4619      	mov	r1, r3
  404ce4:	f004 000f 	and.w	r0, r4, #15
  404ce8:	0922      	lsrs	r2, r4, #4
  404cea:	f81b 0000 	ldrb.w	r0, [fp, r0]
  404cee:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  404cf2:	092b      	lsrs	r3, r5, #4
  404cf4:	7008      	strb	r0, [r1, #0]
  404cf6:	ea52 0003 	orrs.w	r0, r2, r3
  404cfa:	460f      	mov	r7, r1
  404cfc:	4614      	mov	r4, r2
  404cfe:	461d      	mov	r5, r3
  404d00:	f101 31ff 	add.w	r1, r1, #4294967295
  404d04:	d1ee      	bne.n	404ce4 <_vfiprintf_r+0x3b4>
  404d06:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  404d0a:	ebc7 0309 	rsb	r3, r7, r9
  404d0e:	9305      	str	r3, [sp, #20]
  404d10:	e742      	b.n	404b98 <_vfiprintf_r+0x268>
  404d12:	f04a 0a10 	orr.w	sl, sl, #16
  404d16:	f01a 0320 	ands.w	r3, sl, #32
  404d1a:	9004      	str	r0, [sp, #16]
  404d1c:	46ac      	mov	ip, r5
  404d1e:	f47f af0c 	bne.w	404b3a <_vfiprintf_r+0x20a>
  404d22:	f01a 0210 	ands.w	r2, sl, #16
  404d26:	f040 8311 	bne.w	40534c <_vfiprintf_r+0xa1c>
  404d2a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  404d2e:	f000 830d 	beq.w	40534c <_vfiprintf_r+0xa1c>
  404d32:	f8dd b020 	ldr.w	fp, [sp, #32]
  404d36:	4613      	mov	r3, r2
  404d38:	f8bb 4000 	ldrh.w	r4, [fp]
  404d3c:	f10b 0b04 	add.w	fp, fp, #4
  404d40:	2500      	movs	r5, #0
  404d42:	f8cd b020 	str.w	fp, [sp, #32]
  404d46:	e704      	b.n	404b52 <_vfiprintf_r+0x222>
  404d48:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404d4c:	2000      	movs	r0, #0
  404d4e:	f818 3b01 	ldrb.w	r3, [r8], #1
  404d52:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404d56:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  404d5a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404d5e:	2a09      	cmp	r2, #9
  404d60:	d9f5      	bls.n	404d4e <_vfiprintf_r+0x41e>
  404d62:	e654      	b.n	404a0e <_vfiprintf_r+0xde>
  404d64:	f04a 0a10 	orr.w	sl, sl, #16
  404d68:	f01a 0f20 	tst.w	sl, #32
  404d6c:	9004      	str	r0, [sp, #16]
  404d6e:	46ac      	mov	ip, r5
  404d70:	f47f af73 	bne.w	404c5a <_vfiprintf_r+0x32a>
  404d74:	f01a 0f10 	tst.w	sl, #16
  404d78:	f040 82ef 	bne.w	40535a <_vfiprintf_r+0xa2a>
  404d7c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  404d80:	f000 82eb 	beq.w	40535a <_vfiprintf_r+0xa2a>
  404d84:	f8dd b020 	ldr.w	fp, [sp, #32]
  404d88:	2500      	movs	r5, #0
  404d8a:	f8bb 4000 	ldrh.w	r4, [fp]
  404d8e:	f10b 0b04 	add.w	fp, fp, #4
  404d92:	2301      	movs	r3, #1
  404d94:	f8cd b020 	str.w	fp, [sp, #32]
  404d98:	e6db      	b.n	404b52 <_vfiprintf_r+0x222>
  404d9a:	46ac      	mov	ip, r5
  404d9c:	4d51      	ldr	r5, [pc, #324]	; (404ee4 <_vfiprintf_r+0x5b4>)
  404d9e:	f01a 0f20 	tst.w	sl, #32
  404da2:	9004      	str	r0, [sp, #16]
  404da4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404da8:	950a      	str	r5, [sp, #40]	; 0x28
  404daa:	f000 80f0 	beq.w	404f8e <_vfiprintf_r+0x65e>
  404dae:	9d08      	ldr	r5, [sp, #32]
  404db0:	1dea      	adds	r2, r5, #7
  404db2:	f022 0207 	bic.w	r2, r2, #7
  404db6:	f102 0b08 	add.w	fp, r2, #8
  404dba:	f8cd b020 	str.w	fp, [sp, #32]
  404dbe:	e9d2 4500 	ldrd	r4, r5, [r2]
  404dc2:	f01a 0f01 	tst.w	sl, #1
  404dc6:	f000 82aa 	beq.w	40531e <_vfiprintf_r+0x9ee>
  404dca:	ea54 0b05 	orrs.w	fp, r4, r5
  404dce:	f000 82a6 	beq.w	40531e <_vfiprintf_r+0x9ee>
  404dd2:	2230      	movs	r2, #48	; 0x30
  404dd4:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  404dd8:	f04a 0a02 	orr.w	sl, sl, #2
  404ddc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404de0:	2302      	movs	r3, #2
  404de2:	e6b6      	b.n	404b52 <_vfiprintf_r+0x222>
  404de4:	9b08      	ldr	r3, [sp, #32]
  404de6:	f8dd b020 	ldr.w	fp, [sp, #32]
  404dea:	681b      	ldr	r3, [r3, #0]
  404dec:	2401      	movs	r4, #1
  404dee:	f04f 0500 	mov.w	r5, #0
  404df2:	f10b 0b04 	add.w	fp, fp, #4
  404df6:	9004      	str	r0, [sp, #16]
  404df8:	9403      	str	r4, [sp, #12]
  404dfa:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  404dfe:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  404e02:	f8cd b020 	str.w	fp, [sp, #32]
  404e06:	9405      	str	r4, [sp, #20]
  404e08:	af16      	add	r7, sp, #88	; 0x58
  404e0a:	f04f 0c00 	mov.w	ip, #0
  404e0e:	e6d0      	b.n	404bb2 <_vfiprintf_r+0x282>
  404e10:	f01a 0f20 	tst.w	sl, #32
  404e14:	9004      	str	r0, [sp, #16]
  404e16:	46ac      	mov	ip, r5
  404e18:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404e1c:	f47f af38 	bne.w	404c90 <_vfiprintf_r+0x360>
  404e20:	f01a 0f10 	tst.w	sl, #16
  404e24:	f040 82a7 	bne.w	405376 <_vfiprintf_r+0xa46>
  404e28:	f01a 0f40 	tst.w	sl, #64	; 0x40
  404e2c:	f000 82a3 	beq.w	405376 <_vfiprintf_r+0xa46>
  404e30:	f8dd b020 	ldr.w	fp, [sp, #32]
  404e34:	f9bb 4000 	ldrsh.w	r4, [fp]
  404e38:	f10b 0b04 	add.w	fp, fp, #4
  404e3c:	17e5      	asrs	r5, r4, #31
  404e3e:	4622      	mov	r2, r4
  404e40:	462b      	mov	r3, r5
  404e42:	f8cd b020 	str.w	fp, [sp, #32]
  404e46:	e72d      	b.n	404ca4 <_vfiprintf_r+0x374>
  404e48:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  404e4c:	f898 3000 	ldrb.w	r3, [r8]
  404e50:	e5db      	b.n	404a0a <_vfiprintf_r+0xda>
  404e52:	f898 3000 	ldrb.w	r3, [r8]
  404e56:	4642      	mov	r2, r8
  404e58:	2b6c      	cmp	r3, #108	; 0x6c
  404e5a:	bf03      	ittte	eq
  404e5c:	f108 0801 	addeq.w	r8, r8, #1
  404e60:	f04a 0a20 	orreq.w	sl, sl, #32
  404e64:	7853      	ldrbeq	r3, [r2, #1]
  404e66:	f04a 0a10 	orrne.w	sl, sl, #16
  404e6a:	e5ce      	b.n	404a0a <_vfiprintf_r+0xda>
  404e6c:	f01a 0f20 	tst.w	sl, #32
  404e70:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404e74:	f000 82f7 	beq.w	405466 <_vfiprintf_r+0xb36>
  404e78:	9c08      	ldr	r4, [sp, #32]
  404e7a:	6821      	ldr	r1, [r4, #0]
  404e7c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404e7e:	17e5      	asrs	r5, r4, #31
  404e80:	462b      	mov	r3, r5
  404e82:	9d08      	ldr	r5, [sp, #32]
  404e84:	4622      	mov	r2, r4
  404e86:	3504      	adds	r5, #4
  404e88:	9508      	str	r5, [sp, #32]
  404e8a:	e9c1 2300 	strd	r2, r3, [r1]
  404e8e:	e582      	b.n	404996 <_vfiprintf_r+0x66>
  404e90:	9c08      	ldr	r4, [sp, #32]
  404e92:	46ac      	mov	ip, r5
  404e94:	6827      	ldr	r7, [r4, #0]
  404e96:	f04f 0500 	mov.w	r5, #0
  404e9a:	9004      	str	r0, [sp, #16]
  404e9c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  404ea0:	3404      	adds	r4, #4
  404ea2:	2f00      	cmp	r7, #0
  404ea4:	f000 8332 	beq.w	40550c <_vfiprintf_r+0xbdc>
  404ea8:	f1bc 0f00 	cmp.w	ip, #0
  404eac:	4638      	mov	r0, r7
  404eae:	f2c0 8307 	blt.w	4054c0 <_vfiprintf_r+0xb90>
  404eb2:	4662      	mov	r2, ip
  404eb4:	2100      	movs	r1, #0
  404eb6:	f8cd c004 	str.w	ip, [sp, #4]
  404eba:	f002 fb6b 	bl	407594 <memchr>
  404ebe:	f8dd c004 	ldr.w	ip, [sp, #4]
  404ec2:	2800      	cmp	r0, #0
  404ec4:	f000 833a 	beq.w	40553c <_vfiprintf_r+0xc0c>
  404ec8:	1bc0      	subs	r0, r0, r7
  404eca:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  404ece:	4560      	cmp	r0, ip
  404ed0:	bfa8      	it	ge
  404ed2:	4660      	movge	r0, ip
  404ed4:	9005      	str	r0, [sp, #20]
  404ed6:	9408      	str	r4, [sp, #32]
  404ed8:	9507      	str	r5, [sp, #28]
  404eda:	f04f 0c00 	mov.w	ip, #0
  404ede:	e65b      	b.n	404b98 <_vfiprintf_r+0x268>
  404ee0:	0040a278 	.word	0x0040a278
  404ee4:	0040a224 	.word	0x0040a224
  404ee8:	9b08      	ldr	r3, [sp, #32]
  404eea:	f8dd b020 	ldr.w	fp, [sp, #32]
  404eee:	9004      	str	r0, [sp, #16]
  404ef0:	48b2      	ldr	r0, [pc, #712]	; (4051bc <_vfiprintf_r+0x88c>)
  404ef2:	681c      	ldr	r4, [r3, #0]
  404ef4:	2230      	movs	r2, #48	; 0x30
  404ef6:	2378      	movs	r3, #120	; 0x78
  404ef8:	f10b 0b04 	add.w	fp, fp, #4
  404efc:	46ac      	mov	ip, r5
  404efe:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  404f02:	f04a 0a02 	orr.w	sl, sl, #2
  404f06:	f8cd b020 	str.w	fp, [sp, #32]
  404f0a:	2500      	movs	r5, #0
  404f0c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404f10:	900a      	str	r0, [sp, #40]	; 0x28
  404f12:	2302      	movs	r3, #2
  404f14:	e61d      	b.n	404b52 <_vfiprintf_r+0x222>
  404f16:	f04a 0a20 	orr.w	sl, sl, #32
  404f1a:	f898 3000 	ldrb.w	r3, [r8]
  404f1e:	e574      	b.n	404a0a <_vfiprintf_r+0xda>
  404f20:	f8dd b020 	ldr.w	fp, [sp, #32]
  404f24:	f8db 0000 	ldr.w	r0, [fp]
  404f28:	f10b 0304 	add.w	r3, fp, #4
  404f2c:	2800      	cmp	r0, #0
  404f2e:	f6ff adf7 	blt.w	404b20 <_vfiprintf_r+0x1f0>
  404f32:	9308      	str	r3, [sp, #32]
  404f34:	f898 3000 	ldrb.w	r3, [r8]
  404f38:	e567      	b.n	404a0a <_vfiprintf_r+0xda>
  404f3a:	f898 3000 	ldrb.w	r3, [r8]
  404f3e:	212b      	movs	r1, #43	; 0x2b
  404f40:	e563      	b.n	404a0a <_vfiprintf_r+0xda>
  404f42:	f898 3000 	ldrb.w	r3, [r8]
  404f46:	f108 0401 	add.w	r4, r8, #1
  404f4a:	2b2a      	cmp	r3, #42	; 0x2a
  404f4c:	f000 8305 	beq.w	40555a <_vfiprintf_r+0xc2a>
  404f50:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404f54:	2a09      	cmp	r2, #9
  404f56:	bf98      	it	ls
  404f58:	2500      	movls	r5, #0
  404f5a:	f200 82fa 	bhi.w	405552 <_vfiprintf_r+0xc22>
  404f5e:	f814 3b01 	ldrb.w	r3, [r4], #1
  404f62:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  404f66:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  404f6a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  404f6e:	2a09      	cmp	r2, #9
  404f70:	d9f5      	bls.n	404f5e <_vfiprintf_r+0x62e>
  404f72:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  404f76:	46a0      	mov	r8, r4
  404f78:	e549      	b.n	404a0e <_vfiprintf_r+0xde>
  404f7a:	4c90      	ldr	r4, [pc, #576]	; (4051bc <_vfiprintf_r+0x88c>)
  404f7c:	f01a 0f20 	tst.w	sl, #32
  404f80:	9004      	str	r0, [sp, #16]
  404f82:	46ac      	mov	ip, r5
  404f84:	940a      	str	r4, [sp, #40]	; 0x28
  404f86:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404f8a:	f47f af10 	bne.w	404dae <_vfiprintf_r+0x47e>
  404f8e:	f01a 0f10 	tst.w	sl, #16
  404f92:	f040 81ea 	bne.w	40536a <_vfiprintf_r+0xa3a>
  404f96:	f01a 0f40 	tst.w	sl, #64	; 0x40
  404f9a:	f000 81e6 	beq.w	40536a <_vfiprintf_r+0xa3a>
  404f9e:	f8dd b020 	ldr.w	fp, [sp, #32]
  404fa2:	2500      	movs	r5, #0
  404fa4:	f8bb 4000 	ldrh.w	r4, [fp]
  404fa8:	f10b 0b04 	add.w	fp, fp, #4
  404fac:	f8cd b020 	str.w	fp, [sp, #32]
  404fb0:	e707      	b.n	404dc2 <_vfiprintf_r+0x492>
  404fb2:	f898 3000 	ldrb.w	r3, [r8]
  404fb6:	2900      	cmp	r1, #0
  404fb8:	f47f ad27 	bne.w	404a0a <_vfiprintf_r+0xda>
  404fbc:	2120      	movs	r1, #32
  404fbe:	e524      	b.n	404a0a <_vfiprintf_r+0xda>
  404fc0:	f04a 0a01 	orr.w	sl, sl, #1
  404fc4:	f898 3000 	ldrb.w	r3, [r8]
  404fc8:	e51f      	b.n	404a0a <_vfiprintf_r+0xda>
  404fca:	9004      	str	r0, [sp, #16]
  404fcc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404fd0:	2b00      	cmp	r3, #0
  404fd2:	f000 80f9 	beq.w	4051c8 <_vfiprintf_r+0x898>
  404fd6:	2501      	movs	r5, #1
  404fd8:	f04f 0b00 	mov.w	fp, #0
  404fdc:	9503      	str	r5, [sp, #12]
  404fde:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  404fe2:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  404fe6:	9505      	str	r5, [sp, #20]
  404fe8:	af16      	add	r7, sp, #88	; 0x58
  404fea:	e70e      	b.n	404e0a <_vfiprintf_r+0x4da>
  404fec:	9806      	ldr	r0, [sp, #24]
  404fee:	9902      	ldr	r1, [sp, #8]
  404ff0:	aa13      	add	r2, sp, #76	; 0x4c
  404ff2:	f7ff fc61 	bl	4048b8 <__sprint_r.part.0>
  404ff6:	2800      	cmp	r0, #0
  404ff8:	f040 80ed 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  404ffc:	9814      	ldr	r0, [sp, #80]	; 0x50
  404ffe:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405000:	1c43      	adds	r3, r0, #1
  405002:	46cc      	mov	ip, r9
  405004:	e5fe      	b.n	404c04 <_vfiprintf_r+0x2d4>
  405006:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405008:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40500a:	1c59      	adds	r1, r3, #1
  40500c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405010:	b168      	cbz	r0, 40502e <_vfiprintf_r+0x6fe>
  405012:	3201      	adds	r2, #1
  405014:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  405018:	2301      	movs	r3, #1
  40501a:	2907      	cmp	r1, #7
  40501c:	9215      	str	r2, [sp, #84]	; 0x54
  40501e:	9114      	str	r1, [sp, #80]	; 0x50
  405020:	e886 0009 	stmia.w	r6, {r0, r3}
  405024:	f300 8160 	bgt.w	4052e8 <_vfiprintf_r+0x9b8>
  405028:	460b      	mov	r3, r1
  40502a:	3608      	adds	r6, #8
  40502c:	3101      	adds	r1, #1
  40502e:	9c07      	ldr	r4, [sp, #28]
  405030:	b164      	cbz	r4, 40504c <_vfiprintf_r+0x71c>
  405032:	3202      	adds	r2, #2
  405034:	a812      	add	r0, sp, #72	; 0x48
  405036:	2302      	movs	r3, #2
  405038:	2907      	cmp	r1, #7
  40503a:	9215      	str	r2, [sp, #84]	; 0x54
  40503c:	9114      	str	r1, [sp, #80]	; 0x50
  40503e:	e886 0009 	stmia.w	r6, {r0, r3}
  405042:	f300 8157 	bgt.w	4052f4 <_vfiprintf_r+0x9c4>
  405046:	460b      	mov	r3, r1
  405048:	3608      	adds	r6, #8
  40504a:	3101      	adds	r1, #1
  40504c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40504e:	2d80      	cmp	r5, #128	; 0x80
  405050:	f000 8101 	beq.w	405256 <_vfiprintf_r+0x926>
  405054:	9d05      	ldr	r5, [sp, #20]
  405056:	ebc5 040c 	rsb	r4, r5, ip
  40505a:	2c00      	cmp	r4, #0
  40505c:	dd2f      	ble.n	4050be <_vfiprintf_r+0x78e>
  40505e:	2c10      	cmp	r4, #16
  405060:	4d57      	ldr	r5, [pc, #348]	; (4051c0 <_vfiprintf_r+0x890>)
  405062:	dd22      	ble.n	4050aa <_vfiprintf_r+0x77a>
  405064:	4630      	mov	r0, r6
  405066:	f04f 0b10 	mov.w	fp, #16
  40506a:	462e      	mov	r6, r5
  40506c:	4625      	mov	r5, r4
  40506e:	9c06      	ldr	r4, [sp, #24]
  405070:	e006      	b.n	405080 <_vfiprintf_r+0x750>
  405072:	f103 0c02 	add.w	ip, r3, #2
  405076:	3008      	adds	r0, #8
  405078:	460b      	mov	r3, r1
  40507a:	3d10      	subs	r5, #16
  40507c:	2d10      	cmp	r5, #16
  40507e:	dd10      	ble.n	4050a2 <_vfiprintf_r+0x772>
  405080:	1c59      	adds	r1, r3, #1
  405082:	3210      	adds	r2, #16
  405084:	2907      	cmp	r1, #7
  405086:	9215      	str	r2, [sp, #84]	; 0x54
  405088:	e880 0840 	stmia.w	r0, {r6, fp}
  40508c:	9114      	str	r1, [sp, #80]	; 0x50
  40508e:	ddf0      	ble.n	405072 <_vfiprintf_r+0x742>
  405090:	2a00      	cmp	r2, #0
  405092:	d163      	bne.n	40515c <_vfiprintf_r+0x82c>
  405094:	3d10      	subs	r5, #16
  405096:	2d10      	cmp	r5, #16
  405098:	f04f 0c01 	mov.w	ip, #1
  40509c:	4613      	mov	r3, r2
  40509e:	4648      	mov	r0, r9
  4050a0:	dcee      	bgt.n	405080 <_vfiprintf_r+0x750>
  4050a2:	462c      	mov	r4, r5
  4050a4:	4661      	mov	r1, ip
  4050a6:	4635      	mov	r5, r6
  4050a8:	4606      	mov	r6, r0
  4050aa:	4422      	add	r2, r4
  4050ac:	2907      	cmp	r1, #7
  4050ae:	9215      	str	r2, [sp, #84]	; 0x54
  4050b0:	6035      	str	r5, [r6, #0]
  4050b2:	6074      	str	r4, [r6, #4]
  4050b4:	9114      	str	r1, [sp, #80]	; 0x50
  4050b6:	f300 80c1 	bgt.w	40523c <_vfiprintf_r+0x90c>
  4050ba:	3608      	adds	r6, #8
  4050bc:	3101      	adds	r1, #1
  4050be:	9d05      	ldr	r5, [sp, #20]
  4050c0:	2907      	cmp	r1, #7
  4050c2:	442a      	add	r2, r5
  4050c4:	9215      	str	r2, [sp, #84]	; 0x54
  4050c6:	6037      	str	r7, [r6, #0]
  4050c8:	6075      	str	r5, [r6, #4]
  4050ca:	9114      	str	r1, [sp, #80]	; 0x50
  4050cc:	f340 80c1 	ble.w	405252 <_vfiprintf_r+0x922>
  4050d0:	2a00      	cmp	r2, #0
  4050d2:	f040 8130 	bne.w	405336 <_vfiprintf_r+0xa06>
  4050d6:	9214      	str	r2, [sp, #80]	; 0x50
  4050d8:	464e      	mov	r6, r9
  4050da:	f01a 0f04 	tst.w	sl, #4
  4050de:	f000 808b 	beq.w	4051f8 <_vfiprintf_r+0x8c8>
  4050e2:	9d04      	ldr	r5, [sp, #16]
  4050e4:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4050e8:	ebcb 0405 	rsb	r4, fp, r5
  4050ec:	2c00      	cmp	r4, #0
  4050ee:	f340 8083 	ble.w	4051f8 <_vfiprintf_r+0x8c8>
  4050f2:	2c10      	cmp	r4, #16
  4050f4:	f340 821e 	ble.w	405534 <_vfiprintf_r+0xc04>
  4050f8:	9914      	ldr	r1, [sp, #80]	; 0x50
  4050fa:	4d32      	ldr	r5, [pc, #200]	; (4051c4 <_vfiprintf_r+0x894>)
  4050fc:	2710      	movs	r7, #16
  4050fe:	f8dd a018 	ldr.w	sl, [sp, #24]
  405102:	f8dd b008 	ldr.w	fp, [sp, #8]
  405106:	e005      	b.n	405114 <_vfiprintf_r+0x7e4>
  405108:	1c88      	adds	r0, r1, #2
  40510a:	3608      	adds	r6, #8
  40510c:	4619      	mov	r1, r3
  40510e:	3c10      	subs	r4, #16
  405110:	2c10      	cmp	r4, #16
  405112:	dd10      	ble.n	405136 <_vfiprintf_r+0x806>
  405114:	1c4b      	adds	r3, r1, #1
  405116:	3210      	adds	r2, #16
  405118:	2b07      	cmp	r3, #7
  40511a:	9215      	str	r2, [sp, #84]	; 0x54
  40511c:	e886 00a0 	stmia.w	r6, {r5, r7}
  405120:	9314      	str	r3, [sp, #80]	; 0x50
  405122:	ddf1      	ble.n	405108 <_vfiprintf_r+0x7d8>
  405124:	2a00      	cmp	r2, #0
  405126:	d17d      	bne.n	405224 <_vfiprintf_r+0x8f4>
  405128:	3c10      	subs	r4, #16
  40512a:	2c10      	cmp	r4, #16
  40512c:	f04f 0001 	mov.w	r0, #1
  405130:	4611      	mov	r1, r2
  405132:	464e      	mov	r6, r9
  405134:	dcee      	bgt.n	405114 <_vfiprintf_r+0x7e4>
  405136:	4422      	add	r2, r4
  405138:	2807      	cmp	r0, #7
  40513a:	9215      	str	r2, [sp, #84]	; 0x54
  40513c:	6035      	str	r5, [r6, #0]
  40513e:	6074      	str	r4, [r6, #4]
  405140:	9014      	str	r0, [sp, #80]	; 0x50
  405142:	dd59      	ble.n	4051f8 <_vfiprintf_r+0x8c8>
  405144:	2a00      	cmp	r2, #0
  405146:	d14f      	bne.n	4051e8 <_vfiprintf_r+0x8b8>
  405148:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40514a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40514e:	9d04      	ldr	r5, [sp, #16]
  405150:	45ab      	cmp	fp, r5
  405152:	bfac      	ite	ge
  405154:	445c      	addge	r4, fp
  405156:	1964      	addlt	r4, r4, r5
  405158:	9409      	str	r4, [sp, #36]	; 0x24
  40515a:	e05e      	b.n	40521a <_vfiprintf_r+0x8ea>
  40515c:	4620      	mov	r0, r4
  40515e:	9902      	ldr	r1, [sp, #8]
  405160:	aa13      	add	r2, sp, #76	; 0x4c
  405162:	f7ff fba9 	bl	4048b8 <__sprint_r.part.0>
  405166:	2800      	cmp	r0, #0
  405168:	d135      	bne.n	4051d6 <_vfiprintf_r+0x8a6>
  40516a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40516c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40516e:	f103 0c01 	add.w	ip, r3, #1
  405172:	4648      	mov	r0, r9
  405174:	e781      	b.n	40507a <_vfiprintf_r+0x74a>
  405176:	08e0      	lsrs	r0, r4, #3
  405178:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40517c:	f004 0207 	and.w	r2, r4, #7
  405180:	08e9      	lsrs	r1, r5, #3
  405182:	3230      	adds	r2, #48	; 0x30
  405184:	ea50 0b01 	orrs.w	fp, r0, r1
  405188:	461f      	mov	r7, r3
  40518a:	701a      	strb	r2, [r3, #0]
  40518c:	4604      	mov	r4, r0
  40518e:	460d      	mov	r5, r1
  405190:	f103 33ff 	add.w	r3, r3, #4294967295
  405194:	d1ef      	bne.n	405176 <_vfiprintf_r+0x846>
  405196:	f01a 0f01 	tst.w	sl, #1
  40519a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40519e:	4639      	mov	r1, r7
  4051a0:	f000 80b9 	beq.w	405316 <_vfiprintf_r+0x9e6>
  4051a4:	2a30      	cmp	r2, #48	; 0x30
  4051a6:	f43f acf4 	beq.w	404b92 <_vfiprintf_r+0x262>
  4051aa:	461f      	mov	r7, r3
  4051ac:	ebc7 0509 	rsb	r5, r7, r9
  4051b0:	2330      	movs	r3, #48	; 0x30
  4051b2:	9505      	str	r5, [sp, #20]
  4051b4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4051b8:	e4ee      	b.n	404b98 <_vfiprintf_r+0x268>
  4051ba:	bf00      	nop
  4051bc:	0040a238 	.word	0x0040a238
  4051c0:	0040a268 	.word	0x0040a268
  4051c4:	0040a278 	.word	0x0040a278
  4051c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4051ca:	b123      	cbz	r3, 4051d6 <_vfiprintf_r+0x8a6>
  4051cc:	9806      	ldr	r0, [sp, #24]
  4051ce:	9902      	ldr	r1, [sp, #8]
  4051d0:	aa13      	add	r2, sp, #76	; 0x4c
  4051d2:	f7ff fb71 	bl	4048b8 <__sprint_r.part.0>
  4051d6:	9c02      	ldr	r4, [sp, #8]
  4051d8:	89a3      	ldrh	r3, [r4, #12]
  4051da:	065b      	lsls	r3, r3, #25
  4051dc:	f53f ac98 	bmi.w	404b10 <_vfiprintf_r+0x1e0>
  4051e0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4051e2:	b031      	add	sp, #196	; 0xc4
  4051e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051e8:	9806      	ldr	r0, [sp, #24]
  4051ea:	9902      	ldr	r1, [sp, #8]
  4051ec:	aa13      	add	r2, sp, #76	; 0x4c
  4051ee:	f7ff fb63 	bl	4048b8 <__sprint_r.part.0>
  4051f2:	2800      	cmp	r0, #0
  4051f4:	d1ef      	bne.n	4051d6 <_vfiprintf_r+0x8a6>
  4051f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4051f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4051fa:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4051fe:	9d04      	ldr	r5, [sp, #16]
  405200:	45ab      	cmp	fp, r5
  405202:	bfac      	ite	ge
  405204:	445c      	addge	r4, fp
  405206:	1964      	addlt	r4, r4, r5
  405208:	9409      	str	r4, [sp, #36]	; 0x24
  40520a:	b132      	cbz	r2, 40521a <_vfiprintf_r+0x8ea>
  40520c:	9806      	ldr	r0, [sp, #24]
  40520e:	9902      	ldr	r1, [sp, #8]
  405210:	aa13      	add	r2, sp, #76	; 0x4c
  405212:	f7ff fb51 	bl	4048b8 <__sprint_r.part.0>
  405216:	2800      	cmp	r0, #0
  405218:	d1dd      	bne.n	4051d6 <_vfiprintf_r+0x8a6>
  40521a:	2000      	movs	r0, #0
  40521c:	9014      	str	r0, [sp, #80]	; 0x50
  40521e:	464e      	mov	r6, r9
  405220:	f7ff bbb9 	b.w	404996 <_vfiprintf_r+0x66>
  405224:	4650      	mov	r0, sl
  405226:	4659      	mov	r1, fp
  405228:	aa13      	add	r2, sp, #76	; 0x4c
  40522a:	f7ff fb45 	bl	4048b8 <__sprint_r.part.0>
  40522e:	2800      	cmp	r0, #0
  405230:	d1d1      	bne.n	4051d6 <_vfiprintf_r+0x8a6>
  405232:	9914      	ldr	r1, [sp, #80]	; 0x50
  405234:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405236:	1c48      	adds	r0, r1, #1
  405238:	464e      	mov	r6, r9
  40523a:	e768      	b.n	40510e <_vfiprintf_r+0x7de>
  40523c:	2a00      	cmp	r2, #0
  40523e:	f040 80f7 	bne.w	405430 <_vfiprintf_r+0xb00>
  405242:	9c05      	ldr	r4, [sp, #20]
  405244:	2301      	movs	r3, #1
  405246:	9720      	str	r7, [sp, #128]	; 0x80
  405248:	9421      	str	r4, [sp, #132]	; 0x84
  40524a:	9415      	str	r4, [sp, #84]	; 0x54
  40524c:	4622      	mov	r2, r4
  40524e:	9314      	str	r3, [sp, #80]	; 0x50
  405250:	464e      	mov	r6, r9
  405252:	3608      	adds	r6, #8
  405254:	e741      	b.n	4050da <_vfiprintf_r+0x7aa>
  405256:	9d04      	ldr	r5, [sp, #16]
  405258:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40525c:	ebcb 0405 	rsb	r4, fp, r5
  405260:	2c00      	cmp	r4, #0
  405262:	f77f aef7 	ble.w	405054 <_vfiprintf_r+0x724>
  405266:	2c10      	cmp	r4, #16
  405268:	4da6      	ldr	r5, [pc, #664]	; (405504 <_vfiprintf_r+0xbd4>)
  40526a:	f340 8170 	ble.w	40554e <_vfiprintf_r+0xc1e>
  40526e:	4629      	mov	r1, r5
  405270:	f04f 0b10 	mov.w	fp, #16
  405274:	4625      	mov	r5, r4
  405276:	4664      	mov	r4, ip
  405278:	46b4      	mov	ip, r6
  40527a:	460e      	mov	r6, r1
  40527c:	e006      	b.n	40528c <_vfiprintf_r+0x95c>
  40527e:	1c98      	adds	r0, r3, #2
  405280:	f10c 0c08 	add.w	ip, ip, #8
  405284:	460b      	mov	r3, r1
  405286:	3d10      	subs	r5, #16
  405288:	2d10      	cmp	r5, #16
  40528a:	dd0f      	ble.n	4052ac <_vfiprintf_r+0x97c>
  40528c:	1c59      	adds	r1, r3, #1
  40528e:	3210      	adds	r2, #16
  405290:	2907      	cmp	r1, #7
  405292:	9215      	str	r2, [sp, #84]	; 0x54
  405294:	e88c 0840 	stmia.w	ip, {r6, fp}
  405298:	9114      	str	r1, [sp, #80]	; 0x50
  40529a:	ddf0      	ble.n	40527e <_vfiprintf_r+0x94e>
  40529c:	b9ba      	cbnz	r2, 4052ce <_vfiprintf_r+0x99e>
  40529e:	3d10      	subs	r5, #16
  4052a0:	2d10      	cmp	r5, #16
  4052a2:	f04f 0001 	mov.w	r0, #1
  4052a6:	4613      	mov	r3, r2
  4052a8:	46cc      	mov	ip, r9
  4052aa:	dcef      	bgt.n	40528c <_vfiprintf_r+0x95c>
  4052ac:	4633      	mov	r3, r6
  4052ae:	4666      	mov	r6, ip
  4052b0:	46a4      	mov	ip, r4
  4052b2:	462c      	mov	r4, r5
  4052b4:	461d      	mov	r5, r3
  4052b6:	4422      	add	r2, r4
  4052b8:	2807      	cmp	r0, #7
  4052ba:	9215      	str	r2, [sp, #84]	; 0x54
  4052bc:	6035      	str	r5, [r6, #0]
  4052be:	6074      	str	r4, [r6, #4]
  4052c0:	9014      	str	r0, [sp, #80]	; 0x50
  4052c2:	f300 80af 	bgt.w	405424 <_vfiprintf_r+0xaf4>
  4052c6:	3608      	adds	r6, #8
  4052c8:	1c41      	adds	r1, r0, #1
  4052ca:	4603      	mov	r3, r0
  4052cc:	e6c2      	b.n	405054 <_vfiprintf_r+0x724>
  4052ce:	9806      	ldr	r0, [sp, #24]
  4052d0:	9902      	ldr	r1, [sp, #8]
  4052d2:	aa13      	add	r2, sp, #76	; 0x4c
  4052d4:	f7ff faf0 	bl	4048b8 <__sprint_r.part.0>
  4052d8:	2800      	cmp	r0, #0
  4052da:	f47f af7c 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  4052de:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4052e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4052e2:	1c58      	adds	r0, r3, #1
  4052e4:	46cc      	mov	ip, r9
  4052e6:	e7ce      	b.n	405286 <_vfiprintf_r+0x956>
  4052e8:	2a00      	cmp	r2, #0
  4052ea:	d179      	bne.n	4053e0 <_vfiprintf_r+0xab0>
  4052ec:	4619      	mov	r1, r3
  4052ee:	464e      	mov	r6, r9
  4052f0:	4613      	mov	r3, r2
  4052f2:	e69c      	b.n	40502e <_vfiprintf_r+0x6fe>
  4052f4:	2a00      	cmp	r2, #0
  4052f6:	f040 8084 	bne.w	405402 <_vfiprintf_r+0xad2>
  4052fa:	2101      	movs	r1, #1
  4052fc:	4613      	mov	r3, r2
  4052fe:	464e      	mov	r6, r9
  405300:	e6a4      	b.n	40504c <_vfiprintf_r+0x71c>
  405302:	464f      	mov	r7, r9
  405304:	e448      	b.n	404b98 <_vfiprintf_r+0x268>
  405306:	2d00      	cmp	r5, #0
  405308:	bf08      	it	eq
  40530a:	2c0a      	cmpeq	r4, #10
  40530c:	d246      	bcs.n	40539c <_vfiprintf_r+0xa6c>
  40530e:	3430      	adds	r4, #48	; 0x30
  405310:	af30      	add	r7, sp, #192	; 0xc0
  405312:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405316:	ebc7 0309 	rsb	r3, r7, r9
  40531a:	9305      	str	r3, [sp, #20]
  40531c:	e43c      	b.n	404b98 <_vfiprintf_r+0x268>
  40531e:	2302      	movs	r3, #2
  405320:	e417      	b.n	404b52 <_vfiprintf_r+0x222>
  405322:	2a00      	cmp	r2, #0
  405324:	f040 80af 	bne.w	405486 <_vfiprintf_r+0xb56>
  405328:	4613      	mov	r3, r2
  40532a:	2101      	movs	r1, #1
  40532c:	464e      	mov	r6, r9
  40532e:	e66d      	b.n	40500c <_vfiprintf_r+0x6dc>
  405330:	4644      	mov	r4, r8
  405332:	f7ff bb58 	b.w	4049e6 <_vfiprintf_r+0xb6>
  405336:	9806      	ldr	r0, [sp, #24]
  405338:	9902      	ldr	r1, [sp, #8]
  40533a:	aa13      	add	r2, sp, #76	; 0x4c
  40533c:	f7ff fabc 	bl	4048b8 <__sprint_r.part.0>
  405340:	2800      	cmp	r0, #0
  405342:	f47f af48 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  405346:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405348:	464e      	mov	r6, r9
  40534a:	e6c6      	b.n	4050da <_vfiprintf_r+0x7aa>
  40534c:	9d08      	ldr	r5, [sp, #32]
  40534e:	682c      	ldr	r4, [r5, #0]
  405350:	3504      	adds	r5, #4
  405352:	9508      	str	r5, [sp, #32]
  405354:	2500      	movs	r5, #0
  405356:	f7ff bbfc 	b.w	404b52 <_vfiprintf_r+0x222>
  40535a:	9d08      	ldr	r5, [sp, #32]
  40535c:	2301      	movs	r3, #1
  40535e:	682c      	ldr	r4, [r5, #0]
  405360:	3504      	adds	r5, #4
  405362:	9508      	str	r5, [sp, #32]
  405364:	2500      	movs	r5, #0
  405366:	f7ff bbf4 	b.w	404b52 <_vfiprintf_r+0x222>
  40536a:	9d08      	ldr	r5, [sp, #32]
  40536c:	682c      	ldr	r4, [r5, #0]
  40536e:	3504      	adds	r5, #4
  405370:	9508      	str	r5, [sp, #32]
  405372:	2500      	movs	r5, #0
  405374:	e525      	b.n	404dc2 <_vfiprintf_r+0x492>
  405376:	9d08      	ldr	r5, [sp, #32]
  405378:	682c      	ldr	r4, [r5, #0]
  40537a:	3504      	adds	r5, #4
  40537c:	9508      	str	r5, [sp, #32]
  40537e:	17e5      	asrs	r5, r4, #31
  405380:	4622      	mov	r2, r4
  405382:	462b      	mov	r3, r5
  405384:	e48e      	b.n	404ca4 <_vfiprintf_r+0x374>
  405386:	9806      	ldr	r0, [sp, #24]
  405388:	9902      	ldr	r1, [sp, #8]
  40538a:	aa13      	add	r2, sp, #76	; 0x4c
  40538c:	f7ff fa94 	bl	4048b8 <__sprint_r.part.0>
  405390:	2800      	cmp	r0, #0
  405392:	f47f af20 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  405396:	464e      	mov	r6, r9
  405398:	f7ff bb9a 	b.w	404ad0 <_vfiprintf_r+0x1a0>
  40539c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  4053a0:	9603      	str	r6, [sp, #12]
  4053a2:	465e      	mov	r6, fp
  4053a4:	46e3      	mov	fp, ip
  4053a6:	4620      	mov	r0, r4
  4053a8:	4629      	mov	r1, r5
  4053aa:	220a      	movs	r2, #10
  4053ac:	2300      	movs	r3, #0
  4053ae:	f003 fe75 	bl	40909c <__aeabi_uldivmod>
  4053b2:	3230      	adds	r2, #48	; 0x30
  4053b4:	7032      	strb	r2, [r6, #0]
  4053b6:	4620      	mov	r0, r4
  4053b8:	4629      	mov	r1, r5
  4053ba:	220a      	movs	r2, #10
  4053bc:	2300      	movs	r3, #0
  4053be:	f003 fe6d 	bl	40909c <__aeabi_uldivmod>
  4053c2:	4604      	mov	r4, r0
  4053c4:	460d      	mov	r5, r1
  4053c6:	ea54 0005 	orrs.w	r0, r4, r5
  4053ca:	4637      	mov	r7, r6
  4053cc:	f106 36ff 	add.w	r6, r6, #4294967295
  4053d0:	d1e9      	bne.n	4053a6 <_vfiprintf_r+0xa76>
  4053d2:	ebc7 0309 	rsb	r3, r7, r9
  4053d6:	46dc      	mov	ip, fp
  4053d8:	9e03      	ldr	r6, [sp, #12]
  4053da:	9305      	str	r3, [sp, #20]
  4053dc:	f7ff bbdc 	b.w	404b98 <_vfiprintf_r+0x268>
  4053e0:	9806      	ldr	r0, [sp, #24]
  4053e2:	9902      	ldr	r1, [sp, #8]
  4053e4:	aa13      	add	r2, sp, #76	; 0x4c
  4053e6:	f8cd c004 	str.w	ip, [sp, #4]
  4053ea:	f7ff fa65 	bl	4048b8 <__sprint_r.part.0>
  4053ee:	f8dd c004 	ldr.w	ip, [sp, #4]
  4053f2:	2800      	cmp	r0, #0
  4053f4:	f47f aeef 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  4053f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4053fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4053fc:	1c59      	adds	r1, r3, #1
  4053fe:	464e      	mov	r6, r9
  405400:	e615      	b.n	40502e <_vfiprintf_r+0x6fe>
  405402:	9806      	ldr	r0, [sp, #24]
  405404:	9902      	ldr	r1, [sp, #8]
  405406:	aa13      	add	r2, sp, #76	; 0x4c
  405408:	f8cd c004 	str.w	ip, [sp, #4]
  40540c:	f7ff fa54 	bl	4048b8 <__sprint_r.part.0>
  405410:	f8dd c004 	ldr.w	ip, [sp, #4]
  405414:	2800      	cmp	r0, #0
  405416:	f47f aede 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  40541a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40541c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40541e:	1c59      	adds	r1, r3, #1
  405420:	464e      	mov	r6, r9
  405422:	e613      	b.n	40504c <_vfiprintf_r+0x71c>
  405424:	2a00      	cmp	r2, #0
  405426:	d156      	bne.n	4054d6 <_vfiprintf_r+0xba6>
  405428:	2101      	movs	r1, #1
  40542a:	4613      	mov	r3, r2
  40542c:	464e      	mov	r6, r9
  40542e:	e611      	b.n	405054 <_vfiprintf_r+0x724>
  405430:	9806      	ldr	r0, [sp, #24]
  405432:	9902      	ldr	r1, [sp, #8]
  405434:	aa13      	add	r2, sp, #76	; 0x4c
  405436:	f7ff fa3f 	bl	4048b8 <__sprint_r.part.0>
  40543a:	2800      	cmp	r0, #0
  40543c:	f47f aecb 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  405440:	9914      	ldr	r1, [sp, #80]	; 0x50
  405442:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405444:	3101      	adds	r1, #1
  405446:	464e      	mov	r6, r9
  405448:	e639      	b.n	4050be <_vfiprintf_r+0x78e>
  40544a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40544e:	4264      	negs	r4, r4
  405450:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405454:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  405458:	f8cd b01c 	str.w	fp, [sp, #28]
  40545c:	f8cd c014 	str.w	ip, [sp, #20]
  405460:	2301      	movs	r3, #1
  405462:	f7ff bb7e 	b.w	404b62 <_vfiprintf_r+0x232>
  405466:	f01a 0f10 	tst.w	sl, #16
  40546a:	d11d      	bne.n	4054a8 <_vfiprintf_r+0xb78>
  40546c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  405470:	d058      	beq.n	405524 <_vfiprintf_r+0xbf4>
  405472:	9d08      	ldr	r5, [sp, #32]
  405474:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  405478:	682b      	ldr	r3, [r5, #0]
  40547a:	3504      	adds	r5, #4
  40547c:	9508      	str	r5, [sp, #32]
  40547e:	f8a3 b000 	strh.w	fp, [r3]
  405482:	f7ff ba88 	b.w	404996 <_vfiprintf_r+0x66>
  405486:	9806      	ldr	r0, [sp, #24]
  405488:	9902      	ldr	r1, [sp, #8]
  40548a:	aa13      	add	r2, sp, #76	; 0x4c
  40548c:	f8cd c004 	str.w	ip, [sp, #4]
  405490:	f7ff fa12 	bl	4048b8 <__sprint_r.part.0>
  405494:	f8dd c004 	ldr.w	ip, [sp, #4]
  405498:	2800      	cmp	r0, #0
  40549a:	f47f ae9c 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  40549e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4054a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4054a2:	1c59      	adds	r1, r3, #1
  4054a4:	464e      	mov	r6, r9
  4054a6:	e5b1      	b.n	40500c <_vfiprintf_r+0x6dc>
  4054a8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4054ac:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4054ae:	f8db 3000 	ldr.w	r3, [fp]
  4054b2:	f10b 0b04 	add.w	fp, fp, #4
  4054b6:	f8cd b020 	str.w	fp, [sp, #32]
  4054ba:	601c      	str	r4, [r3, #0]
  4054bc:	f7ff ba6b 	b.w	404996 <_vfiprintf_r+0x66>
  4054c0:	9408      	str	r4, [sp, #32]
  4054c2:	f002 fef7 	bl	4082b4 <strlen>
  4054c6:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  4054ca:	9005      	str	r0, [sp, #20]
  4054cc:	9407      	str	r4, [sp, #28]
  4054ce:	f04f 0c00 	mov.w	ip, #0
  4054d2:	f7ff bb61 	b.w	404b98 <_vfiprintf_r+0x268>
  4054d6:	9806      	ldr	r0, [sp, #24]
  4054d8:	9902      	ldr	r1, [sp, #8]
  4054da:	aa13      	add	r2, sp, #76	; 0x4c
  4054dc:	f8cd c004 	str.w	ip, [sp, #4]
  4054e0:	f7ff f9ea 	bl	4048b8 <__sprint_r.part.0>
  4054e4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4054e8:	2800      	cmp	r0, #0
  4054ea:	f47f ae74 	bne.w	4051d6 <_vfiprintf_r+0x8a6>
  4054ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4054f0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4054f2:	1c59      	adds	r1, r3, #1
  4054f4:	464e      	mov	r6, r9
  4054f6:	e5ad      	b.n	405054 <_vfiprintf_r+0x724>
  4054f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4054fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4054fc:	3301      	adds	r3, #1
  4054fe:	4d02      	ldr	r5, [pc, #8]	; (405508 <_vfiprintf_r+0xbd8>)
  405500:	f7ff bb9a 	b.w	404c38 <_vfiprintf_r+0x308>
  405504:	0040a268 	.word	0x0040a268
  405508:	0040a278 	.word	0x0040a278
  40550c:	f1bc 0f06 	cmp.w	ip, #6
  405510:	bf34      	ite	cc
  405512:	4663      	movcc	r3, ip
  405514:	2306      	movcs	r3, #6
  405516:	9408      	str	r4, [sp, #32]
  405518:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40551c:	9305      	str	r3, [sp, #20]
  40551e:	9403      	str	r4, [sp, #12]
  405520:	4f16      	ldr	r7, [pc, #88]	; (40557c <_vfiprintf_r+0xc4c>)
  405522:	e472      	b.n	404e0a <_vfiprintf_r+0x4da>
  405524:	9c08      	ldr	r4, [sp, #32]
  405526:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405528:	6823      	ldr	r3, [r4, #0]
  40552a:	3404      	adds	r4, #4
  40552c:	9408      	str	r4, [sp, #32]
  40552e:	601d      	str	r5, [r3, #0]
  405530:	f7ff ba31 	b.w	404996 <_vfiprintf_r+0x66>
  405534:	9814      	ldr	r0, [sp, #80]	; 0x50
  405536:	4d12      	ldr	r5, [pc, #72]	; (405580 <_vfiprintf_r+0xc50>)
  405538:	3001      	adds	r0, #1
  40553a:	e5fc      	b.n	405136 <_vfiprintf_r+0x806>
  40553c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  405540:	f8cd c014 	str.w	ip, [sp, #20]
  405544:	9507      	str	r5, [sp, #28]
  405546:	9408      	str	r4, [sp, #32]
  405548:	4684      	mov	ip, r0
  40554a:	f7ff bb25 	b.w	404b98 <_vfiprintf_r+0x268>
  40554e:	4608      	mov	r0, r1
  405550:	e6b1      	b.n	4052b6 <_vfiprintf_r+0x986>
  405552:	46a0      	mov	r8, r4
  405554:	2500      	movs	r5, #0
  405556:	f7ff ba5a 	b.w	404a0e <_vfiprintf_r+0xde>
  40555a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40555e:	f898 3001 	ldrb.w	r3, [r8, #1]
  405562:	f8db 5000 	ldr.w	r5, [fp]
  405566:	f10b 0204 	add.w	r2, fp, #4
  40556a:	2d00      	cmp	r5, #0
  40556c:	9208      	str	r2, [sp, #32]
  40556e:	46a0      	mov	r8, r4
  405570:	f6bf aa4b 	bge.w	404a0a <_vfiprintf_r+0xda>
  405574:	f04f 35ff 	mov.w	r5, #4294967295
  405578:	f7ff ba47 	b.w	404a0a <_vfiprintf_r+0xda>
  40557c:	0040a24c 	.word	0x0040a24c
  405580:	0040a278 	.word	0x0040a278

00405584 <__sbprintf>:
  405584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405588:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40558a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40558e:	4688      	mov	r8, r1
  405590:	9719      	str	r7, [sp, #100]	; 0x64
  405592:	f8d8 701c 	ldr.w	r7, [r8, #28]
  405596:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40559a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40559e:	9707      	str	r7, [sp, #28]
  4055a0:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  4055a4:	ac1a      	add	r4, sp, #104	; 0x68
  4055a6:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4055aa:	f02a 0a02 	bic.w	sl, sl, #2
  4055ae:	2600      	movs	r6, #0
  4055b0:	4669      	mov	r1, sp
  4055b2:	9400      	str	r4, [sp, #0]
  4055b4:	9404      	str	r4, [sp, #16]
  4055b6:	9502      	str	r5, [sp, #8]
  4055b8:	9505      	str	r5, [sp, #20]
  4055ba:	f8ad a00c 	strh.w	sl, [sp, #12]
  4055be:	f8ad 900e 	strh.w	r9, [sp, #14]
  4055c2:	9709      	str	r7, [sp, #36]	; 0x24
  4055c4:	9606      	str	r6, [sp, #24]
  4055c6:	4605      	mov	r5, r0
  4055c8:	f7ff f9b2 	bl	404930 <_vfiprintf_r>
  4055cc:	1e04      	subs	r4, r0, #0
  4055ce:	db07      	blt.n	4055e0 <__sbprintf+0x5c>
  4055d0:	4628      	mov	r0, r5
  4055d2:	4669      	mov	r1, sp
  4055d4:	f001 f8e0 	bl	406798 <_fflush_r>
  4055d8:	42b0      	cmp	r0, r6
  4055da:	bf18      	it	ne
  4055dc:	f04f 34ff 	movne.w	r4, #4294967295
  4055e0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4055e4:	065b      	lsls	r3, r3, #25
  4055e6:	d505      	bpl.n	4055f4 <__sbprintf+0x70>
  4055e8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4055ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055f0:	f8a8 300c 	strh.w	r3, [r8, #12]
  4055f4:	4620      	mov	r0, r4
  4055f6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4055fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4055fe:	bf00      	nop

00405600 <__swsetup_r>:
  405600:	4b2f      	ldr	r3, [pc, #188]	; (4056c0 <__swsetup_r+0xc0>)
  405602:	b570      	push	{r4, r5, r6, lr}
  405604:	4606      	mov	r6, r0
  405606:	6818      	ldr	r0, [r3, #0]
  405608:	460c      	mov	r4, r1
  40560a:	b110      	cbz	r0, 405612 <__swsetup_r+0x12>
  40560c:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40560e:	2a00      	cmp	r2, #0
  405610:	d036      	beq.n	405680 <__swsetup_r+0x80>
  405612:	89a5      	ldrh	r5, [r4, #12]
  405614:	b2ab      	uxth	r3, r5
  405616:	0719      	lsls	r1, r3, #28
  405618:	d50c      	bpl.n	405634 <__swsetup_r+0x34>
  40561a:	6922      	ldr	r2, [r4, #16]
  40561c:	b1aa      	cbz	r2, 40564a <__swsetup_r+0x4a>
  40561e:	f013 0101 	ands.w	r1, r3, #1
  405622:	d01e      	beq.n	405662 <__swsetup_r+0x62>
  405624:	6963      	ldr	r3, [r4, #20]
  405626:	2100      	movs	r1, #0
  405628:	425b      	negs	r3, r3
  40562a:	61a3      	str	r3, [r4, #24]
  40562c:	60a1      	str	r1, [r4, #8]
  40562e:	b1f2      	cbz	r2, 40566e <__swsetup_r+0x6e>
  405630:	2000      	movs	r0, #0
  405632:	bd70      	pop	{r4, r5, r6, pc}
  405634:	06da      	lsls	r2, r3, #27
  405636:	d53a      	bpl.n	4056ae <__swsetup_r+0xae>
  405638:	075b      	lsls	r3, r3, #29
  40563a:	d424      	bmi.n	405686 <__swsetup_r+0x86>
  40563c:	6922      	ldr	r2, [r4, #16]
  40563e:	f045 0308 	orr.w	r3, r5, #8
  405642:	81a3      	strh	r3, [r4, #12]
  405644:	b29b      	uxth	r3, r3
  405646:	2a00      	cmp	r2, #0
  405648:	d1e9      	bne.n	40561e <__swsetup_r+0x1e>
  40564a:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40564e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  405652:	d0e4      	beq.n	40561e <__swsetup_r+0x1e>
  405654:	4630      	mov	r0, r6
  405656:	4621      	mov	r1, r4
  405658:	f001 fc88 	bl	406f6c <__smakebuf_r>
  40565c:	89a3      	ldrh	r3, [r4, #12]
  40565e:	6922      	ldr	r2, [r4, #16]
  405660:	e7dd      	b.n	40561e <__swsetup_r+0x1e>
  405662:	0798      	lsls	r0, r3, #30
  405664:	bf58      	it	pl
  405666:	6961      	ldrpl	r1, [r4, #20]
  405668:	60a1      	str	r1, [r4, #8]
  40566a:	2a00      	cmp	r2, #0
  40566c:	d1e0      	bne.n	405630 <__swsetup_r+0x30>
  40566e:	89a3      	ldrh	r3, [r4, #12]
  405670:	061a      	lsls	r2, r3, #24
  405672:	d5dd      	bpl.n	405630 <__swsetup_r+0x30>
  405674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405678:	81a3      	strh	r3, [r4, #12]
  40567a:	f04f 30ff 	mov.w	r0, #4294967295
  40567e:	bd70      	pop	{r4, r5, r6, pc}
  405680:	f001 f8a6 	bl	4067d0 <__sinit>
  405684:	e7c5      	b.n	405612 <__swsetup_r+0x12>
  405686:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405688:	b149      	cbz	r1, 40569e <__swsetup_r+0x9e>
  40568a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40568e:	4299      	cmp	r1, r3
  405690:	d003      	beq.n	40569a <__swsetup_r+0x9a>
  405692:	4630      	mov	r0, r6
  405694:	f001 f9e0 	bl	406a58 <_free_r>
  405698:	89a5      	ldrh	r5, [r4, #12]
  40569a:	2300      	movs	r3, #0
  40569c:	6323      	str	r3, [r4, #48]	; 0x30
  40569e:	6922      	ldr	r2, [r4, #16]
  4056a0:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  4056a4:	2100      	movs	r1, #0
  4056a6:	b2ad      	uxth	r5, r5
  4056a8:	6022      	str	r2, [r4, #0]
  4056aa:	6061      	str	r1, [r4, #4]
  4056ac:	e7c7      	b.n	40563e <__swsetup_r+0x3e>
  4056ae:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  4056b2:	2309      	movs	r3, #9
  4056b4:	6033      	str	r3, [r6, #0]
  4056b6:	f04f 30ff 	mov.w	r0, #4294967295
  4056ba:	81a5      	strh	r5, [r4, #12]
  4056bc:	bd70      	pop	{r4, r5, r6, pc}
  4056be:	bf00      	nop
  4056c0:	20000518 	.word	0x20000518

004056c4 <register_fini>:
  4056c4:	4b02      	ldr	r3, [pc, #8]	; (4056d0 <register_fini+0xc>)
  4056c6:	b113      	cbz	r3, 4056ce <register_fini+0xa>
  4056c8:	4802      	ldr	r0, [pc, #8]	; (4056d4 <register_fini+0x10>)
  4056ca:	f000 b805 	b.w	4056d8 <atexit>
  4056ce:	4770      	bx	lr
  4056d0:	00000000 	.word	0x00000000
  4056d4:	004068cd 	.word	0x004068cd

004056d8 <atexit>:
  4056d8:	4601      	mov	r1, r0
  4056da:	2000      	movs	r0, #0
  4056dc:	4602      	mov	r2, r0
  4056de:	4603      	mov	r3, r0
  4056e0:	f002 bf36 	b.w	408550 <__register_exitproc>

004056e4 <quorem>:
  4056e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056e8:	6903      	ldr	r3, [r0, #16]
  4056ea:	690d      	ldr	r5, [r1, #16]
  4056ec:	b083      	sub	sp, #12
  4056ee:	429d      	cmp	r5, r3
  4056f0:	4683      	mov	fp, r0
  4056f2:	f300 808c 	bgt.w	40580e <quorem+0x12a>
  4056f6:	3d01      	subs	r5, #1
  4056f8:	f101 0414 	add.w	r4, r1, #20
  4056fc:	f100 0a14 	add.w	sl, r0, #20
  405700:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  405704:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  405708:	3201      	adds	r2, #1
  40570a:	fbb3 f8f2 	udiv	r8, r3, r2
  40570e:	00aa      	lsls	r2, r5, #2
  405710:	4691      	mov	r9, r2
  405712:	9200      	str	r2, [sp, #0]
  405714:	4452      	add	r2, sl
  405716:	44a1      	add	r9, r4
  405718:	9201      	str	r2, [sp, #4]
  40571a:	f1b8 0f00 	cmp.w	r8, #0
  40571e:	d03e      	beq.n	40579e <quorem+0xba>
  405720:	2600      	movs	r6, #0
  405722:	4630      	mov	r0, r6
  405724:	4622      	mov	r2, r4
  405726:	4653      	mov	r3, sl
  405728:	468c      	mov	ip, r1
  40572a:	f852 7b04 	ldr.w	r7, [r2], #4
  40572e:	6819      	ldr	r1, [r3, #0]
  405730:	fa1f fe87 	uxth.w	lr, r7
  405734:	0c3f      	lsrs	r7, r7, #16
  405736:	fb0e 6e08 	mla	lr, lr, r8, r6
  40573a:	fb07 f608 	mul.w	r6, r7, r8
  40573e:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  405742:	fa1f fe8e 	uxth.w	lr, lr
  405746:	ebce 0e00 	rsb	lr, lr, r0
  40574a:	b28f      	uxth	r7, r1
  40574c:	b2b0      	uxth	r0, r6
  40574e:	4477      	add	r7, lr
  405750:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  405754:	eb00 4027 	add.w	r0, r0, r7, asr #16
  405758:	b2bf      	uxth	r7, r7
  40575a:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40575e:	4591      	cmp	r9, r2
  405760:	f843 7b04 	str.w	r7, [r3], #4
  405764:	ea4f 4020 	mov.w	r0, r0, asr #16
  405768:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40576c:	d2dd      	bcs.n	40572a <quorem+0x46>
  40576e:	9a00      	ldr	r2, [sp, #0]
  405770:	4661      	mov	r1, ip
  405772:	f85a 3002 	ldr.w	r3, [sl, r2]
  405776:	b993      	cbnz	r3, 40579e <quorem+0xba>
  405778:	9a01      	ldr	r2, [sp, #4]
  40577a:	1f13      	subs	r3, r2, #4
  40577c:	459a      	cmp	sl, r3
  40577e:	d20c      	bcs.n	40579a <quorem+0xb6>
  405780:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405784:	b94b      	cbnz	r3, 40579a <quorem+0xb6>
  405786:	f1a2 0308 	sub.w	r3, r2, #8
  40578a:	e002      	b.n	405792 <quorem+0xae>
  40578c:	681a      	ldr	r2, [r3, #0]
  40578e:	3b04      	subs	r3, #4
  405790:	b91a      	cbnz	r2, 40579a <quorem+0xb6>
  405792:	459a      	cmp	sl, r3
  405794:	f105 35ff 	add.w	r5, r5, #4294967295
  405798:	d3f8      	bcc.n	40578c <quorem+0xa8>
  40579a:	f8cb 5010 	str.w	r5, [fp, #16]
  40579e:	4658      	mov	r0, fp
  4057a0:	f002 fa3e 	bl	407c20 <__mcmp>
  4057a4:	2800      	cmp	r0, #0
  4057a6:	db2e      	blt.n	405806 <quorem+0x122>
  4057a8:	f108 0801 	add.w	r8, r8, #1
  4057ac:	4653      	mov	r3, sl
  4057ae:	2200      	movs	r2, #0
  4057b0:	f854 6b04 	ldr.w	r6, [r4], #4
  4057b4:	6818      	ldr	r0, [r3, #0]
  4057b6:	b2b1      	uxth	r1, r6
  4057b8:	1a51      	subs	r1, r2, r1
  4057ba:	b287      	uxth	r7, r0
  4057bc:	0c36      	lsrs	r6, r6, #16
  4057be:	4439      	add	r1, r7
  4057c0:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  4057c4:	eb00 4221 	add.w	r2, r0, r1, asr #16
  4057c8:	b289      	uxth	r1, r1
  4057ca:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  4057ce:	45a1      	cmp	r9, r4
  4057d0:	f843 1b04 	str.w	r1, [r3], #4
  4057d4:	ea4f 4222 	mov.w	r2, r2, asr #16
  4057d8:	d2ea      	bcs.n	4057b0 <quorem+0xcc>
  4057da:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  4057de:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  4057e2:	b982      	cbnz	r2, 405806 <quorem+0x122>
  4057e4:	1f1a      	subs	r2, r3, #4
  4057e6:	4592      	cmp	sl, r2
  4057e8:	d20b      	bcs.n	405802 <quorem+0x11e>
  4057ea:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4057ee:	b942      	cbnz	r2, 405802 <quorem+0x11e>
  4057f0:	3b08      	subs	r3, #8
  4057f2:	e002      	b.n	4057fa <quorem+0x116>
  4057f4:	681a      	ldr	r2, [r3, #0]
  4057f6:	3b04      	subs	r3, #4
  4057f8:	b91a      	cbnz	r2, 405802 <quorem+0x11e>
  4057fa:	459a      	cmp	sl, r3
  4057fc:	f105 35ff 	add.w	r5, r5, #4294967295
  405800:	d3f8      	bcc.n	4057f4 <quorem+0x110>
  405802:	f8cb 5010 	str.w	r5, [fp, #16]
  405806:	4640      	mov	r0, r8
  405808:	b003      	add	sp, #12
  40580a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40580e:	2000      	movs	r0, #0
  405810:	b003      	add	sp, #12
  405812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405816:	bf00      	nop

00405818 <_dtoa_r>:
  405818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40581c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40581e:	b09b      	sub	sp, #108	; 0x6c
  405820:	4604      	mov	r4, r0
  405822:	4692      	mov	sl, r2
  405824:	469b      	mov	fp, r3
  405826:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  405828:	b141      	cbz	r1, 40583c <_dtoa_r+0x24>
  40582a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40582c:	2201      	movs	r2, #1
  40582e:	409a      	lsls	r2, r3
  405830:	604b      	str	r3, [r1, #4]
  405832:	608a      	str	r2, [r1, #8]
  405834:	f001 fffe 	bl	407834 <_Bfree>
  405838:	2300      	movs	r3, #0
  40583a:	6423      	str	r3, [r4, #64]	; 0x40
  40583c:	f1bb 0f00 	cmp.w	fp, #0
  405840:	46d9      	mov	r9, fp
  405842:	db33      	blt.n	4058ac <_dtoa_r+0x94>
  405844:	2300      	movs	r3, #0
  405846:	602b      	str	r3, [r5, #0]
  405848:	4ba5      	ldr	r3, [pc, #660]	; (405ae0 <_dtoa_r+0x2c8>)
  40584a:	461a      	mov	r2, r3
  40584c:	ea09 0303 	and.w	r3, r9, r3
  405850:	4293      	cmp	r3, r2
  405852:	d014      	beq.n	40587e <_dtoa_r+0x66>
  405854:	4650      	mov	r0, sl
  405856:	4659      	mov	r1, fp
  405858:	2200      	movs	r2, #0
  40585a:	2300      	movs	r3, #0
  40585c:	f003 fbc4 	bl	408fe8 <__aeabi_dcmpeq>
  405860:	4680      	mov	r8, r0
  405862:	b348      	cbz	r0, 4058b8 <_dtoa_r+0xa0>
  405864:	9e26      	ldr	r6, [sp, #152]	; 0x98
  405866:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  405868:	2301      	movs	r3, #1
  40586a:	6033      	str	r3, [r6, #0]
  40586c:	2d00      	cmp	r5, #0
  40586e:	f000 80ca 	beq.w	405a06 <_dtoa_r+0x1ee>
  405872:	489c      	ldr	r0, [pc, #624]	; (405ae4 <_dtoa_r+0x2cc>)
  405874:	6028      	str	r0, [r5, #0]
  405876:	3801      	subs	r0, #1
  405878:	b01b      	add	sp, #108	; 0x6c
  40587a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40587e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  405880:	f242 730f 	movw	r3, #9999	; 0x270f
  405884:	602b      	str	r3, [r5, #0]
  405886:	f1ba 0f00 	cmp.w	sl, #0
  40588a:	f000 80a5 	beq.w	4059d8 <_dtoa_r+0x1c0>
  40588e:	4896      	ldr	r0, [pc, #600]	; (405ae8 <_dtoa_r+0x2d0>)
  405890:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  405892:	2e00      	cmp	r6, #0
  405894:	d0f0      	beq.n	405878 <_dtoa_r+0x60>
  405896:	78c3      	ldrb	r3, [r0, #3]
  405898:	2b00      	cmp	r3, #0
  40589a:	f000 80b6 	beq.w	405a0a <_dtoa_r+0x1f2>
  40589e:	f100 0308 	add.w	r3, r0, #8
  4058a2:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  4058a4:	602b      	str	r3, [r5, #0]
  4058a6:	b01b      	add	sp, #108	; 0x6c
  4058a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058ac:	2301      	movs	r3, #1
  4058ae:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  4058b2:	602b      	str	r3, [r5, #0]
  4058b4:	46cb      	mov	fp, r9
  4058b6:	e7c7      	b.n	405848 <_dtoa_r+0x30>
  4058b8:	aa19      	add	r2, sp, #100	; 0x64
  4058ba:	ab18      	add	r3, sp, #96	; 0x60
  4058bc:	e88d 000c 	stmia.w	sp, {r2, r3}
  4058c0:	4620      	mov	r0, r4
  4058c2:	4652      	mov	r2, sl
  4058c4:	465b      	mov	r3, fp
  4058c6:	f002 fa3b 	bl	407d40 <__d2b>
  4058ca:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4058ce:	900a      	str	r0, [sp, #40]	; 0x28
  4058d0:	f040 808b 	bne.w	4059ea <_dtoa_r+0x1d2>
  4058d4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4058d6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4058d8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4058dc:	443d      	add	r5, r7
  4058de:	429d      	cmp	r5, r3
  4058e0:	f2c0 8295 	blt.w	405e0e <_dtoa_r+0x5f6>
  4058e4:	331f      	adds	r3, #31
  4058e6:	f205 4212 	addw	r2, r5, #1042	; 0x412
  4058ea:	1b5b      	subs	r3, r3, r5
  4058ec:	fa09 f303 	lsl.w	r3, r9, r3
  4058f0:	fa2a f202 	lsr.w	r2, sl, r2
  4058f4:	ea43 0002 	orr.w	r0, r3, r2
  4058f8:	f003 f898 	bl	408a2c <__aeabi_ui2d>
  4058fc:	2601      	movs	r6, #1
  4058fe:	3d01      	subs	r5, #1
  405900:	46b8      	mov	r8, r7
  405902:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405906:	9616      	str	r6, [sp, #88]	; 0x58
  405908:	2200      	movs	r2, #0
  40590a:	4b78      	ldr	r3, [pc, #480]	; (405aec <_dtoa_r+0x2d4>)
  40590c:	f002 ff50 	bl	4087b0 <__aeabi_dsub>
  405910:	a36d      	add	r3, pc, #436	; (adr r3, 405ac8 <_dtoa_r+0x2b0>)
  405912:	e9d3 2300 	ldrd	r2, r3, [r3]
  405916:	f003 f8ff 	bl	408b18 <__aeabi_dmul>
  40591a:	a36d      	add	r3, pc, #436	; (adr r3, 405ad0 <_dtoa_r+0x2b8>)
  40591c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405920:	f002 ff48 	bl	4087b4 <__adddf3>
  405924:	4606      	mov	r6, r0
  405926:	4628      	mov	r0, r5
  405928:	460f      	mov	r7, r1
  40592a:	f003 f88f 	bl	408a4c <__aeabi_i2d>
  40592e:	a36a      	add	r3, pc, #424	; (adr r3, 405ad8 <_dtoa_r+0x2c0>)
  405930:	e9d3 2300 	ldrd	r2, r3, [r3]
  405934:	f003 f8f0 	bl	408b18 <__aeabi_dmul>
  405938:	4602      	mov	r2, r0
  40593a:	460b      	mov	r3, r1
  40593c:	4630      	mov	r0, r6
  40593e:	4639      	mov	r1, r7
  405940:	f002 ff38 	bl	4087b4 <__adddf3>
  405944:	4606      	mov	r6, r0
  405946:	460f      	mov	r7, r1
  405948:	f003 fb80 	bl	40904c <__aeabi_d2iz>
  40594c:	4639      	mov	r1, r7
  40594e:	9007      	str	r0, [sp, #28]
  405950:	2200      	movs	r2, #0
  405952:	4630      	mov	r0, r6
  405954:	2300      	movs	r3, #0
  405956:	f003 fb51 	bl	408ffc <__aeabi_dcmplt>
  40595a:	2800      	cmp	r0, #0
  40595c:	f040 8229 	bne.w	405db2 <_dtoa_r+0x59a>
  405960:	9e07      	ldr	r6, [sp, #28]
  405962:	2e16      	cmp	r6, #22
  405964:	f200 8222 	bhi.w	405dac <_dtoa_r+0x594>
  405968:	4961      	ldr	r1, [pc, #388]	; (405af0 <_dtoa_r+0x2d8>)
  40596a:	4652      	mov	r2, sl
  40596c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  405970:	465b      	mov	r3, fp
  405972:	e9d1 0100 	ldrd	r0, r1, [r1]
  405976:	f003 fb5f 	bl	409038 <__aeabi_dcmpgt>
  40597a:	2800      	cmp	r0, #0
  40597c:	f000 824c 	beq.w	405e18 <_dtoa_r+0x600>
  405980:	3e01      	subs	r6, #1
  405982:	9607      	str	r6, [sp, #28]
  405984:	2600      	movs	r6, #0
  405986:	960e      	str	r6, [sp, #56]	; 0x38
  405988:	ebc5 0508 	rsb	r5, r5, r8
  40598c:	3d01      	subs	r5, #1
  40598e:	9506      	str	r5, [sp, #24]
  405990:	f100 8226 	bmi.w	405de0 <_dtoa_r+0x5c8>
  405994:	2500      	movs	r5, #0
  405996:	9508      	str	r5, [sp, #32]
  405998:	9e07      	ldr	r6, [sp, #28]
  40599a:	2e00      	cmp	r6, #0
  40599c:	f2c0 8217 	blt.w	405dce <_dtoa_r+0x5b6>
  4059a0:	9d06      	ldr	r5, [sp, #24]
  4059a2:	960d      	str	r6, [sp, #52]	; 0x34
  4059a4:	4435      	add	r5, r6
  4059a6:	2600      	movs	r6, #0
  4059a8:	9506      	str	r5, [sp, #24]
  4059aa:	960c      	str	r6, [sp, #48]	; 0x30
  4059ac:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4059ae:	2d09      	cmp	r5, #9
  4059b0:	d82d      	bhi.n	405a0e <_dtoa_r+0x1f6>
  4059b2:	2d05      	cmp	r5, #5
  4059b4:	bfc4      	itt	gt
  4059b6:	3d04      	subgt	r5, #4
  4059b8:	9524      	strgt	r5, [sp, #144]	; 0x90
  4059ba:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4059bc:	bfc8      	it	gt
  4059be:	2500      	movgt	r5, #0
  4059c0:	f1a6 0302 	sub.w	r3, r6, #2
  4059c4:	bfd8      	it	le
  4059c6:	2501      	movle	r5, #1
  4059c8:	2b03      	cmp	r3, #3
  4059ca:	d822      	bhi.n	405a12 <_dtoa_r+0x1fa>
  4059cc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4059d0:	029e03b7 	.word	0x029e03b7
  4059d4:	049a03c0 	.word	0x049a03c0
  4059d8:	4a46      	ldr	r2, [pc, #280]	; (405af4 <_dtoa_r+0x2dc>)
  4059da:	4b43      	ldr	r3, [pc, #268]	; (405ae8 <_dtoa_r+0x2d0>)
  4059dc:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4059e0:	2800      	cmp	r0, #0
  4059e2:	bf0c      	ite	eq
  4059e4:	4610      	moveq	r0, r2
  4059e6:	4618      	movne	r0, r3
  4059e8:	e752      	b.n	405890 <_dtoa_r+0x78>
  4059ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4059ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4059f2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  4059f6:	4650      	mov	r0, sl
  4059f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4059fc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405a00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  405a04:	e780      	b.n	405908 <_dtoa_r+0xf0>
  405a06:	483c      	ldr	r0, [pc, #240]	; (405af8 <_dtoa_r+0x2e0>)
  405a08:	e736      	b.n	405878 <_dtoa_r+0x60>
  405a0a:	1cc3      	adds	r3, r0, #3
  405a0c:	e749      	b.n	4058a2 <_dtoa_r+0x8a>
  405a0e:	2500      	movs	r5, #0
  405a10:	9524      	str	r5, [sp, #144]	; 0x90
  405a12:	2500      	movs	r5, #0
  405a14:	6465      	str	r5, [r4, #68]	; 0x44
  405a16:	4629      	mov	r1, r5
  405a18:	4620      	mov	r0, r4
  405a1a:	f001 fee5 	bl	4077e8 <_Balloc>
  405a1e:	f04f 39ff 	mov.w	r9, #4294967295
  405a22:	2601      	movs	r6, #1
  405a24:	9009      	str	r0, [sp, #36]	; 0x24
  405a26:	9525      	str	r5, [sp, #148]	; 0x94
  405a28:	6420      	str	r0, [r4, #64]	; 0x40
  405a2a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  405a2e:	960b      	str	r6, [sp, #44]	; 0x2c
  405a30:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405a32:	2b00      	cmp	r3, #0
  405a34:	f2c0 80d2 	blt.w	405bdc <_dtoa_r+0x3c4>
  405a38:	9e07      	ldr	r6, [sp, #28]
  405a3a:	2e0e      	cmp	r6, #14
  405a3c:	f300 80ce 	bgt.w	405bdc <_dtoa_r+0x3c4>
  405a40:	4b2b      	ldr	r3, [pc, #172]	; (405af0 <_dtoa_r+0x2d8>)
  405a42:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  405a46:	e9d3 0100 	ldrd	r0, r1, [r3]
  405a4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405a4e:	9925      	ldr	r1, [sp, #148]	; 0x94
  405a50:	2900      	cmp	r1, #0
  405a52:	f2c0 8380 	blt.w	406156 <_dtoa_r+0x93e>
  405a56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405a5a:	4659      	mov	r1, fp
  405a5c:	4650      	mov	r0, sl
  405a5e:	f003 f985 	bl	408d6c <__aeabi_ddiv>
  405a62:	f003 faf3 	bl	40904c <__aeabi_d2iz>
  405a66:	4605      	mov	r5, r0
  405a68:	f002 fff0 	bl	408a4c <__aeabi_i2d>
  405a6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405a70:	f003 f852 	bl	408b18 <__aeabi_dmul>
  405a74:	4602      	mov	r2, r0
  405a76:	460b      	mov	r3, r1
  405a78:	4650      	mov	r0, sl
  405a7a:	4659      	mov	r1, fp
  405a7c:	f002 fe98 	bl	4087b0 <__aeabi_dsub>
  405a80:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405a82:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405a86:	f1b9 0f01 	cmp.w	r9, #1
  405a8a:	4606      	mov	r6, r0
  405a8c:	460f      	mov	r7, r1
  405a8e:	7013      	strb	r3, [r2, #0]
  405a90:	f102 0b01 	add.w	fp, r2, #1
  405a94:	d064      	beq.n	405b60 <_dtoa_r+0x348>
  405a96:	2200      	movs	r2, #0
  405a98:	4b18      	ldr	r3, [pc, #96]	; (405afc <_dtoa_r+0x2e4>)
  405a9a:	f003 f83d 	bl	408b18 <__aeabi_dmul>
  405a9e:	2200      	movs	r2, #0
  405aa0:	2300      	movs	r3, #0
  405aa2:	4606      	mov	r6, r0
  405aa4:	460f      	mov	r7, r1
  405aa6:	f003 fa9f 	bl	408fe8 <__aeabi_dcmpeq>
  405aaa:	2800      	cmp	r0, #0
  405aac:	f040 8081 	bne.w	405bb2 <_dtoa_r+0x39a>
  405ab0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  405ab4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405ab6:	44c8      	add	r8, r9
  405ab8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  405abc:	f105 0902 	add.w	r9, r5, #2
  405ac0:	9403      	str	r4, [sp, #12]
  405ac2:	e028      	b.n	405b16 <_dtoa_r+0x2fe>
  405ac4:	f3af 8000 	nop.w
  405ac8:	636f4361 	.word	0x636f4361
  405acc:	3fd287a7 	.word	0x3fd287a7
  405ad0:	8b60c8b3 	.word	0x8b60c8b3
  405ad4:	3fc68a28 	.word	0x3fc68a28
  405ad8:	509f79fb 	.word	0x509f79fb
  405adc:	3fd34413 	.word	0x3fd34413
  405ae0:	7ff00000 	.word	0x7ff00000
  405ae4:	0040a255 	.word	0x0040a255
  405ae8:	0040a294 	.word	0x0040a294
  405aec:	3ff80000 	.word	0x3ff80000
  405af0:	0040a2a8 	.word	0x0040a2a8
  405af4:	0040a288 	.word	0x0040a288
  405af8:	0040a254 	.word	0x0040a254
  405afc:	40240000 	.word	0x40240000
  405b00:	f003 f80a 	bl	408b18 <__aeabi_dmul>
  405b04:	2200      	movs	r2, #0
  405b06:	2300      	movs	r3, #0
  405b08:	4606      	mov	r6, r0
  405b0a:	460f      	mov	r7, r1
  405b0c:	f003 fa6c 	bl	408fe8 <__aeabi_dcmpeq>
  405b10:	2800      	cmp	r0, #0
  405b12:	f040 83c1 	bne.w	406298 <_dtoa_r+0xa80>
  405b16:	4652      	mov	r2, sl
  405b18:	465b      	mov	r3, fp
  405b1a:	4630      	mov	r0, r6
  405b1c:	4639      	mov	r1, r7
  405b1e:	f003 f925 	bl	408d6c <__aeabi_ddiv>
  405b22:	f003 fa93 	bl	40904c <__aeabi_d2iz>
  405b26:	4605      	mov	r5, r0
  405b28:	f002 ff90 	bl	408a4c <__aeabi_i2d>
  405b2c:	4652      	mov	r2, sl
  405b2e:	465b      	mov	r3, fp
  405b30:	f002 fff2 	bl	408b18 <__aeabi_dmul>
  405b34:	4602      	mov	r2, r0
  405b36:	460b      	mov	r3, r1
  405b38:	4630      	mov	r0, r6
  405b3a:	4639      	mov	r1, r7
  405b3c:	f002 fe38 	bl	4087b0 <__aeabi_dsub>
  405b40:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  405b44:	45c1      	cmp	r9, r8
  405b46:	f809 ec01 	strb.w	lr, [r9, #-1]
  405b4a:	464c      	mov	r4, r9
  405b4c:	4606      	mov	r6, r0
  405b4e:	460f      	mov	r7, r1
  405b50:	f04f 0200 	mov.w	r2, #0
  405b54:	4ba7      	ldr	r3, [pc, #668]	; (405df4 <_dtoa_r+0x5dc>)
  405b56:	f109 0901 	add.w	r9, r9, #1
  405b5a:	d1d1      	bne.n	405b00 <_dtoa_r+0x2e8>
  405b5c:	46a3      	mov	fp, r4
  405b5e:	9c03      	ldr	r4, [sp, #12]
  405b60:	4632      	mov	r2, r6
  405b62:	463b      	mov	r3, r7
  405b64:	4630      	mov	r0, r6
  405b66:	4639      	mov	r1, r7
  405b68:	f002 fe24 	bl	4087b4 <__adddf3>
  405b6c:	4606      	mov	r6, r0
  405b6e:	460f      	mov	r7, r1
  405b70:	4632      	mov	r2, r6
  405b72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b76:	463b      	mov	r3, r7
  405b78:	f003 fa40 	bl	408ffc <__aeabi_dcmplt>
  405b7c:	b940      	cbnz	r0, 405b90 <_dtoa_r+0x378>
  405b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b82:	4632      	mov	r2, r6
  405b84:	463b      	mov	r3, r7
  405b86:	f003 fa2f 	bl	408fe8 <__aeabi_dcmpeq>
  405b8a:	b190      	cbz	r0, 405bb2 <_dtoa_r+0x39a>
  405b8c:	07eb      	lsls	r3, r5, #31
  405b8e:	d510      	bpl.n	405bb2 <_dtoa_r+0x39a>
  405b90:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  405b94:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405b96:	e005      	b.n	405ba4 <_dtoa_r+0x38c>
  405b98:	429a      	cmp	r2, r3
  405b9a:	f000 8429 	beq.w	4063f0 <_dtoa_r+0xbd8>
  405b9e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  405ba2:	469b      	mov	fp, r3
  405ba4:	2d39      	cmp	r5, #57	; 0x39
  405ba6:	f10b 33ff 	add.w	r3, fp, #4294967295
  405baa:	d0f5      	beq.n	405b98 <_dtoa_r+0x380>
  405bac:	1c6a      	adds	r2, r5, #1
  405bae:	b2d2      	uxtb	r2, r2
  405bb0:	701a      	strb	r2, [r3, #0]
  405bb2:	4620      	mov	r0, r4
  405bb4:	990a      	ldr	r1, [sp, #40]	; 0x28
  405bb6:	f001 fe3d 	bl	407834 <_Bfree>
  405bba:	9e07      	ldr	r6, [sp, #28]
  405bbc:	9d26      	ldr	r5, [sp, #152]	; 0x98
  405bbe:	1c73      	adds	r3, r6, #1
  405bc0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  405bc2:	2200      	movs	r2, #0
  405bc4:	f88b 2000 	strb.w	r2, [fp]
  405bc8:	602b      	str	r3, [r5, #0]
  405bca:	2e00      	cmp	r6, #0
  405bcc:	f000 8325 	beq.w	40621a <_dtoa_r+0xa02>
  405bd0:	9809      	ldr	r0, [sp, #36]	; 0x24
  405bd2:	f8c6 b000 	str.w	fp, [r6]
  405bd6:	b01b      	add	sp, #108	; 0x6c
  405bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bdc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405bde:	2d00      	cmp	r5, #0
  405be0:	f000 8103 	beq.w	405dea <_dtoa_r+0x5d2>
  405be4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  405be6:	2e01      	cmp	r6, #1
  405be8:	f340 82dc 	ble.w	4061a4 <_dtoa_r+0x98c>
  405bec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  405bee:	f109 37ff 	add.w	r7, r9, #4294967295
  405bf2:	42be      	cmp	r6, r7
  405bf4:	f2c0 8389 	blt.w	40630a <_dtoa_r+0xaf2>
  405bf8:	1bf7      	subs	r7, r6, r7
  405bfa:	f1b9 0f00 	cmp.w	r9, #0
  405bfe:	f2c0 8487 	blt.w	406510 <_dtoa_r+0xcf8>
  405c02:	9d08      	ldr	r5, [sp, #32]
  405c04:	464b      	mov	r3, r9
  405c06:	9e08      	ldr	r6, [sp, #32]
  405c08:	4620      	mov	r0, r4
  405c0a:	441e      	add	r6, r3
  405c0c:	9608      	str	r6, [sp, #32]
  405c0e:	9e06      	ldr	r6, [sp, #24]
  405c10:	2101      	movs	r1, #1
  405c12:	441e      	add	r6, r3
  405c14:	9606      	str	r6, [sp, #24]
  405c16:	f001 feaf 	bl	407978 <__i2b>
  405c1a:	4606      	mov	r6, r0
  405c1c:	b165      	cbz	r5, 405c38 <_dtoa_r+0x420>
  405c1e:	9806      	ldr	r0, [sp, #24]
  405c20:	2800      	cmp	r0, #0
  405c22:	dd09      	ble.n	405c38 <_dtoa_r+0x420>
  405c24:	4603      	mov	r3, r0
  405c26:	9908      	ldr	r1, [sp, #32]
  405c28:	42ab      	cmp	r3, r5
  405c2a:	bfa8      	it	ge
  405c2c:	462b      	movge	r3, r5
  405c2e:	1ac9      	subs	r1, r1, r3
  405c30:	1ac0      	subs	r0, r0, r3
  405c32:	9108      	str	r1, [sp, #32]
  405c34:	1aed      	subs	r5, r5, r3
  405c36:	9006      	str	r0, [sp, #24]
  405c38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405c3a:	2a00      	cmp	r2, #0
  405c3c:	dd1d      	ble.n	405c7a <_dtoa_r+0x462>
  405c3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c40:	2b00      	cmp	r3, #0
  405c42:	f000 8358 	beq.w	4062f6 <_dtoa_r+0xade>
  405c46:	2f00      	cmp	r7, #0
  405c48:	dd11      	ble.n	405c6e <_dtoa_r+0x456>
  405c4a:	4631      	mov	r1, r6
  405c4c:	463a      	mov	r2, r7
  405c4e:	4620      	mov	r0, r4
  405c50:	f001 ff3a 	bl	407ac8 <__pow5mult>
  405c54:	4606      	mov	r6, r0
  405c56:	4631      	mov	r1, r6
  405c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405c5a:	4620      	mov	r0, r4
  405c5c:	f001 fe96 	bl	40798c <__multiply>
  405c60:	990a      	ldr	r1, [sp, #40]	; 0x28
  405c62:	4680      	mov	r8, r0
  405c64:	4620      	mov	r0, r4
  405c66:	f001 fde5 	bl	407834 <_Bfree>
  405c6a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  405c6e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  405c72:	ebbe 0207 	subs.w	r2, lr, r7
  405c76:	f040 828f 	bne.w	406198 <_dtoa_r+0x980>
  405c7a:	4620      	mov	r0, r4
  405c7c:	2101      	movs	r1, #1
  405c7e:	f001 fe7b 	bl	407978 <__i2b>
  405c82:	4680      	mov	r8, r0
  405c84:	980d      	ldr	r0, [sp, #52]	; 0x34
  405c86:	2800      	cmp	r0, #0
  405c88:	dd05      	ble.n	405c96 <_dtoa_r+0x47e>
  405c8a:	4641      	mov	r1, r8
  405c8c:	4620      	mov	r0, r4
  405c8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405c90:	f001 ff1a 	bl	407ac8 <__pow5mult>
  405c94:	4680      	mov	r8, r0
  405c96:	9924      	ldr	r1, [sp, #144]	; 0x90
  405c98:	2901      	cmp	r1, #1
  405c9a:	f340 82c1 	ble.w	406220 <_dtoa_r+0xa08>
  405c9e:	2700      	movs	r7, #0
  405ca0:	980d      	ldr	r0, [sp, #52]	; 0x34
  405ca2:	2800      	cmp	r0, #0
  405ca4:	f040 82af 	bne.w	406206 <_dtoa_r+0x9ee>
  405ca8:	2001      	movs	r0, #1
  405caa:	9b06      	ldr	r3, [sp, #24]
  405cac:	4403      	add	r3, r0
  405cae:	f013 031f 	ands.w	r3, r3, #31
  405cb2:	f000 80a1 	beq.w	405df8 <_dtoa_r+0x5e0>
  405cb6:	f1c3 0220 	rsb	r2, r3, #32
  405cba:	2a04      	cmp	r2, #4
  405cbc:	f340 84b7 	ble.w	40662e <_dtoa_r+0xe16>
  405cc0:	9908      	ldr	r1, [sp, #32]
  405cc2:	9a06      	ldr	r2, [sp, #24]
  405cc4:	f1c3 031c 	rsb	r3, r3, #28
  405cc8:	4419      	add	r1, r3
  405cca:	441a      	add	r2, r3
  405ccc:	9108      	str	r1, [sp, #32]
  405cce:	441d      	add	r5, r3
  405cd0:	9206      	str	r2, [sp, #24]
  405cd2:	9908      	ldr	r1, [sp, #32]
  405cd4:	2900      	cmp	r1, #0
  405cd6:	dd05      	ble.n	405ce4 <_dtoa_r+0x4cc>
  405cd8:	990a      	ldr	r1, [sp, #40]	; 0x28
  405cda:	9a08      	ldr	r2, [sp, #32]
  405cdc:	4620      	mov	r0, r4
  405cde:	f001 ff41 	bl	407b64 <__lshift>
  405ce2:	900a      	str	r0, [sp, #40]	; 0x28
  405ce4:	9a06      	ldr	r2, [sp, #24]
  405ce6:	2a00      	cmp	r2, #0
  405ce8:	dd04      	ble.n	405cf4 <_dtoa_r+0x4dc>
  405cea:	4641      	mov	r1, r8
  405cec:	4620      	mov	r0, r4
  405cee:	f001 ff39 	bl	407b64 <__lshift>
  405cf2:	4680      	mov	r8, r0
  405cf4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405cf6:	2b00      	cmp	r3, #0
  405cf8:	f040 826a 	bne.w	4061d0 <_dtoa_r+0x9b8>
  405cfc:	f1b9 0f00 	cmp.w	r9, #0
  405d00:	f340 82a6 	ble.w	406250 <_dtoa_r+0xa38>
  405d04:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405d06:	2800      	cmp	r0, #0
  405d08:	f040 8088 	bne.w	405e1c <_dtoa_r+0x604>
  405d0c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405d0e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405d10:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  405d14:	e006      	b.n	405d24 <_dtoa_r+0x50c>
  405d16:	4639      	mov	r1, r7
  405d18:	4620      	mov	r0, r4
  405d1a:	220a      	movs	r2, #10
  405d1c:	2300      	movs	r3, #0
  405d1e:	f001 fd93 	bl	407848 <__multadd>
  405d22:	4607      	mov	r7, r0
  405d24:	4638      	mov	r0, r7
  405d26:	4641      	mov	r1, r8
  405d28:	f7ff fcdc 	bl	4056e4 <quorem>
  405d2c:	3030      	adds	r0, #48	; 0x30
  405d2e:	f80b 0005 	strb.w	r0, [fp, r5]
  405d32:	3501      	adds	r5, #1
  405d34:	45a9      	cmp	r9, r5
  405d36:	dcee      	bgt.n	405d16 <_dtoa_r+0x4fe>
  405d38:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  405d3c:	4682      	mov	sl, r0
  405d3e:	970a      	str	r7, [sp, #40]	; 0x28
  405d40:	f1b9 0f01 	cmp.w	r9, #1
  405d44:	bfac      	ite	ge
  405d46:	44cb      	addge	fp, r9
  405d48:	f10b 0b01 	addlt.w	fp, fp, #1
  405d4c:	2500      	movs	r5, #0
  405d4e:	990a      	ldr	r1, [sp, #40]	; 0x28
  405d50:	2201      	movs	r2, #1
  405d52:	4620      	mov	r0, r4
  405d54:	f001 ff06 	bl	407b64 <__lshift>
  405d58:	4641      	mov	r1, r8
  405d5a:	900a      	str	r0, [sp, #40]	; 0x28
  405d5c:	f001 ff60 	bl	407c20 <__mcmp>
  405d60:	2800      	cmp	r0, #0
  405d62:	f340 8309 	ble.w	406378 <_dtoa_r+0xb60>
  405d66:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  405d6a:	9909      	ldr	r1, [sp, #36]	; 0x24
  405d6c:	e005      	b.n	405d7a <_dtoa_r+0x562>
  405d6e:	4299      	cmp	r1, r3
  405d70:	f000 828b 	beq.w	40628a <_dtoa_r+0xa72>
  405d74:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  405d78:	469b      	mov	fp, r3
  405d7a:	2a39      	cmp	r2, #57	; 0x39
  405d7c:	f10b 33ff 	add.w	r3, fp, #4294967295
  405d80:	d0f5      	beq.n	405d6e <_dtoa_r+0x556>
  405d82:	3201      	adds	r2, #1
  405d84:	701a      	strb	r2, [r3, #0]
  405d86:	4641      	mov	r1, r8
  405d88:	4620      	mov	r0, r4
  405d8a:	f001 fd53 	bl	407834 <_Bfree>
  405d8e:	2e00      	cmp	r6, #0
  405d90:	f43f af0f 	beq.w	405bb2 <_dtoa_r+0x39a>
  405d94:	b12d      	cbz	r5, 405da2 <_dtoa_r+0x58a>
  405d96:	42b5      	cmp	r5, r6
  405d98:	d003      	beq.n	405da2 <_dtoa_r+0x58a>
  405d9a:	4629      	mov	r1, r5
  405d9c:	4620      	mov	r0, r4
  405d9e:	f001 fd49 	bl	407834 <_Bfree>
  405da2:	4631      	mov	r1, r6
  405da4:	4620      	mov	r0, r4
  405da6:	f001 fd45 	bl	407834 <_Bfree>
  405daa:	e702      	b.n	405bb2 <_dtoa_r+0x39a>
  405dac:	2601      	movs	r6, #1
  405dae:	960e      	str	r6, [sp, #56]	; 0x38
  405db0:	e5ea      	b.n	405988 <_dtoa_r+0x170>
  405db2:	9807      	ldr	r0, [sp, #28]
  405db4:	f002 fe4a 	bl	408a4c <__aeabi_i2d>
  405db8:	4632      	mov	r2, r6
  405dba:	463b      	mov	r3, r7
  405dbc:	f003 f914 	bl	408fe8 <__aeabi_dcmpeq>
  405dc0:	2800      	cmp	r0, #0
  405dc2:	f47f adcd 	bne.w	405960 <_dtoa_r+0x148>
  405dc6:	9e07      	ldr	r6, [sp, #28]
  405dc8:	3e01      	subs	r6, #1
  405dca:	9607      	str	r6, [sp, #28]
  405dcc:	e5c8      	b.n	405960 <_dtoa_r+0x148>
  405dce:	9e07      	ldr	r6, [sp, #28]
  405dd0:	9d08      	ldr	r5, [sp, #32]
  405dd2:	1bad      	subs	r5, r5, r6
  405dd4:	9508      	str	r5, [sp, #32]
  405dd6:	4275      	negs	r5, r6
  405dd8:	2600      	movs	r6, #0
  405dda:	950c      	str	r5, [sp, #48]	; 0x30
  405ddc:	960d      	str	r6, [sp, #52]	; 0x34
  405dde:	e5e5      	b.n	4059ac <_dtoa_r+0x194>
  405de0:	426d      	negs	r5, r5
  405de2:	2600      	movs	r6, #0
  405de4:	9508      	str	r5, [sp, #32]
  405de6:	9606      	str	r6, [sp, #24]
  405de8:	e5d6      	b.n	405998 <_dtoa_r+0x180>
  405dea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405dec:	9d08      	ldr	r5, [sp, #32]
  405dee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405df0:	e714      	b.n	405c1c <_dtoa_r+0x404>
  405df2:	bf00      	nop
  405df4:	40240000 	.word	0x40240000
  405df8:	231c      	movs	r3, #28
  405dfa:	f8dd e020 	ldr.w	lr, [sp, #32]
  405dfe:	9806      	ldr	r0, [sp, #24]
  405e00:	449e      	add	lr, r3
  405e02:	4418      	add	r0, r3
  405e04:	f8cd e020 	str.w	lr, [sp, #32]
  405e08:	441d      	add	r5, r3
  405e0a:	9006      	str	r0, [sp, #24]
  405e0c:	e761      	b.n	405cd2 <_dtoa_r+0x4ba>
  405e0e:	48a7      	ldr	r0, [pc, #668]	; (4060ac <_dtoa_r+0x894>)
  405e10:	1b40      	subs	r0, r0, r5
  405e12:	fa0a f000 	lsl.w	r0, sl, r0
  405e16:	e56f      	b.n	4058f8 <_dtoa_r+0xe0>
  405e18:	900e      	str	r0, [sp, #56]	; 0x38
  405e1a:	e5b5      	b.n	405988 <_dtoa_r+0x170>
  405e1c:	2d00      	cmp	r5, #0
  405e1e:	dd05      	ble.n	405e2c <_dtoa_r+0x614>
  405e20:	4631      	mov	r1, r6
  405e22:	462a      	mov	r2, r5
  405e24:	4620      	mov	r0, r4
  405e26:	f001 fe9d 	bl	407b64 <__lshift>
  405e2a:	4606      	mov	r6, r0
  405e2c:	2f00      	cmp	r7, #0
  405e2e:	f040 82e9 	bne.w	406404 <_dtoa_r+0xbec>
  405e32:	4637      	mov	r7, r6
  405e34:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405e36:	9809      	ldr	r0, [sp, #36]	; 0x24
  405e38:	444d      	add	r5, r9
  405e3a:	9508      	str	r5, [sp, #32]
  405e3c:	f00a 0501 	and.w	r5, sl, #1
  405e40:	950b      	str	r5, [sp, #44]	; 0x2c
  405e42:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  405e46:	1c45      	adds	r5, r0, #1
  405e48:	e00a      	b.n	405e60 <_dtoa_r+0x648>
  405e4a:	f001 fcfd 	bl	407848 <__multadd>
  405e4e:	4639      	mov	r1, r7
  405e50:	4606      	mov	r6, r0
  405e52:	220a      	movs	r2, #10
  405e54:	4620      	mov	r0, r4
  405e56:	2300      	movs	r3, #0
  405e58:	f001 fcf6 	bl	407848 <__multadd>
  405e5c:	4607      	mov	r7, r0
  405e5e:	3501      	adds	r5, #1
  405e60:	4641      	mov	r1, r8
  405e62:	4648      	mov	r0, r9
  405e64:	f7ff fc3e 	bl	4056e4 <quorem>
  405e68:	4631      	mov	r1, r6
  405e6a:	4683      	mov	fp, r0
  405e6c:	4648      	mov	r0, r9
  405e6e:	f001 fed7 	bl	407c20 <__mcmp>
  405e72:	4641      	mov	r1, r8
  405e74:	9003      	str	r0, [sp, #12]
  405e76:	463a      	mov	r2, r7
  405e78:	4620      	mov	r0, r4
  405e7a:	f001 fef5 	bl	407c68 <__mdiff>
  405e7e:	68c2      	ldr	r2, [r0, #12]
  405e80:	1e69      	subs	r1, r5, #1
  405e82:	4603      	mov	r3, r0
  405e84:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  405e88:	9106      	str	r1, [sp, #24]
  405e8a:	2a00      	cmp	r2, #0
  405e8c:	f040 8193 	bne.w	4061b6 <_dtoa_r+0x99e>
  405e90:	4619      	mov	r1, r3
  405e92:	4648      	mov	r0, r9
  405e94:	9302      	str	r3, [sp, #8]
  405e96:	f001 fec3 	bl	407c20 <__mcmp>
  405e9a:	9b02      	ldr	r3, [sp, #8]
  405e9c:	4602      	mov	r2, r0
  405e9e:	4619      	mov	r1, r3
  405ea0:	4620      	mov	r0, r4
  405ea2:	9202      	str	r2, [sp, #8]
  405ea4:	f001 fcc6 	bl	407834 <_Bfree>
  405ea8:	9a02      	ldr	r2, [sp, #8]
  405eaa:	b92a      	cbnz	r2, 405eb8 <_dtoa_r+0x6a0>
  405eac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405eae:	b91b      	cbnz	r3, 405eb8 <_dtoa_r+0x6a0>
  405eb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405eb2:	2800      	cmp	r0, #0
  405eb4:	f000 8393 	beq.w	4065de <_dtoa_r+0xdc6>
  405eb8:	9b03      	ldr	r3, [sp, #12]
  405eba:	2b00      	cmp	r3, #0
  405ebc:	f2c0 8234 	blt.w	406328 <_dtoa_r+0xb10>
  405ec0:	d105      	bne.n	405ece <_dtoa_r+0x6b6>
  405ec2:	9824      	ldr	r0, [sp, #144]	; 0x90
  405ec4:	b918      	cbnz	r0, 405ece <_dtoa_r+0x6b6>
  405ec6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ec8:	2900      	cmp	r1, #0
  405eca:	f000 822d 	beq.w	406328 <_dtoa_r+0xb10>
  405ece:	2a00      	cmp	r2, #0
  405ed0:	f300 82ac 	bgt.w	40642c <_dtoa_r+0xc14>
  405ed4:	f8dd e020 	ldr.w	lr, [sp, #32]
  405ed8:	f805 ac01 	strb.w	sl, [r5, #-1]
  405edc:	4575      	cmp	r5, lr
  405ede:	46ab      	mov	fp, r5
  405ee0:	f000 82b4 	beq.w	40644c <_dtoa_r+0xc34>
  405ee4:	4649      	mov	r1, r9
  405ee6:	220a      	movs	r2, #10
  405ee8:	2300      	movs	r3, #0
  405eea:	4620      	mov	r0, r4
  405eec:	f001 fcac 	bl	407848 <__multadd>
  405ef0:	42be      	cmp	r6, r7
  405ef2:	4681      	mov	r9, r0
  405ef4:	4631      	mov	r1, r6
  405ef6:	4620      	mov	r0, r4
  405ef8:	f04f 020a 	mov.w	r2, #10
  405efc:	f04f 0300 	mov.w	r3, #0
  405f00:	d1a3      	bne.n	405e4a <_dtoa_r+0x632>
  405f02:	f001 fca1 	bl	407848 <__multadd>
  405f06:	4606      	mov	r6, r0
  405f08:	4607      	mov	r7, r0
  405f0a:	e7a8      	b.n	405e5e <_dtoa_r+0x646>
  405f0c:	2600      	movs	r6, #0
  405f0e:	960b      	str	r6, [sp, #44]	; 0x2c
  405f10:	9e07      	ldr	r6, [sp, #28]
  405f12:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  405f16:	44b6      	add	lr, r6
  405f18:	f10e 0901 	add.w	r9, lr, #1
  405f1c:	f1b9 0f00 	cmp.w	r9, #0
  405f20:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  405f24:	464e      	mov	r6, r9
  405f26:	f340 8150 	ble.w	4061ca <_dtoa_r+0x9b2>
  405f2a:	2100      	movs	r1, #0
  405f2c:	2e17      	cmp	r6, #23
  405f2e:	6461      	str	r1, [r4, #68]	; 0x44
  405f30:	d90a      	bls.n	405f48 <_dtoa_r+0x730>
  405f32:	2201      	movs	r2, #1
  405f34:	2304      	movs	r3, #4
  405f36:	005b      	lsls	r3, r3, #1
  405f38:	f103 0014 	add.w	r0, r3, #20
  405f3c:	42b0      	cmp	r0, r6
  405f3e:	4611      	mov	r1, r2
  405f40:	f102 0201 	add.w	r2, r2, #1
  405f44:	d9f7      	bls.n	405f36 <_dtoa_r+0x71e>
  405f46:	6461      	str	r1, [r4, #68]	; 0x44
  405f48:	4620      	mov	r0, r4
  405f4a:	f001 fc4d 	bl	4077e8 <_Balloc>
  405f4e:	2e0e      	cmp	r6, #14
  405f50:	9009      	str	r0, [sp, #36]	; 0x24
  405f52:	6420      	str	r0, [r4, #64]	; 0x40
  405f54:	f63f ad6c 	bhi.w	405a30 <_dtoa_r+0x218>
  405f58:	2d00      	cmp	r5, #0
  405f5a:	f43f ad69 	beq.w	405a30 <_dtoa_r+0x218>
  405f5e:	9d07      	ldr	r5, [sp, #28]
  405f60:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  405f64:	2d00      	cmp	r5, #0
  405f66:	f340 821c 	ble.w	4063a2 <_dtoa_r+0xb8a>
  405f6a:	4b51      	ldr	r3, [pc, #324]	; (4060b0 <_dtoa_r+0x898>)
  405f6c:	f005 020f 	and.w	r2, r5, #15
  405f70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f74:	112d      	asrs	r5, r5, #4
  405f76:	e9d3 6700 	ldrd	r6, r7, [r3]
  405f7a:	06eb      	lsls	r3, r5, #27
  405f7c:	f140 81cd 	bpl.w	40631a <_dtoa_r+0xb02>
  405f80:	4b4c      	ldr	r3, [pc, #304]	; (4060b4 <_dtoa_r+0x89c>)
  405f82:	4650      	mov	r0, sl
  405f84:	4659      	mov	r1, fp
  405f86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405f8a:	f002 feef 	bl	408d6c <__aeabi_ddiv>
  405f8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405f92:	f005 050f 	and.w	r5, r5, #15
  405f96:	f04f 0803 	mov.w	r8, #3
  405f9a:	b18d      	cbz	r5, 405fc0 <_dtoa_r+0x7a8>
  405f9c:	f8df a114 	ldr.w	sl, [pc, #276]	; 4060b4 <_dtoa_r+0x89c>
  405fa0:	4630      	mov	r0, r6
  405fa2:	4639      	mov	r1, r7
  405fa4:	07ee      	lsls	r6, r5, #31
  405fa6:	d505      	bpl.n	405fb4 <_dtoa_r+0x79c>
  405fa8:	e9da 2300 	ldrd	r2, r3, [sl]
  405fac:	f108 0801 	add.w	r8, r8, #1
  405fb0:	f002 fdb2 	bl	408b18 <__aeabi_dmul>
  405fb4:	106d      	asrs	r5, r5, #1
  405fb6:	f10a 0a08 	add.w	sl, sl, #8
  405fba:	d1f3      	bne.n	405fa4 <_dtoa_r+0x78c>
  405fbc:	4606      	mov	r6, r0
  405fbe:	460f      	mov	r7, r1
  405fc0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405fc4:	4632      	mov	r2, r6
  405fc6:	463b      	mov	r3, r7
  405fc8:	f002 fed0 	bl	408d6c <__aeabi_ddiv>
  405fcc:	4682      	mov	sl, r0
  405fce:	468b      	mov	fp, r1
  405fd0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405fd2:	b145      	cbz	r5, 405fe6 <_dtoa_r+0x7ce>
  405fd4:	4650      	mov	r0, sl
  405fd6:	4659      	mov	r1, fp
  405fd8:	2200      	movs	r2, #0
  405fda:	4b37      	ldr	r3, [pc, #220]	; (4060b8 <_dtoa_r+0x8a0>)
  405fdc:	f003 f80e 	bl	408ffc <__aeabi_dcmplt>
  405fe0:	2800      	cmp	r0, #0
  405fe2:	f040 82aa 	bne.w	40653a <_dtoa_r+0xd22>
  405fe6:	4640      	mov	r0, r8
  405fe8:	f002 fd30 	bl	408a4c <__aeabi_i2d>
  405fec:	4652      	mov	r2, sl
  405fee:	465b      	mov	r3, fp
  405ff0:	f002 fd92 	bl	408b18 <__aeabi_dmul>
  405ff4:	2200      	movs	r2, #0
  405ff6:	4b31      	ldr	r3, [pc, #196]	; (4060bc <_dtoa_r+0x8a4>)
  405ff8:	f002 fbdc 	bl	4087b4 <__adddf3>
  405ffc:	4606      	mov	r6, r0
  405ffe:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406002:	f1b9 0f00 	cmp.w	r9, #0
  406006:	f000 815a 	beq.w	4062be <_dtoa_r+0xaa6>
  40600a:	9d07      	ldr	r5, [sp, #28]
  40600c:	46c8      	mov	r8, r9
  40600e:	9517      	str	r5, [sp, #92]	; 0x5c
  406010:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406012:	2d00      	cmp	r5, #0
  406014:	f000 8223 	beq.w	40645e <_dtoa_r+0xc46>
  406018:	4b25      	ldr	r3, [pc, #148]	; (4060b0 <_dtoa_r+0x898>)
  40601a:	2000      	movs	r0, #0
  40601c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  406020:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406024:	4926      	ldr	r1, [pc, #152]	; (4060c0 <_dtoa_r+0x8a8>)
  406026:	f002 fea1 	bl	408d6c <__aeabi_ddiv>
  40602a:	4632      	mov	r2, r6
  40602c:	463b      	mov	r3, r7
  40602e:	f002 fbbf 	bl	4087b0 <__aeabi_dsub>
  406032:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406036:	4659      	mov	r1, fp
  406038:	4650      	mov	r0, sl
  40603a:	f003 f807 	bl	40904c <__aeabi_d2iz>
  40603e:	4605      	mov	r5, r0
  406040:	f002 fd04 	bl	408a4c <__aeabi_i2d>
  406044:	4602      	mov	r2, r0
  406046:	460b      	mov	r3, r1
  406048:	4650      	mov	r0, sl
  40604a:	4659      	mov	r1, fp
  40604c:	f002 fbb0 	bl	4087b0 <__aeabi_dsub>
  406050:	3530      	adds	r5, #48	; 0x30
  406052:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406054:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406058:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40605c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406060:	b2ed      	uxtb	r5, r5
  406062:	7035      	strb	r5, [r6, #0]
  406064:	f106 0b01 	add.w	fp, r6, #1
  406068:	f002 ffe6 	bl	409038 <__aeabi_dcmpgt>
  40606c:	2800      	cmp	r0, #0
  40606e:	f040 82ab 	bne.w	4065c8 <_dtoa_r+0xdb0>
  406072:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406076:	2000      	movs	r0, #0
  406078:	490f      	ldr	r1, [pc, #60]	; (4060b8 <_dtoa_r+0x8a0>)
  40607a:	f002 fb99 	bl	4087b0 <__aeabi_dsub>
  40607e:	4602      	mov	r2, r0
  406080:	460b      	mov	r3, r1
  406082:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406086:	f002 ffd7 	bl	409038 <__aeabi_dcmpgt>
  40608a:	2800      	cmp	r0, #0
  40608c:	f040 82a2 	bne.w	4065d4 <_dtoa_r+0xdbc>
  406090:	f1b8 0f01 	cmp.w	r8, #1
  406094:	f340 8181 	ble.w	40639a <_dtoa_r+0xb82>
  406098:	44b0      	add	r8, r6
  40609a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40609e:	46a2      	mov	sl, r4
  4060a0:	46c1      	mov	r9, r8
  4060a2:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  4060a6:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  4060aa:	e019      	b.n	4060e0 <_dtoa_r+0x8c8>
  4060ac:	fffffbee 	.word	0xfffffbee
  4060b0:	0040a2a8 	.word	0x0040a2a8
  4060b4:	0040a370 	.word	0x0040a370
  4060b8:	3ff00000 	.word	0x3ff00000
  4060bc:	401c0000 	.word	0x401c0000
  4060c0:	3fe00000 	.word	0x3fe00000
  4060c4:	2000      	movs	r0, #0
  4060c6:	49a8      	ldr	r1, [pc, #672]	; (406368 <_dtoa_r+0xb50>)
  4060c8:	f002 fb72 	bl	4087b0 <__aeabi_dsub>
  4060cc:	4622      	mov	r2, r4
  4060ce:	462b      	mov	r3, r5
  4060d0:	f002 ff94 	bl	408ffc <__aeabi_dcmplt>
  4060d4:	2800      	cmp	r0, #0
  4060d6:	f040 827b 	bne.w	4065d0 <_dtoa_r+0xdb8>
  4060da:	45cb      	cmp	fp, r9
  4060dc:	f000 815a 	beq.w	406394 <_dtoa_r+0xb7c>
  4060e0:	4620      	mov	r0, r4
  4060e2:	4629      	mov	r1, r5
  4060e4:	2200      	movs	r2, #0
  4060e6:	4ba1      	ldr	r3, [pc, #644]	; (40636c <_dtoa_r+0xb54>)
  4060e8:	f002 fd16 	bl	408b18 <__aeabi_dmul>
  4060ec:	2200      	movs	r2, #0
  4060ee:	4b9f      	ldr	r3, [pc, #636]	; (40636c <_dtoa_r+0xb54>)
  4060f0:	4604      	mov	r4, r0
  4060f2:	460d      	mov	r5, r1
  4060f4:	4630      	mov	r0, r6
  4060f6:	4639      	mov	r1, r7
  4060f8:	f002 fd0e 	bl	408b18 <__aeabi_dmul>
  4060fc:	460f      	mov	r7, r1
  4060fe:	4606      	mov	r6, r0
  406100:	f002 ffa4 	bl	40904c <__aeabi_d2iz>
  406104:	4680      	mov	r8, r0
  406106:	f002 fca1 	bl	408a4c <__aeabi_i2d>
  40610a:	4602      	mov	r2, r0
  40610c:	460b      	mov	r3, r1
  40610e:	4630      	mov	r0, r6
  406110:	4639      	mov	r1, r7
  406112:	f002 fb4d 	bl	4087b0 <__aeabi_dsub>
  406116:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40611a:	fa5f f888 	uxtb.w	r8, r8
  40611e:	4622      	mov	r2, r4
  406120:	462b      	mov	r3, r5
  406122:	f80b 8b01 	strb.w	r8, [fp], #1
  406126:	4606      	mov	r6, r0
  406128:	460f      	mov	r7, r1
  40612a:	f002 ff67 	bl	408ffc <__aeabi_dcmplt>
  40612e:	4632      	mov	r2, r6
  406130:	463b      	mov	r3, r7
  406132:	2800      	cmp	r0, #0
  406134:	d0c6      	beq.n	4060c4 <_dtoa_r+0x8ac>
  406136:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  406138:	4654      	mov	r4, sl
  40613a:	9607      	str	r6, [sp, #28]
  40613c:	e539      	b.n	405bb2 <_dtoa_r+0x39a>
  40613e:	2600      	movs	r6, #0
  406140:	960b      	str	r6, [sp, #44]	; 0x2c
  406142:	9825      	ldr	r0, [sp, #148]	; 0x94
  406144:	2800      	cmp	r0, #0
  406146:	dd3c      	ble.n	4061c2 <_dtoa_r+0x9aa>
  406148:	4606      	mov	r6, r0
  40614a:	900f      	str	r0, [sp, #60]	; 0x3c
  40614c:	4681      	mov	r9, r0
  40614e:	e6ec      	b.n	405f2a <_dtoa_r+0x712>
  406150:	2601      	movs	r6, #1
  406152:	960b      	str	r6, [sp, #44]	; 0x2c
  406154:	e7f5      	b.n	406142 <_dtoa_r+0x92a>
  406156:	f1b9 0f00 	cmp.w	r9, #0
  40615a:	f73f ac7c 	bgt.w	405a56 <_dtoa_r+0x23e>
  40615e:	f040 80c6 	bne.w	4062ee <_dtoa_r+0xad6>
  406162:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406166:	2200      	movs	r2, #0
  406168:	4b81      	ldr	r3, [pc, #516]	; (406370 <_dtoa_r+0xb58>)
  40616a:	f002 fcd5 	bl	408b18 <__aeabi_dmul>
  40616e:	4652      	mov	r2, sl
  406170:	465b      	mov	r3, fp
  406172:	f002 ff57 	bl	409024 <__aeabi_dcmpge>
  406176:	46c8      	mov	r8, r9
  406178:	464e      	mov	r6, r9
  40617a:	2800      	cmp	r0, #0
  40617c:	d07c      	beq.n	406278 <_dtoa_r+0xa60>
  40617e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  406180:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406184:	43ed      	mvns	r5, r5
  406186:	9507      	str	r5, [sp, #28]
  406188:	4641      	mov	r1, r8
  40618a:	4620      	mov	r0, r4
  40618c:	f001 fb52 	bl	407834 <_Bfree>
  406190:	2e00      	cmp	r6, #0
  406192:	f47f ae06 	bne.w	405da2 <_dtoa_r+0x58a>
  406196:	e50c      	b.n	405bb2 <_dtoa_r+0x39a>
  406198:	990a      	ldr	r1, [sp, #40]	; 0x28
  40619a:	4620      	mov	r0, r4
  40619c:	f001 fc94 	bl	407ac8 <__pow5mult>
  4061a0:	900a      	str	r0, [sp, #40]	; 0x28
  4061a2:	e56a      	b.n	405c7a <_dtoa_r+0x462>
  4061a4:	9d16      	ldr	r5, [sp, #88]	; 0x58
  4061a6:	2d00      	cmp	r5, #0
  4061a8:	f000 81b8 	beq.w	40651c <_dtoa_r+0xd04>
  4061ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4061b0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4061b2:	9d08      	ldr	r5, [sp, #32]
  4061b4:	e527      	b.n	405c06 <_dtoa_r+0x3ee>
  4061b6:	4601      	mov	r1, r0
  4061b8:	4620      	mov	r0, r4
  4061ba:	f001 fb3b 	bl	407834 <_Bfree>
  4061be:	2201      	movs	r2, #1
  4061c0:	e67a      	b.n	405eb8 <_dtoa_r+0x6a0>
  4061c2:	2601      	movs	r6, #1
  4061c4:	9625      	str	r6, [sp, #148]	; 0x94
  4061c6:	960f      	str	r6, [sp, #60]	; 0x3c
  4061c8:	46b1      	mov	r9, r6
  4061ca:	2100      	movs	r1, #0
  4061cc:	6461      	str	r1, [r4, #68]	; 0x44
  4061ce:	e6bb      	b.n	405f48 <_dtoa_r+0x730>
  4061d0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4061d2:	4641      	mov	r1, r8
  4061d4:	f001 fd24 	bl	407c20 <__mcmp>
  4061d8:	2800      	cmp	r0, #0
  4061da:	f6bf ad8f 	bge.w	405cfc <_dtoa_r+0x4e4>
  4061de:	f8dd e01c 	ldr.w	lr, [sp, #28]
  4061e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4061e4:	f10e 3eff 	add.w	lr, lr, #4294967295
  4061e8:	4620      	mov	r0, r4
  4061ea:	220a      	movs	r2, #10
  4061ec:	2300      	movs	r3, #0
  4061ee:	f8cd e01c 	str.w	lr, [sp, #28]
  4061f2:	f001 fb29 	bl	407848 <__multadd>
  4061f6:	900a      	str	r0, [sp, #40]	; 0x28
  4061f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4061fa:	2800      	cmp	r0, #0
  4061fc:	f040 8209 	bne.w	406612 <_dtoa_r+0xdfa>
  406200:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  406204:	e57a      	b.n	405cfc <_dtoa_r+0x4e4>
  406206:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40620a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40620e:	6918      	ldr	r0, [r3, #16]
  406210:	f001 fb64 	bl	4078dc <__hi0bits>
  406214:	f1c0 0020 	rsb	r0, r0, #32
  406218:	e547      	b.n	405caa <_dtoa_r+0x492>
  40621a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40621c:	f7ff bb2c 	b.w	405878 <_dtoa_r+0x60>
  406220:	f1ba 0f00 	cmp.w	sl, #0
  406224:	f47f ad3b 	bne.w	405c9e <_dtoa_r+0x486>
  406228:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40622c:	2b00      	cmp	r3, #0
  40622e:	f040 817c 	bne.w	40652a <_dtoa_r+0xd12>
  406232:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406236:	0d3f      	lsrs	r7, r7, #20
  406238:	053f      	lsls	r7, r7, #20
  40623a:	2f00      	cmp	r7, #0
  40623c:	f43f ad30 	beq.w	405ca0 <_dtoa_r+0x488>
  406240:	9a08      	ldr	r2, [sp, #32]
  406242:	9b06      	ldr	r3, [sp, #24]
  406244:	3201      	adds	r2, #1
  406246:	3301      	adds	r3, #1
  406248:	9208      	str	r2, [sp, #32]
  40624a:	9306      	str	r3, [sp, #24]
  40624c:	2701      	movs	r7, #1
  40624e:	e527      	b.n	405ca0 <_dtoa_r+0x488>
  406250:	9924      	ldr	r1, [sp, #144]	; 0x90
  406252:	2902      	cmp	r1, #2
  406254:	f77f ad56 	ble.w	405d04 <_dtoa_r+0x4ec>
  406258:	f1b9 0f00 	cmp.w	r9, #0
  40625c:	d18f      	bne.n	40617e <_dtoa_r+0x966>
  40625e:	4641      	mov	r1, r8
  406260:	464b      	mov	r3, r9
  406262:	2205      	movs	r2, #5
  406264:	4620      	mov	r0, r4
  406266:	f001 faef 	bl	407848 <__multadd>
  40626a:	4680      	mov	r8, r0
  40626c:	4641      	mov	r1, r8
  40626e:	980a      	ldr	r0, [sp, #40]	; 0x28
  406270:	f001 fcd6 	bl	407c20 <__mcmp>
  406274:	2800      	cmp	r0, #0
  406276:	dd82      	ble.n	40617e <_dtoa_r+0x966>
  406278:	9d07      	ldr	r5, [sp, #28]
  40627a:	2331      	movs	r3, #49	; 0x31
  40627c:	3501      	adds	r5, #1
  40627e:	9507      	str	r5, [sp, #28]
  406280:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406282:	702b      	strb	r3, [r5, #0]
  406284:	f105 0b01 	add.w	fp, r5, #1
  406288:	e77e      	b.n	406188 <_dtoa_r+0x970>
  40628a:	9807      	ldr	r0, [sp, #28]
  40628c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40628e:	2331      	movs	r3, #49	; 0x31
  406290:	3001      	adds	r0, #1
  406292:	9007      	str	r0, [sp, #28]
  406294:	700b      	strb	r3, [r1, #0]
  406296:	e576      	b.n	405d86 <_dtoa_r+0x56e>
  406298:	46a3      	mov	fp, r4
  40629a:	9c03      	ldr	r4, [sp, #12]
  40629c:	e489      	b.n	405bb2 <_dtoa_r+0x39a>
  40629e:	4640      	mov	r0, r8
  4062a0:	f002 fbd4 	bl	408a4c <__aeabi_i2d>
  4062a4:	4602      	mov	r2, r0
  4062a6:	460b      	mov	r3, r1
  4062a8:	4650      	mov	r0, sl
  4062aa:	4659      	mov	r1, fp
  4062ac:	f002 fc34 	bl	408b18 <__aeabi_dmul>
  4062b0:	2200      	movs	r2, #0
  4062b2:	4b30      	ldr	r3, [pc, #192]	; (406374 <_dtoa_r+0xb5c>)
  4062b4:	f002 fa7e 	bl	4087b4 <__adddf3>
  4062b8:	4606      	mov	r6, r0
  4062ba:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4062be:	4650      	mov	r0, sl
  4062c0:	4659      	mov	r1, fp
  4062c2:	2200      	movs	r2, #0
  4062c4:	4b2a      	ldr	r3, [pc, #168]	; (406370 <_dtoa_r+0xb58>)
  4062c6:	f002 fa73 	bl	4087b0 <__aeabi_dsub>
  4062ca:	4632      	mov	r2, r6
  4062cc:	463b      	mov	r3, r7
  4062ce:	4682      	mov	sl, r0
  4062d0:	468b      	mov	fp, r1
  4062d2:	f002 feb1 	bl	409038 <__aeabi_dcmpgt>
  4062d6:	2800      	cmp	r0, #0
  4062d8:	f040 80bd 	bne.w	406456 <_dtoa_r+0xc3e>
  4062dc:	4632      	mov	r2, r6
  4062de:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4062e2:	4650      	mov	r0, sl
  4062e4:	4659      	mov	r1, fp
  4062e6:	f002 fe89 	bl	408ffc <__aeabi_dcmplt>
  4062ea:	2800      	cmp	r0, #0
  4062ec:	d055      	beq.n	40639a <_dtoa_r+0xb82>
  4062ee:	f04f 0800 	mov.w	r8, #0
  4062f2:	4646      	mov	r6, r8
  4062f4:	e743      	b.n	40617e <_dtoa_r+0x966>
  4062f6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4062f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4062fa:	4620      	mov	r0, r4
  4062fc:	f001 fbe4 	bl	407ac8 <__pow5mult>
  406300:	900a      	str	r0, [sp, #40]	; 0x28
  406302:	e4ba      	b.n	405c7a <_dtoa_r+0x462>
  406304:	2601      	movs	r6, #1
  406306:	960b      	str	r6, [sp, #44]	; 0x2c
  406308:	e602      	b.n	405f10 <_dtoa_r+0x6f8>
  40630a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40630c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40630e:	1b7b      	subs	r3, r7, r5
  406310:	441e      	add	r6, r3
  406312:	970c      	str	r7, [sp, #48]	; 0x30
  406314:	960d      	str	r6, [sp, #52]	; 0x34
  406316:	2700      	movs	r7, #0
  406318:	e46f      	b.n	405bfa <_dtoa_r+0x3e2>
  40631a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40631e:	f04f 0802 	mov.w	r8, #2
  406322:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406326:	e638      	b.n	405f9a <_dtoa_r+0x782>
  406328:	2a00      	cmp	r2, #0
  40632a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40632e:	46d9      	mov	r9, fp
  406330:	dd11      	ble.n	406356 <_dtoa_r+0xb3e>
  406332:	990a      	ldr	r1, [sp, #40]	; 0x28
  406334:	2201      	movs	r2, #1
  406336:	4620      	mov	r0, r4
  406338:	f001 fc14 	bl	407b64 <__lshift>
  40633c:	4641      	mov	r1, r8
  40633e:	900a      	str	r0, [sp, #40]	; 0x28
  406340:	f001 fc6e 	bl	407c20 <__mcmp>
  406344:	2800      	cmp	r0, #0
  406346:	f340 815d 	ble.w	406604 <_dtoa_r+0xdec>
  40634a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40634e:	f000 811b 	beq.w	406588 <_dtoa_r+0xd70>
  406352:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  406356:	9b06      	ldr	r3, [sp, #24]
  406358:	4635      	mov	r5, r6
  40635a:	f883 a000 	strb.w	sl, [r3]
  40635e:	f103 0b01 	add.w	fp, r3, #1
  406362:	463e      	mov	r6, r7
  406364:	e50f      	b.n	405d86 <_dtoa_r+0x56e>
  406366:	bf00      	nop
  406368:	3ff00000 	.word	0x3ff00000
  40636c:	40240000 	.word	0x40240000
  406370:	40140000 	.word	0x40140000
  406374:	401c0000 	.word	0x401c0000
  406378:	d103      	bne.n	406382 <_dtoa_r+0xb6a>
  40637a:	f01a 0f01 	tst.w	sl, #1
  40637e:	f47f acf2 	bne.w	405d66 <_dtoa_r+0x54e>
  406382:	465b      	mov	r3, fp
  406384:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  406388:	469b      	mov	fp, r3
  40638a:	2a30      	cmp	r2, #48	; 0x30
  40638c:	f103 33ff 	add.w	r3, r3, #4294967295
  406390:	d0f8      	beq.n	406384 <_dtoa_r+0xb6c>
  406392:	e4f8      	b.n	405d86 <_dtoa_r+0x56e>
  406394:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  406398:	4654      	mov	r4, sl
  40639a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40639e:	f7ff bb47 	b.w	405a30 <_dtoa_r+0x218>
  4063a2:	9e07      	ldr	r6, [sp, #28]
  4063a4:	4275      	negs	r5, r6
  4063a6:	2d00      	cmp	r5, #0
  4063a8:	f000 80c2 	beq.w	406530 <_dtoa_r+0xd18>
  4063ac:	4ba3      	ldr	r3, [pc, #652]	; (40663c <_dtoa_r+0xe24>)
  4063ae:	f005 020f 	and.w	r2, r5, #15
  4063b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4063b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4063be:	f002 fbab 	bl	408b18 <__aeabi_dmul>
  4063c2:	112d      	asrs	r5, r5, #4
  4063c4:	4682      	mov	sl, r0
  4063c6:	468b      	mov	fp, r1
  4063c8:	f000 812e 	beq.w	406628 <_dtoa_r+0xe10>
  4063cc:	4e9c      	ldr	r6, [pc, #624]	; (406640 <_dtoa_r+0xe28>)
  4063ce:	f04f 0802 	mov.w	r8, #2
  4063d2:	07ea      	lsls	r2, r5, #31
  4063d4:	d505      	bpl.n	4063e2 <_dtoa_r+0xbca>
  4063d6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4063da:	f108 0801 	add.w	r8, r8, #1
  4063de:	f002 fb9b 	bl	408b18 <__aeabi_dmul>
  4063e2:	106d      	asrs	r5, r5, #1
  4063e4:	f106 0608 	add.w	r6, r6, #8
  4063e8:	d1f3      	bne.n	4063d2 <_dtoa_r+0xbba>
  4063ea:	4682      	mov	sl, r0
  4063ec:	468b      	mov	fp, r1
  4063ee:	e5ef      	b.n	405fd0 <_dtoa_r+0x7b8>
  4063f0:	9e07      	ldr	r6, [sp, #28]
  4063f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4063f4:	2230      	movs	r2, #48	; 0x30
  4063f6:	702a      	strb	r2, [r5, #0]
  4063f8:	3601      	adds	r6, #1
  4063fa:	2231      	movs	r2, #49	; 0x31
  4063fc:	9607      	str	r6, [sp, #28]
  4063fe:	701a      	strb	r2, [r3, #0]
  406400:	f7ff bbd7 	b.w	405bb2 <_dtoa_r+0x39a>
  406404:	6871      	ldr	r1, [r6, #4]
  406406:	4620      	mov	r0, r4
  406408:	f001 f9ee 	bl	4077e8 <_Balloc>
  40640c:	6933      	ldr	r3, [r6, #16]
  40640e:	4605      	mov	r5, r0
  406410:	1c9a      	adds	r2, r3, #2
  406412:	0092      	lsls	r2, r2, #2
  406414:	f106 010c 	add.w	r1, r6, #12
  406418:	300c      	adds	r0, #12
  40641a:	f001 f905 	bl	407628 <memcpy>
  40641e:	4620      	mov	r0, r4
  406420:	4629      	mov	r1, r5
  406422:	2201      	movs	r2, #1
  406424:	f001 fb9e 	bl	407b64 <__lshift>
  406428:	4607      	mov	r7, r0
  40642a:	e503      	b.n	405e34 <_dtoa_r+0x61c>
  40642c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406430:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  406434:	f000 80a8 	beq.w	406588 <_dtoa_r+0xd70>
  406438:	9d06      	ldr	r5, [sp, #24]
  40643a:	f10a 0301 	add.w	r3, sl, #1
  40643e:	702b      	strb	r3, [r5, #0]
  406440:	4635      	mov	r5, r6
  406442:	9e06      	ldr	r6, [sp, #24]
  406444:	f106 0b01 	add.w	fp, r6, #1
  406448:	463e      	mov	r6, r7
  40644a:	e49c      	b.n	405d86 <_dtoa_r+0x56e>
  40644c:	4635      	mov	r5, r6
  40644e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  406452:	463e      	mov	r6, r7
  406454:	e47b      	b.n	405d4e <_dtoa_r+0x536>
  406456:	f04f 0800 	mov.w	r8, #0
  40645a:	4646      	mov	r6, r8
  40645c:	e70c      	b.n	406278 <_dtoa_r+0xa60>
  40645e:	4977      	ldr	r1, [pc, #476]	; (40663c <_dtoa_r+0xe24>)
  406460:	f108 35ff 	add.w	r5, r8, #4294967295
  406464:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  406468:	4632      	mov	r2, r6
  40646a:	463b      	mov	r3, r7
  40646c:	e9d1 0100 	ldrd	r0, r1, [r1]
  406470:	9510      	str	r5, [sp, #64]	; 0x40
  406472:	f002 fb51 	bl	408b18 <__aeabi_dmul>
  406476:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40647a:	4659      	mov	r1, fp
  40647c:	4650      	mov	r0, sl
  40647e:	f002 fde5 	bl	40904c <__aeabi_d2iz>
  406482:	4605      	mov	r5, r0
  406484:	f002 fae2 	bl	408a4c <__aeabi_i2d>
  406488:	4602      	mov	r2, r0
  40648a:	460b      	mov	r3, r1
  40648c:	4650      	mov	r0, sl
  40648e:	4659      	mov	r1, fp
  406490:	f002 f98e 	bl	4087b0 <__aeabi_dsub>
  406494:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  406498:	3530      	adds	r5, #48	; 0x30
  40649a:	f1b8 0f01 	cmp.w	r8, #1
  40649e:	4606      	mov	r6, r0
  4064a0:	460f      	mov	r7, r1
  4064a2:	f88e 5000 	strb.w	r5, [lr]
  4064a6:	f10e 0b01 	add.w	fp, lr, #1
  4064aa:	d01e      	beq.n	4064ea <_dtoa_r+0xcd2>
  4064ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4064ae:	1e6b      	subs	r3, r5, #1
  4064b0:	eb03 0a08 	add.w	sl, r3, r8
  4064b4:	2200      	movs	r2, #0
  4064b6:	4b63      	ldr	r3, [pc, #396]	; (406644 <_dtoa_r+0xe2c>)
  4064b8:	f002 fb2e 	bl	408b18 <__aeabi_dmul>
  4064bc:	460f      	mov	r7, r1
  4064be:	4606      	mov	r6, r0
  4064c0:	f002 fdc4 	bl	40904c <__aeabi_d2iz>
  4064c4:	4680      	mov	r8, r0
  4064c6:	f002 fac1 	bl	408a4c <__aeabi_i2d>
  4064ca:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4064ce:	4602      	mov	r2, r0
  4064d0:	460b      	mov	r3, r1
  4064d2:	4630      	mov	r0, r6
  4064d4:	4639      	mov	r1, r7
  4064d6:	f002 f96b 	bl	4087b0 <__aeabi_dsub>
  4064da:	f805 8f01 	strb.w	r8, [r5, #1]!
  4064de:	4555      	cmp	r5, sl
  4064e0:	d1e8      	bne.n	4064b4 <_dtoa_r+0xc9c>
  4064e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4064e4:	4606      	mov	r6, r0
  4064e6:	460f      	mov	r7, r1
  4064e8:	44ab      	add	fp, r5
  4064ea:	2200      	movs	r2, #0
  4064ec:	4b56      	ldr	r3, [pc, #344]	; (406648 <_dtoa_r+0xe30>)
  4064ee:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4064f2:	f002 f95f 	bl	4087b4 <__adddf3>
  4064f6:	4632      	mov	r2, r6
  4064f8:	463b      	mov	r3, r7
  4064fa:	f002 fd7f 	bl	408ffc <__aeabi_dcmplt>
  4064fe:	2800      	cmp	r0, #0
  406500:	d04d      	beq.n	40659e <_dtoa_r+0xd86>
  406502:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  406504:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406506:	9607      	str	r6, [sp, #28]
  406508:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40650c:	f7ff bb4a 	b.w	405ba4 <_dtoa_r+0x38c>
  406510:	9e08      	ldr	r6, [sp, #32]
  406512:	2300      	movs	r3, #0
  406514:	ebc9 0506 	rsb	r5, r9, r6
  406518:	f7ff bb75 	b.w	405c06 <_dtoa_r+0x3ee>
  40651c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40651e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406520:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406524:	9d08      	ldr	r5, [sp, #32]
  406526:	f7ff bb6e 	b.w	405c06 <_dtoa_r+0x3ee>
  40652a:	4657      	mov	r7, sl
  40652c:	f7ff bbb8 	b.w	405ca0 <_dtoa_r+0x488>
  406530:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  406534:	f04f 0802 	mov.w	r8, #2
  406538:	e54a      	b.n	405fd0 <_dtoa_r+0x7b8>
  40653a:	f1b9 0f00 	cmp.w	r9, #0
  40653e:	f43f aeae 	beq.w	40629e <_dtoa_r+0xa86>
  406542:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  406544:	2e00      	cmp	r6, #0
  406546:	f77f af28 	ble.w	40639a <_dtoa_r+0xb82>
  40654a:	2200      	movs	r2, #0
  40654c:	4b3d      	ldr	r3, [pc, #244]	; (406644 <_dtoa_r+0xe2c>)
  40654e:	4650      	mov	r0, sl
  406550:	4659      	mov	r1, fp
  406552:	f002 fae1 	bl	408b18 <__aeabi_dmul>
  406556:	4682      	mov	sl, r0
  406558:	f108 0001 	add.w	r0, r8, #1
  40655c:	468b      	mov	fp, r1
  40655e:	f002 fa75 	bl	408a4c <__aeabi_i2d>
  406562:	4602      	mov	r2, r0
  406564:	460b      	mov	r3, r1
  406566:	4650      	mov	r0, sl
  406568:	4659      	mov	r1, fp
  40656a:	f002 fad5 	bl	408b18 <__aeabi_dmul>
  40656e:	2200      	movs	r2, #0
  406570:	4b36      	ldr	r3, [pc, #216]	; (40664c <_dtoa_r+0xe34>)
  406572:	f002 f91f 	bl	4087b4 <__adddf3>
  406576:	9d07      	ldr	r5, [sp, #28]
  406578:	4606      	mov	r6, r0
  40657a:	3d01      	subs	r5, #1
  40657c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406580:	9517      	str	r5, [sp, #92]	; 0x5c
  406582:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  406586:	e543      	b.n	406010 <_dtoa_r+0x7f8>
  406588:	4635      	mov	r5, r6
  40658a:	9b06      	ldr	r3, [sp, #24]
  40658c:	9e06      	ldr	r6, [sp, #24]
  40658e:	2239      	movs	r2, #57	; 0x39
  406590:	7032      	strb	r2, [r6, #0]
  406592:	f103 0b01 	add.w	fp, r3, #1
  406596:	463e      	mov	r6, r7
  406598:	9909      	ldr	r1, [sp, #36]	; 0x24
  40659a:	f7ff bbee 	b.w	405d7a <_dtoa_r+0x562>
  40659e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  4065a2:	2000      	movs	r0, #0
  4065a4:	4928      	ldr	r1, [pc, #160]	; (406648 <_dtoa_r+0xe30>)
  4065a6:	f002 f903 	bl	4087b0 <__aeabi_dsub>
  4065aa:	4632      	mov	r2, r6
  4065ac:	463b      	mov	r3, r7
  4065ae:	f002 fd43 	bl	409038 <__aeabi_dcmpgt>
  4065b2:	2800      	cmp	r0, #0
  4065b4:	f43f aef1 	beq.w	40639a <_dtoa_r+0xb82>
  4065b8:	465b      	mov	r3, fp
  4065ba:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  4065be:	469b      	mov	fp, r3
  4065c0:	2a30      	cmp	r2, #48	; 0x30
  4065c2:	f103 33ff 	add.w	r3, r3, #4294967295
  4065c6:	d0f8      	beq.n	4065ba <_dtoa_r+0xda2>
  4065c8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  4065ca:	9507      	str	r5, [sp, #28]
  4065cc:	f7ff baf1 	b.w	405bb2 <_dtoa_r+0x39a>
  4065d0:	4645      	mov	r5, r8
  4065d2:	4654      	mov	r4, sl
  4065d4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4065d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4065d8:	9607      	str	r6, [sp, #28]
  4065da:	f7ff bae3 	b.w	405ba4 <_dtoa_r+0x38c>
  4065de:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4065e2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4065e6:	d0cf      	beq.n	406588 <_dtoa_r+0xd70>
  4065e8:	9b03      	ldr	r3, [sp, #12]
  4065ea:	4635      	mov	r5, r6
  4065ec:	2b00      	cmp	r3, #0
  4065ee:	9e06      	ldr	r6, [sp, #24]
  4065f0:	bfc8      	it	gt
  4065f2:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  4065f6:	f886 a000 	strb.w	sl, [r6]
  4065fa:	f106 0b01 	add.w	fp, r6, #1
  4065fe:	463e      	mov	r6, r7
  406600:	f7ff bbc1 	b.w	405d86 <_dtoa_r+0x56e>
  406604:	f47f aea7 	bne.w	406356 <_dtoa_r+0xb3e>
  406608:	f01a 0f01 	tst.w	sl, #1
  40660c:	f43f aea3 	beq.w	406356 <_dtoa_r+0xb3e>
  406610:	e69b      	b.n	40634a <_dtoa_r+0xb32>
  406612:	4631      	mov	r1, r6
  406614:	4620      	mov	r0, r4
  406616:	220a      	movs	r2, #10
  406618:	2300      	movs	r3, #0
  40661a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40661e:	f001 f913 	bl	407848 <__multadd>
  406622:	4606      	mov	r6, r0
  406624:	f7ff bb6a 	b.w	405cfc <_dtoa_r+0x4e4>
  406628:	f04f 0802 	mov.w	r8, #2
  40662c:	e4d0      	b.n	405fd0 <_dtoa_r+0x7b8>
  40662e:	f43f ab50 	beq.w	405cd2 <_dtoa_r+0x4ba>
  406632:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  406636:	f7ff bbe0 	b.w	405dfa <_dtoa_r+0x5e2>
  40663a:	bf00      	nop
  40663c:	0040a2a8 	.word	0x0040a2a8
  406640:	0040a370 	.word	0x0040a370
  406644:	40240000 	.word	0x40240000
  406648:	3fe00000 	.word	0x3fe00000
  40664c:	401c0000 	.word	0x401c0000

00406650 <__sflush_r>:
  406650:	898b      	ldrh	r3, [r1, #12]
  406652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406656:	b29a      	uxth	r2, r3
  406658:	460d      	mov	r5, r1
  40665a:	0711      	lsls	r1, r2, #28
  40665c:	4680      	mov	r8, r0
  40665e:	d43c      	bmi.n	4066da <__sflush_r+0x8a>
  406660:	686a      	ldr	r2, [r5, #4]
  406662:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406666:	2a00      	cmp	r2, #0
  406668:	81ab      	strh	r3, [r5, #12]
  40666a:	dd59      	ble.n	406720 <__sflush_r+0xd0>
  40666c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40666e:	2c00      	cmp	r4, #0
  406670:	d04b      	beq.n	40670a <__sflush_r+0xba>
  406672:	b29b      	uxth	r3, r3
  406674:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  406678:	2100      	movs	r1, #0
  40667a:	b292      	uxth	r2, r2
  40667c:	f8d8 6000 	ldr.w	r6, [r8]
  406680:	f8c8 1000 	str.w	r1, [r8]
  406684:	2a00      	cmp	r2, #0
  406686:	d04f      	beq.n	406728 <__sflush_r+0xd8>
  406688:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40668a:	075f      	lsls	r7, r3, #29
  40668c:	d505      	bpl.n	40669a <__sflush_r+0x4a>
  40668e:	6869      	ldr	r1, [r5, #4]
  406690:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406692:	1a52      	subs	r2, r2, r1
  406694:	b10b      	cbz	r3, 40669a <__sflush_r+0x4a>
  406696:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  406698:	1ad2      	subs	r2, r2, r3
  40669a:	4640      	mov	r0, r8
  40669c:	69e9      	ldr	r1, [r5, #28]
  40669e:	2300      	movs	r3, #0
  4066a0:	47a0      	blx	r4
  4066a2:	1c44      	adds	r4, r0, #1
  4066a4:	d04a      	beq.n	40673c <__sflush_r+0xec>
  4066a6:	89ab      	ldrh	r3, [r5, #12]
  4066a8:	692a      	ldr	r2, [r5, #16]
  4066aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4066ae:	b29b      	uxth	r3, r3
  4066b0:	2100      	movs	r1, #0
  4066b2:	602a      	str	r2, [r5, #0]
  4066b4:	04da      	lsls	r2, r3, #19
  4066b6:	81ab      	strh	r3, [r5, #12]
  4066b8:	6069      	str	r1, [r5, #4]
  4066ba:	d44c      	bmi.n	406756 <__sflush_r+0x106>
  4066bc:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4066be:	f8c8 6000 	str.w	r6, [r8]
  4066c2:	b311      	cbz	r1, 40670a <__sflush_r+0xba>
  4066c4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4066c8:	4299      	cmp	r1, r3
  4066ca:	d002      	beq.n	4066d2 <__sflush_r+0x82>
  4066cc:	4640      	mov	r0, r8
  4066ce:	f000 f9c3 	bl	406a58 <_free_r>
  4066d2:	2000      	movs	r0, #0
  4066d4:	6328      	str	r0, [r5, #48]	; 0x30
  4066d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066da:	692e      	ldr	r6, [r5, #16]
  4066dc:	b1ae      	cbz	r6, 40670a <__sflush_r+0xba>
  4066de:	0791      	lsls	r1, r2, #30
  4066e0:	682c      	ldr	r4, [r5, #0]
  4066e2:	bf0c      	ite	eq
  4066e4:	696b      	ldreq	r3, [r5, #20]
  4066e6:	2300      	movne	r3, #0
  4066e8:	602e      	str	r6, [r5, #0]
  4066ea:	1ba4      	subs	r4, r4, r6
  4066ec:	60ab      	str	r3, [r5, #8]
  4066ee:	e00a      	b.n	406706 <__sflush_r+0xb6>
  4066f0:	4632      	mov	r2, r6
  4066f2:	4623      	mov	r3, r4
  4066f4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4066f6:	4640      	mov	r0, r8
  4066f8:	69e9      	ldr	r1, [r5, #28]
  4066fa:	47b8      	blx	r7
  4066fc:	2800      	cmp	r0, #0
  4066fe:	ebc0 0404 	rsb	r4, r0, r4
  406702:	4406      	add	r6, r0
  406704:	dd04      	ble.n	406710 <__sflush_r+0xc0>
  406706:	2c00      	cmp	r4, #0
  406708:	dcf2      	bgt.n	4066f0 <__sflush_r+0xa0>
  40670a:	2000      	movs	r0, #0
  40670c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406710:	89ab      	ldrh	r3, [r5, #12]
  406712:	f04f 30ff 	mov.w	r0, #4294967295
  406716:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40671a:	81ab      	strh	r3, [r5, #12]
  40671c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406720:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406722:	2a00      	cmp	r2, #0
  406724:	dca2      	bgt.n	40666c <__sflush_r+0x1c>
  406726:	e7f0      	b.n	40670a <__sflush_r+0xba>
  406728:	2301      	movs	r3, #1
  40672a:	4640      	mov	r0, r8
  40672c:	69e9      	ldr	r1, [r5, #28]
  40672e:	47a0      	blx	r4
  406730:	1c43      	adds	r3, r0, #1
  406732:	4602      	mov	r2, r0
  406734:	d01e      	beq.n	406774 <__sflush_r+0x124>
  406736:	89ab      	ldrh	r3, [r5, #12]
  406738:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40673a:	e7a6      	b.n	40668a <__sflush_r+0x3a>
  40673c:	f8d8 3000 	ldr.w	r3, [r8]
  406740:	b95b      	cbnz	r3, 40675a <__sflush_r+0x10a>
  406742:	89aa      	ldrh	r2, [r5, #12]
  406744:	6929      	ldr	r1, [r5, #16]
  406746:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40674a:	b292      	uxth	r2, r2
  40674c:	606b      	str	r3, [r5, #4]
  40674e:	04d3      	lsls	r3, r2, #19
  406750:	81aa      	strh	r2, [r5, #12]
  406752:	6029      	str	r1, [r5, #0]
  406754:	d5b2      	bpl.n	4066bc <__sflush_r+0x6c>
  406756:	6528      	str	r0, [r5, #80]	; 0x50
  406758:	e7b0      	b.n	4066bc <__sflush_r+0x6c>
  40675a:	2b1d      	cmp	r3, #29
  40675c:	d001      	beq.n	406762 <__sflush_r+0x112>
  40675e:	2b16      	cmp	r3, #22
  406760:	d113      	bne.n	40678a <__sflush_r+0x13a>
  406762:	89a9      	ldrh	r1, [r5, #12]
  406764:	692b      	ldr	r3, [r5, #16]
  406766:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40676a:	2200      	movs	r2, #0
  40676c:	81a9      	strh	r1, [r5, #12]
  40676e:	602b      	str	r3, [r5, #0]
  406770:	606a      	str	r2, [r5, #4]
  406772:	e7a3      	b.n	4066bc <__sflush_r+0x6c>
  406774:	f8d8 3000 	ldr.w	r3, [r8]
  406778:	2b00      	cmp	r3, #0
  40677a:	d0dc      	beq.n	406736 <__sflush_r+0xe6>
  40677c:	2b1d      	cmp	r3, #29
  40677e:	d001      	beq.n	406784 <__sflush_r+0x134>
  406780:	2b16      	cmp	r3, #22
  406782:	d1c5      	bne.n	406710 <__sflush_r+0xc0>
  406784:	f8c8 6000 	str.w	r6, [r8]
  406788:	e7bf      	b.n	40670a <__sflush_r+0xba>
  40678a:	89ab      	ldrh	r3, [r5, #12]
  40678c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406790:	81ab      	strh	r3, [r5, #12]
  406792:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406796:	bf00      	nop

00406798 <_fflush_r>:
  406798:	b510      	push	{r4, lr}
  40679a:	4604      	mov	r4, r0
  40679c:	b082      	sub	sp, #8
  40679e:	b108      	cbz	r0, 4067a4 <_fflush_r+0xc>
  4067a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4067a2:	b153      	cbz	r3, 4067ba <_fflush_r+0x22>
  4067a4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4067a8:	b908      	cbnz	r0, 4067ae <_fflush_r+0x16>
  4067aa:	b002      	add	sp, #8
  4067ac:	bd10      	pop	{r4, pc}
  4067ae:	4620      	mov	r0, r4
  4067b0:	b002      	add	sp, #8
  4067b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4067b6:	f7ff bf4b 	b.w	406650 <__sflush_r>
  4067ba:	9101      	str	r1, [sp, #4]
  4067bc:	f000 f808 	bl	4067d0 <__sinit>
  4067c0:	9901      	ldr	r1, [sp, #4]
  4067c2:	e7ef      	b.n	4067a4 <_fflush_r+0xc>

004067c4 <_cleanup_r>:
  4067c4:	4901      	ldr	r1, [pc, #4]	; (4067cc <_cleanup_r+0x8>)
  4067c6:	f000 bb9f 	b.w	406f08 <_fwalk>
  4067ca:	bf00      	nop
  4067cc:	004086fd 	.word	0x004086fd

004067d0 <__sinit>:
  4067d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4067d4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  4067d6:	b083      	sub	sp, #12
  4067d8:	4607      	mov	r7, r0
  4067da:	2c00      	cmp	r4, #0
  4067dc:	d165      	bne.n	4068aa <__sinit+0xda>
  4067de:	687d      	ldr	r5, [r7, #4]
  4067e0:	4833      	ldr	r0, [pc, #204]	; (4068b0 <__sinit+0xe0>)
  4067e2:	2304      	movs	r3, #4
  4067e4:	2103      	movs	r1, #3
  4067e6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  4067ea:	63f8      	str	r0, [r7, #60]	; 0x3c
  4067ec:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  4067f0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  4067f4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  4067f8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4067fc:	81ab      	strh	r3, [r5, #12]
  4067fe:	602c      	str	r4, [r5, #0]
  406800:	606c      	str	r4, [r5, #4]
  406802:	60ac      	str	r4, [r5, #8]
  406804:	666c      	str	r4, [r5, #100]	; 0x64
  406806:	81ec      	strh	r4, [r5, #14]
  406808:	612c      	str	r4, [r5, #16]
  40680a:	616c      	str	r4, [r5, #20]
  40680c:	61ac      	str	r4, [r5, #24]
  40680e:	4621      	mov	r1, r4
  406810:	2208      	movs	r2, #8
  406812:	f7fc fce9 	bl	4031e8 <memset>
  406816:	f8df b09c 	ldr.w	fp, [pc, #156]	; 4068b4 <__sinit+0xe4>
  40681a:	68be      	ldr	r6, [r7, #8]
  40681c:	f8df a098 	ldr.w	sl, [pc, #152]	; 4068b8 <__sinit+0xe8>
  406820:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4068bc <__sinit+0xec>
  406824:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4068c0 <__sinit+0xf0>
  406828:	2301      	movs	r3, #1
  40682a:	2209      	movs	r2, #9
  40682c:	61ed      	str	r5, [r5, #28]
  40682e:	f8c5 b020 	str.w	fp, [r5, #32]
  406832:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406836:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40683a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40683e:	4621      	mov	r1, r4
  406840:	81f3      	strh	r3, [r6, #14]
  406842:	81b2      	strh	r2, [r6, #12]
  406844:	6034      	str	r4, [r6, #0]
  406846:	6074      	str	r4, [r6, #4]
  406848:	60b4      	str	r4, [r6, #8]
  40684a:	6674      	str	r4, [r6, #100]	; 0x64
  40684c:	6134      	str	r4, [r6, #16]
  40684e:	6174      	str	r4, [r6, #20]
  406850:	61b4      	str	r4, [r6, #24]
  406852:	2208      	movs	r2, #8
  406854:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  406858:	9301      	str	r3, [sp, #4]
  40685a:	f7fc fcc5 	bl	4031e8 <memset>
  40685e:	68fd      	ldr	r5, [r7, #12]
  406860:	2012      	movs	r0, #18
  406862:	2202      	movs	r2, #2
  406864:	61f6      	str	r6, [r6, #28]
  406866:	f8c6 b020 	str.w	fp, [r6, #32]
  40686a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40686e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  406872:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  406876:	4621      	mov	r1, r4
  406878:	81a8      	strh	r0, [r5, #12]
  40687a:	81ea      	strh	r2, [r5, #14]
  40687c:	602c      	str	r4, [r5, #0]
  40687e:	606c      	str	r4, [r5, #4]
  406880:	60ac      	str	r4, [r5, #8]
  406882:	666c      	str	r4, [r5, #100]	; 0x64
  406884:	612c      	str	r4, [r5, #16]
  406886:	616c      	str	r4, [r5, #20]
  406888:	61ac      	str	r4, [r5, #24]
  40688a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40688e:	2208      	movs	r2, #8
  406890:	f7fc fcaa 	bl	4031e8 <memset>
  406894:	9b01      	ldr	r3, [sp, #4]
  406896:	61ed      	str	r5, [r5, #28]
  406898:	f8c5 b020 	str.w	fp, [r5, #32]
  40689c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4068a0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4068a4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4068a8:	63bb      	str	r3, [r7, #56]	; 0x38
  4068aa:	b003      	add	sp, #12
  4068ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068b0:	004067c5 	.word	0x004067c5
  4068b4:	00408231 	.word	0x00408231
  4068b8:	00408255 	.word	0x00408255
  4068bc:	0040828d 	.word	0x0040828d
  4068c0:	004082ad 	.word	0x004082ad

004068c4 <__sfp_lock_acquire>:
  4068c4:	4770      	bx	lr
  4068c6:	bf00      	nop

004068c8 <__sfp_lock_release>:
  4068c8:	4770      	bx	lr
  4068ca:	bf00      	nop

004068cc <__libc_fini_array>:
  4068cc:	b538      	push	{r3, r4, r5, lr}
  4068ce:	4d09      	ldr	r5, [pc, #36]	; (4068f4 <__libc_fini_array+0x28>)
  4068d0:	4c09      	ldr	r4, [pc, #36]	; (4068f8 <__libc_fini_array+0x2c>)
  4068d2:	1b64      	subs	r4, r4, r5
  4068d4:	10a4      	asrs	r4, r4, #2
  4068d6:	bf18      	it	ne
  4068d8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  4068dc:	d005      	beq.n	4068ea <__libc_fini_array+0x1e>
  4068de:	3c01      	subs	r4, #1
  4068e0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4068e4:	4798      	blx	r3
  4068e6:	2c00      	cmp	r4, #0
  4068e8:	d1f9      	bne.n	4068de <__libc_fini_array+0x12>
  4068ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4068ee:	f003 bd63 	b.w	40a3b8 <_fini>
  4068f2:	bf00      	nop
  4068f4:	0040a3c4 	.word	0x0040a3c4
  4068f8:	0040a3c8 	.word	0x0040a3c8

004068fc <_fputwc_r>:
  4068fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406900:	8993      	ldrh	r3, [r2, #12]
  406902:	460f      	mov	r7, r1
  406904:	0499      	lsls	r1, r3, #18
  406906:	b082      	sub	sp, #8
  406908:	4614      	mov	r4, r2
  40690a:	4680      	mov	r8, r0
  40690c:	d406      	bmi.n	40691c <_fputwc_r+0x20>
  40690e:	6e52      	ldr	r2, [r2, #100]	; 0x64
  406910:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406914:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406918:	81a3      	strh	r3, [r4, #12]
  40691a:	6662      	str	r2, [r4, #100]	; 0x64
  40691c:	f000 fb1c 	bl	406f58 <__locale_mb_cur_max>
  406920:	2801      	cmp	r0, #1
  406922:	d03e      	beq.n	4069a2 <_fputwc_r+0xa6>
  406924:	463a      	mov	r2, r7
  406926:	4640      	mov	r0, r8
  406928:	a901      	add	r1, sp, #4
  40692a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40692e:	f001 fdc5 	bl	4084bc <_wcrtomb_r>
  406932:	1c42      	adds	r2, r0, #1
  406934:	4606      	mov	r6, r0
  406936:	d02d      	beq.n	406994 <_fputwc_r+0x98>
  406938:	2800      	cmp	r0, #0
  40693a:	d03a      	beq.n	4069b2 <_fputwc_r+0xb6>
  40693c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  406940:	2500      	movs	r5, #0
  406942:	e009      	b.n	406958 <_fputwc_r+0x5c>
  406944:	6823      	ldr	r3, [r4, #0]
  406946:	7019      	strb	r1, [r3, #0]
  406948:	6823      	ldr	r3, [r4, #0]
  40694a:	3301      	adds	r3, #1
  40694c:	6023      	str	r3, [r4, #0]
  40694e:	3501      	adds	r5, #1
  406950:	42b5      	cmp	r5, r6
  406952:	d22e      	bcs.n	4069b2 <_fputwc_r+0xb6>
  406954:	ab01      	add	r3, sp, #4
  406956:	5ce9      	ldrb	r1, [r5, r3]
  406958:	68a3      	ldr	r3, [r4, #8]
  40695a:	3b01      	subs	r3, #1
  40695c:	2b00      	cmp	r3, #0
  40695e:	60a3      	str	r3, [r4, #8]
  406960:	daf0      	bge.n	406944 <_fputwc_r+0x48>
  406962:	69a2      	ldr	r2, [r4, #24]
  406964:	4293      	cmp	r3, r2
  406966:	db06      	blt.n	406976 <_fputwc_r+0x7a>
  406968:	6823      	ldr	r3, [r4, #0]
  40696a:	7019      	strb	r1, [r3, #0]
  40696c:	6823      	ldr	r3, [r4, #0]
  40696e:	7819      	ldrb	r1, [r3, #0]
  406970:	3301      	adds	r3, #1
  406972:	290a      	cmp	r1, #10
  406974:	d1ea      	bne.n	40694c <_fputwc_r+0x50>
  406976:	4640      	mov	r0, r8
  406978:	4622      	mov	r2, r4
  40697a:	f001 fd4b 	bl	408414 <__swbuf_r>
  40697e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  406982:	4258      	negs	r0, r3
  406984:	4158      	adcs	r0, r3
  406986:	2800      	cmp	r0, #0
  406988:	d0e1      	beq.n	40694e <_fputwc_r+0x52>
  40698a:	f04f 30ff 	mov.w	r0, #4294967295
  40698e:	b002      	add	sp, #8
  406990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406994:	89a3      	ldrh	r3, [r4, #12]
  406996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40699a:	81a3      	strh	r3, [r4, #12]
  40699c:	b002      	add	sp, #8
  40699e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069a2:	1e7b      	subs	r3, r7, #1
  4069a4:	2bfe      	cmp	r3, #254	; 0xfe
  4069a6:	d8bd      	bhi.n	406924 <_fputwc_r+0x28>
  4069a8:	b2f9      	uxtb	r1, r7
  4069aa:	4606      	mov	r6, r0
  4069ac:	f88d 1004 	strb.w	r1, [sp, #4]
  4069b0:	e7c6      	b.n	406940 <_fputwc_r+0x44>
  4069b2:	4638      	mov	r0, r7
  4069b4:	b002      	add	sp, #8
  4069b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069ba:	bf00      	nop

004069bc <_malloc_trim_r>:
  4069bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069be:	4d23      	ldr	r5, [pc, #140]	; (406a4c <_malloc_trim_r+0x90>)
  4069c0:	460f      	mov	r7, r1
  4069c2:	4604      	mov	r4, r0
  4069c4:	f000 ff0c 	bl	4077e0 <__malloc_lock>
  4069c8:	68ab      	ldr	r3, [r5, #8]
  4069ca:	685e      	ldr	r6, [r3, #4]
  4069cc:	f026 0603 	bic.w	r6, r6, #3
  4069d0:	1bf1      	subs	r1, r6, r7
  4069d2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4069d6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4069da:	f021 010f 	bic.w	r1, r1, #15
  4069de:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  4069e2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  4069e6:	db07      	blt.n	4069f8 <_malloc_trim_r+0x3c>
  4069e8:	4620      	mov	r0, r4
  4069ea:	2100      	movs	r1, #0
  4069ec:	f001 fc0e 	bl	40820c <_sbrk_r>
  4069f0:	68ab      	ldr	r3, [r5, #8]
  4069f2:	4433      	add	r3, r6
  4069f4:	4298      	cmp	r0, r3
  4069f6:	d004      	beq.n	406a02 <_malloc_trim_r+0x46>
  4069f8:	4620      	mov	r0, r4
  4069fa:	f000 fef3 	bl	4077e4 <__malloc_unlock>
  4069fe:	2000      	movs	r0, #0
  406a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a02:	4620      	mov	r0, r4
  406a04:	4279      	negs	r1, r7
  406a06:	f001 fc01 	bl	40820c <_sbrk_r>
  406a0a:	3001      	adds	r0, #1
  406a0c:	d00d      	beq.n	406a2a <_malloc_trim_r+0x6e>
  406a0e:	4b10      	ldr	r3, [pc, #64]	; (406a50 <_malloc_trim_r+0x94>)
  406a10:	68aa      	ldr	r2, [r5, #8]
  406a12:	6819      	ldr	r1, [r3, #0]
  406a14:	1bf6      	subs	r6, r6, r7
  406a16:	f046 0601 	orr.w	r6, r6, #1
  406a1a:	4620      	mov	r0, r4
  406a1c:	1bc9      	subs	r1, r1, r7
  406a1e:	6056      	str	r6, [r2, #4]
  406a20:	6019      	str	r1, [r3, #0]
  406a22:	f000 fedf 	bl	4077e4 <__malloc_unlock>
  406a26:	2001      	movs	r0, #1
  406a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a2a:	4620      	mov	r0, r4
  406a2c:	2100      	movs	r1, #0
  406a2e:	f001 fbed 	bl	40820c <_sbrk_r>
  406a32:	68ab      	ldr	r3, [r5, #8]
  406a34:	1ac2      	subs	r2, r0, r3
  406a36:	2a0f      	cmp	r2, #15
  406a38:	ddde      	ble.n	4069f8 <_malloc_trim_r+0x3c>
  406a3a:	4d06      	ldr	r5, [pc, #24]	; (406a54 <_malloc_trim_r+0x98>)
  406a3c:	4904      	ldr	r1, [pc, #16]	; (406a50 <_malloc_trim_r+0x94>)
  406a3e:	682d      	ldr	r5, [r5, #0]
  406a40:	f042 0201 	orr.w	r2, r2, #1
  406a44:	1b40      	subs	r0, r0, r5
  406a46:	605a      	str	r2, [r3, #4]
  406a48:	6008      	str	r0, [r1, #0]
  406a4a:	e7d5      	b.n	4069f8 <_malloc_trim_r+0x3c>
  406a4c:	20000578 	.word	0x20000578
  406a50:	20000e14 	.word	0x20000e14
  406a54:	20000984 	.word	0x20000984

00406a58 <_free_r>:
  406a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a5c:	460d      	mov	r5, r1
  406a5e:	4606      	mov	r6, r0
  406a60:	2900      	cmp	r1, #0
  406a62:	d055      	beq.n	406b10 <_free_r+0xb8>
  406a64:	f000 febc 	bl	4077e0 <__malloc_lock>
  406a68:	f855 1c04 	ldr.w	r1, [r5, #-4]
  406a6c:	f8df c170 	ldr.w	ip, [pc, #368]	; 406be0 <_free_r+0x188>
  406a70:	f1a5 0408 	sub.w	r4, r5, #8
  406a74:	f021 0301 	bic.w	r3, r1, #1
  406a78:	18e2      	adds	r2, r4, r3
  406a7a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  406a7e:	6857      	ldr	r7, [r2, #4]
  406a80:	4290      	cmp	r0, r2
  406a82:	f027 0703 	bic.w	r7, r7, #3
  406a86:	d068      	beq.n	406b5a <_free_r+0x102>
  406a88:	f011 0101 	ands.w	r1, r1, #1
  406a8c:	6057      	str	r7, [r2, #4]
  406a8e:	d032      	beq.n	406af6 <_free_r+0x9e>
  406a90:	2100      	movs	r1, #0
  406a92:	19d0      	adds	r0, r2, r7
  406a94:	6840      	ldr	r0, [r0, #4]
  406a96:	07c0      	lsls	r0, r0, #31
  406a98:	d406      	bmi.n	406aa8 <_free_r+0x50>
  406a9a:	443b      	add	r3, r7
  406a9c:	6890      	ldr	r0, [r2, #8]
  406a9e:	2900      	cmp	r1, #0
  406aa0:	d04d      	beq.n	406b3e <_free_r+0xe6>
  406aa2:	68d2      	ldr	r2, [r2, #12]
  406aa4:	60c2      	str	r2, [r0, #12]
  406aa6:	6090      	str	r0, [r2, #8]
  406aa8:	f043 0201 	orr.w	r2, r3, #1
  406aac:	6062      	str	r2, [r4, #4]
  406aae:	50e3      	str	r3, [r4, r3]
  406ab0:	b9e1      	cbnz	r1, 406aec <_free_r+0x94>
  406ab2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406ab6:	d32d      	bcc.n	406b14 <_free_r+0xbc>
  406ab8:	0a5a      	lsrs	r2, r3, #9
  406aba:	2a04      	cmp	r2, #4
  406abc:	d869      	bhi.n	406b92 <_free_r+0x13a>
  406abe:	0998      	lsrs	r0, r3, #6
  406ac0:	3038      	adds	r0, #56	; 0x38
  406ac2:	0041      	lsls	r1, r0, #1
  406ac4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  406ac8:	f8dc 2008 	ldr.w	r2, [ip, #8]
  406acc:	4944      	ldr	r1, [pc, #272]	; (406be0 <_free_r+0x188>)
  406ace:	4562      	cmp	r2, ip
  406ad0:	d065      	beq.n	406b9e <_free_r+0x146>
  406ad2:	6851      	ldr	r1, [r2, #4]
  406ad4:	f021 0103 	bic.w	r1, r1, #3
  406ad8:	428b      	cmp	r3, r1
  406ada:	d202      	bcs.n	406ae2 <_free_r+0x8a>
  406adc:	6892      	ldr	r2, [r2, #8]
  406ade:	4594      	cmp	ip, r2
  406ae0:	d1f7      	bne.n	406ad2 <_free_r+0x7a>
  406ae2:	68d3      	ldr	r3, [r2, #12]
  406ae4:	60e3      	str	r3, [r4, #12]
  406ae6:	60a2      	str	r2, [r4, #8]
  406ae8:	609c      	str	r4, [r3, #8]
  406aea:	60d4      	str	r4, [r2, #12]
  406aec:	4630      	mov	r0, r6
  406aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406af2:	f000 be77 	b.w	4077e4 <__malloc_unlock>
  406af6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  406afa:	f10c 0808 	add.w	r8, ip, #8
  406afe:	1b64      	subs	r4, r4, r5
  406b00:	68a0      	ldr	r0, [r4, #8]
  406b02:	442b      	add	r3, r5
  406b04:	4540      	cmp	r0, r8
  406b06:	d042      	beq.n	406b8e <_free_r+0x136>
  406b08:	68e5      	ldr	r5, [r4, #12]
  406b0a:	60c5      	str	r5, [r0, #12]
  406b0c:	60a8      	str	r0, [r5, #8]
  406b0e:	e7c0      	b.n	406a92 <_free_r+0x3a>
  406b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b14:	08db      	lsrs	r3, r3, #3
  406b16:	109a      	asrs	r2, r3, #2
  406b18:	2001      	movs	r0, #1
  406b1a:	4090      	lsls	r0, r2
  406b1c:	f8dc 1004 	ldr.w	r1, [ip, #4]
  406b20:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  406b24:	689a      	ldr	r2, [r3, #8]
  406b26:	4301      	orrs	r1, r0
  406b28:	60a2      	str	r2, [r4, #8]
  406b2a:	60e3      	str	r3, [r4, #12]
  406b2c:	f8cc 1004 	str.w	r1, [ip, #4]
  406b30:	4630      	mov	r0, r6
  406b32:	609c      	str	r4, [r3, #8]
  406b34:	60d4      	str	r4, [r2, #12]
  406b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b3a:	f000 be53 	b.w	4077e4 <__malloc_unlock>
  406b3e:	4d29      	ldr	r5, [pc, #164]	; (406be4 <_free_r+0x18c>)
  406b40:	42a8      	cmp	r0, r5
  406b42:	d1ae      	bne.n	406aa2 <_free_r+0x4a>
  406b44:	f043 0201 	orr.w	r2, r3, #1
  406b48:	f8cc 4014 	str.w	r4, [ip, #20]
  406b4c:	f8cc 4010 	str.w	r4, [ip, #16]
  406b50:	60e0      	str	r0, [r4, #12]
  406b52:	60a0      	str	r0, [r4, #8]
  406b54:	6062      	str	r2, [r4, #4]
  406b56:	50e3      	str	r3, [r4, r3]
  406b58:	e7c8      	b.n	406aec <_free_r+0x94>
  406b5a:	441f      	add	r7, r3
  406b5c:	07cb      	lsls	r3, r1, #31
  406b5e:	d407      	bmi.n	406b70 <_free_r+0x118>
  406b60:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406b64:	1a64      	subs	r4, r4, r1
  406b66:	68e3      	ldr	r3, [r4, #12]
  406b68:	68a2      	ldr	r2, [r4, #8]
  406b6a:	440f      	add	r7, r1
  406b6c:	60d3      	str	r3, [r2, #12]
  406b6e:	609a      	str	r2, [r3, #8]
  406b70:	4b1d      	ldr	r3, [pc, #116]	; (406be8 <_free_r+0x190>)
  406b72:	f047 0201 	orr.w	r2, r7, #1
  406b76:	681b      	ldr	r3, [r3, #0]
  406b78:	6062      	str	r2, [r4, #4]
  406b7a:	429f      	cmp	r7, r3
  406b7c:	f8cc 4008 	str.w	r4, [ip, #8]
  406b80:	d3b4      	bcc.n	406aec <_free_r+0x94>
  406b82:	4b1a      	ldr	r3, [pc, #104]	; (406bec <_free_r+0x194>)
  406b84:	4630      	mov	r0, r6
  406b86:	6819      	ldr	r1, [r3, #0]
  406b88:	f7ff ff18 	bl	4069bc <_malloc_trim_r>
  406b8c:	e7ae      	b.n	406aec <_free_r+0x94>
  406b8e:	2101      	movs	r1, #1
  406b90:	e77f      	b.n	406a92 <_free_r+0x3a>
  406b92:	2a14      	cmp	r2, #20
  406b94:	d80b      	bhi.n	406bae <_free_r+0x156>
  406b96:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  406b9a:	0041      	lsls	r1, r0, #1
  406b9c:	e792      	b.n	406ac4 <_free_r+0x6c>
  406b9e:	1080      	asrs	r0, r0, #2
  406ba0:	2501      	movs	r5, #1
  406ba2:	4085      	lsls	r5, r0
  406ba4:	6848      	ldr	r0, [r1, #4]
  406ba6:	4613      	mov	r3, r2
  406ba8:	4328      	orrs	r0, r5
  406baa:	6048      	str	r0, [r1, #4]
  406bac:	e79a      	b.n	406ae4 <_free_r+0x8c>
  406bae:	2a54      	cmp	r2, #84	; 0x54
  406bb0:	d803      	bhi.n	406bba <_free_r+0x162>
  406bb2:	0b18      	lsrs	r0, r3, #12
  406bb4:	306e      	adds	r0, #110	; 0x6e
  406bb6:	0041      	lsls	r1, r0, #1
  406bb8:	e784      	b.n	406ac4 <_free_r+0x6c>
  406bba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406bbe:	d803      	bhi.n	406bc8 <_free_r+0x170>
  406bc0:	0bd8      	lsrs	r0, r3, #15
  406bc2:	3077      	adds	r0, #119	; 0x77
  406bc4:	0041      	lsls	r1, r0, #1
  406bc6:	e77d      	b.n	406ac4 <_free_r+0x6c>
  406bc8:	f240 5154 	movw	r1, #1364	; 0x554
  406bcc:	428a      	cmp	r2, r1
  406bce:	d803      	bhi.n	406bd8 <_free_r+0x180>
  406bd0:	0c98      	lsrs	r0, r3, #18
  406bd2:	307c      	adds	r0, #124	; 0x7c
  406bd4:	0041      	lsls	r1, r0, #1
  406bd6:	e775      	b.n	406ac4 <_free_r+0x6c>
  406bd8:	21fc      	movs	r1, #252	; 0xfc
  406bda:	207e      	movs	r0, #126	; 0x7e
  406bdc:	e772      	b.n	406ac4 <_free_r+0x6c>
  406bde:	bf00      	nop
  406be0:	20000578 	.word	0x20000578
  406be4:	20000580 	.word	0x20000580
  406be8:	20000980 	.word	0x20000980
  406bec:	20000e10 	.word	0x20000e10

00406bf0 <__sfvwrite_r>:
  406bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bf4:	6893      	ldr	r3, [r2, #8]
  406bf6:	b083      	sub	sp, #12
  406bf8:	4616      	mov	r6, r2
  406bfa:	4681      	mov	r9, r0
  406bfc:	460c      	mov	r4, r1
  406bfe:	b32b      	cbz	r3, 406c4c <__sfvwrite_r+0x5c>
  406c00:	898b      	ldrh	r3, [r1, #12]
  406c02:	0719      	lsls	r1, r3, #28
  406c04:	d526      	bpl.n	406c54 <__sfvwrite_r+0x64>
  406c06:	6922      	ldr	r2, [r4, #16]
  406c08:	b322      	cbz	r2, 406c54 <__sfvwrite_r+0x64>
  406c0a:	f003 0202 	and.w	r2, r3, #2
  406c0e:	b292      	uxth	r2, r2
  406c10:	6835      	ldr	r5, [r6, #0]
  406c12:	2a00      	cmp	r2, #0
  406c14:	d02c      	beq.n	406c70 <__sfvwrite_r+0x80>
  406c16:	f04f 0a00 	mov.w	sl, #0
  406c1a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 406f04 <__sfvwrite_r+0x314>
  406c1e:	46d0      	mov	r8, sl
  406c20:	45d8      	cmp	r8, fp
  406c22:	bf34      	ite	cc
  406c24:	4643      	movcc	r3, r8
  406c26:	465b      	movcs	r3, fp
  406c28:	4652      	mov	r2, sl
  406c2a:	4648      	mov	r0, r9
  406c2c:	f1b8 0f00 	cmp.w	r8, #0
  406c30:	d04f      	beq.n	406cd2 <__sfvwrite_r+0xe2>
  406c32:	69e1      	ldr	r1, [r4, #28]
  406c34:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406c36:	47b8      	blx	r7
  406c38:	2800      	cmp	r0, #0
  406c3a:	dd56      	ble.n	406cea <__sfvwrite_r+0xfa>
  406c3c:	68b3      	ldr	r3, [r6, #8]
  406c3e:	4482      	add	sl, r0
  406c40:	1a1b      	subs	r3, r3, r0
  406c42:	ebc0 0808 	rsb	r8, r0, r8
  406c46:	60b3      	str	r3, [r6, #8]
  406c48:	2b00      	cmp	r3, #0
  406c4a:	d1e9      	bne.n	406c20 <__sfvwrite_r+0x30>
  406c4c:	2000      	movs	r0, #0
  406c4e:	b003      	add	sp, #12
  406c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c54:	4648      	mov	r0, r9
  406c56:	4621      	mov	r1, r4
  406c58:	f7fe fcd2 	bl	405600 <__swsetup_r>
  406c5c:	2800      	cmp	r0, #0
  406c5e:	f040 8148 	bne.w	406ef2 <__sfvwrite_r+0x302>
  406c62:	89a3      	ldrh	r3, [r4, #12]
  406c64:	6835      	ldr	r5, [r6, #0]
  406c66:	f003 0202 	and.w	r2, r3, #2
  406c6a:	b292      	uxth	r2, r2
  406c6c:	2a00      	cmp	r2, #0
  406c6e:	d1d2      	bne.n	406c16 <__sfvwrite_r+0x26>
  406c70:	f013 0a01 	ands.w	sl, r3, #1
  406c74:	d142      	bne.n	406cfc <__sfvwrite_r+0x10c>
  406c76:	46d0      	mov	r8, sl
  406c78:	f1b8 0f00 	cmp.w	r8, #0
  406c7c:	d023      	beq.n	406cc6 <__sfvwrite_r+0xd6>
  406c7e:	059a      	lsls	r2, r3, #22
  406c80:	68a7      	ldr	r7, [r4, #8]
  406c82:	d576      	bpl.n	406d72 <__sfvwrite_r+0x182>
  406c84:	45b8      	cmp	r8, r7
  406c86:	f0c0 80a4 	bcc.w	406dd2 <__sfvwrite_r+0x1e2>
  406c8a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406c8e:	f040 80b2 	bne.w	406df6 <__sfvwrite_r+0x206>
  406c92:	6820      	ldr	r0, [r4, #0]
  406c94:	46bb      	mov	fp, r7
  406c96:	4651      	mov	r1, sl
  406c98:	465a      	mov	r2, fp
  406c9a:	f000 fd3b 	bl	407714 <memmove>
  406c9e:	68a2      	ldr	r2, [r4, #8]
  406ca0:	6821      	ldr	r1, [r4, #0]
  406ca2:	1bd2      	subs	r2, r2, r7
  406ca4:	eb01 030b 	add.w	r3, r1, fp
  406ca8:	60a2      	str	r2, [r4, #8]
  406caa:	6023      	str	r3, [r4, #0]
  406cac:	4642      	mov	r2, r8
  406cae:	68b3      	ldr	r3, [r6, #8]
  406cb0:	4492      	add	sl, r2
  406cb2:	1a9b      	subs	r3, r3, r2
  406cb4:	ebc2 0808 	rsb	r8, r2, r8
  406cb8:	60b3      	str	r3, [r6, #8]
  406cba:	2b00      	cmp	r3, #0
  406cbc:	d0c6      	beq.n	406c4c <__sfvwrite_r+0x5c>
  406cbe:	89a3      	ldrh	r3, [r4, #12]
  406cc0:	f1b8 0f00 	cmp.w	r8, #0
  406cc4:	d1db      	bne.n	406c7e <__sfvwrite_r+0x8e>
  406cc6:	f8d5 a000 	ldr.w	sl, [r5]
  406cca:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406cce:	3508      	adds	r5, #8
  406cd0:	e7d2      	b.n	406c78 <__sfvwrite_r+0x88>
  406cd2:	f8d5 a000 	ldr.w	sl, [r5]
  406cd6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406cda:	3508      	adds	r5, #8
  406cdc:	e7a0      	b.n	406c20 <__sfvwrite_r+0x30>
  406cde:	4648      	mov	r0, r9
  406ce0:	4621      	mov	r1, r4
  406ce2:	f7ff fd59 	bl	406798 <_fflush_r>
  406ce6:	2800      	cmp	r0, #0
  406ce8:	d059      	beq.n	406d9e <__sfvwrite_r+0x1ae>
  406cea:	89a3      	ldrh	r3, [r4, #12]
  406cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406cf0:	f04f 30ff 	mov.w	r0, #4294967295
  406cf4:	81a3      	strh	r3, [r4, #12]
  406cf6:	b003      	add	sp, #12
  406cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cfc:	4692      	mov	sl, r2
  406cfe:	9201      	str	r2, [sp, #4]
  406d00:	4693      	mov	fp, r2
  406d02:	4690      	mov	r8, r2
  406d04:	f1b8 0f00 	cmp.w	r8, #0
  406d08:	d02b      	beq.n	406d62 <__sfvwrite_r+0x172>
  406d0a:	9f01      	ldr	r7, [sp, #4]
  406d0c:	2f00      	cmp	r7, #0
  406d0e:	d064      	beq.n	406dda <__sfvwrite_r+0x1ea>
  406d10:	6820      	ldr	r0, [r4, #0]
  406d12:	6921      	ldr	r1, [r4, #16]
  406d14:	45c2      	cmp	sl, r8
  406d16:	bf34      	ite	cc
  406d18:	4653      	movcc	r3, sl
  406d1a:	4643      	movcs	r3, r8
  406d1c:	4288      	cmp	r0, r1
  406d1e:	461f      	mov	r7, r3
  406d20:	f8d4 c008 	ldr.w	ip, [r4, #8]
  406d24:	6962      	ldr	r2, [r4, #20]
  406d26:	d903      	bls.n	406d30 <__sfvwrite_r+0x140>
  406d28:	4494      	add	ip, r2
  406d2a:	4563      	cmp	r3, ip
  406d2c:	f300 80ae 	bgt.w	406e8c <__sfvwrite_r+0x29c>
  406d30:	4293      	cmp	r3, r2
  406d32:	db36      	blt.n	406da2 <__sfvwrite_r+0x1b2>
  406d34:	4613      	mov	r3, r2
  406d36:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406d38:	4648      	mov	r0, r9
  406d3a:	69e1      	ldr	r1, [r4, #28]
  406d3c:	465a      	mov	r2, fp
  406d3e:	47b8      	blx	r7
  406d40:	1e07      	subs	r7, r0, #0
  406d42:	ddd2      	ble.n	406cea <__sfvwrite_r+0xfa>
  406d44:	ebba 0a07 	subs.w	sl, sl, r7
  406d48:	d03a      	beq.n	406dc0 <__sfvwrite_r+0x1d0>
  406d4a:	68b3      	ldr	r3, [r6, #8]
  406d4c:	44bb      	add	fp, r7
  406d4e:	1bdb      	subs	r3, r3, r7
  406d50:	ebc7 0808 	rsb	r8, r7, r8
  406d54:	60b3      	str	r3, [r6, #8]
  406d56:	2b00      	cmp	r3, #0
  406d58:	f43f af78 	beq.w	406c4c <__sfvwrite_r+0x5c>
  406d5c:	f1b8 0f00 	cmp.w	r8, #0
  406d60:	d1d3      	bne.n	406d0a <__sfvwrite_r+0x11a>
  406d62:	2700      	movs	r7, #0
  406d64:	f8d5 b000 	ldr.w	fp, [r5]
  406d68:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406d6c:	9701      	str	r7, [sp, #4]
  406d6e:	3508      	adds	r5, #8
  406d70:	e7c8      	b.n	406d04 <__sfvwrite_r+0x114>
  406d72:	6820      	ldr	r0, [r4, #0]
  406d74:	6923      	ldr	r3, [r4, #16]
  406d76:	4298      	cmp	r0, r3
  406d78:	d802      	bhi.n	406d80 <__sfvwrite_r+0x190>
  406d7a:	6963      	ldr	r3, [r4, #20]
  406d7c:	4598      	cmp	r8, r3
  406d7e:	d272      	bcs.n	406e66 <__sfvwrite_r+0x276>
  406d80:	45b8      	cmp	r8, r7
  406d82:	bf38      	it	cc
  406d84:	4647      	movcc	r7, r8
  406d86:	463a      	mov	r2, r7
  406d88:	4651      	mov	r1, sl
  406d8a:	f000 fcc3 	bl	407714 <memmove>
  406d8e:	68a3      	ldr	r3, [r4, #8]
  406d90:	6822      	ldr	r2, [r4, #0]
  406d92:	1bdb      	subs	r3, r3, r7
  406d94:	443a      	add	r2, r7
  406d96:	60a3      	str	r3, [r4, #8]
  406d98:	6022      	str	r2, [r4, #0]
  406d9a:	2b00      	cmp	r3, #0
  406d9c:	d09f      	beq.n	406cde <__sfvwrite_r+0xee>
  406d9e:	463a      	mov	r2, r7
  406da0:	e785      	b.n	406cae <__sfvwrite_r+0xbe>
  406da2:	461a      	mov	r2, r3
  406da4:	4659      	mov	r1, fp
  406da6:	9300      	str	r3, [sp, #0]
  406da8:	f000 fcb4 	bl	407714 <memmove>
  406dac:	9b00      	ldr	r3, [sp, #0]
  406dae:	68a1      	ldr	r1, [r4, #8]
  406db0:	6822      	ldr	r2, [r4, #0]
  406db2:	1ac9      	subs	r1, r1, r3
  406db4:	ebba 0a07 	subs.w	sl, sl, r7
  406db8:	4413      	add	r3, r2
  406dba:	60a1      	str	r1, [r4, #8]
  406dbc:	6023      	str	r3, [r4, #0]
  406dbe:	d1c4      	bne.n	406d4a <__sfvwrite_r+0x15a>
  406dc0:	4648      	mov	r0, r9
  406dc2:	4621      	mov	r1, r4
  406dc4:	f7ff fce8 	bl	406798 <_fflush_r>
  406dc8:	2800      	cmp	r0, #0
  406dca:	d18e      	bne.n	406cea <__sfvwrite_r+0xfa>
  406dcc:	f8cd a004 	str.w	sl, [sp, #4]
  406dd0:	e7bb      	b.n	406d4a <__sfvwrite_r+0x15a>
  406dd2:	6820      	ldr	r0, [r4, #0]
  406dd4:	4647      	mov	r7, r8
  406dd6:	46c3      	mov	fp, r8
  406dd8:	e75d      	b.n	406c96 <__sfvwrite_r+0xa6>
  406dda:	4658      	mov	r0, fp
  406ddc:	210a      	movs	r1, #10
  406dde:	4642      	mov	r2, r8
  406de0:	f000 fbd8 	bl	407594 <memchr>
  406de4:	2800      	cmp	r0, #0
  406de6:	d07f      	beq.n	406ee8 <__sfvwrite_r+0x2f8>
  406de8:	f100 0a01 	add.w	sl, r0, #1
  406dec:	2701      	movs	r7, #1
  406dee:	ebcb 0a0a 	rsb	sl, fp, sl
  406df2:	9701      	str	r7, [sp, #4]
  406df4:	e78c      	b.n	406d10 <__sfvwrite_r+0x120>
  406df6:	6822      	ldr	r2, [r4, #0]
  406df8:	6921      	ldr	r1, [r4, #16]
  406dfa:	6967      	ldr	r7, [r4, #20]
  406dfc:	ebc1 0c02 	rsb	ip, r1, r2
  406e00:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  406e04:	f10c 0201 	add.w	r2, ip, #1
  406e08:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  406e0c:	4442      	add	r2, r8
  406e0e:	107f      	asrs	r7, r7, #1
  406e10:	4297      	cmp	r7, r2
  406e12:	bf34      	ite	cc
  406e14:	4617      	movcc	r7, r2
  406e16:	463a      	movcs	r2, r7
  406e18:	055b      	lsls	r3, r3, #21
  406e1a:	d54f      	bpl.n	406ebc <__sfvwrite_r+0x2cc>
  406e1c:	4611      	mov	r1, r2
  406e1e:	4648      	mov	r0, r9
  406e20:	f8cd c000 	str.w	ip, [sp]
  406e24:	f000 f91a 	bl	40705c <_malloc_r>
  406e28:	f8dd c000 	ldr.w	ip, [sp]
  406e2c:	4683      	mov	fp, r0
  406e2e:	2800      	cmp	r0, #0
  406e30:	d062      	beq.n	406ef8 <__sfvwrite_r+0x308>
  406e32:	4662      	mov	r2, ip
  406e34:	6921      	ldr	r1, [r4, #16]
  406e36:	f8cd c000 	str.w	ip, [sp]
  406e3a:	f000 fbf5 	bl	407628 <memcpy>
  406e3e:	89a2      	ldrh	r2, [r4, #12]
  406e40:	f8dd c000 	ldr.w	ip, [sp]
  406e44:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406e48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406e4c:	81a2      	strh	r2, [r4, #12]
  406e4e:	eb0b 000c 	add.w	r0, fp, ip
  406e52:	ebcc 0207 	rsb	r2, ip, r7
  406e56:	f8c4 b010 	str.w	fp, [r4, #16]
  406e5a:	6167      	str	r7, [r4, #20]
  406e5c:	6020      	str	r0, [r4, #0]
  406e5e:	60a2      	str	r2, [r4, #8]
  406e60:	4647      	mov	r7, r8
  406e62:	46c3      	mov	fp, r8
  406e64:	e717      	b.n	406c96 <__sfvwrite_r+0xa6>
  406e66:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  406e6a:	4590      	cmp	r8, r2
  406e6c:	bf38      	it	cc
  406e6e:	4642      	movcc	r2, r8
  406e70:	fb92 f2f3 	sdiv	r2, r2, r3
  406e74:	fb02 f303 	mul.w	r3, r2, r3
  406e78:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406e7a:	4648      	mov	r0, r9
  406e7c:	69e1      	ldr	r1, [r4, #28]
  406e7e:	4652      	mov	r2, sl
  406e80:	47b8      	blx	r7
  406e82:	2800      	cmp	r0, #0
  406e84:	f77f af31 	ble.w	406cea <__sfvwrite_r+0xfa>
  406e88:	4602      	mov	r2, r0
  406e8a:	e710      	b.n	406cae <__sfvwrite_r+0xbe>
  406e8c:	4662      	mov	r2, ip
  406e8e:	4659      	mov	r1, fp
  406e90:	f8cd c000 	str.w	ip, [sp]
  406e94:	f000 fc3e 	bl	407714 <memmove>
  406e98:	f8dd c000 	ldr.w	ip, [sp]
  406e9c:	6823      	ldr	r3, [r4, #0]
  406e9e:	4648      	mov	r0, r9
  406ea0:	4463      	add	r3, ip
  406ea2:	6023      	str	r3, [r4, #0]
  406ea4:	4621      	mov	r1, r4
  406ea6:	f8cd c000 	str.w	ip, [sp]
  406eaa:	f7ff fc75 	bl	406798 <_fflush_r>
  406eae:	f8dd c000 	ldr.w	ip, [sp]
  406eb2:	2800      	cmp	r0, #0
  406eb4:	f47f af19 	bne.w	406cea <__sfvwrite_r+0xfa>
  406eb8:	4667      	mov	r7, ip
  406eba:	e743      	b.n	406d44 <__sfvwrite_r+0x154>
  406ebc:	4648      	mov	r0, r9
  406ebe:	f8cd c000 	str.w	ip, [sp]
  406ec2:	f000 ff9b 	bl	407dfc <_realloc_r>
  406ec6:	f8dd c000 	ldr.w	ip, [sp]
  406eca:	4683      	mov	fp, r0
  406ecc:	2800      	cmp	r0, #0
  406ece:	d1be      	bne.n	406e4e <__sfvwrite_r+0x25e>
  406ed0:	4648      	mov	r0, r9
  406ed2:	6921      	ldr	r1, [r4, #16]
  406ed4:	f7ff fdc0 	bl	406a58 <_free_r>
  406ed8:	89a3      	ldrh	r3, [r4, #12]
  406eda:	220c      	movs	r2, #12
  406edc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406ee0:	b29b      	uxth	r3, r3
  406ee2:	f8c9 2000 	str.w	r2, [r9]
  406ee6:	e701      	b.n	406cec <__sfvwrite_r+0xfc>
  406ee8:	2701      	movs	r7, #1
  406eea:	f108 0a01 	add.w	sl, r8, #1
  406eee:	9701      	str	r7, [sp, #4]
  406ef0:	e70e      	b.n	406d10 <__sfvwrite_r+0x120>
  406ef2:	f04f 30ff 	mov.w	r0, #4294967295
  406ef6:	e6aa      	b.n	406c4e <__sfvwrite_r+0x5e>
  406ef8:	230c      	movs	r3, #12
  406efa:	f8c9 3000 	str.w	r3, [r9]
  406efe:	89a3      	ldrh	r3, [r4, #12]
  406f00:	e6f4      	b.n	406cec <__sfvwrite_r+0xfc>
  406f02:	bf00      	nop
  406f04:	7ffffc00 	.word	0x7ffffc00

00406f08 <_fwalk>:
  406f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f0c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406f10:	4688      	mov	r8, r1
  406f12:	d019      	beq.n	406f48 <_fwalk+0x40>
  406f14:	2600      	movs	r6, #0
  406f16:	687d      	ldr	r5, [r7, #4]
  406f18:	68bc      	ldr	r4, [r7, #8]
  406f1a:	3d01      	subs	r5, #1
  406f1c:	d40e      	bmi.n	406f3c <_fwalk+0x34>
  406f1e:	89a3      	ldrh	r3, [r4, #12]
  406f20:	3d01      	subs	r5, #1
  406f22:	2b01      	cmp	r3, #1
  406f24:	d906      	bls.n	406f34 <_fwalk+0x2c>
  406f26:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406f2a:	4620      	mov	r0, r4
  406f2c:	3301      	adds	r3, #1
  406f2e:	d001      	beq.n	406f34 <_fwalk+0x2c>
  406f30:	47c0      	blx	r8
  406f32:	4306      	orrs	r6, r0
  406f34:	1c6b      	adds	r3, r5, #1
  406f36:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406f3a:	d1f0      	bne.n	406f1e <_fwalk+0x16>
  406f3c:	683f      	ldr	r7, [r7, #0]
  406f3e:	2f00      	cmp	r7, #0
  406f40:	d1e9      	bne.n	406f16 <_fwalk+0xe>
  406f42:	4630      	mov	r0, r6
  406f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f48:	463e      	mov	r6, r7
  406f4a:	4630      	mov	r0, r6
  406f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406f50 <__locale_charset>:
  406f50:	4800      	ldr	r0, [pc, #0]	; (406f54 <__locale_charset+0x4>)
  406f52:	4770      	bx	lr
  406f54:	20000554 	.word	0x20000554

00406f58 <__locale_mb_cur_max>:
  406f58:	4b01      	ldr	r3, [pc, #4]	; (406f60 <__locale_mb_cur_max+0x8>)
  406f5a:	6818      	ldr	r0, [r3, #0]
  406f5c:	4770      	bx	lr
  406f5e:	bf00      	nop
  406f60:	20000574 	.word	0x20000574

00406f64 <_localeconv_r>:
  406f64:	4800      	ldr	r0, [pc, #0]	; (406f68 <_localeconv_r+0x4>)
  406f66:	4770      	bx	lr
  406f68:	2000051c 	.word	0x2000051c

00406f6c <__smakebuf_r>:
  406f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406f6e:	898b      	ldrh	r3, [r1, #12]
  406f70:	b091      	sub	sp, #68	; 0x44
  406f72:	b29a      	uxth	r2, r3
  406f74:	0796      	lsls	r6, r2, #30
  406f76:	460c      	mov	r4, r1
  406f78:	4605      	mov	r5, r0
  406f7a:	d437      	bmi.n	406fec <__smakebuf_r+0x80>
  406f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406f80:	2900      	cmp	r1, #0
  406f82:	db17      	blt.n	406fb4 <__smakebuf_r+0x48>
  406f84:	aa01      	add	r2, sp, #4
  406f86:	f001 fbc1 	bl	40870c <_fstat_r>
  406f8a:	2800      	cmp	r0, #0
  406f8c:	db10      	blt.n	406fb0 <__smakebuf_r+0x44>
  406f8e:	9b02      	ldr	r3, [sp, #8]
  406f90:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  406f94:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  406f98:	424f      	negs	r7, r1
  406f9a:	414f      	adcs	r7, r1
  406f9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  406fa0:	d02c      	beq.n	406ffc <__smakebuf_r+0x90>
  406fa2:	89a3      	ldrh	r3, [r4, #12]
  406fa4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  406fa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406fac:	81a3      	strh	r3, [r4, #12]
  406fae:	e00b      	b.n	406fc8 <__smakebuf_r+0x5c>
  406fb0:	89a3      	ldrh	r3, [r4, #12]
  406fb2:	b29a      	uxth	r2, r3
  406fb4:	f012 0f80 	tst.w	r2, #128	; 0x80
  406fb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406fbc:	81a3      	strh	r3, [r4, #12]
  406fbe:	bf14      	ite	ne
  406fc0:	2640      	movne	r6, #64	; 0x40
  406fc2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  406fc6:	2700      	movs	r7, #0
  406fc8:	4628      	mov	r0, r5
  406fca:	4631      	mov	r1, r6
  406fcc:	f000 f846 	bl	40705c <_malloc_r>
  406fd0:	89a3      	ldrh	r3, [r4, #12]
  406fd2:	2800      	cmp	r0, #0
  406fd4:	d029      	beq.n	40702a <__smakebuf_r+0xbe>
  406fd6:	4a1b      	ldr	r2, [pc, #108]	; (407044 <__smakebuf_r+0xd8>)
  406fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406fdc:	63ea      	str	r2, [r5, #60]	; 0x3c
  406fde:	81a3      	strh	r3, [r4, #12]
  406fe0:	6020      	str	r0, [r4, #0]
  406fe2:	6120      	str	r0, [r4, #16]
  406fe4:	6166      	str	r6, [r4, #20]
  406fe6:	b9a7      	cbnz	r7, 407012 <__smakebuf_r+0xa6>
  406fe8:	b011      	add	sp, #68	; 0x44
  406fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406fec:	f101 0343 	add.w	r3, r1, #67	; 0x43
  406ff0:	2201      	movs	r2, #1
  406ff2:	600b      	str	r3, [r1, #0]
  406ff4:	610b      	str	r3, [r1, #16]
  406ff6:	614a      	str	r2, [r1, #20]
  406ff8:	b011      	add	sp, #68	; 0x44
  406ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ffc:	4a12      	ldr	r2, [pc, #72]	; (407048 <__smakebuf_r+0xdc>)
  406ffe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  407000:	4293      	cmp	r3, r2
  407002:	d1ce      	bne.n	406fa2 <__smakebuf_r+0x36>
  407004:	89a3      	ldrh	r3, [r4, #12]
  407006:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40700a:	4333      	orrs	r3, r6
  40700c:	81a3      	strh	r3, [r4, #12]
  40700e:	64e6      	str	r6, [r4, #76]	; 0x4c
  407010:	e7da      	b.n	406fc8 <__smakebuf_r+0x5c>
  407012:	4628      	mov	r0, r5
  407014:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407018:	f001 fb8c 	bl	408734 <_isatty_r>
  40701c:	2800      	cmp	r0, #0
  40701e:	d0e3      	beq.n	406fe8 <__smakebuf_r+0x7c>
  407020:	89a3      	ldrh	r3, [r4, #12]
  407022:	f043 0301 	orr.w	r3, r3, #1
  407026:	81a3      	strh	r3, [r4, #12]
  407028:	e7de      	b.n	406fe8 <__smakebuf_r+0x7c>
  40702a:	059a      	lsls	r2, r3, #22
  40702c:	d4dc      	bmi.n	406fe8 <__smakebuf_r+0x7c>
  40702e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407032:	f043 0302 	orr.w	r3, r3, #2
  407036:	2101      	movs	r1, #1
  407038:	81a3      	strh	r3, [r4, #12]
  40703a:	6022      	str	r2, [r4, #0]
  40703c:	6122      	str	r2, [r4, #16]
  40703e:	6161      	str	r1, [r4, #20]
  407040:	e7d2      	b.n	406fe8 <__smakebuf_r+0x7c>
  407042:	bf00      	nop
  407044:	004067c5 	.word	0x004067c5
  407048:	0040828d 	.word	0x0040828d

0040704c <malloc>:
  40704c:	4b02      	ldr	r3, [pc, #8]	; (407058 <malloc+0xc>)
  40704e:	4601      	mov	r1, r0
  407050:	6818      	ldr	r0, [r3, #0]
  407052:	f000 b803 	b.w	40705c <_malloc_r>
  407056:	bf00      	nop
  407058:	20000518 	.word	0x20000518

0040705c <_malloc_r>:
  40705c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407060:	f101 050b 	add.w	r5, r1, #11
  407064:	2d16      	cmp	r5, #22
  407066:	b083      	sub	sp, #12
  407068:	4606      	mov	r6, r0
  40706a:	d927      	bls.n	4070bc <_malloc_r+0x60>
  40706c:	f035 0507 	bics.w	r5, r5, #7
  407070:	d427      	bmi.n	4070c2 <_malloc_r+0x66>
  407072:	42a9      	cmp	r1, r5
  407074:	d825      	bhi.n	4070c2 <_malloc_r+0x66>
  407076:	4630      	mov	r0, r6
  407078:	f000 fbb2 	bl	4077e0 <__malloc_lock>
  40707c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  407080:	d226      	bcs.n	4070d0 <_malloc_r+0x74>
  407082:	4fc1      	ldr	r7, [pc, #772]	; (407388 <_malloc_r+0x32c>)
  407084:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  407088:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  40708c:	68dc      	ldr	r4, [r3, #12]
  40708e:	429c      	cmp	r4, r3
  407090:	f000 81d2 	beq.w	407438 <_malloc_r+0x3dc>
  407094:	6863      	ldr	r3, [r4, #4]
  407096:	68e2      	ldr	r2, [r4, #12]
  407098:	f023 0303 	bic.w	r3, r3, #3
  40709c:	4423      	add	r3, r4
  40709e:	6858      	ldr	r0, [r3, #4]
  4070a0:	68a1      	ldr	r1, [r4, #8]
  4070a2:	f040 0501 	orr.w	r5, r0, #1
  4070a6:	60ca      	str	r2, [r1, #12]
  4070a8:	4630      	mov	r0, r6
  4070aa:	6091      	str	r1, [r2, #8]
  4070ac:	605d      	str	r5, [r3, #4]
  4070ae:	f000 fb99 	bl	4077e4 <__malloc_unlock>
  4070b2:	3408      	adds	r4, #8
  4070b4:	4620      	mov	r0, r4
  4070b6:	b003      	add	sp, #12
  4070b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070bc:	2510      	movs	r5, #16
  4070be:	42a9      	cmp	r1, r5
  4070c0:	d9d9      	bls.n	407076 <_malloc_r+0x1a>
  4070c2:	2400      	movs	r4, #0
  4070c4:	230c      	movs	r3, #12
  4070c6:	4620      	mov	r0, r4
  4070c8:	6033      	str	r3, [r6, #0]
  4070ca:	b003      	add	sp, #12
  4070cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4070d0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  4070d4:	f000 8089 	beq.w	4071ea <_malloc_r+0x18e>
  4070d8:	f1bc 0f04 	cmp.w	ip, #4
  4070dc:	f200 8160 	bhi.w	4073a0 <_malloc_r+0x344>
  4070e0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  4070e4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  4070e8:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4070ec:	4fa6      	ldr	r7, [pc, #664]	; (407388 <_malloc_r+0x32c>)
  4070ee:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4070f2:	68cc      	ldr	r4, [r1, #12]
  4070f4:	42a1      	cmp	r1, r4
  4070f6:	d105      	bne.n	407104 <_malloc_r+0xa8>
  4070f8:	e00c      	b.n	407114 <_malloc_r+0xb8>
  4070fa:	2b00      	cmp	r3, #0
  4070fc:	da79      	bge.n	4071f2 <_malloc_r+0x196>
  4070fe:	68e4      	ldr	r4, [r4, #12]
  407100:	42a1      	cmp	r1, r4
  407102:	d007      	beq.n	407114 <_malloc_r+0xb8>
  407104:	6862      	ldr	r2, [r4, #4]
  407106:	f022 0203 	bic.w	r2, r2, #3
  40710a:	1b53      	subs	r3, r2, r5
  40710c:	2b0f      	cmp	r3, #15
  40710e:	ddf4      	ble.n	4070fa <_malloc_r+0x9e>
  407110:	f10c 3cff 	add.w	ip, ip, #4294967295
  407114:	f10c 0c01 	add.w	ip, ip, #1
  407118:	4b9b      	ldr	r3, [pc, #620]	; (407388 <_malloc_r+0x32c>)
  40711a:	693c      	ldr	r4, [r7, #16]
  40711c:	f103 0e08 	add.w	lr, r3, #8
  407120:	4574      	cmp	r4, lr
  407122:	f000 817e 	beq.w	407422 <_malloc_r+0x3c6>
  407126:	6861      	ldr	r1, [r4, #4]
  407128:	f021 0103 	bic.w	r1, r1, #3
  40712c:	1b4a      	subs	r2, r1, r5
  40712e:	2a0f      	cmp	r2, #15
  407130:	f300 8164 	bgt.w	4073fc <_malloc_r+0x3a0>
  407134:	2a00      	cmp	r2, #0
  407136:	f8c3 e014 	str.w	lr, [r3, #20]
  40713a:	f8c3 e010 	str.w	lr, [r3, #16]
  40713e:	da69      	bge.n	407214 <_malloc_r+0x1b8>
  407140:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  407144:	f080 813a 	bcs.w	4073bc <_malloc_r+0x360>
  407148:	08c9      	lsrs	r1, r1, #3
  40714a:	108a      	asrs	r2, r1, #2
  40714c:	f04f 0801 	mov.w	r8, #1
  407150:	fa08 f802 	lsl.w	r8, r8, r2
  407154:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  407158:	685a      	ldr	r2, [r3, #4]
  40715a:	6888      	ldr	r0, [r1, #8]
  40715c:	ea48 0202 	orr.w	r2, r8, r2
  407160:	60a0      	str	r0, [r4, #8]
  407162:	60e1      	str	r1, [r4, #12]
  407164:	605a      	str	r2, [r3, #4]
  407166:	608c      	str	r4, [r1, #8]
  407168:	60c4      	str	r4, [r0, #12]
  40716a:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40716e:	2001      	movs	r0, #1
  407170:	4098      	lsls	r0, r3
  407172:	4290      	cmp	r0, r2
  407174:	d85b      	bhi.n	40722e <_malloc_r+0x1d2>
  407176:	4202      	tst	r2, r0
  407178:	d106      	bne.n	407188 <_malloc_r+0x12c>
  40717a:	f02c 0c03 	bic.w	ip, ip, #3
  40717e:	0040      	lsls	r0, r0, #1
  407180:	4202      	tst	r2, r0
  407182:	f10c 0c04 	add.w	ip, ip, #4
  407186:	d0fa      	beq.n	40717e <_malloc_r+0x122>
  407188:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  40718c:	4644      	mov	r4, r8
  40718e:	46e1      	mov	r9, ip
  407190:	68e3      	ldr	r3, [r4, #12]
  407192:	429c      	cmp	r4, r3
  407194:	d107      	bne.n	4071a6 <_malloc_r+0x14a>
  407196:	e146      	b.n	407426 <_malloc_r+0x3ca>
  407198:	2a00      	cmp	r2, #0
  40719a:	f280 8157 	bge.w	40744c <_malloc_r+0x3f0>
  40719e:	68db      	ldr	r3, [r3, #12]
  4071a0:	429c      	cmp	r4, r3
  4071a2:	f000 8140 	beq.w	407426 <_malloc_r+0x3ca>
  4071a6:	6859      	ldr	r1, [r3, #4]
  4071a8:	f021 0103 	bic.w	r1, r1, #3
  4071ac:	1b4a      	subs	r2, r1, r5
  4071ae:	2a0f      	cmp	r2, #15
  4071b0:	ddf2      	ble.n	407198 <_malloc_r+0x13c>
  4071b2:	461c      	mov	r4, r3
  4071b4:	f854 cf08 	ldr.w	ip, [r4, #8]!
  4071b8:	68d9      	ldr	r1, [r3, #12]
  4071ba:	f045 0901 	orr.w	r9, r5, #1
  4071be:	f042 0801 	orr.w	r8, r2, #1
  4071c2:	441d      	add	r5, r3
  4071c4:	f8c3 9004 	str.w	r9, [r3, #4]
  4071c8:	4630      	mov	r0, r6
  4071ca:	f8cc 100c 	str.w	r1, [ip, #12]
  4071ce:	f8c1 c008 	str.w	ip, [r1, #8]
  4071d2:	617d      	str	r5, [r7, #20]
  4071d4:	613d      	str	r5, [r7, #16]
  4071d6:	f8c5 e00c 	str.w	lr, [r5, #12]
  4071da:	f8c5 e008 	str.w	lr, [r5, #8]
  4071de:	f8c5 8004 	str.w	r8, [r5, #4]
  4071e2:	50aa      	str	r2, [r5, r2]
  4071e4:	f000 fafe 	bl	4077e4 <__malloc_unlock>
  4071e8:	e764      	b.n	4070b4 <_malloc_r+0x58>
  4071ea:	217e      	movs	r1, #126	; 0x7e
  4071ec:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  4071f0:	e77c      	b.n	4070ec <_malloc_r+0x90>
  4071f2:	4422      	add	r2, r4
  4071f4:	6850      	ldr	r0, [r2, #4]
  4071f6:	68e3      	ldr	r3, [r4, #12]
  4071f8:	68a1      	ldr	r1, [r4, #8]
  4071fa:	f040 0501 	orr.w	r5, r0, #1
  4071fe:	60cb      	str	r3, [r1, #12]
  407200:	4630      	mov	r0, r6
  407202:	6099      	str	r1, [r3, #8]
  407204:	6055      	str	r5, [r2, #4]
  407206:	f000 faed 	bl	4077e4 <__malloc_unlock>
  40720a:	3408      	adds	r4, #8
  40720c:	4620      	mov	r0, r4
  40720e:	b003      	add	sp, #12
  407210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407214:	4421      	add	r1, r4
  407216:	684b      	ldr	r3, [r1, #4]
  407218:	4630      	mov	r0, r6
  40721a:	f043 0301 	orr.w	r3, r3, #1
  40721e:	604b      	str	r3, [r1, #4]
  407220:	f000 fae0 	bl	4077e4 <__malloc_unlock>
  407224:	3408      	adds	r4, #8
  407226:	4620      	mov	r0, r4
  407228:	b003      	add	sp, #12
  40722a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40722e:	68bc      	ldr	r4, [r7, #8]
  407230:	6863      	ldr	r3, [r4, #4]
  407232:	f023 0903 	bic.w	r9, r3, #3
  407236:	45a9      	cmp	r9, r5
  407238:	d304      	bcc.n	407244 <_malloc_r+0x1e8>
  40723a:	ebc5 0309 	rsb	r3, r5, r9
  40723e:	2b0f      	cmp	r3, #15
  407240:	f300 8091 	bgt.w	407366 <_malloc_r+0x30a>
  407244:	4b51      	ldr	r3, [pc, #324]	; (40738c <_malloc_r+0x330>)
  407246:	4a52      	ldr	r2, [pc, #328]	; (407390 <_malloc_r+0x334>)
  407248:	6819      	ldr	r1, [r3, #0]
  40724a:	6813      	ldr	r3, [r2, #0]
  40724c:	eb05 0a01 	add.w	sl, r5, r1
  407250:	3301      	adds	r3, #1
  407252:	eb04 0b09 	add.w	fp, r4, r9
  407256:	f000 8161 	beq.w	40751c <_malloc_r+0x4c0>
  40725a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40725e:	f10a 0a0f 	add.w	sl, sl, #15
  407262:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  407266:	f02a 0a0f 	bic.w	sl, sl, #15
  40726a:	4630      	mov	r0, r6
  40726c:	4651      	mov	r1, sl
  40726e:	9201      	str	r2, [sp, #4]
  407270:	f000 ffcc 	bl	40820c <_sbrk_r>
  407274:	f1b0 3fff 	cmp.w	r0, #4294967295
  407278:	4680      	mov	r8, r0
  40727a:	9a01      	ldr	r2, [sp, #4]
  40727c:	f000 8101 	beq.w	407482 <_malloc_r+0x426>
  407280:	4583      	cmp	fp, r0
  407282:	f200 80fb 	bhi.w	40747c <_malloc_r+0x420>
  407286:	f8df c114 	ldr.w	ip, [pc, #276]	; 40739c <_malloc_r+0x340>
  40728a:	45c3      	cmp	fp, r8
  40728c:	f8dc 3000 	ldr.w	r3, [ip]
  407290:	4453      	add	r3, sl
  407292:	f8cc 3000 	str.w	r3, [ip]
  407296:	f000 814a 	beq.w	40752e <_malloc_r+0x4d2>
  40729a:	6812      	ldr	r2, [r2, #0]
  40729c:	493c      	ldr	r1, [pc, #240]	; (407390 <_malloc_r+0x334>)
  40729e:	3201      	adds	r2, #1
  4072a0:	bf1b      	ittet	ne
  4072a2:	ebcb 0b08 	rsbne	fp, fp, r8
  4072a6:	445b      	addne	r3, fp
  4072a8:	f8c1 8000 	streq.w	r8, [r1]
  4072ac:	f8cc 3000 	strne.w	r3, [ip]
  4072b0:	f018 0307 	ands.w	r3, r8, #7
  4072b4:	f000 8114 	beq.w	4074e0 <_malloc_r+0x484>
  4072b8:	f1c3 0208 	rsb	r2, r3, #8
  4072bc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  4072c0:	4490      	add	r8, r2
  4072c2:	3308      	adds	r3, #8
  4072c4:	44c2      	add	sl, r8
  4072c6:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4072ca:	ebca 0a03 	rsb	sl, sl, r3
  4072ce:	4651      	mov	r1, sl
  4072d0:	4630      	mov	r0, r6
  4072d2:	f8cd c004 	str.w	ip, [sp, #4]
  4072d6:	f000 ff99 	bl	40820c <_sbrk_r>
  4072da:	1c43      	adds	r3, r0, #1
  4072dc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4072e0:	f000 8135 	beq.w	40754e <_malloc_r+0x4f2>
  4072e4:	ebc8 0200 	rsb	r2, r8, r0
  4072e8:	4452      	add	r2, sl
  4072ea:	f042 0201 	orr.w	r2, r2, #1
  4072ee:	f8dc 3000 	ldr.w	r3, [ip]
  4072f2:	42bc      	cmp	r4, r7
  4072f4:	4453      	add	r3, sl
  4072f6:	f8c7 8008 	str.w	r8, [r7, #8]
  4072fa:	f8cc 3000 	str.w	r3, [ip]
  4072fe:	f8c8 2004 	str.w	r2, [r8, #4]
  407302:	f8df a098 	ldr.w	sl, [pc, #152]	; 40739c <_malloc_r+0x340>
  407306:	d015      	beq.n	407334 <_malloc_r+0x2d8>
  407308:	f1b9 0f0f 	cmp.w	r9, #15
  40730c:	f240 80eb 	bls.w	4074e6 <_malloc_r+0x48a>
  407310:	6861      	ldr	r1, [r4, #4]
  407312:	f1a9 020c 	sub.w	r2, r9, #12
  407316:	f022 0207 	bic.w	r2, r2, #7
  40731a:	f001 0101 	and.w	r1, r1, #1
  40731e:	ea42 0e01 	orr.w	lr, r2, r1
  407322:	2005      	movs	r0, #5
  407324:	18a1      	adds	r1, r4, r2
  407326:	2a0f      	cmp	r2, #15
  407328:	f8c4 e004 	str.w	lr, [r4, #4]
  40732c:	6048      	str	r0, [r1, #4]
  40732e:	6088      	str	r0, [r1, #8]
  407330:	f200 8111 	bhi.w	407556 <_malloc_r+0x4fa>
  407334:	4a17      	ldr	r2, [pc, #92]	; (407394 <_malloc_r+0x338>)
  407336:	68bc      	ldr	r4, [r7, #8]
  407338:	6811      	ldr	r1, [r2, #0]
  40733a:	428b      	cmp	r3, r1
  40733c:	bf88      	it	hi
  40733e:	6013      	strhi	r3, [r2, #0]
  407340:	4a15      	ldr	r2, [pc, #84]	; (407398 <_malloc_r+0x33c>)
  407342:	6811      	ldr	r1, [r2, #0]
  407344:	428b      	cmp	r3, r1
  407346:	bf88      	it	hi
  407348:	6013      	strhi	r3, [r2, #0]
  40734a:	6862      	ldr	r2, [r4, #4]
  40734c:	f022 0203 	bic.w	r2, r2, #3
  407350:	4295      	cmp	r5, r2
  407352:	ebc5 0302 	rsb	r3, r5, r2
  407356:	d801      	bhi.n	40735c <_malloc_r+0x300>
  407358:	2b0f      	cmp	r3, #15
  40735a:	dc04      	bgt.n	407366 <_malloc_r+0x30a>
  40735c:	4630      	mov	r0, r6
  40735e:	f000 fa41 	bl	4077e4 <__malloc_unlock>
  407362:	2400      	movs	r4, #0
  407364:	e6a6      	b.n	4070b4 <_malloc_r+0x58>
  407366:	f045 0201 	orr.w	r2, r5, #1
  40736a:	f043 0301 	orr.w	r3, r3, #1
  40736e:	4425      	add	r5, r4
  407370:	6062      	str	r2, [r4, #4]
  407372:	4630      	mov	r0, r6
  407374:	60bd      	str	r5, [r7, #8]
  407376:	606b      	str	r3, [r5, #4]
  407378:	f000 fa34 	bl	4077e4 <__malloc_unlock>
  40737c:	3408      	adds	r4, #8
  40737e:	4620      	mov	r0, r4
  407380:	b003      	add	sp, #12
  407382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407386:	bf00      	nop
  407388:	20000578 	.word	0x20000578
  40738c:	20000e10 	.word	0x20000e10
  407390:	20000984 	.word	0x20000984
  407394:	20000e0c 	.word	0x20000e0c
  407398:	20000e08 	.word	0x20000e08
  40739c:	20000e14 	.word	0x20000e14
  4073a0:	f1bc 0f14 	cmp.w	ip, #20
  4073a4:	d961      	bls.n	40746a <_malloc_r+0x40e>
  4073a6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  4073aa:	f200 808f 	bhi.w	4074cc <_malloc_r+0x470>
  4073ae:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  4073b2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  4073b6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4073ba:	e697      	b.n	4070ec <_malloc_r+0x90>
  4073bc:	0a4b      	lsrs	r3, r1, #9
  4073be:	2b04      	cmp	r3, #4
  4073c0:	d958      	bls.n	407474 <_malloc_r+0x418>
  4073c2:	2b14      	cmp	r3, #20
  4073c4:	f200 80ad 	bhi.w	407522 <_malloc_r+0x4c6>
  4073c8:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  4073cc:	0050      	lsls	r0, r2, #1
  4073ce:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  4073d2:	6883      	ldr	r3, [r0, #8]
  4073d4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 407590 <_malloc_r+0x534>
  4073d8:	4283      	cmp	r3, r0
  4073da:	f000 808a 	beq.w	4074f2 <_malloc_r+0x496>
  4073de:	685a      	ldr	r2, [r3, #4]
  4073e0:	f022 0203 	bic.w	r2, r2, #3
  4073e4:	4291      	cmp	r1, r2
  4073e6:	d202      	bcs.n	4073ee <_malloc_r+0x392>
  4073e8:	689b      	ldr	r3, [r3, #8]
  4073ea:	4298      	cmp	r0, r3
  4073ec:	d1f7      	bne.n	4073de <_malloc_r+0x382>
  4073ee:	68d9      	ldr	r1, [r3, #12]
  4073f0:	687a      	ldr	r2, [r7, #4]
  4073f2:	60e1      	str	r1, [r4, #12]
  4073f4:	60a3      	str	r3, [r4, #8]
  4073f6:	608c      	str	r4, [r1, #8]
  4073f8:	60dc      	str	r4, [r3, #12]
  4073fa:	e6b6      	b.n	40716a <_malloc_r+0x10e>
  4073fc:	f045 0701 	orr.w	r7, r5, #1
  407400:	f042 0101 	orr.w	r1, r2, #1
  407404:	4425      	add	r5, r4
  407406:	6067      	str	r7, [r4, #4]
  407408:	4630      	mov	r0, r6
  40740a:	615d      	str	r5, [r3, #20]
  40740c:	611d      	str	r5, [r3, #16]
  40740e:	f8c5 e00c 	str.w	lr, [r5, #12]
  407412:	f8c5 e008 	str.w	lr, [r5, #8]
  407416:	6069      	str	r1, [r5, #4]
  407418:	50aa      	str	r2, [r5, r2]
  40741a:	3408      	adds	r4, #8
  40741c:	f000 f9e2 	bl	4077e4 <__malloc_unlock>
  407420:	e648      	b.n	4070b4 <_malloc_r+0x58>
  407422:	685a      	ldr	r2, [r3, #4]
  407424:	e6a1      	b.n	40716a <_malloc_r+0x10e>
  407426:	f109 0901 	add.w	r9, r9, #1
  40742a:	f019 0f03 	tst.w	r9, #3
  40742e:	f104 0408 	add.w	r4, r4, #8
  407432:	f47f aead 	bne.w	407190 <_malloc_r+0x134>
  407436:	e02d      	b.n	407494 <_malloc_r+0x438>
  407438:	f104 0308 	add.w	r3, r4, #8
  40743c:	6964      	ldr	r4, [r4, #20]
  40743e:	42a3      	cmp	r3, r4
  407440:	bf08      	it	eq
  407442:	f10c 0c02 	addeq.w	ip, ip, #2
  407446:	f43f ae67 	beq.w	407118 <_malloc_r+0xbc>
  40744a:	e623      	b.n	407094 <_malloc_r+0x38>
  40744c:	4419      	add	r1, r3
  40744e:	6848      	ldr	r0, [r1, #4]
  407450:	461c      	mov	r4, r3
  407452:	f854 2f08 	ldr.w	r2, [r4, #8]!
  407456:	68db      	ldr	r3, [r3, #12]
  407458:	f040 0501 	orr.w	r5, r0, #1
  40745c:	604d      	str	r5, [r1, #4]
  40745e:	4630      	mov	r0, r6
  407460:	60d3      	str	r3, [r2, #12]
  407462:	609a      	str	r2, [r3, #8]
  407464:	f000 f9be 	bl	4077e4 <__malloc_unlock>
  407468:	e624      	b.n	4070b4 <_malloc_r+0x58>
  40746a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40746e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  407472:	e63b      	b.n	4070ec <_malloc_r+0x90>
  407474:	098a      	lsrs	r2, r1, #6
  407476:	3238      	adds	r2, #56	; 0x38
  407478:	0050      	lsls	r0, r2, #1
  40747a:	e7a8      	b.n	4073ce <_malloc_r+0x372>
  40747c:	42bc      	cmp	r4, r7
  40747e:	f43f af02 	beq.w	407286 <_malloc_r+0x22a>
  407482:	68bc      	ldr	r4, [r7, #8]
  407484:	6862      	ldr	r2, [r4, #4]
  407486:	f022 0203 	bic.w	r2, r2, #3
  40748a:	e761      	b.n	407350 <_malloc_r+0x2f4>
  40748c:	f8d8 8000 	ldr.w	r8, [r8]
  407490:	4598      	cmp	r8, r3
  407492:	d17a      	bne.n	40758a <_malloc_r+0x52e>
  407494:	f01c 0f03 	tst.w	ip, #3
  407498:	f1a8 0308 	sub.w	r3, r8, #8
  40749c:	f10c 3cff 	add.w	ip, ip, #4294967295
  4074a0:	d1f4      	bne.n	40748c <_malloc_r+0x430>
  4074a2:	687b      	ldr	r3, [r7, #4]
  4074a4:	ea23 0300 	bic.w	r3, r3, r0
  4074a8:	607b      	str	r3, [r7, #4]
  4074aa:	0040      	lsls	r0, r0, #1
  4074ac:	4298      	cmp	r0, r3
  4074ae:	f63f aebe 	bhi.w	40722e <_malloc_r+0x1d2>
  4074b2:	2800      	cmp	r0, #0
  4074b4:	f43f aebb 	beq.w	40722e <_malloc_r+0x1d2>
  4074b8:	4203      	tst	r3, r0
  4074ba:	46cc      	mov	ip, r9
  4074bc:	f47f ae64 	bne.w	407188 <_malloc_r+0x12c>
  4074c0:	0040      	lsls	r0, r0, #1
  4074c2:	4203      	tst	r3, r0
  4074c4:	f10c 0c04 	add.w	ip, ip, #4
  4074c8:	d0fa      	beq.n	4074c0 <_malloc_r+0x464>
  4074ca:	e65d      	b.n	407188 <_malloc_r+0x12c>
  4074cc:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  4074d0:	d819      	bhi.n	407506 <_malloc_r+0x4aa>
  4074d2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  4074d6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  4074da:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4074de:	e605      	b.n	4070ec <_malloc_r+0x90>
  4074e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4074e4:	e6ee      	b.n	4072c4 <_malloc_r+0x268>
  4074e6:	2301      	movs	r3, #1
  4074e8:	f8c8 3004 	str.w	r3, [r8, #4]
  4074ec:	4644      	mov	r4, r8
  4074ee:	2200      	movs	r2, #0
  4074f0:	e72e      	b.n	407350 <_malloc_r+0x2f4>
  4074f2:	1092      	asrs	r2, r2, #2
  4074f4:	2001      	movs	r0, #1
  4074f6:	4090      	lsls	r0, r2
  4074f8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4074fc:	4619      	mov	r1, r3
  4074fe:	4302      	orrs	r2, r0
  407500:	f8c8 2004 	str.w	r2, [r8, #4]
  407504:	e775      	b.n	4073f2 <_malloc_r+0x396>
  407506:	f240 5354 	movw	r3, #1364	; 0x554
  40750a:	459c      	cmp	ip, r3
  40750c:	d81b      	bhi.n	407546 <_malloc_r+0x4ea>
  40750e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  407512:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  407516:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40751a:	e5e7      	b.n	4070ec <_malloc_r+0x90>
  40751c:	f10a 0a10 	add.w	sl, sl, #16
  407520:	e6a3      	b.n	40726a <_malloc_r+0x20e>
  407522:	2b54      	cmp	r3, #84	; 0x54
  407524:	d81f      	bhi.n	407566 <_malloc_r+0x50a>
  407526:	0b0a      	lsrs	r2, r1, #12
  407528:	326e      	adds	r2, #110	; 0x6e
  40752a:	0050      	lsls	r0, r2, #1
  40752c:	e74f      	b.n	4073ce <_malloc_r+0x372>
  40752e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  407532:	2900      	cmp	r1, #0
  407534:	f47f aeb1 	bne.w	40729a <_malloc_r+0x23e>
  407538:	eb0a 0109 	add.w	r1, sl, r9
  40753c:	68ba      	ldr	r2, [r7, #8]
  40753e:	f041 0101 	orr.w	r1, r1, #1
  407542:	6051      	str	r1, [r2, #4]
  407544:	e6f6      	b.n	407334 <_malloc_r+0x2d8>
  407546:	21fc      	movs	r1, #252	; 0xfc
  407548:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40754c:	e5ce      	b.n	4070ec <_malloc_r+0x90>
  40754e:	2201      	movs	r2, #1
  407550:	f04f 0a00 	mov.w	sl, #0
  407554:	e6cb      	b.n	4072ee <_malloc_r+0x292>
  407556:	f104 0108 	add.w	r1, r4, #8
  40755a:	4630      	mov	r0, r6
  40755c:	f7ff fa7c 	bl	406a58 <_free_r>
  407560:	f8da 3000 	ldr.w	r3, [sl]
  407564:	e6e6      	b.n	407334 <_malloc_r+0x2d8>
  407566:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40756a:	d803      	bhi.n	407574 <_malloc_r+0x518>
  40756c:	0bca      	lsrs	r2, r1, #15
  40756e:	3277      	adds	r2, #119	; 0x77
  407570:	0050      	lsls	r0, r2, #1
  407572:	e72c      	b.n	4073ce <_malloc_r+0x372>
  407574:	f240 5254 	movw	r2, #1364	; 0x554
  407578:	4293      	cmp	r3, r2
  40757a:	d803      	bhi.n	407584 <_malloc_r+0x528>
  40757c:	0c8a      	lsrs	r2, r1, #18
  40757e:	327c      	adds	r2, #124	; 0x7c
  407580:	0050      	lsls	r0, r2, #1
  407582:	e724      	b.n	4073ce <_malloc_r+0x372>
  407584:	20fc      	movs	r0, #252	; 0xfc
  407586:	227e      	movs	r2, #126	; 0x7e
  407588:	e721      	b.n	4073ce <_malloc_r+0x372>
  40758a:	687b      	ldr	r3, [r7, #4]
  40758c:	e78d      	b.n	4074aa <_malloc_r+0x44e>
  40758e:	bf00      	nop
  407590:	20000578 	.word	0x20000578

00407594 <memchr>:
  407594:	0783      	lsls	r3, r0, #30
  407596:	b470      	push	{r4, r5, r6}
  407598:	b2c9      	uxtb	r1, r1
  40759a:	d040      	beq.n	40761e <memchr+0x8a>
  40759c:	1e54      	subs	r4, r2, #1
  40759e:	b32a      	cbz	r2, 4075ec <memchr+0x58>
  4075a0:	7803      	ldrb	r3, [r0, #0]
  4075a2:	428b      	cmp	r3, r1
  4075a4:	d023      	beq.n	4075ee <memchr+0x5a>
  4075a6:	1c43      	adds	r3, r0, #1
  4075a8:	e004      	b.n	4075b4 <memchr+0x20>
  4075aa:	b1fc      	cbz	r4, 4075ec <memchr+0x58>
  4075ac:	7805      	ldrb	r5, [r0, #0]
  4075ae:	4614      	mov	r4, r2
  4075b0:	428d      	cmp	r5, r1
  4075b2:	d01c      	beq.n	4075ee <memchr+0x5a>
  4075b4:	f013 0f03 	tst.w	r3, #3
  4075b8:	4618      	mov	r0, r3
  4075ba:	f104 32ff 	add.w	r2, r4, #4294967295
  4075be:	f103 0301 	add.w	r3, r3, #1
  4075c2:	d1f2      	bne.n	4075aa <memchr+0x16>
  4075c4:	2c03      	cmp	r4, #3
  4075c6:	d814      	bhi.n	4075f2 <memchr+0x5e>
  4075c8:	1e65      	subs	r5, r4, #1
  4075ca:	b354      	cbz	r4, 407622 <memchr+0x8e>
  4075cc:	7803      	ldrb	r3, [r0, #0]
  4075ce:	428b      	cmp	r3, r1
  4075d0:	d00d      	beq.n	4075ee <memchr+0x5a>
  4075d2:	1c42      	adds	r2, r0, #1
  4075d4:	2300      	movs	r3, #0
  4075d6:	e002      	b.n	4075de <memchr+0x4a>
  4075d8:	7804      	ldrb	r4, [r0, #0]
  4075da:	428c      	cmp	r4, r1
  4075dc:	d007      	beq.n	4075ee <memchr+0x5a>
  4075de:	42ab      	cmp	r3, r5
  4075e0:	4610      	mov	r0, r2
  4075e2:	f103 0301 	add.w	r3, r3, #1
  4075e6:	f102 0201 	add.w	r2, r2, #1
  4075ea:	d1f5      	bne.n	4075d8 <memchr+0x44>
  4075ec:	2000      	movs	r0, #0
  4075ee:	bc70      	pop	{r4, r5, r6}
  4075f0:	4770      	bx	lr
  4075f2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4075f6:	4603      	mov	r3, r0
  4075f8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4075fc:	681a      	ldr	r2, [r3, #0]
  4075fe:	4618      	mov	r0, r3
  407600:	4072      	eors	r2, r6
  407602:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  407606:	ea25 0202 	bic.w	r2, r5, r2
  40760a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40760e:	f103 0304 	add.w	r3, r3, #4
  407612:	d1d9      	bne.n	4075c8 <memchr+0x34>
  407614:	3c04      	subs	r4, #4
  407616:	2c03      	cmp	r4, #3
  407618:	4618      	mov	r0, r3
  40761a:	d8ef      	bhi.n	4075fc <memchr+0x68>
  40761c:	e7d4      	b.n	4075c8 <memchr+0x34>
  40761e:	4614      	mov	r4, r2
  407620:	e7d0      	b.n	4075c4 <memchr+0x30>
  407622:	4620      	mov	r0, r4
  407624:	e7e3      	b.n	4075ee <memchr+0x5a>
  407626:	bf00      	nop

00407628 <memcpy>:
  407628:	4684      	mov	ip, r0
  40762a:	ea41 0300 	orr.w	r3, r1, r0
  40762e:	f013 0303 	ands.w	r3, r3, #3
  407632:	d149      	bne.n	4076c8 <memcpy+0xa0>
  407634:	3a40      	subs	r2, #64	; 0x40
  407636:	d323      	bcc.n	407680 <memcpy+0x58>
  407638:	680b      	ldr	r3, [r1, #0]
  40763a:	6003      	str	r3, [r0, #0]
  40763c:	684b      	ldr	r3, [r1, #4]
  40763e:	6043      	str	r3, [r0, #4]
  407640:	688b      	ldr	r3, [r1, #8]
  407642:	6083      	str	r3, [r0, #8]
  407644:	68cb      	ldr	r3, [r1, #12]
  407646:	60c3      	str	r3, [r0, #12]
  407648:	690b      	ldr	r3, [r1, #16]
  40764a:	6103      	str	r3, [r0, #16]
  40764c:	694b      	ldr	r3, [r1, #20]
  40764e:	6143      	str	r3, [r0, #20]
  407650:	698b      	ldr	r3, [r1, #24]
  407652:	6183      	str	r3, [r0, #24]
  407654:	69cb      	ldr	r3, [r1, #28]
  407656:	61c3      	str	r3, [r0, #28]
  407658:	6a0b      	ldr	r3, [r1, #32]
  40765a:	6203      	str	r3, [r0, #32]
  40765c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40765e:	6243      	str	r3, [r0, #36]	; 0x24
  407660:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  407662:	6283      	str	r3, [r0, #40]	; 0x28
  407664:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  407666:	62c3      	str	r3, [r0, #44]	; 0x2c
  407668:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40766a:	6303      	str	r3, [r0, #48]	; 0x30
  40766c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40766e:	6343      	str	r3, [r0, #52]	; 0x34
  407670:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  407672:	6383      	str	r3, [r0, #56]	; 0x38
  407674:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  407676:	63c3      	str	r3, [r0, #60]	; 0x3c
  407678:	3040      	adds	r0, #64	; 0x40
  40767a:	3140      	adds	r1, #64	; 0x40
  40767c:	3a40      	subs	r2, #64	; 0x40
  40767e:	d2db      	bcs.n	407638 <memcpy+0x10>
  407680:	3230      	adds	r2, #48	; 0x30
  407682:	d30b      	bcc.n	40769c <memcpy+0x74>
  407684:	680b      	ldr	r3, [r1, #0]
  407686:	6003      	str	r3, [r0, #0]
  407688:	684b      	ldr	r3, [r1, #4]
  40768a:	6043      	str	r3, [r0, #4]
  40768c:	688b      	ldr	r3, [r1, #8]
  40768e:	6083      	str	r3, [r0, #8]
  407690:	68cb      	ldr	r3, [r1, #12]
  407692:	60c3      	str	r3, [r0, #12]
  407694:	3010      	adds	r0, #16
  407696:	3110      	adds	r1, #16
  407698:	3a10      	subs	r2, #16
  40769a:	d2f3      	bcs.n	407684 <memcpy+0x5c>
  40769c:	320c      	adds	r2, #12
  40769e:	d305      	bcc.n	4076ac <memcpy+0x84>
  4076a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076a4:	f840 3b04 	str.w	r3, [r0], #4
  4076a8:	3a04      	subs	r2, #4
  4076aa:	d2f9      	bcs.n	4076a0 <memcpy+0x78>
  4076ac:	3204      	adds	r2, #4
  4076ae:	d008      	beq.n	4076c2 <memcpy+0x9a>
  4076b0:	07d2      	lsls	r2, r2, #31
  4076b2:	bf1c      	itt	ne
  4076b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4076b8:	f800 3b01 	strbne.w	r3, [r0], #1
  4076bc:	d301      	bcc.n	4076c2 <memcpy+0x9a>
  4076be:	880b      	ldrh	r3, [r1, #0]
  4076c0:	8003      	strh	r3, [r0, #0]
  4076c2:	4660      	mov	r0, ip
  4076c4:	4770      	bx	lr
  4076c6:	bf00      	nop
  4076c8:	2a08      	cmp	r2, #8
  4076ca:	d313      	bcc.n	4076f4 <memcpy+0xcc>
  4076cc:	078b      	lsls	r3, r1, #30
  4076ce:	d0b1      	beq.n	407634 <memcpy+0xc>
  4076d0:	f010 0303 	ands.w	r3, r0, #3
  4076d4:	d0ae      	beq.n	407634 <memcpy+0xc>
  4076d6:	f1c3 0304 	rsb	r3, r3, #4
  4076da:	1ad2      	subs	r2, r2, r3
  4076dc:	07db      	lsls	r3, r3, #31
  4076de:	bf1c      	itt	ne
  4076e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4076e4:	f800 3b01 	strbne.w	r3, [r0], #1
  4076e8:	d3a4      	bcc.n	407634 <memcpy+0xc>
  4076ea:	f831 3b02 	ldrh.w	r3, [r1], #2
  4076ee:	f820 3b02 	strh.w	r3, [r0], #2
  4076f2:	e79f      	b.n	407634 <memcpy+0xc>
  4076f4:	3a04      	subs	r2, #4
  4076f6:	d3d9      	bcc.n	4076ac <memcpy+0x84>
  4076f8:	3a01      	subs	r2, #1
  4076fa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4076fe:	f800 3b01 	strb.w	r3, [r0], #1
  407702:	d2f9      	bcs.n	4076f8 <memcpy+0xd0>
  407704:	780b      	ldrb	r3, [r1, #0]
  407706:	7003      	strb	r3, [r0, #0]
  407708:	784b      	ldrb	r3, [r1, #1]
  40770a:	7043      	strb	r3, [r0, #1]
  40770c:	788b      	ldrb	r3, [r1, #2]
  40770e:	7083      	strb	r3, [r0, #2]
  407710:	4660      	mov	r0, ip
  407712:	4770      	bx	lr

00407714 <memmove>:
  407714:	4288      	cmp	r0, r1
  407716:	b4f0      	push	{r4, r5, r6, r7}
  407718:	d910      	bls.n	40773c <memmove+0x28>
  40771a:	188c      	adds	r4, r1, r2
  40771c:	42a0      	cmp	r0, r4
  40771e:	d20d      	bcs.n	40773c <memmove+0x28>
  407720:	1885      	adds	r5, r0, r2
  407722:	1e53      	subs	r3, r2, #1
  407724:	b142      	cbz	r2, 407738 <memmove+0x24>
  407726:	4621      	mov	r1, r4
  407728:	462a      	mov	r2, r5
  40772a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40772e:	3b01      	subs	r3, #1
  407730:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407734:	1c5c      	adds	r4, r3, #1
  407736:	d1f8      	bne.n	40772a <memmove+0x16>
  407738:	bcf0      	pop	{r4, r5, r6, r7}
  40773a:	4770      	bx	lr
  40773c:	2a0f      	cmp	r2, #15
  40773e:	d944      	bls.n	4077ca <memmove+0xb6>
  407740:	ea40 0301 	orr.w	r3, r0, r1
  407744:	079b      	lsls	r3, r3, #30
  407746:	d144      	bne.n	4077d2 <memmove+0xbe>
  407748:	f1a2 0710 	sub.w	r7, r2, #16
  40774c:	093f      	lsrs	r7, r7, #4
  40774e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  407752:	3610      	adds	r6, #16
  407754:	460c      	mov	r4, r1
  407756:	4603      	mov	r3, r0
  407758:	6825      	ldr	r5, [r4, #0]
  40775a:	3310      	adds	r3, #16
  40775c:	f843 5c10 	str.w	r5, [r3, #-16]
  407760:	6865      	ldr	r5, [r4, #4]
  407762:	3410      	adds	r4, #16
  407764:	f843 5c0c 	str.w	r5, [r3, #-12]
  407768:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40776c:	f843 5c08 	str.w	r5, [r3, #-8]
  407770:	f854 5c04 	ldr.w	r5, [r4, #-4]
  407774:	f843 5c04 	str.w	r5, [r3, #-4]
  407778:	42b3      	cmp	r3, r6
  40777a:	d1ed      	bne.n	407758 <memmove+0x44>
  40777c:	1c7b      	adds	r3, r7, #1
  40777e:	f002 0c0f 	and.w	ip, r2, #15
  407782:	011b      	lsls	r3, r3, #4
  407784:	f1bc 0f03 	cmp.w	ip, #3
  407788:	4419      	add	r1, r3
  40778a:	4403      	add	r3, r0
  40778c:	d923      	bls.n	4077d6 <memmove+0xc2>
  40778e:	460e      	mov	r6, r1
  407790:	461d      	mov	r5, r3
  407792:	4664      	mov	r4, ip
  407794:	f856 7b04 	ldr.w	r7, [r6], #4
  407798:	3c04      	subs	r4, #4
  40779a:	2c03      	cmp	r4, #3
  40779c:	f845 7b04 	str.w	r7, [r5], #4
  4077a0:	d8f8      	bhi.n	407794 <memmove+0x80>
  4077a2:	f1ac 0404 	sub.w	r4, ip, #4
  4077a6:	f024 0403 	bic.w	r4, r4, #3
  4077aa:	3404      	adds	r4, #4
  4077ac:	f002 0203 	and.w	r2, r2, #3
  4077b0:	4423      	add	r3, r4
  4077b2:	4421      	add	r1, r4
  4077b4:	2a00      	cmp	r2, #0
  4077b6:	d0bf      	beq.n	407738 <memmove+0x24>
  4077b8:	441a      	add	r2, r3
  4077ba:	f811 4b01 	ldrb.w	r4, [r1], #1
  4077be:	f803 4b01 	strb.w	r4, [r3], #1
  4077c2:	4293      	cmp	r3, r2
  4077c4:	d1f9      	bne.n	4077ba <memmove+0xa6>
  4077c6:	bcf0      	pop	{r4, r5, r6, r7}
  4077c8:	4770      	bx	lr
  4077ca:	4603      	mov	r3, r0
  4077cc:	2a00      	cmp	r2, #0
  4077ce:	d1f3      	bne.n	4077b8 <memmove+0xa4>
  4077d0:	e7b2      	b.n	407738 <memmove+0x24>
  4077d2:	4603      	mov	r3, r0
  4077d4:	e7f0      	b.n	4077b8 <memmove+0xa4>
  4077d6:	4662      	mov	r2, ip
  4077d8:	2a00      	cmp	r2, #0
  4077da:	d1ed      	bne.n	4077b8 <memmove+0xa4>
  4077dc:	e7ac      	b.n	407738 <memmove+0x24>
  4077de:	bf00      	nop

004077e0 <__malloc_lock>:
  4077e0:	4770      	bx	lr
  4077e2:	bf00      	nop

004077e4 <__malloc_unlock>:
  4077e4:	4770      	bx	lr
  4077e6:	bf00      	nop

004077e8 <_Balloc>:
  4077e8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4077ea:	b570      	push	{r4, r5, r6, lr}
  4077ec:	4605      	mov	r5, r0
  4077ee:	460c      	mov	r4, r1
  4077f0:	b14a      	cbz	r2, 407806 <_Balloc+0x1e>
  4077f2:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4077f6:	b180      	cbz	r0, 40781a <_Balloc+0x32>
  4077f8:	6801      	ldr	r1, [r0, #0]
  4077fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4077fe:	2200      	movs	r2, #0
  407800:	6102      	str	r2, [r0, #16]
  407802:	60c2      	str	r2, [r0, #12]
  407804:	bd70      	pop	{r4, r5, r6, pc}
  407806:	2221      	movs	r2, #33	; 0x21
  407808:	2104      	movs	r1, #4
  40780a:	f000 fef5 	bl	4085f8 <_calloc_r>
  40780e:	64e8      	str	r0, [r5, #76]	; 0x4c
  407810:	4602      	mov	r2, r0
  407812:	2800      	cmp	r0, #0
  407814:	d1ed      	bne.n	4077f2 <_Balloc+0xa>
  407816:	2000      	movs	r0, #0
  407818:	bd70      	pop	{r4, r5, r6, pc}
  40781a:	2101      	movs	r1, #1
  40781c:	fa01 f604 	lsl.w	r6, r1, r4
  407820:	1d72      	adds	r2, r6, #5
  407822:	4628      	mov	r0, r5
  407824:	0092      	lsls	r2, r2, #2
  407826:	f000 fee7 	bl	4085f8 <_calloc_r>
  40782a:	2800      	cmp	r0, #0
  40782c:	d0f3      	beq.n	407816 <_Balloc+0x2e>
  40782e:	6044      	str	r4, [r0, #4]
  407830:	6086      	str	r6, [r0, #8]
  407832:	e7e4      	b.n	4077fe <_Balloc+0x16>

00407834 <_Bfree>:
  407834:	b131      	cbz	r1, 407844 <_Bfree+0x10>
  407836:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407838:	684a      	ldr	r2, [r1, #4]
  40783a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40783e:	6008      	str	r0, [r1, #0]
  407840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407844:	4770      	bx	lr
  407846:	bf00      	nop

00407848 <__multadd>:
  407848:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40784c:	690f      	ldr	r7, [r1, #16]
  40784e:	b083      	sub	sp, #12
  407850:	4688      	mov	r8, r1
  407852:	4681      	mov	r9, r0
  407854:	f101 0514 	add.w	r5, r1, #20
  407858:	2400      	movs	r4, #0
  40785a:	682e      	ldr	r6, [r5, #0]
  40785c:	3401      	adds	r4, #1
  40785e:	b2b1      	uxth	r1, r6
  407860:	0c36      	lsrs	r6, r6, #16
  407862:	fb02 3301 	mla	r3, r2, r1, r3
  407866:	fb02 f606 	mul.w	r6, r2, r6
  40786a:	b299      	uxth	r1, r3
  40786c:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  407870:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  407874:	42a7      	cmp	r7, r4
  407876:	f845 1b04 	str.w	r1, [r5], #4
  40787a:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40787e:	dcec      	bgt.n	40785a <__multadd+0x12>
  407880:	b14b      	cbz	r3, 407896 <__multadd+0x4e>
  407882:	f8d8 2008 	ldr.w	r2, [r8, #8]
  407886:	4297      	cmp	r7, r2
  407888:	da09      	bge.n	40789e <__multadd+0x56>
  40788a:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  40788e:	3701      	adds	r7, #1
  407890:	6153      	str	r3, [r2, #20]
  407892:	f8c8 7010 	str.w	r7, [r8, #16]
  407896:	4640      	mov	r0, r8
  407898:	b003      	add	sp, #12
  40789a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40789e:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4078a2:	4648      	mov	r0, r9
  4078a4:	3101      	adds	r1, #1
  4078a6:	9301      	str	r3, [sp, #4]
  4078a8:	f7ff ff9e 	bl	4077e8 <_Balloc>
  4078ac:	f8d8 2010 	ldr.w	r2, [r8, #16]
  4078b0:	f108 010c 	add.w	r1, r8, #12
  4078b4:	3202      	adds	r2, #2
  4078b6:	4604      	mov	r4, r0
  4078b8:	0092      	lsls	r2, r2, #2
  4078ba:	300c      	adds	r0, #12
  4078bc:	f7ff feb4 	bl	407628 <memcpy>
  4078c0:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  4078c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4078c8:	9b01      	ldr	r3, [sp, #4]
  4078ca:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4078ce:	f8c8 0000 	str.w	r0, [r8]
  4078d2:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  4078d6:	46a0      	mov	r8, r4
  4078d8:	e7d7      	b.n	40788a <__multadd+0x42>
  4078da:	bf00      	nop

004078dc <__hi0bits>:
  4078dc:	0c03      	lsrs	r3, r0, #16
  4078de:	041b      	lsls	r3, r3, #16
  4078e0:	b9b3      	cbnz	r3, 407910 <__hi0bits+0x34>
  4078e2:	0400      	lsls	r0, r0, #16
  4078e4:	2310      	movs	r3, #16
  4078e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4078ea:	bf04      	itt	eq
  4078ec:	0200      	lsleq	r0, r0, #8
  4078ee:	3308      	addeq	r3, #8
  4078f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4078f4:	bf04      	itt	eq
  4078f6:	0100      	lsleq	r0, r0, #4
  4078f8:	3304      	addeq	r3, #4
  4078fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4078fe:	bf04      	itt	eq
  407900:	0080      	lsleq	r0, r0, #2
  407902:	3302      	addeq	r3, #2
  407904:	2800      	cmp	r0, #0
  407906:	db07      	blt.n	407918 <__hi0bits+0x3c>
  407908:	0042      	lsls	r2, r0, #1
  40790a:	d403      	bmi.n	407914 <__hi0bits+0x38>
  40790c:	2020      	movs	r0, #32
  40790e:	4770      	bx	lr
  407910:	2300      	movs	r3, #0
  407912:	e7e8      	b.n	4078e6 <__hi0bits+0xa>
  407914:	1c58      	adds	r0, r3, #1
  407916:	4770      	bx	lr
  407918:	4618      	mov	r0, r3
  40791a:	4770      	bx	lr

0040791c <__lo0bits>:
  40791c:	6803      	ldr	r3, [r0, #0]
  40791e:	f013 0207 	ands.w	r2, r3, #7
  407922:	d007      	beq.n	407934 <__lo0bits+0x18>
  407924:	07d9      	lsls	r1, r3, #31
  407926:	d420      	bmi.n	40796a <__lo0bits+0x4e>
  407928:	079a      	lsls	r2, r3, #30
  40792a:	d420      	bmi.n	40796e <__lo0bits+0x52>
  40792c:	089b      	lsrs	r3, r3, #2
  40792e:	6003      	str	r3, [r0, #0]
  407930:	2002      	movs	r0, #2
  407932:	4770      	bx	lr
  407934:	b299      	uxth	r1, r3
  407936:	b909      	cbnz	r1, 40793c <__lo0bits+0x20>
  407938:	0c1b      	lsrs	r3, r3, #16
  40793a:	2210      	movs	r2, #16
  40793c:	f013 0fff 	tst.w	r3, #255	; 0xff
  407940:	bf04      	itt	eq
  407942:	0a1b      	lsreq	r3, r3, #8
  407944:	3208      	addeq	r2, #8
  407946:	0719      	lsls	r1, r3, #28
  407948:	bf04      	itt	eq
  40794a:	091b      	lsreq	r3, r3, #4
  40794c:	3204      	addeq	r2, #4
  40794e:	0799      	lsls	r1, r3, #30
  407950:	bf04      	itt	eq
  407952:	089b      	lsreq	r3, r3, #2
  407954:	3202      	addeq	r2, #2
  407956:	07d9      	lsls	r1, r3, #31
  407958:	d404      	bmi.n	407964 <__lo0bits+0x48>
  40795a:	085b      	lsrs	r3, r3, #1
  40795c:	d101      	bne.n	407962 <__lo0bits+0x46>
  40795e:	2020      	movs	r0, #32
  407960:	4770      	bx	lr
  407962:	3201      	adds	r2, #1
  407964:	6003      	str	r3, [r0, #0]
  407966:	4610      	mov	r0, r2
  407968:	4770      	bx	lr
  40796a:	2000      	movs	r0, #0
  40796c:	4770      	bx	lr
  40796e:	085b      	lsrs	r3, r3, #1
  407970:	6003      	str	r3, [r0, #0]
  407972:	2001      	movs	r0, #1
  407974:	4770      	bx	lr
  407976:	bf00      	nop

00407978 <__i2b>:
  407978:	b510      	push	{r4, lr}
  40797a:	460c      	mov	r4, r1
  40797c:	2101      	movs	r1, #1
  40797e:	f7ff ff33 	bl	4077e8 <_Balloc>
  407982:	2201      	movs	r2, #1
  407984:	6144      	str	r4, [r0, #20]
  407986:	6102      	str	r2, [r0, #16]
  407988:	bd10      	pop	{r4, pc}
  40798a:	bf00      	nop

0040798c <__multiply>:
  40798c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407990:	690d      	ldr	r5, [r1, #16]
  407992:	f8d2 9010 	ldr.w	r9, [r2, #16]
  407996:	b085      	sub	sp, #20
  407998:	454d      	cmp	r5, r9
  40799a:	460c      	mov	r4, r1
  40799c:	4692      	mov	sl, r2
  40799e:	da04      	bge.n	4079aa <__multiply+0x1e>
  4079a0:	462a      	mov	r2, r5
  4079a2:	4654      	mov	r4, sl
  4079a4:	464d      	mov	r5, r9
  4079a6:	468a      	mov	sl, r1
  4079a8:	4691      	mov	r9, r2
  4079aa:	68a3      	ldr	r3, [r4, #8]
  4079ac:	eb05 0709 	add.w	r7, r5, r9
  4079b0:	6861      	ldr	r1, [r4, #4]
  4079b2:	429f      	cmp	r7, r3
  4079b4:	bfc8      	it	gt
  4079b6:	3101      	addgt	r1, #1
  4079b8:	f7ff ff16 	bl	4077e8 <_Balloc>
  4079bc:	f100 0614 	add.w	r6, r0, #20
  4079c0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  4079c4:	4546      	cmp	r6, r8
  4079c6:	9001      	str	r0, [sp, #4]
  4079c8:	d205      	bcs.n	4079d6 <__multiply+0x4a>
  4079ca:	4633      	mov	r3, r6
  4079cc:	2000      	movs	r0, #0
  4079ce:	f843 0b04 	str.w	r0, [r3], #4
  4079d2:	4598      	cmp	r8, r3
  4079d4:	d8fb      	bhi.n	4079ce <__multiply+0x42>
  4079d6:	f10a 0c14 	add.w	ip, sl, #20
  4079da:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  4079de:	3414      	adds	r4, #20
  4079e0:	45cc      	cmp	ip, r9
  4079e2:	9400      	str	r4, [sp, #0]
  4079e4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  4079e8:	d25b      	bcs.n	407aa2 <__multiply+0x116>
  4079ea:	f8cd 8008 	str.w	r8, [sp, #8]
  4079ee:	9703      	str	r7, [sp, #12]
  4079f0:	46c8      	mov	r8, r9
  4079f2:	f85c 3b04 	ldr.w	r3, [ip], #4
  4079f6:	b29c      	uxth	r4, r3
  4079f8:	b324      	cbz	r4, 407a44 <__multiply+0xb8>
  4079fa:	9a00      	ldr	r2, [sp, #0]
  4079fc:	4633      	mov	r3, r6
  4079fe:	f04f 0900 	mov.w	r9, #0
  407a02:	e000      	b.n	407a06 <__multiply+0x7a>
  407a04:	460b      	mov	r3, r1
  407a06:	f852 7b04 	ldr.w	r7, [r2], #4
  407a0a:	6819      	ldr	r1, [r3, #0]
  407a0c:	fa1f fb87 	uxth.w	fp, r7
  407a10:	fa1f fa81 	uxth.w	sl, r1
  407a14:	0c38      	lsrs	r0, r7, #16
  407a16:	0c09      	lsrs	r1, r1, #16
  407a18:	fb04 aa0b 	mla	sl, r4, fp, sl
  407a1c:	fb04 1000 	mla	r0, r4, r0, r1
  407a20:	44d1      	add	r9, sl
  407a22:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  407a26:	fa1f f989 	uxth.w	r9, r9
  407a2a:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  407a2e:	4619      	mov	r1, r3
  407a30:	4295      	cmp	r5, r2
  407a32:	ea4f 4910 	mov.w	r9, r0, lsr #16
  407a36:	f841 7b04 	str.w	r7, [r1], #4
  407a3a:	d8e3      	bhi.n	407a04 <__multiply+0x78>
  407a3c:	f8c3 9004 	str.w	r9, [r3, #4]
  407a40:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  407a44:	ea5f 4913 	movs.w	r9, r3, lsr #16
  407a48:	d024      	beq.n	407a94 <__multiply+0x108>
  407a4a:	f8d6 a000 	ldr.w	sl, [r6]
  407a4e:	9b00      	ldr	r3, [sp, #0]
  407a50:	4650      	mov	r0, sl
  407a52:	4631      	mov	r1, r6
  407a54:	f04f 0b00 	mov.w	fp, #0
  407a58:	e000      	b.n	407a5c <__multiply+0xd0>
  407a5a:	4611      	mov	r1, r2
  407a5c:	881a      	ldrh	r2, [r3, #0]
  407a5e:	0c00      	lsrs	r0, r0, #16
  407a60:	fb09 0002 	mla	r0, r9, r2, r0
  407a64:	fa1f fa8a 	uxth.w	sl, sl
  407a68:	4483      	add	fp, r0
  407a6a:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  407a6e:	460a      	mov	r2, r1
  407a70:	f842 0b04 	str.w	r0, [r2], #4
  407a74:	f853 7b04 	ldr.w	r7, [r3], #4
  407a78:	6848      	ldr	r0, [r1, #4]
  407a7a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407a7e:	b284      	uxth	r4, r0
  407a80:	fb09 4a0a 	mla	sl, r9, sl, r4
  407a84:	429d      	cmp	r5, r3
  407a86:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  407a8a:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  407a8e:	d8e4      	bhi.n	407a5a <__multiply+0xce>
  407a90:	f8c1 a004 	str.w	sl, [r1, #4]
  407a94:	45e0      	cmp	r8, ip
  407a96:	f106 0604 	add.w	r6, r6, #4
  407a9a:	d8aa      	bhi.n	4079f2 <__multiply+0x66>
  407a9c:	f8dd 8008 	ldr.w	r8, [sp, #8]
  407aa0:	9f03      	ldr	r7, [sp, #12]
  407aa2:	2f00      	cmp	r7, #0
  407aa4:	dd0a      	ble.n	407abc <__multiply+0x130>
  407aa6:	f858 3c04 	ldr.w	r3, [r8, #-4]
  407aaa:	f1a8 0804 	sub.w	r8, r8, #4
  407aae:	b11b      	cbz	r3, 407ab8 <__multiply+0x12c>
  407ab0:	e004      	b.n	407abc <__multiply+0x130>
  407ab2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  407ab6:	b90b      	cbnz	r3, 407abc <__multiply+0x130>
  407ab8:	3f01      	subs	r7, #1
  407aba:	d1fa      	bne.n	407ab2 <__multiply+0x126>
  407abc:	9b01      	ldr	r3, [sp, #4]
  407abe:	4618      	mov	r0, r3
  407ac0:	611f      	str	r7, [r3, #16]
  407ac2:	b005      	add	sp, #20
  407ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407ac8 <__pow5mult>:
  407ac8:	f012 0303 	ands.w	r3, r2, #3
  407acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ad0:	4614      	mov	r4, r2
  407ad2:	4607      	mov	r7, r0
  407ad4:	460e      	mov	r6, r1
  407ad6:	d12c      	bne.n	407b32 <__pow5mult+0x6a>
  407ad8:	10a4      	asrs	r4, r4, #2
  407ada:	d01c      	beq.n	407b16 <__pow5mult+0x4e>
  407adc:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407ade:	2d00      	cmp	r5, #0
  407ae0:	d030      	beq.n	407b44 <__pow5mult+0x7c>
  407ae2:	f04f 0800 	mov.w	r8, #0
  407ae6:	e004      	b.n	407af2 <__pow5mult+0x2a>
  407ae8:	1064      	asrs	r4, r4, #1
  407aea:	d014      	beq.n	407b16 <__pow5mult+0x4e>
  407aec:	6828      	ldr	r0, [r5, #0]
  407aee:	b1a8      	cbz	r0, 407b1c <__pow5mult+0x54>
  407af0:	4605      	mov	r5, r0
  407af2:	07e3      	lsls	r3, r4, #31
  407af4:	d5f8      	bpl.n	407ae8 <__pow5mult+0x20>
  407af6:	4638      	mov	r0, r7
  407af8:	4631      	mov	r1, r6
  407afa:	462a      	mov	r2, r5
  407afc:	f7ff ff46 	bl	40798c <__multiply>
  407b00:	b1ae      	cbz	r6, 407b2e <__pow5mult+0x66>
  407b02:	6872      	ldr	r2, [r6, #4]
  407b04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407b06:	1064      	asrs	r4, r4, #1
  407b08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407b0c:	6031      	str	r1, [r6, #0]
  407b0e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407b12:	4606      	mov	r6, r0
  407b14:	d1ea      	bne.n	407aec <__pow5mult+0x24>
  407b16:	4630      	mov	r0, r6
  407b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b1c:	4638      	mov	r0, r7
  407b1e:	4629      	mov	r1, r5
  407b20:	462a      	mov	r2, r5
  407b22:	f7ff ff33 	bl	40798c <__multiply>
  407b26:	6028      	str	r0, [r5, #0]
  407b28:	f8c0 8000 	str.w	r8, [r0]
  407b2c:	e7e0      	b.n	407af0 <__pow5mult+0x28>
  407b2e:	4606      	mov	r6, r0
  407b30:	e7da      	b.n	407ae8 <__pow5mult+0x20>
  407b32:	4a0b      	ldr	r2, [pc, #44]	; (407b60 <__pow5mult+0x98>)
  407b34:	3b01      	subs	r3, #1
  407b36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  407b3a:	2300      	movs	r3, #0
  407b3c:	f7ff fe84 	bl	407848 <__multadd>
  407b40:	4606      	mov	r6, r0
  407b42:	e7c9      	b.n	407ad8 <__pow5mult+0x10>
  407b44:	2101      	movs	r1, #1
  407b46:	4638      	mov	r0, r7
  407b48:	f7ff fe4e 	bl	4077e8 <_Balloc>
  407b4c:	f240 2171 	movw	r1, #625	; 0x271
  407b50:	2201      	movs	r2, #1
  407b52:	2300      	movs	r3, #0
  407b54:	6141      	str	r1, [r0, #20]
  407b56:	6102      	str	r2, [r0, #16]
  407b58:	4605      	mov	r5, r0
  407b5a:	64b8      	str	r0, [r7, #72]	; 0x48
  407b5c:	6003      	str	r3, [r0, #0]
  407b5e:	e7c0      	b.n	407ae2 <__pow5mult+0x1a>
  407b60:	0040a398 	.word	0x0040a398

00407b64 <__lshift>:
  407b64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b68:	690b      	ldr	r3, [r1, #16]
  407b6a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  407b6e:	eb0a 0903 	add.w	r9, sl, r3
  407b72:	688b      	ldr	r3, [r1, #8]
  407b74:	f109 0601 	add.w	r6, r9, #1
  407b78:	429e      	cmp	r6, r3
  407b7a:	460f      	mov	r7, r1
  407b7c:	4693      	mov	fp, r2
  407b7e:	4680      	mov	r8, r0
  407b80:	6849      	ldr	r1, [r1, #4]
  407b82:	dd04      	ble.n	407b8e <__lshift+0x2a>
  407b84:	005b      	lsls	r3, r3, #1
  407b86:	429e      	cmp	r6, r3
  407b88:	f101 0101 	add.w	r1, r1, #1
  407b8c:	dcfa      	bgt.n	407b84 <__lshift+0x20>
  407b8e:	4640      	mov	r0, r8
  407b90:	f7ff fe2a 	bl	4077e8 <_Balloc>
  407b94:	f1ba 0f00 	cmp.w	sl, #0
  407b98:	f100 0414 	add.w	r4, r0, #20
  407b9c:	dd09      	ble.n	407bb2 <__lshift+0x4e>
  407b9e:	2300      	movs	r3, #0
  407ba0:	461a      	mov	r2, r3
  407ba2:	4625      	mov	r5, r4
  407ba4:	3301      	adds	r3, #1
  407ba6:	4553      	cmp	r3, sl
  407ba8:	f845 2b04 	str.w	r2, [r5], #4
  407bac:	d1fa      	bne.n	407ba4 <__lshift+0x40>
  407bae:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  407bb2:	693a      	ldr	r2, [r7, #16]
  407bb4:	f107 0314 	add.w	r3, r7, #20
  407bb8:	f01b 0b1f 	ands.w	fp, fp, #31
  407bbc:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  407bc0:	d021      	beq.n	407c06 <__lshift+0xa2>
  407bc2:	f1cb 0a20 	rsb	sl, fp, #32
  407bc6:	2200      	movs	r2, #0
  407bc8:	e000      	b.n	407bcc <__lshift+0x68>
  407bca:	462c      	mov	r4, r5
  407bcc:	6819      	ldr	r1, [r3, #0]
  407bce:	4625      	mov	r5, r4
  407bd0:	fa01 f10b 	lsl.w	r1, r1, fp
  407bd4:	430a      	orrs	r2, r1
  407bd6:	f845 2b04 	str.w	r2, [r5], #4
  407bda:	f853 2b04 	ldr.w	r2, [r3], #4
  407bde:	4563      	cmp	r3, ip
  407be0:	fa22 f20a 	lsr.w	r2, r2, sl
  407be4:	d3f1      	bcc.n	407bca <__lshift+0x66>
  407be6:	6062      	str	r2, [r4, #4]
  407be8:	b10a      	cbz	r2, 407bee <__lshift+0x8a>
  407bea:	f109 0602 	add.w	r6, r9, #2
  407bee:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  407bf2:	687a      	ldr	r2, [r7, #4]
  407bf4:	3e01      	subs	r6, #1
  407bf6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407bfa:	6106      	str	r6, [r0, #16]
  407bfc:	6039      	str	r1, [r7, #0]
  407bfe:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407c02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c06:	f853 2b04 	ldr.w	r2, [r3], #4
  407c0a:	459c      	cmp	ip, r3
  407c0c:	f844 2b04 	str.w	r2, [r4], #4
  407c10:	d9ed      	bls.n	407bee <__lshift+0x8a>
  407c12:	f853 2b04 	ldr.w	r2, [r3], #4
  407c16:	459c      	cmp	ip, r3
  407c18:	f844 2b04 	str.w	r2, [r4], #4
  407c1c:	d8f3      	bhi.n	407c06 <__lshift+0xa2>
  407c1e:	e7e6      	b.n	407bee <__lshift+0x8a>

00407c20 <__mcmp>:
  407c20:	6902      	ldr	r2, [r0, #16]
  407c22:	690b      	ldr	r3, [r1, #16]
  407c24:	b410      	push	{r4}
  407c26:	1ad2      	subs	r2, r2, r3
  407c28:	d115      	bne.n	407c56 <__mcmp+0x36>
  407c2a:	009b      	lsls	r3, r3, #2
  407c2c:	3014      	adds	r0, #20
  407c2e:	3114      	adds	r1, #20
  407c30:	4419      	add	r1, r3
  407c32:	4403      	add	r3, r0
  407c34:	e001      	b.n	407c3a <__mcmp+0x1a>
  407c36:	4298      	cmp	r0, r3
  407c38:	d211      	bcs.n	407c5e <__mcmp+0x3e>
  407c3a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407c3e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407c42:	42a2      	cmp	r2, r4
  407c44:	d0f7      	beq.n	407c36 <__mcmp+0x16>
  407c46:	4294      	cmp	r4, r2
  407c48:	bf94      	ite	ls
  407c4a:	2001      	movls	r0, #1
  407c4c:	f04f 30ff 	movhi.w	r0, #4294967295
  407c50:	f85d 4b04 	ldr.w	r4, [sp], #4
  407c54:	4770      	bx	lr
  407c56:	4610      	mov	r0, r2
  407c58:	f85d 4b04 	ldr.w	r4, [sp], #4
  407c5c:	4770      	bx	lr
  407c5e:	2000      	movs	r0, #0
  407c60:	f85d 4b04 	ldr.w	r4, [sp], #4
  407c64:	4770      	bx	lr
  407c66:	bf00      	nop

00407c68 <__mdiff>:
  407c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407c6c:	460d      	mov	r5, r1
  407c6e:	4604      	mov	r4, r0
  407c70:	4611      	mov	r1, r2
  407c72:	4628      	mov	r0, r5
  407c74:	4616      	mov	r6, r2
  407c76:	f7ff ffd3 	bl	407c20 <__mcmp>
  407c7a:	1e07      	subs	r7, r0, #0
  407c7c:	d056      	beq.n	407d2c <__mdiff+0xc4>
  407c7e:	db4f      	blt.n	407d20 <__mdiff+0xb8>
  407c80:	f04f 0900 	mov.w	r9, #0
  407c84:	6869      	ldr	r1, [r5, #4]
  407c86:	4620      	mov	r0, r4
  407c88:	f7ff fdae 	bl	4077e8 <_Balloc>
  407c8c:	692f      	ldr	r7, [r5, #16]
  407c8e:	6932      	ldr	r2, [r6, #16]
  407c90:	3514      	adds	r5, #20
  407c92:	3614      	adds	r6, #20
  407c94:	f8c0 900c 	str.w	r9, [r0, #12]
  407c98:	f100 0314 	add.w	r3, r0, #20
  407c9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  407ca0:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  407ca4:	2100      	movs	r1, #0
  407ca6:	f855 4b04 	ldr.w	r4, [r5], #4
  407caa:	f856 2b04 	ldr.w	r2, [r6], #4
  407cae:	fa1f fa84 	uxth.w	sl, r4
  407cb2:	448a      	add	sl, r1
  407cb4:	fa1f f982 	uxth.w	r9, r2
  407cb8:	0c11      	lsrs	r1, r2, #16
  407cba:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  407cbe:	ebc9 020a 	rsb	r2, r9, sl
  407cc2:	eb01 4122 	add.w	r1, r1, r2, asr #16
  407cc6:	b292      	uxth	r2, r2
  407cc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  407ccc:	45b0      	cmp	r8, r6
  407cce:	f843 2b04 	str.w	r2, [r3], #4
  407cd2:	ea4f 4121 	mov.w	r1, r1, asr #16
  407cd6:	462c      	mov	r4, r5
  407cd8:	d8e5      	bhi.n	407ca6 <__mdiff+0x3e>
  407cda:	45ac      	cmp	ip, r5
  407cdc:	4698      	mov	r8, r3
  407cde:	d915      	bls.n	407d0c <__mdiff+0xa4>
  407ce0:	f854 6b04 	ldr.w	r6, [r4], #4
  407ce4:	b2b2      	uxth	r2, r6
  407ce6:	4411      	add	r1, r2
  407ce8:	0c36      	lsrs	r6, r6, #16
  407cea:	eb06 4621 	add.w	r6, r6, r1, asr #16
  407cee:	b289      	uxth	r1, r1
  407cf0:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  407cf4:	45a4      	cmp	ip, r4
  407cf6:	f843 2b04 	str.w	r2, [r3], #4
  407cfa:	ea4f 4126 	mov.w	r1, r6, asr #16
  407cfe:	d8ef      	bhi.n	407ce0 <__mdiff+0x78>
  407d00:	43eb      	mvns	r3, r5
  407d02:	4463      	add	r3, ip
  407d04:	f023 0303 	bic.w	r3, r3, #3
  407d08:	3304      	adds	r3, #4
  407d0a:	4443      	add	r3, r8
  407d0c:	3b04      	subs	r3, #4
  407d0e:	b922      	cbnz	r2, 407d1a <__mdiff+0xb2>
  407d10:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407d14:	3f01      	subs	r7, #1
  407d16:	2a00      	cmp	r2, #0
  407d18:	d0fa      	beq.n	407d10 <__mdiff+0xa8>
  407d1a:	6107      	str	r7, [r0, #16]
  407d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d20:	462b      	mov	r3, r5
  407d22:	f04f 0901 	mov.w	r9, #1
  407d26:	4635      	mov	r5, r6
  407d28:	461e      	mov	r6, r3
  407d2a:	e7ab      	b.n	407c84 <__mdiff+0x1c>
  407d2c:	4620      	mov	r0, r4
  407d2e:	4639      	mov	r1, r7
  407d30:	f7ff fd5a 	bl	4077e8 <_Balloc>
  407d34:	2301      	movs	r3, #1
  407d36:	6147      	str	r7, [r0, #20]
  407d38:	6103      	str	r3, [r0, #16]
  407d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407d3e:	bf00      	nop

00407d40 <__d2b>:
  407d40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407d44:	2101      	movs	r1, #1
  407d46:	b083      	sub	sp, #12
  407d48:	461d      	mov	r5, r3
  407d4a:	f3c3 560a 	ubfx	r6, r3, #20, #11
  407d4e:	4614      	mov	r4, r2
  407d50:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407d52:	f7ff fd49 	bl	4077e8 <_Balloc>
  407d56:	f3c5 0313 	ubfx	r3, r5, #0, #20
  407d5a:	4680      	mov	r8, r0
  407d5c:	b10e      	cbz	r6, 407d62 <__d2b+0x22>
  407d5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407d62:	9301      	str	r3, [sp, #4]
  407d64:	b324      	cbz	r4, 407db0 <__d2b+0x70>
  407d66:	a802      	add	r0, sp, #8
  407d68:	f840 4d08 	str.w	r4, [r0, #-8]!
  407d6c:	4668      	mov	r0, sp
  407d6e:	f7ff fdd5 	bl	40791c <__lo0bits>
  407d72:	2800      	cmp	r0, #0
  407d74:	d135      	bne.n	407de2 <__d2b+0xa2>
  407d76:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407d7a:	f8c8 2014 	str.w	r2, [r8, #20]
  407d7e:	2b00      	cmp	r3, #0
  407d80:	bf0c      	ite	eq
  407d82:	2401      	moveq	r4, #1
  407d84:	2402      	movne	r4, #2
  407d86:	f8c8 3018 	str.w	r3, [r8, #24]
  407d8a:	f8c8 4010 	str.w	r4, [r8, #16]
  407d8e:	b9de      	cbnz	r6, 407dc8 <__d2b+0x88>
  407d90:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  407d94:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407d98:	6038      	str	r0, [r7, #0]
  407d9a:	6918      	ldr	r0, [r3, #16]
  407d9c:	f7ff fd9e 	bl	4078dc <__hi0bits>
  407da0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407da2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  407da6:	6018      	str	r0, [r3, #0]
  407da8:	4640      	mov	r0, r8
  407daa:	b003      	add	sp, #12
  407dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407db0:	a801      	add	r0, sp, #4
  407db2:	f7ff fdb3 	bl	40791c <__lo0bits>
  407db6:	9b01      	ldr	r3, [sp, #4]
  407db8:	2401      	movs	r4, #1
  407dba:	3020      	adds	r0, #32
  407dbc:	f8c8 3014 	str.w	r3, [r8, #20]
  407dc0:	f8c8 4010 	str.w	r4, [r8, #16]
  407dc4:	2e00      	cmp	r6, #0
  407dc6:	d0e3      	beq.n	407d90 <__d2b+0x50>
  407dc8:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  407dcc:	eb09 0300 	add.w	r3, r9, r0
  407dd0:	603b      	str	r3, [r7, #0]
  407dd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407dd4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407dd8:	6018      	str	r0, [r3, #0]
  407dda:	4640      	mov	r0, r8
  407ddc:	b003      	add	sp, #12
  407dde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407de2:	9b01      	ldr	r3, [sp, #4]
  407de4:	f1c0 0120 	rsb	r1, r0, #32
  407de8:	fa03 f101 	lsl.w	r1, r3, r1
  407dec:	40c3      	lsrs	r3, r0
  407dee:	9a00      	ldr	r2, [sp, #0]
  407df0:	9301      	str	r3, [sp, #4]
  407df2:	430a      	orrs	r2, r1
  407df4:	f8c8 2014 	str.w	r2, [r8, #20]
  407df8:	e7c1      	b.n	407d7e <__d2b+0x3e>
  407dfa:	bf00      	nop

00407dfc <_realloc_r>:
  407dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e00:	460c      	mov	r4, r1
  407e02:	b083      	sub	sp, #12
  407e04:	4690      	mov	r8, r2
  407e06:	4681      	mov	r9, r0
  407e08:	2900      	cmp	r1, #0
  407e0a:	f000 80ba 	beq.w	407f82 <_realloc_r+0x186>
  407e0e:	f7ff fce7 	bl	4077e0 <__malloc_lock>
  407e12:	f108 060b 	add.w	r6, r8, #11
  407e16:	f854 3c04 	ldr.w	r3, [r4, #-4]
  407e1a:	2e16      	cmp	r6, #22
  407e1c:	f023 0503 	bic.w	r5, r3, #3
  407e20:	f1a4 0708 	sub.w	r7, r4, #8
  407e24:	d84b      	bhi.n	407ebe <_realloc_r+0xc2>
  407e26:	2110      	movs	r1, #16
  407e28:	460e      	mov	r6, r1
  407e2a:	45b0      	cmp	r8, r6
  407e2c:	d84c      	bhi.n	407ec8 <_realloc_r+0xcc>
  407e2e:	428d      	cmp	r5, r1
  407e30:	da51      	bge.n	407ed6 <_realloc_r+0xda>
  407e32:	f8df b384 	ldr.w	fp, [pc, #900]	; 4081b8 <_realloc_r+0x3bc>
  407e36:	1978      	adds	r0, r7, r5
  407e38:	f8db e008 	ldr.w	lr, [fp, #8]
  407e3c:	4586      	cmp	lr, r0
  407e3e:	f000 80a6 	beq.w	407f8e <_realloc_r+0x192>
  407e42:	6842      	ldr	r2, [r0, #4]
  407e44:	f022 0c01 	bic.w	ip, r2, #1
  407e48:	4484      	add	ip, r0
  407e4a:	f8dc c004 	ldr.w	ip, [ip, #4]
  407e4e:	f01c 0f01 	tst.w	ip, #1
  407e52:	d054      	beq.n	407efe <_realloc_r+0x102>
  407e54:	2200      	movs	r2, #0
  407e56:	4610      	mov	r0, r2
  407e58:	07db      	lsls	r3, r3, #31
  407e5a:	d46f      	bmi.n	407f3c <_realloc_r+0x140>
  407e5c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  407e60:	ebc3 0a07 	rsb	sl, r3, r7
  407e64:	f8da 3004 	ldr.w	r3, [sl, #4]
  407e68:	f023 0303 	bic.w	r3, r3, #3
  407e6c:	442b      	add	r3, r5
  407e6e:	2800      	cmp	r0, #0
  407e70:	d062      	beq.n	407f38 <_realloc_r+0x13c>
  407e72:	4570      	cmp	r0, lr
  407e74:	f000 80e9 	beq.w	40804a <_realloc_r+0x24e>
  407e78:	eb02 0e03 	add.w	lr, r2, r3
  407e7c:	458e      	cmp	lr, r1
  407e7e:	db5b      	blt.n	407f38 <_realloc_r+0x13c>
  407e80:	68c3      	ldr	r3, [r0, #12]
  407e82:	6882      	ldr	r2, [r0, #8]
  407e84:	46d0      	mov	r8, sl
  407e86:	60d3      	str	r3, [r2, #12]
  407e88:	609a      	str	r2, [r3, #8]
  407e8a:	f858 1f08 	ldr.w	r1, [r8, #8]!
  407e8e:	f8da 300c 	ldr.w	r3, [sl, #12]
  407e92:	1f2a      	subs	r2, r5, #4
  407e94:	2a24      	cmp	r2, #36	; 0x24
  407e96:	60cb      	str	r3, [r1, #12]
  407e98:	6099      	str	r1, [r3, #8]
  407e9a:	f200 8123 	bhi.w	4080e4 <_realloc_r+0x2e8>
  407e9e:	2a13      	cmp	r2, #19
  407ea0:	f240 80b0 	bls.w	408004 <_realloc_r+0x208>
  407ea4:	6823      	ldr	r3, [r4, #0]
  407ea6:	2a1b      	cmp	r2, #27
  407ea8:	f8ca 3008 	str.w	r3, [sl, #8]
  407eac:	6863      	ldr	r3, [r4, #4]
  407eae:	f8ca 300c 	str.w	r3, [sl, #12]
  407eb2:	f200 812b 	bhi.w	40810c <_realloc_r+0x310>
  407eb6:	3408      	adds	r4, #8
  407eb8:	f10a 0310 	add.w	r3, sl, #16
  407ebc:	e0a3      	b.n	408006 <_realloc_r+0x20a>
  407ebe:	f026 0607 	bic.w	r6, r6, #7
  407ec2:	2e00      	cmp	r6, #0
  407ec4:	4631      	mov	r1, r6
  407ec6:	dab0      	bge.n	407e2a <_realloc_r+0x2e>
  407ec8:	230c      	movs	r3, #12
  407eca:	2000      	movs	r0, #0
  407ecc:	f8c9 3000 	str.w	r3, [r9]
  407ed0:	b003      	add	sp, #12
  407ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ed6:	46a0      	mov	r8, r4
  407ed8:	1baa      	subs	r2, r5, r6
  407eda:	2a0f      	cmp	r2, #15
  407edc:	f003 0301 	and.w	r3, r3, #1
  407ee0:	d81a      	bhi.n	407f18 <_realloc_r+0x11c>
  407ee2:	432b      	orrs	r3, r5
  407ee4:	607b      	str	r3, [r7, #4]
  407ee6:	443d      	add	r5, r7
  407ee8:	686b      	ldr	r3, [r5, #4]
  407eea:	f043 0301 	orr.w	r3, r3, #1
  407eee:	606b      	str	r3, [r5, #4]
  407ef0:	4648      	mov	r0, r9
  407ef2:	f7ff fc77 	bl	4077e4 <__malloc_unlock>
  407ef6:	4640      	mov	r0, r8
  407ef8:	b003      	add	sp, #12
  407efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407efe:	f022 0203 	bic.w	r2, r2, #3
  407f02:	eb02 0c05 	add.w	ip, r2, r5
  407f06:	458c      	cmp	ip, r1
  407f08:	dba6      	blt.n	407e58 <_realloc_r+0x5c>
  407f0a:	68c2      	ldr	r2, [r0, #12]
  407f0c:	6881      	ldr	r1, [r0, #8]
  407f0e:	46a0      	mov	r8, r4
  407f10:	60ca      	str	r2, [r1, #12]
  407f12:	4665      	mov	r5, ip
  407f14:	6091      	str	r1, [r2, #8]
  407f16:	e7df      	b.n	407ed8 <_realloc_r+0xdc>
  407f18:	19b9      	adds	r1, r7, r6
  407f1a:	4333      	orrs	r3, r6
  407f1c:	f042 0001 	orr.w	r0, r2, #1
  407f20:	607b      	str	r3, [r7, #4]
  407f22:	440a      	add	r2, r1
  407f24:	6048      	str	r0, [r1, #4]
  407f26:	6853      	ldr	r3, [r2, #4]
  407f28:	3108      	adds	r1, #8
  407f2a:	f043 0301 	orr.w	r3, r3, #1
  407f2e:	6053      	str	r3, [r2, #4]
  407f30:	4648      	mov	r0, r9
  407f32:	f7fe fd91 	bl	406a58 <_free_r>
  407f36:	e7db      	b.n	407ef0 <_realloc_r+0xf4>
  407f38:	428b      	cmp	r3, r1
  407f3a:	da33      	bge.n	407fa4 <_realloc_r+0x1a8>
  407f3c:	4641      	mov	r1, r8
  407f3e:	4648      	mov	r0, r9
  407f40:	f7ff f88c 	bl	40705c <_malloc_r>
  407f44:	4680      	mov	r8, r0
  407f46:	2800      	cmp	r0, #0
  407f48:	d0d2      	beq.n	407ef0 <_realloc_r+0xf4>
  407f4a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  407f4e:	f1a0 0108 	sub.w	r1, r0, #8
  407f52:	f023 0201 	bic.w	r2, r3, #1
  407f56:	443a      	add	r2, r7
  407f58:	4291      	cmp	r1, r2
  407f5a:	f000 80bc 	beq.w	4080d6 <_realloc_r+0x2da>
  407f5e:	1f2a      	subs	r2, r5, #4
  407f60:	2a24      	cmp	r2, #36	; 0x24
  407f62:	d86e      	bhi.n	408042 <_realloc_r+0x246>
  407f64:	2a13      	cmp	r2, #19
  407f66:	d842      	bhi.n	407fee <_realloc_r+0x1f2>
  407f68:	4603      	mov	r3, r0
  407f6a:	4622      	mov	r2, r4
  407f6c:	6811      	ldr	r1, [r2, #0]
  407f6e:	6019      	str	r1, [r3, #0]
  407f70:	6851      	ldr	r1, [r2, #4]
  407f72:	6059      	str	r1, [r3, #4]
  407f74:	6892      	ldr	r2, [r2, #8]
  407f76:	609a      	str	r2, [r3, #8]
  407f78:	4621      	mov	r1, r4
  407f7a:	4648      	mov	r0, r9
  407f7c:	f7fe fd6c 	bl	406a58 <_free_r>
  407f80:	e7b6      	b.n	407ef0 <_realloc_r+0xf4>
  407f82:	4611      	mov	r1, r2
  407f84:	b003      	add	sp, #12
  407f86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407f8a:	f7ff b867 	b.w	40705c <_malloc_r>
  407f8e:	f8de 2004 	ldr.w	r2, [lr, #4]
  407f92:	f106 0c10 	add.w	ip, r6, #16
  407f96:	f022 0203 	bic.w	r2, r2, #3
  407f9a:	1950      	adds	r0, r2, r5
  407f9c:	4560      	cmp	r0, ip
  407f9e:	da3d      	bge.n	40801c <_realloc_r+0x220>
  407fa0:	4670      	mov	r0, lr
  407fa2:	e759      	b.n	407e58 <_realloc_r+0x5c>
  407fa4:	46d0      	mov	r8, sl
  407fa6:	f858 0f08 	ldr.w	r0, [r8, #8]!
  407faa:	f8da 100c 	ldr.w	r1, [sl, #12]
  407fae:	1f2a      	subs	r2, r5, #4
  407fb0:	2a24      	cmp	r2, #36	; 0x24
  407fb2:	60c1      	str	r1, [r0, #12]
  407fb4:	6088      	str	r0, [r1, #8]
  407fb6:	f200 80a0 	bhi.w	4080fa <_realloc_r+0x2fe>
  407fba:	2a13      	cmp	r2, #19
  407fbc:	f240 809b 	bls.w	4080f6 <_realloc_r+0x2fa>
  407fc0:	6821      	ldr	r1, [r4, #0]
  407fc2:	2a1b      	cmp	r2, #27
  407fc4:	f8ca 1008 	str.w	r1, [sl, #8]
  407fc8:	6861      	ldr	r1, [r4, #4]
  407fca:	f8ca 100c 	str.w	r1, [sl, #12]
  407fce:	f200 80b2 	bhi.w	408136 <_realloc_r+0x33a>
  407fd2:	3408      	adds	r4, #8
  407fd4:	f10a 0210 	add.w	r2, sl, #16
  407fd8:	6821      	ldr	r1, [r4, #0]
  407fda:	461d      	mov	r5, r3
  407fdc:	6011      	str	r1, [r2, #0]
  407fde:	6861      	ldr	r1, [r4, #4]
  407fe0:	4657      	mov	r7, sl
  407fe2:	6051      	str	r1, [r2, #4]
  407fe4:	68a3      	ldr	r3, [r4, #8]
  407fe6:	6093      	str	r3, [r2, #8]
  407fe8:	f8da 3004 	ldr.w	r3, [sl, #4]
  407fec:	e774      	b.n	407ed8 <_realloc_r+0xdc>
  407fee:	6823      	ldr	r3, [r4, #0]
  407ff0:	2a1b      	cmp	r2, #27
  407ff2:	6003      	str	r3, [r0, #0]
  407ff4:	6863      	ldr	r3, [r4, #4]
  407ff6:	6043      	str	r3, [r0, #4]
  407ff8:	d862      	bhi.n	4080c0 <_realloc_r+0x2c4>
  407ffa:	f100 0308 	add.w	r3, r0, #8
  407ffe:	f104 0208 	add.w	r2, r4, #8
  408002:	e7b3      	b.n	407f6c <_realloc_r+0x170>
  408004:	4643      	mov	r3, r8
  408006:	6822      	ldr	r2, [r4, #0]
  408008:	4675      	mov	r5, lr
  40800a:	601a      	str	r2, [r3, #0]
  40800c:	6862      	ldr	r2, [r4, #4]
  40800e:	4657      	mov	r7, sl
  408010:	605a      	str	r2, [r3, #4]
  408012:	68a2      	ldr	r2, [r4, #8]
  408014:	609a      	str	r2, [r3, #8]
  408016:	f8da 3004 	ldr.w	r3, [sl, #4]
  40801a:	e75d      	b.n	407ed8 <_realloc_r+0xdc>
  40801c:	1b83      	subs	r3, r0, r6
  40801e:	4437      	add	r7, r6
  408020:	f043 0301 	orr.w	r3, r3, #1
  408024:	f8cb 7008 	str.w	r7, [fp, #8]
  408028:	607b      	str	r3, [r7, #4]
  40802a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40802e:	4648      	mov	r0, r9
  408030:	f003 0301 	and.w	r3, r3, #1
  408034:	431e      	orrs	r6, r3
  408036:	f844 6c04 	str.w	r6, [r4, #-4]
  40803a:	f7ff fbd3 	bl	4077e4 <__malloc_unlock>
  40803e:	4620      	mov	r0, r4
  408040:	e75a      	b.n	407ef8 <_realloc_r+0xfc>
  408042:	4621      	mov	r1, r4
  408044:	f7ff fb66 	bl	407714 <memmove>
  408048:	e796      	b.n	407f78 <_realloc_r+0x17c>
  40804a:	eb02 0c03 	add.w	ip, r2, r3
  40804e:	f106 0210 	add.w	r2, r6, #16
  408052:	4594      	cmp	ip, r2
  408054:	f6ff af70 	blt.w	407f38 <_realloc_r+0x13c>
  408058:	4657      	mov	r7, sl
  40805a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40805e:	f8da 300c 	ldr.w	r3, [sl, #12]
  408062:	1f2a      	subs	r2, r5, #4
  408064:	2a24      	cmp	r2, #36	; 0x24
  408066:	60cb      	str	r3, [r1, #12]
  408068:	6099      	str	r1, [r3, #8]
  40806a:	f200 8086 	bhi.w	40817a <_realloc_r+0x37e>
  40806e:	2a13      	cmp	r2, #19
  408070:	d977      	bls.n	408162 <_realloc_r+0x366>
  408072:	6823      	ldr	r3, [r4, #0]
  408074:	2a1b      	cmp	r2, #27
  408076:	f8ca 3008 	str.w	r3, [sl, #8]
  40807a:	6863      	ldr	r3, [r4, #4]
  40807c:	f8ca 300c 	str.w	r3, [sl, #12]
  408080:	f200 8084 	bhi.w	40818c <_realloc_r+0x390>
  408084:	3408      	adds	r4, #8
  408086:	f10a 0310 	add.w	r3, sl, #16
  40808a:	6822      	ldr	r2, [r4, #0]
  40808c:	601a      	str	r2, [r3, #0]
  40808e:	6862      	ldr	r2, [r4, #4]
  408090:	605a      	str	r2, [r3, #4]
  408092:	68a2      	ldr	r2, [r4, #8]
  408094:	609a      	str	r2, [r3, #8]
  408096:	ebc6 020c 	rsb	r2, r6, ip
  40809a:	eb0a 0306 	add.w	r3, sl, r6
  40809e:	f042 0201 	orr.w	r2, r2, #1
  4080a2:	f8cb 3008 	str.w	r3, [fp, #8]
  4080a6:	605a      	str	r2, [r3, #4]
  4080a8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4080ac:	4648      	mov	r0, r9
  4080ae:	f003 0301 	and.w	r3, r3, #1
  4080b2:	431e      	orrs	r6, r3
  4080b4:	f8ca 6004 	str.w	r6, [sl, #4]
  4080b8:	f7ff fb94 	bl	4077e4 <__malloc_unlock>
  4080bc:	4638      	mov	r0, r7
  4080be:	e71b      	b.n	407ef8 <_realloc_r+0xfc>
  4080c0:	68a3      	ldr	r3, [r4, #8]
  4080c2:	2a24      	cmp	r2, #36	; 0x24
  4080c4:	6083      	str	r3, [r0, #8]
  4080c6:	68e3      	ldr	r3, [r4, #12]
  4080c8:	60c3      	str	r3, [r0, #12]
  4080ca:	d02b      	beq.n	408124 <_realloc_r+0x328>
  4080cc:	f100 0310 	add.w	r3, r0, #16
  4080d0:	f104 0210 	add.w	r2, r4, #16
  4080d4:	e74a      	b.n	407f6c <_realloc_r+0x170>
  4080d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4080da:	46a0      	mov	r8, r4
  4080dc:	f022 0203 	bic.w	r2, r2, #3
  4080e0:	4415      	add	r5, r2
  4080e2:	e6f9      	b.n	407ed8 <_realloc_r+0xdc>
  4080e4:	4621      	mov	r1, r4
  4080e6:	4640      	mov	r0, r8
  4080e8:	4675      	mov	r5, lr
  4080ea:	4657      	mov	r7, sl
  4080ec:	f7ff fb12 	bl	407714 <memmove>
  4080f0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4080f4:	e6f0      	b.n	407ed8 <_realloc_r+0xdc>
  4080f6:	4642      	mov	r2, r8
  4080f8:	e76e      	b.n	407fd8 <_realloc_r+0x1dc>
  4080fa:	4621      	mov	r1, r4
  4080fc:	4640      	mov	r0, r8
  4080fe:	461d      	mov	r5, r3
  408100:	4657      	mov	r7, sl
  408102:	f7ff fb07 	bl	407714 <memmove>
  408106:	f8da 3004 	ldr.w	r3, [sl, #4]
  40810a:	e6e5      	b.n	407ed8 <_realloc_r+0xdc>
  40810c:	68a3      	ldr	r3, [r4, #8]
  40810e:	2a24      	cmp	r2, #36	; 0x24
  408110:	f8ca 3010 	str.w	r3, [sl, #16]
  408114:	68e3      	ldr	r3, [r4, #12]
  408116:	f8ca 3014 	str.w	r3, [sl, #20]
  40811a:	d018      	beq.n	40814e <_realloc_r+0x352>
  40811c:	3410      	adds	r4, #16
  40811e:	f10a 0318 	add.w	r3, sl, #24
  408122:	e770      	b.n	408006 <_realloc_r+0x20a>
  408124:	6922      	ldr	r2, [r4, #16]
  408126:	f100 0318 	add.w	r3, r0, #24
  40812a:	6102      	str	r2, [r0, #16]
  40812c:	6961      	ldr	r1, [r4, #20]
  40812e:	f104 0218 	add.w	r2, r4, #24
  408132:	6141      	str	r1, [r0, #20]
  408134:	e71a      	b.n	407f6c <_realloc_r+0x170>
  408136:	68a1      	ldr	r1, [r4, #8]
  408138:	2a24      	cmp	r2, #36	; 0x24
  40813a:	f8ca 1010 	str.w	r1, [sl, #16]
  40813e:	68e1      	ldr	r1, [r4, #12]
  408140:	f8ca 1014 	str.w	r1, [sl, #20]
  408144:	d00f      	beq.n	408166 <_realloc_r+0x36a>
  408146:	3410      	adds	r4, #16
  408148:	f10a 0218 	add.w	r2, sl, #24
  40814c:	e744      	b.n	407fd8 <_realloc_r+0x1dc>
  40814e:	6922      	ldr	r2, [r4, #16]
  408150:	f10a 0320 	add.w	r3, sl, #32
  408154:	f8ca 2018 	str.w	r2, [sl, #24]
  408158:	6962      	ldr	r2, [r4, #20]
  40815a:	3418      	adds	r4, #24
  40815c:	f8ca 201c 	str.w	r2, [sl, #28]
  408160:	e751      	b.n	408006 <_realloc_r+0x20a>
  408162:	463b      	mov	r3, r7
  408164:	e791      	b.n	40808a <_realloc_r+0x28e>
  408166:	6921      	ldr	r1, [r4, #16]
  408168:	f10a 0220 	add.w	r2, sl, #32
  40816c:	f8ca 1018 	str.w	r1, [sl, #24]
  408170:	6961      	ldr	r1, [r4, #20]
  408172:	3418      	adds	r4, #24
  408174:	f8ca 101c 	str.w	r1, [sl, #28]
  408178:	e72e      	b.n	407fd8 <_realloc_r+0x1dc>
  40817a:	4621      	mov	r1, r4
  40817c:	4638      	mov	r0, r7
  40817e:	f8cd c004 	str.w	ip, [sp, #4]
  408182:	f7ff fac7 	bl	407714 <memmove>
  408186:	f8dd c004 	ldr.w	ip, [sp, #4]
  40818a:	e784      	b.n	408096 <_realloc_r+0x29a>
  40818c:	68a3      	ldr	r3, [r4, #8]
  40818e:	2a24      	cmp	r2, #36	; 0x24
  408190:	f8ca 3010 	str.w	r3, [sl, #16]
  408194:	68e3      	ldr	r3, [r4, #12]
  408196:	f8ca 3014 	str.w	r3, [sl, #20]
  40819a:	d003      	beq.n	4081a4 <_realloc_r+0x3a8>
  40819c:	3410      	adds	r4, #16
  40819e:	f10a 0318 	add.w	r3, sl, #24
  4081a2:	e772      	b.n	40808a <_realloc_r+0x28e>
  4081a4:	6922      	ldr	r2, [r4, #16]
  4081a6:	f10a 0320 	add.w	r3, sl, #32
  4081aa:	f8ca 2018 	str.w	r2, [sl, #24]
  4081ae:	6962      	ldr	r2, [r4, #20]
  4081b0:	3418      	adds	r4, #24
  4081b2:	f8ca 201c 	str.w	r2, [sl, #28]
  4081b6:	e768      	b.n	40808a <_realloc_r+0x28e>
  4081b8:	20000578 	.word	0x20000578

004081bc <__fpclassifyd>:
  4081bc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4081c0:	b410      	push	{r4}
  4081c2:	d008      	beq.n	4081d6 <__fpclassifyd+0x1a>
  4081c4:	4a0f      	ldr	r2, [pc, #60]	; (408204 <__fpclassifyd+0x48>)
  4081c6:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  4081ca:	4294      	cmp	r4, r2
  4081cc:	d80a      	bhi.n	4081e4 <__fpclassifyd+0x28>
  4081ce:	2004      	movs	r0, #4
  4081d0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4081d4:	4770      	bx	lr
  4081d6:	2800      	cmp	r0, #0
  4081d8:	bf0c      	ite	eq
  4081da:	2002      	moveq	r0, #2
  4081dc:	2003      	movne	r0, #3
  4081de:	f85d 4b04 	ldr.w	r4, [sp], #4
  4081e2:	4770      	bx	lr
  4081e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  4081e8:	d201      	bcs.n	4081ee <__fpclassifyd+0x32>
  4081ea:	2003      	movs	r0, #3
  4081ec:	e7f7      	b.n	4081de <__fpclassifyd+0x22>
  4081ee:	4a06      	ldr	r2, [pc, #24]	; (408208 <__fpclassifyd+0x4c>)
  4081f0:	4293      	cmp	r3, r2
  4081f2:	d001      	beq.n	4081f8 <__fpclassifyd+0x3c>
  4081f4:	2000      	movs	r0, #0
  4081f6:	e7f2      	b.n	4081de <__fpclassifyd+0x22>
  4081f8:	f1d0 0001 	rsbs	r0, r0, #1
  4081fc:	bf38      	it	cc
  4081fe:	2000      	movcc	r0, #0
  408200:	e7ed      	b.n	4081de <__fpclassifyd+0x22>
  408202:	bf00      	nop
  408204:	7fdfffff 	.word	0x7fdfffff
  408208:	7ff00000 	.word	0x7ff00000

0040820c <_sbrk_r>:
  40820c:	b538      	push	{r3, r4, r5, lr}
  40820e:	4c07      	ldr	r4, [pc, #28]	; (40822c <_sbrk_r+0x20>)
  408210:	2300      	movs	r3, #0
  408212:	4605      	mov	r5, r0
  408214:	4608      	mov	r0, r1
  408216:	6023      	str	r3, [r4, #0]
  408218:	f7fa f80a 	bl	402230 <_sbrk>
  40821c:	1c43      	adds	r3, r0, #1
  40821e:	d000      	beq.n	408222 <_sbrk_r+0x16>
  408220:	bd38      	pop	{r3, r4, r5, pc}
  408222:	6823      	ldr	r3, [r4, #0]
  408224:	2b00      	cmp	r3, #0
  408226:	d0fb      	beq.n	408220 <_sbrk_r+0x14>
  408228:	602b      	str	r3, [r5, #0]
  40822a:	bd38      	pop	{r3, r4, r5, pc}
  40822c:	20000e68 	.word	0x20000e68

00408230 <__sread>:
  408230:	b510      	push	{r4, lr}
  408232:	460c      	mov	r4, r1
  408234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408238:	f000 faa2 	bl	408780 <_read_r>
  40823c:	2800      	cmp	r0, #0
  40823e:	db03      	blt.n	408248 <__sread+0x18>
  408240:	6d23      	ldr	r3, [r4, #80]	; 0x50
  408242:	4403      	add	r3, r0
  408244:	6523      	str	r3, [r4, #80]	; 0x50
  408246:	bd10      	pop	{r4, pc}
  408248:	89a3      	ldrh	r3, [r4, #12]
  40824a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40824e:	81a3      	strh	r3, [r4, #12]
  408250:	bd10      	pop	{r4, pc}
  408252:	bf00      	nop

00408254 <__swrite>:
  408254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408258:	460c      	mov	r4, r1
  40825a:	8989      	ldrh	r1, [r1, #12]
  40825c:	461d      	mov	r5, r3
  40825e:	05cb      	lsls	r3, r1, #23
  408260:	4616      	mov	r6, r2
  408262:	4607      	mov	r7, r0
  408264:	d506      	bpl.n	408274 <__swrite+0x20>
  408266:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40826a:	2200      	movs	r2, #0
  40826c:	2302      	movs	r3, #2
  40826e:	f000 fa73 	bl	408758 <_lseek_r>
  408272:	89a1      	ldrh	r1, [r4, #12]
  408274:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  408278:	81a1      	strh	r1, [r4, #12]
  40827a:	4638      	mov	r0, r7
  40827c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408280:	4632      	mov	r2, r6
  408282:	462b      	mov	r3, r5
  408284:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408288:	f000 b94e 	b.w	408528 <_write_r>

0040828c <__sseek>:
  40828c:	b510      	push	{r4, lr}
  40828e:	460c      	mov	r4, r1
  408290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408294:	f000 fa60 	bl	408758 <_lseek_r>
  408298:	89a3      	ldrh	r3, [r4, #12]
  40829a:	1c42      	adds	r2, r0, #1
  40829c:	bf0e      	itee	eq
  40829e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4082a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4082a6:	6520      	strne	r0, [r4, #80]	; 0x50
  4082a8:	81a3      	strh	r3, [r4, #12]
  4082aa:	bd10      	pop	{r4, pc}

004082ac <__sclose>:
  4082ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4082b0:	f000 b9d2 	b.w	408658 <_close_r>

004082b4 <strlen>:
  4082b4:	f020 0103 	bic.w	r1, r0, #3
  4082b8:	f010 0003 	ands.w	r0, r0, #3
  4082bc:	f1c0 0000 	rsb	r0, r0, #0
  4082c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4082c4:	f100 0c04 	add.w	ip, r0, #4
  4082c8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4082cc:	f06f 0200 	mvn.w	r2, #0
  4082d0:	bf1c      	itt	ne
  4082d2:	fa22 f20c 	lsrne.w	r2, r2, ip
  4082d6:	4313      	orrne	r3, r2
  4082d8:	f04f 0c01 	mov.w	ip, #1
  4082dc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4082e0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4082e4:	eba3 020c 	sub.w	r2, r3, ip
  4082e8:	ea22 0203 	bic.w	r2, r2, r3
  4082ec:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4082f0:	bf04      	itt	eq
  4082f2:	f851 3b04 	ldreq.w	r3, [r1], #4
  4082f6:	3004      	addeq	r0, #4
  4082f8:	d0f4      	beq.n	4082e4 <strlen+0x30>
  4082fa:	f013 0fff 	tst.w	r3, #255	; 0xff
  4082fe:	bf1f      	itttt	ne
  408300:	3001      	addne	r0, #1
  408302:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  408306:	3001      	addne	r0, #1
  408308:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40830c:	bf18      	it	ne
  40830e:	3001      	addne	r0, #1
  408310:	4770      	bx	lr
  408312:	bf00      	nop

00408314 <__ssprint_r>:
  408314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408318:	6894      	ldr	r4, [r2, #8]
  40831a:	b083      	sub	sp, #12
  40831c:	4692      	mov	sl, r2
  40831e:	4680      	mov	r8, r0
  408320:	460d      	mov	r5, r1
  408322:	6816      	ldr	r6, [r2, #0]
  408324:	2c00      	cmp	r4, #0
  408326:	d06f      	beq.n	408408 <__ssprint_r+0xf4>
  408328:	f04f 0b00 	mov.w	fp, #0
  40832c:	6808      	ldr	r0, [r1, #0]
  40832e:	688b      	ldr	r3, [r1, #8]
  408330:	465c      	mov	r4, fp
  408332:	2c00      	cmp	r4, #0
  408334:	d043      	beq.n	4083be <__ssprint_r+0xaa>
  408336:	429c      	cmp	r4, r3
  408338:	461f      	mov	r7, r3
  40833a:	d345      	bcc.n	4083c8 <__ssprint_r+0xb4>
  40833c:	89ab      	ldrh	r3, [r5, #12]
  40833e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408342:	d044      	beq.n	4083ce <__ssprint_r+0xba>
  408344:	696f      	ldr	r7, [r5, #20]
  408346:	6929      	ldr	r1, [r5, #16]
  408348:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40834c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  408350:	ebc1 0900 	rsb	r9, r1, r0
  408354:	1c62      	adds	r2, r4, #1
  408356:	107f      	asrs	r7, r7, #1
  408358:	444a      	add	r2, r9
  40835a:	4297      	cmp	r7, r2
  40835c:	bf34      	ite	cc
  40835e:	4617      	movcc	r7, r2
  408360:	463a      	movcs	r2, r7
  408362:	055b      	lsls	r3, r3, #21
  408364:	d535      	bpl.n	4083d2 <__ssprint_r+0xbe>
  408366:	4611      	mov	r1, r2
  408368:	4640      	mov	r0, r8
  40836a:	f7fe fe77 	bl	40705c <_malloc_r>
  40836e:	2800      	cmp	r0, #0
  408370:	d039      	beq.n	4083e6 <__ssprint_r+0xd2>
  408372:	6929      	ldr	r1, [r5, #16]
  408374:	464a      	mov	r2, r9
  408376:	9001      	str	r0, [sp, #4]
  408378:	f7ff f956 	bl	407628 <memcpy>
  40837c:	89aa      	ldrh	r2, [r5, #12]
  40837e:	9b01      	ldr	r3, [sp, #4]
  408380:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408384:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408388:	81aa      	strh	r2, [r5, #12]
  40838a:	ebc9 0207 	rsb	r2, r9, r7
  40838e:	eb03 0009 	add.w	r0, r3, r9
  408392:	616f      	str	r7, [r5, #20]
  408394:	612b      	str	r3, [r5, #16]
  408396:	6028      	str	r0, [r5, #0]
  408398:	60aa      	str	r2, [r5, #8]
  40839a:	4627      	mov	r7, r4
  40839c:	46a1      	mov	r9, r4
  40839e:	464a      	mov	r2, r9
  4083a0:	4659      	mov	r1, fp
  4083a2:	f7ff f9b7 	bl	407714 <memmove>
  4083a6:	f8da 2008 	ldr.w	r2, [sl, #8]
  4083aa:	68ab      	ldr	r3, [r5, #8]
  4083ac:	6828      	ldr	r0, [r5, #0]
  4083ae:	1bdb      	subs	r3, r3, r7
  4083b0:	4448      	add	r0, r9
  4083b2:	1b14      	subs	r4, r2, r4
  4083b4:	60ab      	str	r3, [r5, #8]
  4083b6:	6028      	str	r0, [r5, #0]
  4083b8:	f8ca 4008 	str.w	r4, [sl, #8]
  4083bc:	b324      	cbz	r4, 408408 <__ssprint_r+0xf4>
  4083be:	f8d6 b000 	ldr.w	fp, [r6]
  4083c2:	6874      	ldr	r4, [r6, #4]
  4083c4:	3608      	adds	r6, #8
  4083c6:	e7b4      	b.n	408332 <__ssprint_r+0x1e>
  4083c8:	4627      	mov	r7, r4
  4083ca:	46a1      	mov	r9, r4
  4083cc:	e7e7      	b.n	40839e <__ssprint_r+0x8a>
  4083ce:	46b9      	mov	r9, r7
  4083d0:	e7e5      	b.n	40839e <__ssprint_r+0x8a>
  4083d2:	4640      	mov	r0, r8
  4083d4:	f7ff fd12 	bl	407dfc <_realloc_r>
  4083d8:	4603      	mov	r3, r0
  4083da:	2800      	cmp	r0, #0
  4083dc:	d1d5      	bne.n	40838a <__ssprint_r+0x76>
  4083de:	4640      	mov	r0, r8
  4083e0:	6929      	ldr	r1, [r5, #16]
  4083e2:	f7fe fb39 	bl	406a58 <_free_r>
  4083e6:	89aa      	ldrh	r2, [r5, #12]
  4083e8:	230c      	movs	r3, #12
  4083ea:	f8c8 3000 	str.w	r3, [r8]
  4083ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4083f2:	2300      	movs	r3, #0
  4083f4:	f04f 30ff 	mov.w	r0, #4294967295
  4083f8:	81aa      	strh	r2, [r5, #12]
  4083fa:	f8ca 3008 	str.w	r3, [sl, #8]
  4083fe:	f8ca 3004 	str.w	r3, [sl, #4]
  408402:	b003      	add	sp, #12
  408404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408408:	4620      	mov	r0, r4
  40840a:	f8ca 4004 	str.w	r4, [sl, #4]
  40840e:	b003      	add	sp, #12
  408410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408414 <__swbuf_r>:
  408414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408416:	460d      	mov	r5, r1
  408418:	4614      	mov	r4, r2
  40841a:	4607      	mov	r7, r0
  40841c:	b110      	cbz	r0, 408424 <__swbuf_r+0x10>
  40841e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408420:	2b00      	cmp	r3, #0
  408422:	d048      	beq.n	4084b6 <__swbuf_r+0xa2>
  408424:	89a2      	ldrh	r2, [r4, #12]
  408426:	69a0      	ldr	r0, [r4, #24]
  408428:	b293      	uxth	r3, r2
  40842a:	60a0      	str	r0, [r4, #8]
  40842c:	0718      	lsls	r0, r3, #28
  40842e:	d538      	bpl.n	4084a2 <__swbuf_r+0x8e>
  408430:	6926      	ldr	r6, [r4, #16]
  408432:	2e00      	cmp	r6, #0
  408434:	d035      	beq.n	4084a2 <__swbuf_r+0x8e>
  408436:	0499      	lsls	r1, r3, #18
  408438:	b2ed      	uxtb	r5, r5
  40843a:	d515      	bpl.n	408468 <__swbuf_r+0x54>
  40843c:	6823      	ldr	r3, [r4, #0]
  40843e:	6962      	ldr	r2, [r4, #20]
  408440:	1b9e      	subs	r6, r3, r6
  408442:	4296      	cmp	r6, r2
  408444:	da1c      	bge.n	408480 <__swbuf_r+0x6c>
  408446:	3601      	adds	r6, #1
  408448:	68a2      	ldr	r2, [r4, #8]
  40844a:	1c59      	adds	r1, r3, #1
  40844c:	3a01      	subs	r2, #1
  40844e:	60a2      	str	r2, [r4, #8]
  408450:	6021      	str	r1, [r4, #0]
  408452:	701d      	strb	r5, [r3, #0]
  408454:	6963      	ldr	r3, [r4, #20]
  408456:	42b3      	cmp	r3, r6
  408458:	d01a      	beq.n	408490 <__swbuf_r+0x7c>
  40845a:	89a3      	ldrh	r3, [r4, #12]
  40845c:	07db      	lsls	r3, r3, #31
  40845e:	d501      	bpl.n	408464 <__swbuf_r+0x50>
  408460:	2d0a      	cmp	r5, #10
  408462:	d015      	beq.n	408490 <__swbuf_r+0x7c>
  408464:	4628      	mov	r0, r5
  408466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408468:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40846a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40846e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  408472:	6663      	str	r3, [r4, #100]	; 0x64
  408474:	6823      	ldr	r3, [r4, #0]
  408476:	81a2      	strh	r2, [r4, #12]
  408478:	6962      	ldr	r2, [r4, #20]
  40847a:	1b9e      	subs	r6, r3, r6
  40847c:	4296      	cmp	r6, r2
  40847e:	dbe2      	blt.n	408446 <__swbuf_r+0x32>
  408480:	4638      	mov	r0, r7
  408482:	4621      	mov	r1, r4
  408484:	f7fe f988 	bl	406798 <_fflush_r>
  408488:	b940      	cbnz	r0, 40849c <__swbuf_r+0x88>
  40848a:	6823      	ldr	r3, [r4, #0]
  40848c:	2601      	movs	r6, #1
  40848e:	e7db      	b.n	408448 <__swbuf_r+0x34>
  408490:	4638      	mov	r0, r7
  408492:	4621      	mov	r1, r4
  408494:	f7fe f980 	bl	406798 <_fflush_r>
  408498:	2800      	cmp	r0, #0
  40849a:	d0e3      	beq.n	408464 <__swbuf_r+0x50>
  40849c:	f04f 30ff 	mov.w	r0, #4294967295
  4084a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4084a2:	4638      	mov	r0, r7
  4084a4:	4621      	mov	r1, r4
  4084a6:	f7fd f8ab 	bl	405600 <__swsetup_r>
  4084aa:	2800      	cmp	r0, #0
  4084ac:	d1f6      	bne.n	40849c <__swbuf_r+0x88>
  4084ae:	89a2      	ldrh	r2, [r4, #12]
  4084b0:	6926      	ldr	r6, [r4, #16]
  4084b2:	b293      	uxth	r3, r2
  4084b4:	e7bf      	b.n	408436 <__swbuf_r+0x22>
  4084b6:	f7fe f98b 	bl	4067d0 <__sinit>
  4084ba:	e7b3      	b.n	408424 <__swbuf_r+0x10>

004084bc <_wcrtomb_r>:
  4084bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4084c0:	461e      	mov	r6, r3
  4084c2:	b086      	sub	sp, #24
  4084c4:	460c      	mov	r4, r1
  4084c6:	4605      	mov	r5, r0
  4084c8:	4617      	mov	r7, r2
  4084ca:	4b0f      	ldr	r3, [pc, #60]	; (408508 <_wcrtomb_r+0x4c>)
  4084cc:	b191      	cbz	r1, 4084f4 <_wcrtomb_r+0x38>
  4084ce:	f8d3 8000 	ldr.w	r8, [r3]
  4084d2:	f7fe fd3d 	bl	406f50 <__locale_charset>
  4084d6:	9600      	str	r6, [sp, #0]
  4084d8:	4603      	mov	r3, r0
  4084da:	4621      	mov	r1, r4
  4084dc:	463a      	mov	r2, r7
  4084de:	4628      	mov	r0, r5
  4084e0:	47c0      	blx	r8
  4084e2:	1c43      	adds	r3, r0, #1
  4084e4:	d103      	bne.n	4084ee <_wcrtomb_r+0x32>
  4084e6:	2200      	movs	r2, #0
  4084e8:	238a      	movs	r3, #138	; 0x8a
  4084ea:	6032      	str	r2, [r6, #0]
  4084ec:	602b      	str	r3, [r5, #0]
  4084ee:	b006      	add	sp, #24
  4084f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084f4:	681f      	ldr	r7, [r3, #0]
  4084f6:	f7fe fd2b 	bl	406f50 <__locale_charset>
  4084fa:	9600      	str	r6, [sp, #0]
  4084fc:	4603      	mov	r3, r0
  4084fe:	4622      	mov	r2, r4
  408500:	4628      	mov	r0, r5
  408502:	a903      	add	r1, sp, #12
  408504:	47b8      	blx	r7
  408506:	e7ec      	b.n	4084e2 <_wcrtomb_r+0x26>
  408508:	20000988 	.word	0x20000988

0040850c <__ascii_wctomb>:
  40850c:	b121      	cbz	r1, 408518 <__ascii_wctomb+0xc>
  40850e:	2aff      	cmp	r2, #255	; 0xff
  408510:	d804      	bhi.n	40851c <__ascii_wctomb+0x10>
  408512:	700a      	strb	r2, [r1, #0]
  408514:	2001      	movs	r0, #1
  408516:	4770      	bx	lr
  408518:	4608      	mov	r0, r1
  40851a:	4770      	bx	lr
  40851c:	238a      	movs	r3, #138	; 0x8a
  40851e:	6003      	str	r3, [r0, #0]
  408520:	f04f 30ff 	mov.w	r0, #4294967295
  408524:	4770      	bx	lr
  408526:	bf00      	nop

00408528 <_write_r>:
  408528:	b570      	push	{r4, r5, r6, lr}
  40852a:	4c08      	ldr	r4, [pc, #32]	; (40854c <_write_r+0x24>)
  40852c:	4606      	mov	r6, r0
  40852e:	2500      	movs	r5, #0
  408530:	4608      	mov	r0, r1
  408532:	4611      	mov	r1, r2
  408534:	461a      	mov	r2, r3
  408536:	6025      	str	r5, [r4, #0]
  408538:	f7f9 f930 	bl	40179c <_write>
  40853c:	1c43      	adds	r3, r0, #1
  40853e:	d000      	beq.n	408542 <_write_r+0x1a>
  408540:	bd70      	pop	{r4, r5, r6, pc}
  408542:	6823      	ldr	r3, [r4, #0]
  408544:	2b00      	cmp	r3, #0
  408546:	d0fb      	beq.n	408540 <_write_r+0x18>
  408548:	6033      	str	r3, [r6, #0]
  40854a:	bd70      	pop	{r4, r5, r6, pc}
  40854c:	20000e68 	.word	0x20000e68

00408550 <__register_exitproc>:
  408550:	b5f0      	push	{r4, r5, r6, r7, lr}
  408552:	4c27      	ldr	r4, [pc, #156]	; (4085f0 <__register_exitproc+0xa0>)
  408554:	b085      	sub	sp, #20
  408556:	6826      	ldr	r6, [r4, #0]
  408558:	4607      	mov	r7, r0
  40855a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40855e:	2c00      	cmp	r4, #0
  408560:	d040      	beq.n	4085e4 <__register_exitproc+0x94>
  408562:	6865      	ldr	r5, [r4, #4]
  408564:	2d1f      	cmp	r5, #31
  408566:	dd1e      	ble.n	4085a6 <__register_exitproc+0x56>
  408568:	4822      	ldr	r0, [pc, #136]	; (4085f4 <__register_exitproc+0xa4>)
  40856a:	b918      	cbnz	r0, 408574 <__register_exitproc+0x24>
  40856c:	f04f 30ff 	mov.w	r0, #4294967295
  408570:	b005      	add	sp, #20
  408572:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408574:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408578:	9103      	str	r1, [sp, #12]
  40857a:	9202      	str	r2, [sp, #8]
  40857c:	9301      	str	r3, [sp, #4]
  40857e:	f7fe fd65 	bl	40704c <malloc>
  408582:	9903      	ldr	r1, [sp, #12]
  408584:	4604      	mov	r4, r0
  408586:	9a02      	ldr	r2, [sp, #8]
  408588:	9b01      	ldr	r3, [sp, #4]
  40858a:	2800      	cmp	r0, #0
  40858c:	d0ee      	beq.n	40856c <__register_exitproc+0x1c>
  40858e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  408592:	2000      	movs	r0, #0
  408594:	6025      	str	r5, [r4, #0]
  408596:	6060      	str	r0, [r4, #4]
  408598:	4605      	mov	r5, r0
  40859a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40859e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  4085a2:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  4085a6:	b93f      	cbnz	r7, 4085b8 <__register_exitproc+0x68>
  4085a8:	1c6b      	adds	r3, r5, #1
  4085aa:	2000      	movs	r0, #0
  4085ac:	3502      	adds	r5, #2
  4085ae:	6063      	str	r3, [r4, #4]
  4085b0:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  4085b4:	b005      	add	sp, #20
  4085b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4085b8:	2601      	movs	r6, #1
  4085ba:	40ae      	lsls	r6, r5
  4085bc:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  4085c0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  4085c4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  4085c8:	2f02      	cmp	r7, #2
  4085ca:	ea42 0206 	orr.w	r2, r2, r6
  4085ce:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  4085d2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  4085d6:	d1e7      	bne.n	4085a8 <__register_exitproc+0x58>
  4085d8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  4085dc:	431e      	orrs	r6, r3
  4085de:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  4085e2:	e7e1      	b.n	4085a8 <__register_exitproc+0x58>
  4085e4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  4085e8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  4085ec:	e7b9      	b.n	408562 <__register_exitproc+0x12>
  4085ee:	bf00      	nop
  4085f0:	0040a200 	.word	0x0040a200
  4085f4:	0040704d 	.word	0x0040704d

004085f8 <_calloc_r>:
  4085f8:	b510      	push	{r4, lr}
  4085fa:	fb02 f101 	mul.w	r1, r2, r1
  4085fe:	f7fe fd2d 	bl	40705c <_malloc_r>
  408602:	4604      	mov	r4, r0
  408604:	b168      	cbz	r0, 408622 <_calloc_r+0x2a>
  408606:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40860a:	f022 0203 	bic.w	r2, r2, #3
  40860e:	3a04      	subs	r2, #4
  408610:	2a24      	cmp	r2, #36	; 0x24
  408612:	d818      	bhi.n	408646 <_calloc_r+0x4e>
  408614:	2a13      	cmp	r2, #19
  408616:	d806      	bhi.n	408626 <_calloc_r+0x2e>
  408618:	4603      	mov	r3, r0
  40861a:	2200      	movs	r2, #0
  40861c:	601a      	str	r2, [r3, #0]
  40861e:	605a      	str	r2, [r3, #4]
  408620:	609a      	str	r2, [r3, #8]
  408622:	4620      	mov	r0, r4
  408624:	bd10      	pop	{r4, pc}
  408626:	2300      	movs	r3, #0
  408628:	2a1b      	cmp	r2, #27
  40862a:	6003      	str	r3, [r0, #0]
  40862c:	6043      	str	r3, [r0, #4]
  40862e:	d90f      	bls.n	408650 <_calloc_r+0x58>
  408630:	2a24      	cmp	r2, #36	; 0x24
  408632:	6083      	str	r3, [r0, #8]
  408634:	60c3      	str	r3, [r0, #12]
  408636:	bf05      	ittet	eq
  408638:	6103      	streq	r3, [r0, #16]
  40863a:	6143      	streq	r3, [r0, #20]
  40863c:	f100 0310 	addne.w	r3, r0, #16
  408640:	f100 0318 	addeq.w	r3, r0, #24
  408644:	e7e9      	b.n	40861a <_calloc_r+0x22>
  408646:	2100      	movs	r1, #0
  408648:	f7fa fdce 	bl	4031e8 <memset>
  40864c:	4620      	mov	r0, r4
  40864e:	bd10      	pop	{r4, pc}
  408650:	f100 0308 	add.w	r3, r0, #8
  408654:	e7e1      	b.n	40861a <_calloc_r+0x22>
  408656:	bf00      	nop

00408658 <_close_r>:
  408658:	b538      	push	{r3, r4, r5, lr}
  40865a:	4c07      	ldr	r4, [pc, #28]	; (408678 <_close_r+0x20>)
  40865c:	2300      	movs	r3, #0
  40865e:	4605      	mov	r5, r0
  408660:	4608      	mov	r0, r1
  408662:	6023      	str	r3, [r4, #0]
  408664:	f7f9 fdfe 	bl	402264 <_close>
  408668:	1c43      	adds	r3, r0, #1
  40866a:	d000      	beq.n	40866e <_close_r+0x16>
  40866c:	bd38      	pop	{r3, r4, r5, pc}
  40866e:	6823      	ldr	r3, [r4, #0]
  408670:	2b00      	cmp	r3, #0
  408672:	d0fb      	beq.n	40866c <_close_r+0x14>
  408674:	602b      	str	r3, [r5, #0]
  408676:	bd38      	pop	{r3, r4, r5, pc}
  408678:	20000e68 	.word	0x20000e68

0040867c <_fclose_r>:
  40867c:	b570      	push	{r4, r5, r6, lr}
  40867e:	460c      	mov	r4, r1
  408680:	4605      	mov	r5, r0
  408682:	b131      	cbz	r1, 408692 <_fclose_r+0x16>
  408684:	b110      	cbz	r0, 40868c <_fclose_r+0x10>
  408686:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408688:	2b00      	cmp	r3, #0
  40868a:	d02f      	beq.n	4086ec <_fclose_r+0x70>
  40868c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408690:	b90b      	cbnz	r3, 408696 <_fclose_r+0x1a>
  408692:	2000      	movs	r0, #0
  408694:	bd70      	pop	{r4, r5, r6, pc}
  408696:	4628      	mov	r0, r5
  408698:	4621      	mov	r1, r4
  40869a:	f7fe f87d 	bl	406798 <_fflush_r>
  40869e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4086a0:	4606      	mov	r6, r0
  4086a2:	b133      	cbz	r3, 4086b2 <_fclose_r+0x36>
  4086a4:	4628      	mov	r0, r5
  4086a6:	69e1      	ldr	r1, [r4, #28]
  4086a8:	4798      	blx	r3
  4086aa:	2800      	cmp	r0, #0
  4086ac:	bfb8      	it	lt
  4086ae:	f04f 36ff 	movlt.w	r6, #4294967295
  4086b2:	89a3      	ldrh	r3, [r4, #12]
  4086b4:	061b      	lsls	r3, r3, #24
  4086b6:	d41c      	bmi.n	4086f2 <_fclose_r+0x76>
  4086b8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4086ba:	b141      	cbz	r1, 4086ce <_fclose_r+0x52>
  4086bc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4086c0:	4299      	cmp	r1, r3
  4086c2:	d002      	beq.n	4086ca <_fclose_r+0x4e>
  4086c4:	4628      	mov	r0, r5
  4086c6:	f7fe f9c7 	bl	406a58 <_free_r>
  4086ca:	2300      	movs	r3, #0
  4086cc:	6323      	str	r3, [r4, #48]	; 0x30
  4086ce:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4086d0:	b121      	cbz	r1, 4086dc <_fclose_r+0x60>
  4086d2:	4628      	mov	r0, r5
  4086d4:	f7fe f9c0 	bl	406a58 <_free_r>
  4086d8:	2300      	movs	r3, #0
  4086da:	6463      	str	r3, [r4, #68]	; 0x44
  4086dc:	f7fe f8f2 	bl	4068c4 <__sfp_lock_acquire>
  4086e0:	2300      	movs	r3, #0
  4086e2:	81a3      	strh	r3, [r4, #12]
  4086e4:	f7fe f8f0 	bl	4068c8 <__sfp_lock_release>
  4086e8:	4630      	mov	r0, r6
  4086ea:	bd70      	pop	{r4, r5, r6, pc}
  4086ec:	f7fe f870 	bl	4067d0 <__sinit>
  4086f0:	e7cc      	b.n	40868c <_fclose_r+0x10>
  4086f2:	4628      	mov	r0, r5
  4086f4:	6921      	ldr	r1, [r4, #16]
  4086f6:	f7fe f9af 	bl	406a58 <_free_r>
  4086fa:	e7dd      	b.n	4086b8 <_fclose_r+0x3c>

004086fc <fclose>:
  4086fc:	4b02      	ldr	r3, [pc, #8]	; (408708 <fclose+0xc>)
  4086fe:	4601      	mov	r1, r0
  408700:	6818      	ldr	r0, [r3, #0]
  408702:	f7ff bfbb 	b.w	40867c <_fclose_r>
  408706:	bf00      	nop
  408708:	20000518 	.word	0x20000518

0040870c <_fstat_r>:
  40870c:	b538      	push	{r3, r4, r5, lr}
  40870e:	4c08      	ldr	r4, [pc, #32]	; (408730 <_fstat_r+0x24>)
  408710:	2300      	movs	r3, #0
  408712:	4605      	mov	r5, r0
  408714:	4608      	mov	r0, r1
  408716:	4611      	mov	r1, r2
  408718:	6023      	str	r3, [r4, #0]
  40871a:	f7f9 fda7 	bl	40226c <_fstat>
  40871e:	1c43      	adds	r3, r0, #1
  408720:	d000      	beq.n	408724 <_fstat_r+0x18>
  408722:	bd38      	pop	{r3, r4, r5, pc}
  408724:	6823      	ldr	r3, [r4, #0]
  408726:	2b00      	cmp	r3, #0
  408728:	d0fb      	beq.n	408722 <_fstat_r+0x16>
  40872a:	602b      	str	r3, [r5, #0]
  40872c:	bd38      	pop	{r3, r4, r5, pc}
  40872e:	bf00      	nop
  408730:	20000e68 	.word	0x20000e68

00408734 <_isatty_r>:
  408734:	b538      	push	{r3, r4, r5, lr}
  408736:	4c07      	ldr	r4, [pc, #28]	; (408754 <_isatty_r+0x20>)
  408738:	2300      	movs	r3, #0
  40873a:	4605      	mov	r5, r0
  40873c:	4608      	mov	r0, r1
  40873e:	6023      	str	r3, [r4, #0]
  408740:	f7f9 fd9a 	bl	402278 <_isatty>
  408744:	1c43      	adds	r3, r0, #1
  408746:	d000      	beq.n	40874a <_isatty_r+0x16>
  408748:	bd38      	pop	{r3, r4, r5, pc}
  40874a:	6823      	ldr	r3, [r4, #0]
  40874c:	2b00      	cmp	r3, #0
  40874e:	d0fb      	beq.n	408748 <_isatty_r+0x14>
  408750:	602b      	str	r3, [r5, #0]
  408752:	bd38      	pop	{r3, r4, r5, pc}
  408754:	20000e68 	.word	0x20000e68

00408758 <_lseek_r>:
  408758:	b570      	push	{r4, r5, r6, lr}
  40875a:	4c08      	ldr	r4, [pc, #32]	; (40877c <_lseek_r+0x24>)
  40875c:	4606      	mov	r6, r0
  40875e:	2500      	movs	r5, #0
  408760:	4608      	mov	r0, r1
  408762:	4611      	mov	r1, r2
  408764:	461a      	mov	r2, r3
  408766:	6025      	str	r5, [r4, #0]
  408768:	f7f9 fd88 	bl	40227c <_lseek>
  40876c:	1c43      	adds	r3, r0, #1
  40876e:	d000      	beq.n	408772 <_lseek_r+0x1a>
  408770:	bd70      	pop	{r4, r5, r6, pc}
  408772:	6823      	ldr	r3, [r4, #0]
  408774:	2b00      	cmp	r3, #0
  408776:	d0fb      	beq.n	408770 <_lseek_r+0x18>
  408778:	6033      	str	r3, [r6, #0]
  40877a:	bd70      	pop	{r4, r5, r6, pc}
  40877c:	20000e68 	.word	0x20000e68

00408780 <_read_r>:
  408780:	b570      	push	{r4, r5, r6, lr}
  408782:	4c08      	ldr	r4, [pc, #32]	; (4087a4 <_read_r+0x24>)
  408784:	4606      	mov	r6, r0
  408786:	2500      	movs	r5, #0
  408788:	4608      	mov	r0, r1
  40878a:	4611      	mov	r1, r2
  40878c:	461a      	mov	r2, r3
  40878e:	6025      	str	r5, [r4, #0]
  408790:	f7f8 ffe4 	bl	40175c <_read>
  408794:	1c43      	adds	r3, r0, #1
  408796:	d000      	beq.n	40879a <_read_r+0x1a>
  408798:	bd70      	pop	{r4, r5, r6, pc}
  40879a:	6823      	ldr	r3, [r4, #0]
  40879c:	2b00      	cmp	r3, #0
  40879e:	d0fb      	beq.n	408798 <_read_r+0x18>
  4087a0:	6033      	str	r3, [r6, #0]
  4087a2:	bd70      	pop	{r4, r5, r6, pc}
  4087a4:	20000e68 	.word	0x20000e68

004087a8 <__aeabi_drsub>:
  4087a8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4087ac:	e002      	b.n	4087b4 <__adddf3>
  4087ae:	bf00      	nop

004087b0 <__aeabi_dsub>:
  4087b0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004087b4 <__adddf3>:
  4087b4:	b530      	push	{r4, r5, lr}
  4087b6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4087ba:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4087be:	ea94 0f05 	teq	r4, r5
  4087c2:	bf08      	it	eq
  4087c4:	ea90 0f02 	teqeq	r0, r2
  4087c8:	bf1f      	itttt	ne
  4087ca:	ea54 0c00 	orrsne.w	ip, r4, r0
  4087ce:	ea55 0c02 	orrsne.w	ip, r5, r2
  4087d2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4087d6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4087da:	f000 80e2 	beq.w	4089a2 <__adddf3+0x1ee>
  4087de:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4087e2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4087e6:	bfb8      	it	lt
  4087e8:	426d      	neglt	r5, r5
  4087ea:	dd0c      	ble.n	408806 <__adddf3+0x52>
  4087ec:	442c      	add	r4, r5
  4087ee:	ea80 0202 	eor.w	r2, r0, r2
  4087f2:	ea81 0303 	eor.w	r3, r1, r3
  4087f6:	ea82 0000 	eor.w	r0, r2, r0
  4087fa:	ea83 0101 	eor.w	r1, r3, r1
  4087fe:	ea80 0202 	eor.w	r2, r0, r2
  408802:	ea81 0303 	eor.w	r3, r1, r3
  408806:	2d36      	cmp	r5, #54	; 0x36
  408808:	bf88      	it	hi
  40880a:	bd30      	pophi	{r4, r5, pc}
  40880c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408810:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408814:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  408818:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40881c:	d002      	beq.n	408824 <__adddf3+0x70>
  40881e:	4240      	negs	r0, r0
  408820:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408824:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  408828:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40882c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  408830:	d002      	beq.n	408838 <__adddf3+0x84>
  408832:	4252      	negs	r2, r2
  408834:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408838:	ea94 0f05 	teq	r4, r5
  40883c:	f000 80a7 	beq.w	40898e <__adddf3+0x1da>
  408840:	f1a4 0401 	sub.w	r4, r4, #1
  408844:	f1d5 0e20 	rsbs	lr, r5, #32
  408848:	db0d      	blt.n	408866 <__adddf3+0xb2>
  40884a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40884e:	fa22 f205 	lsr.w	r2, r2, r5
  408852:	1880      	adds	r0, r0, r2
  408854:	f141 0100 	adc.w	r1, r1, #0
  408858:	fa03 f20e 	lsl.w	r2, r3, lr
  40885c:	1880      	adds	r0, r0, r2
  40885e:	fa43 f305 	asr.w	r3, r3, r5
  408862:	4159      	adcs	r1, r3
  408864:	e00e      	b.n	408884 <__adddf3+0xd0>
  408866:	f1a5 0520 	sub.w	r5, r5, #32
  40886a:	f10e 0e20 	add.w	lr, lr, #32
  40886e:	2a01      	cmp	r2, #1
  408870:	fa03 fc0e 	lsl.w	ip, r3, lr
  408874:	bf28      	it	cs
  408876:	f04c 0c02 	orrcs.w	ip, ip, #2
  40887a:	fa43 f305 	asr.w	r3, r3, r5
  40887e:	18c0      	adds	r0, r0, r3
  408880:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408884:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408888:	d507      	bpl.n	40889a <__adddf3+0xe6>
  40888a:	f04f 0e00 	mov.w	lr, #0
  40888e:	f1dc 0c00 	rsbs	ip, ip, #0
  408892:	eb7e 0000 	sbcs.w	r0, lr, r0
  408896:	eb6e 0101 	sbc.w	r1, lr, r1
  40889a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40889e:	d31b      	bcc.n	4088d8 <__adddf3+0x124>
  4088a0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4088a4:	d30c      	bcc.n	4088c0 <__adddf3+0x10c>
  4088a6:	0849      	lsrs	r1, r1, #1
  4088a8:	ea5f 0030 	movs.w	r0, r0, rrx
  4088ac:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4088b0:	f104 0401 	add.w	r4, r4, #1
  4088b4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4088b8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4088bc:	f080 809a 	bcs.w	4089f4 <__adddf3+0x240>
  4088c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4088c4:	bf08      	it	eq
  4088c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4088ca:	f150 0000 	adcs.w	r0, r0, #0
  4088ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4088d2:	ea41 0105 	orr.w	r1, r1, r5
  4088d6:	bd30      	pop	{r4, r5, pc}
  4088d8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4088dc:	4140      	adcs	r0, r0
  4088de:	eb41 0101 	adc.w	r1, r1, r1
  4088e2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4088e6:	f1a4 0401 	sub.w	r4, r4, #1
  4088ea:	d1e9      	bne.n	4088c0 <__adddf3+0x10c>
  4088ec:	f091 0f00 	teq	r1, #0
  4088f0:	bf04      	itt	eq
  4088f2:	4601      	moveq	r1, r0
  4088f4:	2000      	moveq	r0, #0
  4088f6:	fab1 f381 	clz	r3, r1
  4088fa:	bf08      	it	eq
  4088fc:	3320      	addeq	r3, #32
  4088fe:	f1a3 030b 	sub.w	r3, r3, #11
  408902:	f1b3 0220 	subs.w	r2, r3, #32
  408906:	da0c      	bge.n	408922 <__adddf3+0x16e>
  408908:	320c      	adds	r2, #12
  40890a:	dd08      	ble.n	40891e <__adddf3+0x16a>
  40890c:	f102 0c14 	add.w	ip, r2, #20
  408910:	f1c2 020c 	rsb	r2, r2, #12
  408914:	fa01 f00c 	lsl.w	r0, r1, ip
  408918:	fa21 f102 	lsr.w	r1, r1, r2
  40891c:	e00c      	b.n	408938 <__adddf3+0x184>
  40891e:	f102 0214 	add.w	r2, r2, #20
  408922:	bfd8      	it	le
  408924:	f1c2 0c20 	rsble	ip, r2, #32
  408928:	fa01 f102 	lsl.w	r1, r1, r2
  40892c:	fa20 fc0c 	lsr.w	ip, r0, ip
  408930:	bfdc      	itt	le
  408932:	ea41 010c 	orrle.w	r1, r1, ip
  408936:	4090      	lslle	r0, r2
  408938:	1ae4      	subs	r4, r4, r3
  40893a:	bfa2      	ittt	ge
  40893c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408940:	4329      	orrge	r1, r5
  408942:	bd30      	popge	{r4, r5, pc}
  408944:	ea6f 0404 	mvn.w	r4, r4
  408948:	3c1f      	subs	r4, #31
  40894a:	da1c      	bge.n	408986 <__adddf3+0x1d2>
  40894c:	340c      	adds	r4, #12
  40894e:	dc0e      	bgt.n	40896e <__adddf3+0x1ba>
  408950:	f104 0414 	add.w	r4, r4, #20
  408954:	f1c4 0220 	rsb	r2, r4, #32
  408958:	fa20 f004 	lsr.w	r0, r0, r4
  40895c:	fa01 f302 	lsl.w	r3, r1, r2
  408960:	ea40 0003 	orr.w	r0, r0, r3
  408964:	fa21 f304 	lsr.w	r3, r1, r4
  408968:	ea45 0103 	orr.w	r1, r5, r3
  40896c:	bd30      	pop	{r4, r5, pc}
  40896e:	f1c4 040c 	rsb	r4, r4, #12
  408972:	f1c4 0220 	rsb	r2, r4, #32
  408976:	fa20 f002 	lsr.w	r0, r0, r2
  40897a:	fa01 f304 	lsl.w	r3, r1, r4
  40897e:	ea40 0003 	orr.w	r0, r0, r3
  408982:	4629      	mov	r1, r5
  408984:	bd30      	pop	{r4, r5, pc}
  408986:	fa21 f004 	lsr.w	r0, r1, r4
  40898a:	4629      	mov	r1, r5
  40898c:	bd30      	pop	{r4, r5, pc}
  40898e:	f094 0f00 	teq	r4, #0
  408992:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408996:	bf06      	itte	eq
  408998:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40899c:	3401      	addeq	r4, #1
  40899e:	3d01      	subne	r5, #1
  4089a0:	e74e      	b.n	408840 <__adddf3+0x8c>
  4089a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4089a6:	bf18      	it	ne
  4089a8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4089ac:	d029      	beq.n	408a02 <__adddf3+0x24e>
  4089ae:	ea94 0f05 	teq	r4, r5
  4089b2:	bf08      	it	eq
  4089b4:	ea90 0f02 	teqeq	r0, r2
  4089b8:	d005      	beq.n	4089c6 <__adddf3+0x212>
  4089ba:	ea54 0c00 	orrs.w	ip, r4, r0
  4089be:	bf04      	itt	eq
  4089c0:	4619      	moveq	r1, r3
  4089c2:	4610      	moveq	r0, r2
  4089c4:	bd30      	pop	{r4, r5, pc}
  4089c6:	ea91 0f03 	teq	r1, r3
  4089ca:	bf1e      	ittt	ne
  4089cc:	2100      	movne	r1, #0
  4089ce:	2000      	movne	r0, #0
  4089d0:	bd30      	popne	{r4, r5, pc}
  4089d2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4089d6:	d105      	bne.n	4089e4 <__adddf3+0x230>
  4089d8:	0040      	lsls	r0, r0, #1
  4089da:	4149      	adcs	r1, r1
  4089dc:	bf28      	it	cs
  4089de:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4089e2:	bd30      	pop	{r4, r5, pc}
  4089e4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4089e8:	bf3c      	itt	cc
  4089ea:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4089ee:	bd30      	popcc	{r4, r5, pc}
  4089f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4089f4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4089f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4089fc:	f04f 0000 	mov.w	r0, #0
  408a00:	bd30      	pop	{r4, r5, pc}
  408a02:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408a06:	bf1a      	itte	ne
  408a08:	4619      	movne	r1, r3
  408a0a:	4610      	movne	r0, r2
  408a0c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  408a10:	bf1c      	itt	ne
  408a12:	460b      	movne	r3, r1
  408a14:	4602      	movne	r2, r0
  408a16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408a1a:	bf06      	itte	eq
  408a1c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  408a20:	ea91 0f03 	teqeq	r1, r3
  408a24:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408a28:	bd30      	pop	{r4, r5, pc}
  408a2a:	bf00      	nop

00408a2c <__aeabi_ui2d>:
  408a2c:	f090 0f00 	teq	r0, #0
  408a30:	bf04      	itt	eq
  408a32:	2100      	moveq	r1, #0
  408a34:	4770      	bxeq	lr
  408a36:	b530      	push	{r4, r5, lr}
  408a38:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408a3c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408a40:	f04f 0500 	mov.w	r5, #0
  408a44:	f04f 0100 	mov.w	r1, #0
  408a48:	e750      	b.n	4088ec <__adddf3+0x138>
  408a4a:	bf00      	nop

00408a4c <__aeabi_i2d>:
  408a4c:	f090 0f00 	teq	r0, #0
  408a50:	bf04      	itt	eq
  408a52:	2100      	moveq	r1, #0
  408a54:	4770      	bxeq	lr
  408a56:	b530      	push	{r4, r5, lr}
  408a58:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408a5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408a60:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408a64:	bf48      	it	mi
  408a66:	4240      	negmi	r0, r0
  408a68:	f04f 0100 	mov.w	r1, #0
  408a6c:	e73e      	b.n	4088ec <__adddf3+0x138>
  408a6e:	bf00      	nop

00408a70 <__aeabi_f2d>:
  408a70:	0042      	lsls	r2, r0, #1
  408a72:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408a76:	ea4f 0131 	mov.w	r1, r1, rrx
  408a7a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408a7e:	bf1f      	itttt	ne
  408a80:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408a84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408a88:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408a8c:	4770      	bxne	lr
  408a8e:	f092 0f00 	teq	r2, #0
  408a92:	bf14      	ite	ne
  408a94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408a98:	4770      	bxeq	lr
  408a9a:	b530      	push	{r4, r5, lr}
  408a9c:	f44f 7460 	mov.w	r4, #896	; 0x380
  408aa0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408aa4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408aa8:	e720      	b.n	4088ec <__adddf3+0x138>
  408aaa:	bf00      	nop

00408aac <__aeabi_ul2d>:
  408aac:	ea50 0201 	orrs.w	r2, r0, r1
  408ab0:	bf08      	it	eq
  408ab2:	4770      	bxeq	lr
  408ab4:	b530      	push	{r4, r5, lr}
  408ab6:	f04f 0500 	mov.w	r5, #0
  408aba:	e00a      	b.n	408ad2 <__aeabi_l2d+0x16>

00408abc <__aeabi_l2d>:
  408abc:	ea50 0201 	orrs.w	r2, r0, r1
  408ac0:	bf08      	it	eq
  408ac2:	4770      	bxeq	lr
  408ac4:	b530      	push	{r4, r5, lr}
  408ac6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408aca:	d502      	bpl.n	408ad2 <__aeabi_l2d+0x16>
  408acc:	4240      	negs	r0, r0
  408ace:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408ad2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408ad6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408ada:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408ade:	f43f aedc 	beq.w	40889a <__adddf3+0xe6>
  408ae2:	f04f 0203 	mov.w	r2, #3
  408ae6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408aea:	bf18      	it	ne
  408aec:	3203      	addne	r2, #3
  408aee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408af2:	bf18      	it	ne
  408af4:	3203      	addne	r2, #3
  408af6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408afa:	f1c2 0320 	rsb	r3, r2, #32
  408afe:	fa00 fc03 	lsl.w	ip, r0, r3
  408b02:	fa20 f002 	lsr.w	r0, r0, r2
  408b06:	fa01 fe03 	lsl.w	lr, r1, r3
  408b0a:	ea40 000e 	orr.w	r0, r0, lr
  408b0e:	fa21 f102 	lsr.w	r1, r1, r2
  408b12:	4414      	add	r4, r2
  408b14:	e6c1      	b.n	40889a <__adddf3+0xe6>
  408b16:	bf00      	nop

00408b18 <__aeabi_dmul>:
  408b18:	b570      	push	{r4, r5, r6, lr}
  408b1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408b1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408b22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408b26:	bf1d      	ittte	ne
  408b28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408b2c:	ea94 0f0c 	teqne	r4, ip
  408b30:	ea95 0f0c 	teqne	r5, ip
  408b34:	f000 f8de 	bleq	408cf4 <__aeabi_dmul+0x1dc>
  408b38:	442c      	add	r4, r5
  408b3a:	ea81 0603 	eor.w	r6, r1, r3
  408b3e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408b42:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408b46:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408b4a:	bf18      	it	ne
  408b4c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408b50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408b54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408b58:	d038      	beq.n	408bcc <__aeabi_dmul+0xb4>
  408b5a:	fba0 ce02 	umull	ip, lr, r0, r2
  408b5e:	f04f 0500 	mov.w	r5, #0
  408b62:	fbe1 e502 	umlal	lr, r5, r1, r2
  408b66:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408b6a:	fbe0 e503 	umlal	lr, r5, r0, r3
  408b6e:	f04f 0600 	mov.w	r6, #0
  408b72:	fbe1 5603 	umlal	r5, r6, r1, r3
  408b76:	f09c 0f00 	teq	ip, #0
  408b7a:	bf18      	it	ne
  408b7c:	f04e 0e01 	orrne.w	lr, lr, #1
  408b80:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408b84:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408b88:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408b8c:	d204      	bcs.n	408b98 <__aeabi_dmul+0x80>
  408b8e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408b92:	416d      	adcs	r5, r5
  408b94:	eb46 0606 	adc.w	r6, r6, r6
  408b98:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408b9c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408ba0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408ba4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408ba8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408bac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408bb0:	bf88      	it	hi
  408bb2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408bb6:	d81e      	bhi.n	408bf6 <__aeabi_dmul+0xde>
  408bb8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408bbc:	bf08      	it	eq
  408bbe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408bc2:	f150 0000 	adcs.w	r0, r0, #0
  408bc6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408bca:	bd70      	pop	{r4, r5, r6, pc}
  408bcc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408bd0:	ea46 0101 	orr.w	r1, r6, r1
  408bd4:	ea40 0002 	orr.w	r0, r0, r2
  408bd8:	ea81 0103 	eor.w	r1, r1, r3
  408bdc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408be0:	bfc2      	ittt	gt
  408be2:	ebd4 050c 	rsbsgt	r5, r4, ip
  408be6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408bea:	bd70      	popgt	{r4, r5, r6, pc}
  408bec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408bf0:	f04f 0e00 	mov.w	lr, #0
  408bf4:	3c01      	subs	r4, #1
  408bf6:	f300 80ab 	bgt.w	408d50 <__aeabi_dmul+0x238>
  408bfa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408bfe:	bfde      	ittt	le
  408c00:	2000      	movle	r0, #0
  408c02:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408c06:	bd70      	pople	{r4, r5, r6, pc}
  408c08:	f1c4 0400 	rsb	r4, r4, #0
  408c0c:	3c20      	subs	r4, #32
  408c0e:	da35      	bge.n	408c7c <__aeabi_dmul+0x164>
  408c10:	340c      	adds	r4, #12
  408c12:	dc1b      	bgt.n	408c4c <__aeabi_dmul+0x134>
  408c14:	f104 0414 	add.w	r4, r4, #20
  408c18:	f1c4 0520 	rsb	r5, r4, #32
  408c1c:	fa00 f305 	lsl.w	r3, r0, r5
  408c20:	fa20 f004 	lsr.w	r0, r0, r4
  408c24:	fa01 f205 	lsl.w	r2, r1, r5
  408c28:	ea40 0002 	orr.w	r0, r0, r2
  408c2c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408c30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408c34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408c38:	fa21 f604 	lsr.w	r6, r1, r4
  408c3c:	eb42 0106 	adc.w	r1, r2, r6
  408c40:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408c44:	bf08      	it	eq
  408c46:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408c4a:	bd70      	pop	{r4, r5, r6, pc}
  408c4c:	f1c4 040c 	rsb	r4, r4, #12
  408c50:	f1c4 0520 	rsb	r5, r4, #32
  408c54:	fa00 f304 	lsl.w	r3, r0, r4
  408c58:	fa20 f005 	lsr.w	r0, r0, r5
  408c5c:	fa01 f204 	lsl.w	r2, r1, r4
  408c60:	ea40 0002 	orr.w	r0, r0, r2
  408c64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c68:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408c6c:	f141 0100 	adc.w	r1, r1, #0
  408c70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408c74:	bf08      	it	eq
  408c76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408c7a:	bd70      	pop	{r4, r5, r6, pc}
  408c7c:	f1c4 0520 	rsb	r5, r4, #32
  408c80:	fa00 f205 	lsl.w	r2, r0, r5
  408c84:	ea4e 0e02 	orr.w	lr, lr, r2
  408c88:	fa20 f304 	lsr.w	r3, r0, r4
  408c8c:	fa01 f205 	lsl.w	r2, r1, r5
  408c90:	ea43 0302 	orr.w	r3, r3, r2
  408c94:	fa21 f004 	lsr.w	r0, r1, r4
  408c98:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c9c:	fa21 f204 	lsr.w	r2, r1, r4
  408ca0:	ea20 0002 	bic.w	r0, r0, r2
  408ca4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408ca8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408cac:	bf08      	it	eq
  408cae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408cb2:	bd70      	pop	{r4, r5, r6, pc}
  408cb4:	f094 0f00 	teq	r4, #0
  408cb8:	d10f      	bne.n	408cda <__aeabi_dmul+0x1c2>
  408cba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408cbe:	0040      	lsls	r0, r0, #1
  408cc0:	eb41 0101 	adc.w	r1, r1, r1
  408cc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408cc8:	bf08      	it	eq
  408cca:	3c01      	subeq	r4, #1
  408ccc:	d0f7      	beq.n	408cbe <__aeabi_dmul+0x1a6>
  408cce:	ea41 0106 	orr.w	r1, r1, r6
  408cd2:	f095 0f00 	teq	r5, #0
  408cd6:	bf18      	it	ne
  408cd8:	4770      	bxne	lr
  408cda:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408cde:	0052      	lsls	r2, r2, #1
  408ce0:	eb43 0303 	adc.w	r3, r3, r3
  408ce4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408ce8:	bf08      	it	eq
  408cea:	3d01      	subeq	r5, #1
  408cec:	d0f7      	beq.n	408cde <__aeabi_dmul+0x1c6>
  408cee:	ea43 0306 	orr.w	r3, r3, r6
  408cf2:	4770      	bx	lr
  408cf4:	ea94 0f0c 	teq	r4, ip
  408cf8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408cfc:	bf18      	it	ne
  408cfe:	ea95 0f0c 	teqne	r5, ip
  408d02:	d00c      	beq.n	408d1e <__aeabi_dmul+0x206>
  408d04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408d08:	bf18      	it	ne
  408d0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408d0e:	d1d1      	bne.n	408cb4 <__aeabi_dmul+0x19c>
  408d10:	ea81 0103 	eor.w	r1, r1, r3
  408d14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408d18:	f04f 0000 	mov.w	r0, #0
  408d1c:	bd70      	pop	{r4, r5, r6, pc}
  408d1e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408d22:	bf06      	itte	eq
  408d24:	4610      	moveq	r0, r2
  408d26:	4619      	moveq	r1, r3
  408d28:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408d2c:	d019      	beq.n	408d62 <__aeabi_dmul+0x24a>
  408d2e:	ea94 0f0c 	teq	r4, ip
  408d32:	d102      	bne.n	408d3a <__aeabi_dmul+0x222>
  408d34:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408d38:	d113      	bne.n	408d62 <__aeabi_dmul+0x24a>
  408d3a:	ea95 0f0c 	teq	r5, ip
  408d3e:	d105      	bne.n	408d4c <__aeabi_dmul+0x234>
  408d40:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408d44:	bf1c      	itt	ne
  408d46:	4610      	movne	r0, r2
  408d48:	4619      	movne	r1, r3
  408d4a:	d10a      	bne.n	408d62 <__aeabi_dmul+0x24a>
  408d4c:	ea81 0103 	eor.w	r1, r1, r3
  408d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408d54:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408d58:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408d5c:	f04f 0000 	mov.w	r0, #0
  408d60:	bd70      	pop	{r4, r5, r6, pc}
  408d62:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408d66:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408d6a:	bd70      	pop	{r4, r5, r6, pc}

00408d6c <__aeabi_ddiv>:
  408d6c:	b570      	push	{r4, r5, r6, lr}
  408d6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408d72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408d76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408d7a:	bf1d      	ittte	ne
  408d7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408d80:	ea94 0f0c 	teqne	r4, ip
  408d84:	ea95 0f0c 	teqne	r5, ip
  408d88:	f000 f8a7 	bleq	408eda <__aeabi_ddiv+0x16e>
  408d8c:	eba4 0405 	sub.w	r4, r4, r5
  408d90:	ea81 0e03 	eor.w	lr, r1, r3
  408d94:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408d98:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408d9c:	f000 8088 	beq.w	408eb0 <__aeabi_ddiv+0x144>
  408da0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408da4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408da8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408dac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408db0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408db4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408db8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408dbc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408dc0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408dc4:	429d      	cmp	r5, r3
  408dc6:	bf08      	it	eq
  408dc8:	4296      	cmpeq	r6, r2
  408dca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408dce:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408dd2:	d202      	bcs.n	408dda <__aeabi_ddiv+0x6e>
  408dd4:	085b      	lsrs	r3, r3, #1
  408dd6:	ea4f 0232 	mov.w	r2, r2, rrx
  408dda:	1ab6      	subs	r6, r6, r2
  408ddc:	eb65 0503 	sbc.w	r5, r5, r3
  408de0:	085b      	lsrs	r3, r3, #1
  408de2:	ea4f 0232 	mov.w	r2, r2, rrx
  408de6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408dea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408dee:	ebb6 0e02 	subs.w	lr, r6, r2
  408df2:	eb75 0e03 	sbcs.w	lr, r5, r3
  408df6:	bf22      	ittt	cs
  408df8:	1ab6      	subcs	r6, r6, r2
  408dfa:	4675      	movcs	r5, lr
  408dfc:	ea40 000c 	orrcs.w	r0, r0, ip
  408e00:	085b      	lsrs	r3, r3, #1
  408e02:	ea4f 0232 	mov.w	r2, r2, rrx
  408e06:	ebb6 0e02 	subs.w	lr, r6, r2
  408e0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408e0e:	bf22      	ittt	cs
  408e10:	1ab6      	subcs	r6, r6, r2
  408e12:	4675      	movcs	r5, lr
  408e14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408e18:	085b      	lsrs	r3, r3, #1
  408e1a:	ea4f 0232 	mov.w	r2, r2, rrx
  408e1e:	ebb6 0e02 	subs.w	lr, r6, r2
  408e22:	eb75 0e03 	sbcs.w	lr, r5, r3
  408e26:	bf22      	ittt	cs
  408e28:	1ab6      	subcs	r6, r6, r2
  408e2a:	4675      	movcs	r5, lr
  408e2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408e30:	085b      	lsrs	r3, r3, #1
  408e32:	ea4f 0232 	mov.w	r2, r2, rrx
  408e36:	ebb6 0e02 	subs.w	lr, r6, r2
  408e3a:	eb75 0e03 	sbcs.w	lr, r5, r3
  408e3e:	bf22      	ittt	cs
  408e40:	1ab6      	subcs	r6, r6, r2
  408e42:	4675      	movcs	r5, lr
  408e44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408e48:	ea55 0e06 	orrs.w	lr, r5, r6
  408e4c:	d018      	beq.n	408e80 <__aeabi_ddiv+0x114>
  408e4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408e52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408e56:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408e5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408e5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408e62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408e66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408e6a:	d1c0      	bne.n	408dee <__aeabi_ddiv+0x82>
  408e6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e70:	d10b      	bne.n	408e8a <__aeabi_ddiv+0x11e>
  408e72:	ea41 0100 	orr.w	r1, r1, r0
  408e76:	f04f 0000 	mov.w	r0, #0
  408e7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408e7e:	e7b6      	b.n	408dee <__aeabi_ddiv+0x82>
  408e80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e84:	bf04      	itt	eq
  408e86:	4301      	orreq	r1, r0
  408e88:	2000      	moveq	r0, #0
  408e8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408e8e:	bf88      	it	hi
  408e90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408e94:	f63f aeaf 	bhi.w	408bf6 <__aeabi_dmul+0xde>
  408e98:	ebb5 0c03 	subs.w	ip, r5, r3
  408e9c:	bf04      	itt	eq
  408e9e:	ebb6 0c02 	subseq.w	ip, r6, r2
  408ea2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408ea6:	f150 0000 	adcs.w	r0, r0, #0
  408eaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408eae:	bd70      	pop	{r4, r5, r6, pc}
  408eb0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408eb4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408eb8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408ebc:	bfc2      	ittt	gt
  408ebe:	ebd4 050c 	rsbsgt	r5, r4, ip
  408ec2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408ec6:	bd70      	popgt	{r4, r5, r6, pc}
  408ec8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408ecc:	f04f 0e00 	mov.w	lr, #0
  408ed0:	3c01      	subs	r4, #1
  408ed2:	e690      	b.n	408bf6 <__aeabi_dmul+0xde>
  408ed4:	ea45 0e06 	orr.w	lr, r5, r6
  408ed8:	e68d      	b.n	408bf6 <__aeabi_dmul+0xde>
  408eda:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408ede:	ea94 0f0c 	teq	r4, ip
  408ee2:	bf08      	it	eq
  408ee4:	ea95 0f0c 	teqeq	r5, ip
  408ee8:	f43f af3b 	beq.w	408d62 <__aeabi_dmul+0x24a>
  408eec:	ea94 0f0c 	teq	r4, ip
  408ef0:	d10a      	bne.n	408f08 <__aeabi_ddiv+0x19c>
  408ef2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408ef6:	f47f af34 	bne.w	408d62 <__aeabi_dmul+0x24a>
  408efa:	ea95 0f0c 	teq	r5, ip
  408efe:	f47f af25 	bne.w	408d4c <__aeabi_dmul+0x234>
  408f02:	4610      	mov	r0, r2
  408f04:	4619      	mov	r1, r3
  408f06:	e72c      	b.n	408d62 <__aeabi_dmul+0x24a>
  408f08:	ea95 0f0c 	teq	r5, ip
  408f0c:	d106      	bne.n	408f1c <__aeabi_ddiv+0x1b0>
  408f0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408f12:	f43f aefd 	beq.w	408d10 <__aeabi_dmul+0x1f8>
  408f16:	4610      	mov	r0, r2
  408f18:	4619      	mov	r1, r3
  408f1a:	e722      	b.n	408d62 <__aeabi_dmul+0x24a>
  408f1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408f20:	bf18      	it	ne
  408f22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408f26:	f47f aec5 	bne.w	408cb4 <__aeabi_dmul+0x19c>
  408f2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408f2e:	f47f af0d 	bne.w	408d4c <__aeabi_dmul+0x234>
  408f32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408f36:	f47f aeeb 	bne.w	408d10 <__aeabi_dmul+0x1f8>
  408f3a:	e712      	b.n	408d62 <__aeabi_dmul+0x24a>

00408f3c <__gedf2>:
  408f3c:	f04f 3cff 	mov.w	ip, #4294967295
  408f40:	e006      	b.n	408f50 <__cmpdf2+0x4>
  408f42:	bf00      	nop

00408f44 <__ledf2>:
  408f44:	f04f 0c01 	mov.w	ip, #1
  408f48:	e002      	b.n	408f50 <__cmpdf2+0x4>
  408f4a:	bf00      	nop

00408f4c <__cmpdf2>:
  408f4c:	f04f 0c01 	mov.w	ip, #1
  408f50:	f84d cd04 	str.w	ip, [sp, #-4]!
  408f54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408f58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408f60:	bf18      	it	ne
  408f62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408f66:	d01b      	beq.n	408fa0 <__cmpdf2+0x54>
  408f68:	b001      	add	sp, #4
  408f6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408f6e:	bf0c      	ite	eq
  408f70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408f74:	ea91 0f03 	teqne	r1, r3
  408f78:	bf02      	ittt	eq
  408f7a:	ea90 0f02 	teqeq	r0, r2
  408f7e:	2000      	moveq	r0, #0
  408f80:	4770      	bxeq	lr
  408f82:	f110 0f00 	cmn.w	r0, #0
  408f86:	ea91 0f03 	teq	r1, r3
  408f8a:	bf58      	it	pl
  408f8c:	4299      	cmppl	r1, r3
  408f8e:	bf08      	it	eq
  408f90:	4290      	cmpeq	r0, r2
  408f92:	bf2c      	ite	cs
  408f94:	17d8      	asrcs	r0, r3, #31
  408f96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408f9a:	f040 0001 	orr.w	r0, r0, #1
  408f9e:	4770      	bx	lr
  408fa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408fa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408fa8:	d102      	bne.n	408fb0 <__cmpdf2+0x64>
  408faa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408fae:	d107      	bne.n	408fc0 <__cmpdf2+0x74>
  408fb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408fb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408fb8:	d1d6      	bne.n	408f68 <__cmpdf2+0x1c>
  408fba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408fbe:	d0d3      	beq.n	408f68 <__cmpdf2+0x1c>
  408fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
  408fc4:	4770      	bx	lr
  408fc6:	bf00      	nop

00408fc8 <__aeabi_cdrcmple>:
  408fc8:	4684      	mov	ip, r0
  408fca:	4610      	mov	r0, r2
  408fcc:	4662      	mov	r2, ip
  408fce:	468c      	mov	ip, r1
  408fd0:	4619      	mov	r1, r3
  408fd2:	4663      	mov	r3, ip
  408fd4:	e000      	b.n	408fd8 <__aeabi_cdcmpeq>
  408fd6:	bf00      	nop

00408fd8 <__aeabi_cdcmpeq>:
  408fd8:	b501      	push	{r0, lr}
  408fda:	f7ff ffb7 	bl	408f4c <__cmpdf2>
  408fde:	2800      	cmp	r0, #0
  408fe0:	bf48      	it	mi
  408fe2:	f110 0f00 	cmnmi.w	r0, #0
  408fe6:	bd01      	pop	{r0, pc}

00408fe8 <__aeabi_dcmpeq>:
  408fe8:	f84d ed08 	str.w	lr, [sp, #-8]!
  408fec:	f7ff fff4 	bl	408fd8 <__aeabi_cdcmpeq>
  408ff0:	bf0c      	ite	eq
  408ff2:	2001      	moveq	r0, #1
  408ff4:	2000      	movne	r0, #0
  408ff6:	f85d fb08 	ldr.w	pc, [sp], #8
  408ffa:	bf00      	nop

00408ffc <__aeabi_dcmplt>:
  408ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
  409000:	f7ff ffea 	bl	408fd8 <__aeabi_cdcmpeq>
  409004:	bf34      	ite	cc
  409006:	2001      	movcc	r0, #1
  409008:	2000      	movcs	r0, #0
  40900a:	f85d fb08 	ldr.w	pc, [sp], #8
  40900e:	bf00      	nop

00409010 <__aeabi_dcmple>:
  409010:	f84d ed08 	str.w	lr, [sp, #-8]!
  409014:	f7ff ffe0 	bl	408fd8 <__aeabi_cdcmpeq>
  409018:	bf94      	ite	ls
  40901a:	2001      	movls	r0, #1
  40901c:	2000      	movhi	r0, #0
  40901e:	f85d fb08 	ldr.w	pc, [sp], #8
  409022:	bf00      	nop

00409024 <__aeabi_dcmpge>:
  409024:	f84d ed08 	str.w	lr, [sp, #-8]!
  409028:	f7ff ffce 	bl	408fc8 <__aeabi_cdrcmple>
  40902c:	bf94      	ite	ls
  40902e:	2001      	movls	r0, #1
  409030:	2000      	movhi	r0, #0
  409032:	f85d fb08 	ldr.w	pc, [sp], #8
  409036:	bf00      	nop

00409038 <__aeabi_dcmpgt>:
  409038:	f84d ed08 	str.w	lr, [sp, #-8]!
  40903c:	f7ff ffc4 	bl	408fc8 <__aeabi_cdrcmple>
  409040:	bf34      	ite	cc
  409042:	2001      	movcc	r0, #1
  409044:	2000      	movcs	r0, #0
  409046:	f85d fb08 	ldr.w	pc, [sp], #8
  40904a:	bf00      	nop

0040904c <__aeabi_d2iz>:
  40904c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409050:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409054:	d215      	bcs.n	409082 <__aeabi_d2iz+0x36>
  409056:	d511      	bpl.n	40907c <__aeabi_d2iz+0x30>
  409058:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40905c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409060:	d912      	bls.n	409088 <__aeabi_d2iz+0x3c>
  409062:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  409066:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40906a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40906e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409072:	fa23 f002 	lsr.w	r0, r3, r2
  409076:	bf18      	it	ne
  409078:	4240      	negne	r0, r0
  40907a:	4770      	bx	lr
  40907c:	f04f 0000 	mov.w	r0, #0
  409080:	4770      	bx	lr
  409082:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  409086:	d105      	bne.n	409094 <__aeabi_d2iz+0x48>
  409088:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40908c:	bf08      	it	eq
  40908e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409092:	4770      	bx	lr
  409094:	f04f 0000 	mov.w	r0, #0
  409098:	4770      	bx	lr
  40909a:	bf00      	nop

0040909c <__aeabi_uldivmod>:
  40909c:	b94b      	cbnz	r3, 4090b2 <__aeabi_uldivmod+0x16>
  40909e:	b942      	cbnz	r2, 4090b2 <__aeabi_uldivmod+0x16>
  4090a0:	2900      	cmp	r1, #0
  4090a2:	bf08      	it	eq
  4090a4:	2800      	cmpeq	r0, #0
  4090a6:	d002      	beq.n	4090ae <__aeabi_uldivmod+0x12>
  4090a8:	f04f 31ff 	mov.w	r1, #4294967295
  4090ac:	4608      	mov	r0, r1
  4090ae:	f000 b83b 	b.w	409128 <__aeabi_idiv0>
  4090b2:	b082      	sub	sp, #8
  4090b4:	46ec      	mov	ip, sp
  4090b6:	e92d 5000 	stmdb	sp!, {ip, lr}
  4090ba:	f000 f81d 	bl	4090f8 <__gnu_uldivmod_helper>
  4090be:	f8dd e004 	ldr.w	lr, [sp, #4]
  4090c2:	b002      	add	sp, #8
  4090c4:	bc0c      	pop	{r2, r3}
  4090c6:	4770      	bx	lr

004090c8 <__gnu_ldivmod_helper>:
  4090c8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  4090cc:	9e08      	ldr	r6, [sp, #32]
  4090ce:	4614      	mov	r4, r2
  4090d0:	461d      	mov	r5, r3
  4090d2:	4680      	mov	r8, r0
  4090d4:	4689      	mov	r9, r1
  4090d6:	f000 f829 	bl	40912c <__divdi3>
  4090da:	fb04 f301 	mul.w	r3, r4, r1
  4090de:	fba4 ab00 	umull	sl, fp, r4, r0
  4090e2:	fb00 3205 	mla	r2, r0, r5, r3
  4090e6:	4493      	add	fp, r2
  4090e8:	ebb8 080a 	subs.w	r8, r8, sl
  4090ec:	eb69 090b 	sbc.w	r9, r9, fp
  4090f0:	e9c6 8900 	strd	r8, r9, [r6]
  4090f4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

004090f8 <__gnu_uldivmod_helper>:
  4090f8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  4090fc:	9e08      	ldr	r6, [sp, #32]
  4090fe:	4614      	mov	r4, r2
  409100:	461d      	mov	r5, r3
  409102:	4680      	mov	r8, r0
  409104:	4689      	mov	r9, r1
  409106:	f000 f961 	bl	4093cc <__udivdi3>
  40910a:	fb00 f505 	mul.w	r5, r0, r5
  40910e:	fba0 ab04 	umull	sl, fp, r0, r4
  409112:	fb04 5401 	mla	r4, r4, r1, r5
  409116:	44a3      	add	fp, r4
  409118:	ebb8 080a 	subs.w	r8, r8, sl
  40911c:	eb69 090b 	sbc.w	r9, r9, fp
  409120:	e9c6 8900 	strd	r8, r9, [r6]
  409124:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00409128 <__aeabi_idiv0>:
  409128:	4770      	bx	lr
  40912a:	bf00      	nop

0040912c <__divdi3>:
  40912c:	2900      	cmp	r1, #0
  40912e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  409132:	f2c0 80a1 	blt.w	409278 <__divdi3+0x14c>
  409136:	2400      	movs	r4, #0
  409138:	2b00      	cmp	r3, #0
  40913a:	f2c0 8098 	blt.w	40926e <__divdi3+0x142>
  40913e:	4615      	mov	r5, r2
  409140:	4606      	mov	r6, r0
  409142:	460f      	mov	r7, r1
  409144:	2b00      	cmp	r3, #0
  409146:	d13f      	bne.n	4091c8 <__divdi3+0x9c>
  409148:	428a      	cmp	r2, r1
  40914a:	d958      	bls.n	4091fe <__divdi3+0xd2>
  40914c:	fab2 f382 	clz	r3, r2
  409150:	b14b      	cbz	r3, 409166 <__divdi3+0x3a>
  409152:	f1c3 0220 	rsb	r2, r3, #32
  409156:	fa01 f703 	lsl.w	r7, r1, r3
  40915a:	fa20 f202 	lsr.w	r2, r0, r2
  40915e:	409d      	lsls	r5, r3
  409160:	fa00 f603 	lsl.w	r6, r0, r3
  409164:	4317      	orrs	r7, r2
  409166:	0c29      	lsrs	r1, r5, #16
  409168:	fbb7 f2f1 	udiv	r2, r7, r1
  40916c:	fb01 7712 	mls	r7, r1, r2, r7
  409170:	b2a8      	uxth	r0, r5
  409172:	fb00 f302 	mul.w	r3, r0, r2
  409176:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40917a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40917e:	42bb      	cmp	r3, r7
  409180:	d909      	bls.n	409196 <__divdi3+0x6a>
  409182:	197f      	adds	r7, r7, r5
  409184:	f102 3cff 	add.w	ip, r2, #4294967295
  409188:	f080 8105 	bcs.w	409396 <__divdi3+0x26a>
  40918c:	42bb      	cmp	r3, r7
  40918e:	f240 8102 	bls.w	409396 <__divdi3+0x26a>
  409192:	3a02      	subs	r2, #2
  409194:	442f      	add	r7, r5
  409196:	1aff      	subs	r7, r7, r3
  409198:	fbb7 f3f1 	udiv	r3, r7, r1
  40919c:	fb01 7113 	mls	r1, r1, r3, r7
  4091a0:	fb00 f003 	mul.w	r0, r0, r3
  4091a4:	b2b6      	uxth	r6, r6
  4091a6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  4091aa:	4288      	cmp	r0, r1
  4091ac:	d908      	bls.n	4091c0 <__divdi3+0x94>
  4091ae:	1949      	adds	r1, r1, r5
  4091b0:	f103 37ff 	add.w	r7, r3, #4294967295
  4091b4:	f080 80f1 	bcs.w	40939a <__divdi3+0x26e>
  4091b8:	4288      	cmp	r0, r1
  4091ba:	f240 80ee 	bls.w	40939a <__divdi3+0x26e>
  4091be:	3b02      	subs	r3, #2
  4091c0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4091c4:	2300      	movs	r3, #0
  4091c6:	e003      	b.n	4091d0 <__divdi3+0xa4>
  4091c8:	428b      	cmp	r3, r1
  4091ca:	d90a      	bls.n	4091e2 <__divdi3+0xb6>
  4091cc:	2300      	movs	r3, #0
  4091ce:	461a      	mov	r2, r3
  4091d0:	4610      	mov	r0, r2
  4091d2:	4619      	mov	r1, r3
  4091d4:	b114      	cbz	r4, 4091dc <__divdi3+0xb0>
  4091d6:	4240      	negs	r0, r0
  4091d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4091dc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4091e0:	4770      	bx	lr
  4091e2:	fab3 f883 	clz	r8, r3
  4091e6:	f1b8 0f00 	cmp.w	r8, #0
  4091ea:	f040 8088 	bne.w	4092fe <__divdi3+0x1d2>
  4091ee:	428b      	cmp	r3, r1
  4091f0:	d302      	bcc.n	4091f8 <__divdi3+0xcc>
  4091f2:	4282      	cmp	r2, r0
  4091f4:	f200 80e2 	bhi.w	4093bc <__divdi3+0x290>
  4091f8:	2300      	movs	r3, #0
  4091fa:	2201      	movs	r2, #1
  4091fc:	e7e8      	b.n	4091d0 <__divdi3+0xa4>
  4091fe:	b912      	cbnz	r2, 409206 <__divdi3+0xda>
  409200:	2301      	movs	r3, #1
  409202:	fbb3 f5f2 	udiv	r5, r3, r2
  409206:	fab5 f285 	clz	r2, r5
  40920a:	2a00      	cmp	r2, #0
  40920c:	d13a      	bne.n	409284 <__divdi3+0x158>
  40920e:	1b7f      	subs	r7, r7, r5
  409210:	0c28      	lsrs	r0, r5, #16
  409212:	fa1f fc85 	uxth.w	ip, r5
  409216:	2301      	movs	r3, #1
  409218:	fbb7 f1f0 	udiv	r1, r7, r0
  40921c:	fb00 7711 	mls	r7, r0, r1, r7
  409220:	fb0c f201 	mul.w	r2, ip, r1
  409224:	ea4f 4816 	mov.w	r8, r6, lsr #16
  409228:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40922c:	42ba      	cmp	r2, r7
  40922e:	d907      	bls.n	409240 <__divdi3+0x114>
  409230:	197f      	adds	r7, r7, r5
  409232:	f101 38ff 	add.w	r8, r1, #4294967295
  409236:	d202      	bcs.n	40923e <__divdi3+0x112>
  409238:	42ba      	cmp	r2, r7
  40923a:	f200 80c4 	bhi.w	4093c6 <__divdi3+0x29a>
  40923e:	4641      	mov	r1, r8
  409240:	1abf      	subs	r7, r7, r2
  409242:	fbb7 f2f0 	udiv	r2, r7, r0
  409246:	fb00 7012 	mls	r0, r0, r2, r7
  40924a:	fb0c fc02 	mul.w	ip, ip, r2
  40924e:	b2b6      	uxth	r6, r6
  409250:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  409254:	4584      	cmp	ip, r0
  409256:	d907      	bls.n	409268 <__divdi3+0x13c>
  409258:	1940      	adds	r0, r0, r5
  40925a:	f102 37ff 	add.w	r7, r2, #4294967295
  40925e:	d202      	bcs.n	409266 <__divdi3+0x13a>
  409260:	4584      	cmp	ip, r0
  409262:	f200 80ae 	bhi.w	4093c2 <__divdi3+0x296>
  409266:	463a      	mov	r2, r7
  409268:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40926c:	e7b0      	b.n	4091d0 <__divdi3+0xa4>
  40926e:	43e4      	mvns	r4, r4
  409270:	4252      	negs	r2, r2
  409272:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  409276:	e762      	b.n	40913e <__divdi3+0x12>
  409278:	4240      	negs	r0, r0
  40927a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40927e:	f04f 34ff 	mov.w	r4, #4294967295
  409282:	e759      	b.n	409138 <__divdi3+0xc>
  409284:	4095      	lsls	r5, r2
  409286:	f1c2 0920 	rsb	r9, r2, #32
  40928a:	fa27 f109 	lsr.w	r1, r7, r9
  40928e:	fa26 f909 	lsr.w	r9, r6, r9
  409292:	4097      	lsls	r7, r2
  409294:	0c28      	lsrs	r0, r5, #16
  409296:	fbb1 f8f0 	udiv	r8, r1, r0
  40929a:	fb00 1118 	mls	r1, r0, r8, r1
  40929e:	fa1f fc85 	uxth.w	ip, r5
  4092a2:	fb0c f308 	mul.w	r3, ip, r8
  4092a6:	ea49 0907 	orr.w	r9, r9, r7
  4092aa:	ea4f 4719 	mov.w	r7, r9, lsr #16
  4092ae:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  4092b2:	428b      	cmp	r3, r1
  4092b4:	fa06 f602 	lsl.w	r6, r6, r2
  4092b8:	d908      	bls.n	4092cc <__divdi3+0x1a0>
  4092ba:	1949      	adds	r1, r1, r5
  4092bc:	f108 32ff 	add.w	r2, r8, #4294967295
  4092c0:	d27a      	bcs.n	4093b8 <__divdi3+0x28c>
  4092c2:	428b      	cmp	r3, r1
  4092c4:	d978      	bls.n	4093b8 <__divdi3+0x28c>
  4092c6:	f1a8 0802 	sub.w	r8, r8, #2
  4092ca:	4429      	add	r1, r5
  4092cc:	1ac9      	subs	r1, r1, r3
  4092ce:	fbb1 f3f0 	udiv	r3, r1, r0
  4092d2:	fb00 1713 	mls	r7, r0, r3, r1
  4092d6:	fb0c f203 	mul.w	r2, ip, r3
  4092da:	fa1f f989 	uxth.w	r9, r9
  4092de:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  4092e2:	42ba      	cmp	r2, r7
  4092e4:	d907      	bls.n	4092f6 <__divdi3+0x1ca>
  4092e6:	197f      	adds	r7, r7, r5
  4092e8:	f103 31ff 	add.w	r1, r3, #4294967295
  4092ec:	d260      	bcs.n	4093b0 <__divdi3+0x284>
  4092ee:	42ba      	cmp	r2, r7
  4092f0:	d95e      	bls.n	4093b0 <__divdi3+0x284>
  4092f2:	3b02      	subs	r3, #2
  4092f4:	442f      	add	r7, r5
  4092f6:	1abf      	subs	r7, r7, r2
  4092f8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4092fc:	e78c      	b.n	409218 <__divdi3+0xec>
  4092fe:	f1c8 0220 	rsb	r2, r8, #32
  409302:	fa25 f102 	lsr.w	r1, r5, r2
  409306:	fa03 fc08 	lsl.w	ip, r3, r8
  40930a:	fa27 f302 	lsr.w	r3, r7, r2
  40930e:	fa20 f202 	lsr.w	r2, r0, r2
  409312:	fa07 f708 	lsl.w	r7, r7, r8
  409316:	ea41 0c0c 	orr.w	ip, r1, ip
  40931a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40931e:	fbb3 f1f9 	udiv	r1, r3, r9
  409322:	fb09 3311 	mls	r3, r9, r1, r3
  409326:	fa1f fa8c 	uxth.w	sl, ip
  40932a:	fb0a fb01 	mul.w	fp, sl, r1
  40932e:	4317      	orrs	r7, r2
  409330:	0c3a      	lsrs	r2, r7, #16
  409332:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  409336:	459b      	cmp	fp, r3
  409338:	fa05 f008 	lsl.w	r0, r5, r8
  40933c:	d908      	bls.n	409350 <__divdi3+0x224>
  40933e:	eb13 030c 	adds.w	r3, r3, ip
  409342:	f101 32ff 	add.w	r2, r1, #4294967295
  409346:	d235      	bcs.n	4093b4 <__divdi3+0x288>
  409348:	459b      	cmp	fp, r3
  40934a:	d933      	bls.n	4093b4 <__divdi3+0x288>
  40934c:	3902      	subs	r1, #2
  40934e:	4463      	add	r3, ip
  409350:	ebcb 0303 	rsb	r3, fp, r3
  409354:	fbb3 f2f9 	udiv	r2, r3, r9
  409358:	fb09 3312 	mls	r3, r9, r2, r3
  40935c:	fb0a fa02 	mul.w	sl, sl, r2
  409360:	b2bf      	uxth	r7, r7
  409362:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  409366:	45ba      	cmp	sl, r7
  409368:	d908      	bls.n	40937c <__divdi3+0x250>
  40936a:	eb17 070c 	adds.w	r7, r7, ip
  40936e:	f102 33ff 	add.w	r3, r2, #4294967295
  409372:	d21b      	bcs.n	4093ac <__divdi3+0x280>
  409374:	45ba      	cmp	sl, r7
  409376:	d919      	bls.n	4093ac <__divdi3+0x280>
  409378:	3a02      	subs	r2, #2
  40937a:	4467      	add	r7, ip
  40937c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  409380:	fba5 0100 	umull	r0, r1, r5, r0
  409384:	ebca 0707 	rsb	r7, sl, r7
  409388:	428f      	cmp	r7, r1
  40938a:	f04f 0300 	mov.w	r3, #0
  40938e:	d30a      	bcc.n	4093a6 <__divdi3+0x27a>
  409390:	d005      	beq.n	40939e <__divdi3+0x272>
  409392:	462a      	mov	r2, r5
  409394:	e71c      	b.n	4091d0 <__divdi3+0xa4>
  409396:	4662      	mov	r2, ip
  409398:	e6fd      	b.n	409196 <__divdi3+0x6a>
  40939a:	463b      	mov	r3, r7
  40939c:	e710      	b.n	4091c0 <__divdi3+0x94>
  40939e:	fa06 f608 	lsl.w	r6, r6, r8
  4093a2:	4286      	cmp	r6, r0
  4093a4:	d2f5      	bcs.n	409392 <__divdi3+0x266>
  4093a6:	1e6a      	subs	r2, r5, #1
  4093a8:	2300      	movs	r3, #0
  4093aa:	e711      	b.n	4091d0 <__divdi3+0xa4>
  4093ac:	461a      	mov	r2, r3
  4093ae:	e7e5      	b.n	40937c <__divdi3+0x250>
  4093b0:	460b      	mov	r3, r1
  4093b2:	e7a0      	b.n	4092f6 <__divdi3+0x1ca>
  4093b4:	4611      	mov	r1, r2
  4093b6:	e7cb      	b.n	409350 <__divdi3+0x224>
  4093b8:	4690      	mov	r8, r2
  4093ba:	e787      	b.n	4092cc <__divdi3+0x1a0>
  4093bc:	4643      	mov	r3, r8
  4093be:	4642      	mov	r2, r8
  4093c0:	e706      	b.n	4091d0 <__divdi3+0xa4>
  4093c2:	3a02      	subs	r2, #2
  4093c4:	e750      	b.n	409268 <__divdi3+0x13c>
  4093c6:	3902      	subs	r1, #2
  4093c8:	442f      	add	r7, r5
  4093ca:	e739      	b.n	409240 <__divdi3+0x114>

004093cc <__udivdi3>:
  4093cc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4093d0:	4614      	mov	r4, r2
  4093d2:	4605      	mov	r5, r0
  4093d4:	460e      	mov	r6, r1
  4093d6:	2b00      	cmp	r3, #0
  4093d8:	d143      	bne.n	409462 <__udivdi3+0x96>
  4093da:	428a      	cmp	r2, r1
  4093dc:	d953      	bls.n	409486 <__udivdi3+0xba>
  4093de:	fab2 f782 	clz	r7, r2
  4093e2:	b157      	cbz	r7, 4093fa <__udivdi3+0x2e>
  4093e4:	f1c7 0620 	rsb	r6, r7, #32
  4093e8:	fa20 f606 	lsr.w	r6, r0, r6
  4093ec:	fa01 f307 	lsl.w	r3, r1, r7
  4093f0:	fa02 f407 	lsl.w	r4, r2, r7
  4093f4:	fa00 f507 	lsl.w	r5, r0, r7
  4093f8:	431e      	orrs	r6, r3
  4093fa:	0c21      	lsrs	r1, r4, #16
  4093fc:	fbb6 f2f1 	udiv	r2, r6, r1
  409400:	fb01 6612 	mls	r6, r1, r2, r6
  409404:	b2a0      	uxth	r0, r4
  409406:	fb00 f302 	mul.w	r3, r0, r2
  40940a:	0c2f      	lsrs	r7, r5, #16
  40940c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  409410:	42b3      	cmp	r3, r6
  409412:	d909      	bls.n	409428 <__udivdi3+0x5c>
  409414:	1936      	adds	r6, r6, r4
  409416:	f102 37ff 	add.w	r7, r2, #4294967295
  40941a:	f080 80fd 	bcs.w	409618 <__udivdi3+0x24c>
  40941e:	42b3      	cmp	r3, r6
  409420:	f240 80fa 	bls.w	409618 <__udivdi3+0x24c>
  409424:	3a02      	subs	r2, #2
  409426:	4426      	add	r6, r4
  409428:	1af6      	subs	r6, r6, r3
  40942a:	fbb6 f3f1 	udiv	r3, r6, r1
  40942e:	fb01 6113 	mls	r1, r1, r3, r6
  409432:	fb00 f003 	mul.w	r0, r0, r3
  409436:	b2ad      	uxth	r5, r5
  409438:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40943c:	4288      	cmp	r0, r1
  40943e:	d908      	bls.n	409452 <__udivdi3+0x86>
  409440:	1909      	adds	r1, r1, r4
  409442:	f103 36ff 	add.w	r6, r3, #4294967295
  409446:	f080 80e9 	bcs.w	40961c <__udivdi3+0x250>
  40944a:	4288      	cmp	r0, r1
  40944c:	f240 80e6 	bls.w	40961c <__udivdi3+0x250>
  409450:	3b02      	subs	r3, #2
  409452:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  409456:	2300      	movs	r3, #0
  409458:	4610      	mov	r0, r2
  40945a:	4619      	mov	r1, r3
  40945c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  409460:	4770      	bx	lr
  409462:	428b      	cmp	r3, r1
  409464:	d84c      	bhi.n	409500 <__udivdi3+0x134>
  409466:	fab3 f683 	clz	r6, r3
  40946a:	2e00      	cmp	r6, #0
  40946c:	d14f      	bne.n	40950e <__udivdi3+0x142>
  40946e:	428b      	cmp	r3, r1
  409470:	d302      	bcc.n	409478 <__udivdi3+0xac>
  409472:	4282      	cmp	r2, r0
  409474:	f200 80dd 	bhi.w	409632 <__udivdi3+0x266>
  409478:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40947c:	2300      	movs	r3, #0
  40947e:	2201      	movs	r2, #1
  409480:	4610      	mov	r0, r2
  409482:	4619      	mov	r1, r3
  409484:	4770      	bx	lr
  409486:	b912      	cbnz	r2, 40948e <__udivdi3+0xc2>
  409488:	2401      	movs	r4, #1
  40948a:	fbb4 f4f2 	udiv	r4, r4, r2
  40948e:	fab4 f284 	clz	r2, r4
  409492:	2a00      	cmp	r2, #0
  409494:	f040 8082 	bne.w	40959c <__udivdi3+0x1d0>
  409498:	1b09      	subs	r1, r1, r4
  40949a:	0c26      	lsrs	r6, r4, #16
  40949c:	b2a7      	uxth	r7, r4
  40949e:	2301      	movs	r3, #1
  4094a0:	fbb1 f0f6 	udiv	r0, r1, r6
  4094a4:	fb06 1110 	mls	r1, r6, r0, r1
  4094a8:	fb07 f200 	mul.w	r2, r7, r0
  4094ac:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  4094b0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  4094b4:	428a      	cmp	r2, r1
  4094b6:	d907      	bls.n	4094c8 <__udivdi3+0xfc>
  4094b8:	1909      	adds	r1, r1, r4
  4094ba:	f100 3cff 	add.w	ip, r0, #4294967295
  4094be:	d202      	bcs.n	4094c6 <__udivdi3+0xfa>
  4094c0:	428a      	cmp	r2, r1
  4094c2:	f200 80c8 	bhi.w	409656 <__udivdi3+0x28a>
  4094c6:	4660      	mov	r0, ip
  4094c8:	1a89      	subs	r1, r1, r2
  4094ca:	fbb1 f2f6 	udiv	r2, r1, r6
  4094ce:	fb06 1112 	mls	r1, r6, r2, r1
  4094d2:	fb07 f702 	mul.w	r7, r7, r2
  4094d6:	b2ad      	uxth	r5, r5
  4094d8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  4094dc:	42af      	cmp	r7, r5
  4094de:	d908      	bls.n	4094f2 <__udivdi3+0x126>
  4094e0:	192c      	adds	r4, r5, r4
  4094e2:	f102 31ff 	add.w	r1, r2, #4294967295
  4094e6:	f080 809b 	bcs.w	409620 <__udivdi3+0x254>
  4094ea:	42a7      	cmp	r7, r4
  4094ec:	f240 8098 	bls.w	409620 <__udivdi3+0x254>
  4094f0:	3a02      	subs	r2, #2
  4094f2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  4094f6:	4610      	mov	r0, r2
  4094f8:	4619      	mov	r1, r3
  4094fa:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4094fe:	4770      	bx	lr
  409500:	2300      	movs	r3, #0
  409502:	461a      	mov	r2, r3
  409504:	4610      	mov	r0, r2
  409506:	4619      	mov	r1, r3
  409508:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40950c:	4770      	bx	lr
  40950e:	f1c6 0520 	rsb	r5, r6, #32
  409512:	fa22 f705 	lsr.w	r7, r2, r5
  409516:	fa03 f406 	lsl.w	r4, r3, r6
  40951a:	fa21 f305 	lsr.w	r3, r1, r5
  40951e:	fa01 fb06 	lsl.w	fp, r1, r6
  409522:	fa20 f505 	lsr.w	r5, r0, r5
  409526:	433c      	orrs	r4, r7
  409528:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40952c:	fbb3 fcf8 	udiv	ip, r3, r8
  409530:	fb08 331c 	mls	r3, r8, ip, r3
  409534:	fa1f f984 	uxth.w	r9, r4
  409538:	fb09 fa0c 	mul.w	sl, r9, ip
  40953c:	ea45 0b0b 	orr.w	fp, r5, fp
  409540:	ea4f 451b 	mov.w	r5, fp, lsr #16
  409544:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  409548:	459a      	cmp	sl, r3
  40954a:	fa02 f206 	lsl.w	r2, r2, r6
  40954e:	d904      	bls.n	40955a <__udivdi3+0x18e>
  409550:	191b      	adds	r3, r3, r4
  409552:	f10c 35ff 	add.w	r5, ip, #4294967295
  409556:	d36f      	bcc.n	409638 <__udivdi3+0x26c>
  409558:	46ac      	mov	ip, r5
  40955a:	ebca 0303 	rsb	r3, sl, r3
  40955e:	fbb3 f5f8 	udiv	r5, r3, r8
  409562:	fb08 3315 	mls	r3, r8, r5, r3
  409566:	fb09 f905 	mul.w	r9, r9, r5
  40956a:	fa1f fb8b 	uxth.w	fp, fp
  40956e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  409572:	45b9      	cmp	r9, r7
  409574:	d904      	bls.n	409580 <__udivdi3+0x1b4>
  409576:	193f      	adds	r7, r7, r4
  409578:	f105 33ff 	add.w	r3, r5, #4294967295
  40957c:	d362      	bcc.n	409644 <__udivdi3+0x278>
  40957e:	461d      	mov	r5, r3
  409580:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  409584:	fbac 2302 	umull	r2, r3, ip, r2
  409588:	ebc9 0707 	rsb	r7, r9, r7
  40958c:	429f      	cmp	r7, r3
  40958e:	f04f 0500 	mov.w	r5, #0
  409592:	d34a      	bcc.n	40962a <__udivdi3+0x25e>
  409594:	d046      	beq.n	409624 <__udivdi3+0x258>
  409596:	4662      	mov	r2, ip
  409598:	462b      	mov	r3, r5
  40959a:	e75d      	b.n	409458 <__udivdi3+0x8c>
  40959c:	4094      	lsls	r4, r2
  40959e:	f1c2 0920 	rsb	r9, r2, #32
  4095a2:	fa21 fc09 	lsr.w	ip, r1, r9
  4095a6:	4091      	lsls	r1, r2
  4095a8:	fa20 f909 	lsr.w	r9, r0, r9
  4095ac:	0c26      	lsrs	r6, r4, #16
  4095ae:	fbbc f8f6 	udiv	r8, ip, r6
  4095b2:	fb06 cc18 	mls	ip, r6, r8, ip
  4095b6:	b2a7      	uxth	r7, r4
  4095b8:	fb07 f308 	mul.w	r3, r7, r8
  4095bc:	ea49 0901 	orr.w	r9, r9, r1
  4095c0:	ea4f 4119 	mov.w	r1, r9, lsr #16
  4095c4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  4095c8:	4563      	cmp	r3, ip
  4095ca:	fa00 f502 	lsl.w	r5, r0, r2
  4095ce:	d909      	bls.n	4095e4 <__udivdi3+0x218>
  4095d0:	eb1c 0c04 	adds.w	ip, ip, r4
  4095d4:	f108 32ff 	add.w	r2, r8, #4294967295
  4095d8:	d23b      	bcs.n	409652 <__udivdi3+0x286>
  4095da:	4563      	cmp	r3, ip
  4095dc:	d939      	bls.n	409652 <__udivdi3+0x286>
  4095de:	f1a8 0802 	sub.w	r8, r8, #2
  4095e2:	44a4      	add	ip, r4
  4095e4:	ebc3 0c0c 	rsb	ip, r3, ip
  4095e8:	fbbc f3f6 	udiv	r3, ip, r6
  4095ec:	fb06 c113 	mls	r1, r6, r3, ip
  4095f0:	fb07 f203 	mul.w	r2, r7, r3
  4095f4:	fa1f f989 	uxth.w	r9, r9
  4095f8:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  4095fc:	428a      	cmp	r2, r1
  4095fe:	d907      	bls.n	409610 <__udivdi3+0x244>
  409600:	1909      	adds	r1, r1, r4
  409602:	f103 30ff 	add.w	r0, r3, #4294967295
  409606:	d222      	bcs.n	40964e <__udivdi3+0x282>
  409608:	428a      	cmp	r2, r1
  40960a:	d920      	bls.n	40964e <__udivdi3+0x282>
  40960c:	3b02      	subs	r3, #2
  40960e:	4421      	add	r1, r4
  409610:	1a89      	subs	r1, r1, r2
  409612:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  409616:	e743      	b.n	4094a0 <__udivdi3+0xd4>
  409618:	463a      	mov	r2, r7
  40961a:	e705      	b.n	409428 <__udivdi3+0x5c>
  40961c:	4633      	mov	r3, r6
  40961e:	e718      	b.n	409452 <__udivdi3+0x86>
  409620:	460a      	mov	r2, r1
  409622:	e766      	b.n	4094f2 <__udivdi3+0x126>
  409624:	40b0      	lsls	r0, r6
  409626:	4290      	cmp	r0, r2
  409628:	d2b5      	bcs.n	409596 <__udivdi3+0x1ca>
  40962a:	f10c 32ff 	add.w	r2, ip, #4294967295
  40962e:	2300      	movs	r3, #0
  409630:	e712      	b.n	409458 <__udivdi3+0x8c>
  409632:	4633      	mov	r3, r6
  409634:	4632      	mov	r2, r6
  409636:	e70f      	b.n	409458 <__udivdi3+0x8c>
  409638:	459a      	cmp	sl, r3
  40963a:	d98d      	bls.n	409558 <__udivdi3+0x18c>
  40963c:	f1ac 0c02 	sub.w	ip, ip, #2
  409640:	4423      	add	r3, r4
  409642:	e78a      	b.n	40955a <__udivdi3+0x18e>
  409644:	45b9      	cmp	r9, r7
  409646:	d99a      	bls.n	40957e <__udivdi3+0x1b2>
  409648:	3d02      	subs	r5, #2
  40964a:	4427      	add	r7, r4
  40964c:	e798      	b.n	409580 <__udivdi3+0x1b4>
  40964e:	4603      	mov	r3, r0
  409650:	e7de      	b.n	409610 <__udivdi3+0x244>
  409652:	4690      	mov	r8, r2
  409654:	e7c6      	b.n	4095e4 <__udivdi3+0x218>
  409656:	3802      	subs	r0, #2
  409658:	4421      	add	r1, r4
  40965a:	e735      	b.n	4094c8 <__udivdi3+0xfc>
  40965c:	2d786973 	.word	0x2d786973
  409660:	70657473 	.word	0x70657473
  409664:	00000000 	.word	0x00000000
  409668:	3d206364 	.word	0x3d206364
  40966c:	00000020 	.word	0x00000020
  409670:	6c6c6168 	.word	0x6c6c6168
  409674:	203d2031 	.word	0x203d2031
  409678:	00000000 	.word	0x00000000
  40967c:	6c6c6168 	.word	0x6c6c6168
  409680:	203d2032 	.word	0x203d2032
  409684:	00000000 	.word	0x00000000
  409688:	6c6c6168 	.word	0x6c6c6168
  40968c:	203d2033 	.word	0x203d2033
  409690:	00000000 	.word	0x00000000
  409694:	73616870 	.word	0x73616870
  409698:	203d2065 	.word	0x203d2065
  40969c:	00000000 	.word	0x00000000

004096a0 <p_uc_charset10x14>:
	...
  4096bc:	ccffccff 00000000 00000000 00000000     ................
  4096cc:	00f000f0 00000000 00f000f0 00000000     ................
  4096dc:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  4096ec:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  4096fc:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40970c:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40971c:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40972c:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  409744:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  409754:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  409764:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  409774:	c0078003 600ce00e 00030003 00030003     .......`........
  409784:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  409794:	7000f800 00000000 00000000 00000000     ...p............
  4097a4:	00030003 00030003 00030003 00030003     ................
  4097b4:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  4097cc:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  4097dc:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  4097ec:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  4097fc:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40980c:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40981c:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40982c:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40983c:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  40984c:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  40985c:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  40986c:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  40987c:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  40988c:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  40989c:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  4098ac:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  4098bc:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  4098cc:	00000000 00030000 c00f8007 7038e01c     ..............8p
  4098dc:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  4098ec:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  4098fc:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  40990c:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  40991c:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  40992c:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  40993c:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  40994c:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  40995c:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40996c:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  40997c:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  40998c:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  40999c:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  4099ac:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  4099bc:	f033f873 fcfffcff 00030003 00030003     s.3.............
  4099cc:	00030003 fcfffcff 00000000 0cc00cc0     ................
  4099dc:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  4099ec:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  4099fc:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  409a0c:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  409a1c:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  409a2c:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  409a3c:	000e001c 80030007 e000c001 fcfffcff     ................
  409a4c:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  409a5c:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  409a6c:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  409a7c:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  409a8c:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  409a9c:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  409aac:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  409abc:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  409acc:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  409adc:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  409aec:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  409afc:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  409b0c:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  409b1c:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  409b2c:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  409b3c:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  409b4c:	00000000 00300030 000c000c 00030003     ....0.0.........
  409b5c:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  409b6c:	fcff0cc0 0000fcff 00000000 001c000c     ................
  409b7c:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  409b8c:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  409b9c:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  409bac:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  409bbc:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  409bcc:	0c030c03 0c030c03 9c030c03 f000f801     ................
  409bdc:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  409bec:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  409bfc:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  409c0c:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  409c1c:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  409c2c:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  409c3c:	f007f80f fcfffcff 00030003 00030003     ................
  409c4c:	fc018003 0000fc00 00000000 00000000     ................
  409c5c:	fc1bfc1b 00000000 00000000 30000000     ...............0
  409c6c:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  409c7c:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  409c8c:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  409c9c:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  409cac:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  409cbc:	00070003 000c000e 000e000c fc03fc07     ................
  409ccc:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  409cdc:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  409cec:	c00fc00c 00038007 80070003 c00cc00f     ................
  409cfc:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  409d0c:	00078003 000c000e 000e000c 00030007     ................
  409d1c:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  409d2c:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  409d3c:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  409d4c:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  409d5c:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  409d6c:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  409d7c:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  409d8c:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  409d9c:	f001f801 00078003 000c000e 1c0c0c0c     ................
  409dac:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  409dbc:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  409dcc:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  409ddc:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  409dec:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  409dfc:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  409e0c:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  409e1c:	fcfffcff 25207325 00000075 20200d0a     ....%s %u.....  
  409e2c:	49434120 4d414e4f 4f544e45 58495320      ACIONAMENTO SIX
  409e3c:	4554532d 4f442050 544f4d20 4220524f     -STEP DO MOTOR B
  409e4c:	0a43444c 200d0a0d 61502020 75206172     LDC....   Para u
  409e5c:	696c6974 2072617a 6574206f 64616c63     tilizar o teclad
  409e6c:	0d0a3a6f 50202020 73736572 656e6f69     o:..   Pressione
  409e7c:	74206120 616c6365 27542720 72617020      a tecla 'T' par
  409e8c:	70612061 65736572 7261746e 20736f20     a apresentar os 
  409e9c:	6f646164 6f642073 646c6220 616e2063     dados do bldc na
  409eac:	6c657420 0d0a3b61 50202020 73736572      tela;..   Press
  409ebc:	656e6f69 74206120 616c6365 27412720     ione a tecla 'A'
  409ecc:	72617020 75612061 746e656d 6f207261      para aumentar o
  409edc:	74756420 69632d79 3b656c63 20200d0a      duty-cicle;..  
  409eec:	65725020 6f697373 6120656e 63657420      Pressione a tec
  409efc:	2720616c 70202753 20617261 696d6964     la 'S' para dimi
  409f0c:	7269756e 64206f20 2d797475 6c636963     nuir o duty-cicl
  409f1c:	0d0a3b65 50202020 73736572 656e6f69     e;..   Pressione
  409f2c:	74206120 616c6365 27442720 72617020      a tecla 'D' par
  409f3c:	63612061 616e6f69 746e656d 6d65206f     a acionamento em
  409f4c:	726f6620 6420616d 61722065 3b61706d      forma de rampa;
  409f5c:	20200d0a 65725020 6f697373 6120656e     ..   Pressione a
  409f6c:	63657420 2720616c 70202746 20617261      tecla 'F' para 
  409f7c:	6f696361 656d616e 206f746e 66206d65     acionamento em f
  409f8c:	616d726f 20656420 72676564 0a3b7561     orma de degrau;.
  409f9c:	2020200d 73657250 6e6f6973 20612065     .   Pressione a 
  409fac:	6c636574 49272061 61702027 69206172     tecla 'I' para i
  409fbc:	7265766e 20726574 6573206f 6469746e     nverter o sentid
  409fcc:	6564206f 746f7220 6f616361 0a0d0a3b     o de rotacao;...
  409fdc:	2020200d 61726150 69747520 617a696c     .   Para utiliza
  409fec:	206f2072 63756f74 0d0a3a68 50202020     r o touch:..   P
  409ffc:	73736572 656e6f69 73206120 20617465     ressione a seta 
  40a00c:	61726170 64206120 69657269 70206174     para a direita p
  40a01c:	20617261 656d7561 7261746e 64206f20     ara aumentar o d
  40a02c:	2d797475 6c636963 0d0a3b65 50202020     uty-cicle;..   P
  40a03c:	73736572 656e6f69 73206120 20617465     ressione a seta 
  40a04c:	61726170 65206120 65757173 20616472     para a esquerda 
  40a05c:	61726170 6d696420 69756e69 206f2072     para diminuir o 
  40a06c:	79747564 6369632d 0a3b656c 2020200d     duty-cicle;..   
  40a07c:	6c697455 20657a69 6162206f 646f6372     Utilize o barcod
  40a08c:	61702065 61206172 6e656d75 20726174     e para aumentar 
  40a09c:	69642065 756e696d 6f207269 74756420     e diminuir o dut
  40a0ac:	69632d79 3b656c63 0d0a0d0a 00000000     y-cicle;........
  40a0bc:	64202020 20797475 6c636963 203d2065        duty cicle = 
  40a0cc:	20756c25 00000a0d 68202020 316c6c61     %lu ....   hall1
  40a0dc:	25203d20 0d20756c 0000000a 68202020      = %lu .....   h
  40a0ec:	326c6c61 25203d20 0d20756c 0000000a     all2 = %lu .....
  40a0fc:	68202020 336c6c61 25203d20 0d20756c        hall3 = %lu .
  40a10c:	0000000a 70202020 65736168 25203d20     ....   phase = %
  40a11c:	0a0d2075 0000000a 45202020 6961736e     u ......   Ensai
  40a12c:	6564206f 6d617220 0a0d6170 00000000     o de rampa......
  40a13c:	70202020 20617261 61726170 72702072        para parar pr
  40a14c:	69737365 20656e6f 656c2061 20617274     essione a letra 
  40a15c:	0d275027 0000000a 45202020 6961736e     'P'.....   Ensai
  40a16c:	6564206f 67656420 0d756172 0000000a     o de degrau.....
  40a17c:	52202020 6361746f 69206f61 7265766e        Rotacao inver
  40a18c:	61646974 00000a0d 75642020 63207974     tida....  duty c
  40a19c:	656c6369 25203d20 0d20756c 0000000a     icle = %lu .....
  40a1ac:	202d462d 74737953 206b6369 666e6f63     -F- Systick conf
  40a1bc:	72756769 6f697461 7265206e 0a726f72     iguration error.
  40a1cc:	0000000d 00000001 00000002 00000004     ................
  40a1dc:	00000008 00000010 00000020 00000040     ........ ...@...
  40a1ec:	00000080 00000100 00000200 00000400     ................
  40a1fc:	00000043                                C...

0040a200 <_global_impure_ptr>:
  40a200:	200000f0                                ... 

0040a204 <zeroes.6763>:
  40a204:	30303030 30303030 30303030 30303030     0000000000000000
  40a214:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40a224:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40a234:	00000000 33323130 37363534 62613938     ....0123456789ab
  40a244:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40a254:	00000030                                0...

0040a258 <blanks.6762>:
  40a258:	20202020 20202020 20202020 20202020                     

0040a268 <zeroes.6721>:
  40a268:	30303030 30303030 30303030 30303030     0000000000000000

0040a278 <blanks.6720>:
  40a278:	20202020 20202020 20202020 20202020                     
  40a288:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40a298:	49534f50 00000058 0000002e 00000000     POSIX...........

0040a2a8 <__mprec_tens>:
  40a2a8:	00000000 3ff00000 00000000 40240000     .......?......$@
  40a2b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40a2c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40a2d8:	00000000 412e8480 00000000 416312d0     .......A......cA
  40a2e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40a2f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40a308:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40a318:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40a328:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40a338:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40a348:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40a358:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40a368:	79d99db4 44ea7843                       ...yCx.D

0040a370 <__mprec_bigtens>:
  40a370:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40a380:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40a390:	7f73bf3c 75154fdd                       <.s..O.u

0040a398 <p05.5269>:
  40a398:	00000005 00000019 0000007d              ........}...

0040a3a4 <_init>:
  40a3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a3a6:	bf00      	nop
  40a3a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a3aa:	bc08      	pop	{r3}
  40a3ac:	469e      	mov	lr, r3
  40a3ae:	4770      	bx	lr

0040a3b0 <__init_array_start>:
  40a3b0:	004056c5 	.word	0x004056c5

0040a3b4 <__frame_dummy_init_array_entry>:
  40a3b4:	004000e9                                ..@.

0040a3b8 <_fini>:
  40a3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a3ba:	bf00      	nop
  40a3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40a3be:	bc08      	pop	{r3}
  40a3c0:	469e      	mov	lr, r3
  40a3c2:	4770      	bx	lr

0040a3c4 <__fini_array_start>:
  40a3c4:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e8 	.word	0x200000e8

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <qt_measurement_period_msec>:
200000e4:	00010019                                         ..

200000e6 <sub.8030>:
200000e6:	09000001                                         ..

200000e8 <SystemCoreClock>:
200000e8:	003d0900                                ..=.

200000ec <freq_shift>:
200000ec:	00000001                                ....

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	0040a1fc 00000000 00000000 00000000     ..@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <_impure_ptr>:
20000518:	200000f0                                ... 

2000051c <lconv>:
2000051c:	0040a2a0 0040a138 0040a138 0040a138     ..@.8.@.8.@.8.@.
2000052c:	0040a138 0040a138 0040a138 0040a138     8.@.8.@.8.@.8.@.
2000053c:	0040a138 0040a138 ffffffff ffffffff     8.@.8.@.........
2000054c:	ffffffff 0000ffff                       ........

20000554 <lc_ctype_charset>:
20000554:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000574 <__mb_cur_max>:
20000574:	00000001                                ....

20000578 <__malloc_av_>:
	...
20000580:	20000578 20000578 20000580 20000580     x.. x.. ... ... 
20000590:	20000588 20000588 20000590 20000590     ... ... ... ... 
200005a0:	20000598 20000598 200005a0 200005a0     ... ... ... ... 
200005b0:	200005a8 200005a8 200005b0 200005b0     ... ... ... ... 
200005c0:	200005b8 200005b8 200005c0 200005c0     ... ... ... ... 
200005d0:	200005c8 200005c8 200005d0 200005d0     ... ... ... ... 
200005e0:	200005d8 200005d8 200005e0 200005e0     ... ... ... ... 
200005f0:	200005e8 200005e8 200005f0 200005f0     ... ... ... ... 
20000600:	200005f8 200005f8 20000600 20000600     ... ... ... ... 
20000610:	20000608 20000608 20000610 20000610     ... ... ... ... 
20000620:	20000618 20000618 20000620 20000620     ... ...  ..  .. 
20000630:	20000628 20000628 20000630 20000630     (.. (.. 0.. 0.. 
20000640:	20000638 20000638 20000640 20000640     8.. 8.. @.. @.. 
20000650:	20000648 20000648 20000650 20000650     H.. H.. P.. P.. 
20000660:	20000658 20000658 20000660 20000660     X.. X.. `.. `.. 
20000670:	20000668 20000668 20000670 20000670     h.. h.. p.. p.. 
20000680:	20000678 20000678 20000680 20000680     x.. x.. ... ... 
20000690:	20000688 20000688 20000690 20000690     ... ... ... ... 
200006a0:	20000698 20000698 200006a0 200006a0     ... ... ... ... 
200006b0:	200006a8 200006a8 200006b0 200006b0     ... ... ... ... 
200006c0:	200006b8 200006b8 200006c0 200006c0     ... ... ... ... 
200006d0:	200006c8 200006c8 200006d0 200006d0     ... ... ... ... 
200006e0:	200006d8 200006d8 200006e0 200006e0     ... ... ... ... 
200006f0:	200006e8 200006e8 200006f0 200006f0     ... ... ... ... 
20000700:	200006f8 200006f8 20000700 20000700     ... ... ... ... 
20000710:	20000708 20000708 20000710 20000710     ... ... ... ... 
20000720:	20000718 20000718 20000720 20000720     ... ...  ..  .. 
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 

20000980 <__malloc_trim_threshold>:
20000980:	00020000                                ....

20000984 <__malloc_sbrk_base>:
20000984:	ffffffff                                ....

20000988 <__wctomb>:
20000988:	0040850d                                ..@.
