git clone --depth 1 --no-tags https://github.com/fatihkaan22/mips32-modified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335272139
git clone --depth 1 --no-tags https://github.com/sz-sudo/TaxiMeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338107677
git clone --depth 1 --no-tags https://github.com/buhman/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338254342
git clone --depth 1 --no-tags https://github.com/banne2266/ComputerOrganization-NCTU-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331186454
git clone --depth 1 --no-tags https://github.com/Tatev2919/Synch_Slow_To_Fast.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334115909
git clone --depth 1 --no-tags https://github.com/Ciao-CA/CS-Computer-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332971313
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2010_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333274497
git clone --depth 1 --no-tags https://github.com/ShaofengWu123/Digital-Circuit-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333413153
git clone --depth 1 --no-tags https://github.com/neekssss/simpleRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334496699
git clone --depth 1 --no-tags https://github.com/icerdavid/CDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334909683
git clone --depth 1 --no-tags https://github.com/zacharyhickman/HC21-STE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334823267
git clone --depth 1 --no-tags https://github.com/fatemedbghi/mips_multi-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331942956
git clone --depth 1 --no-tags https://github.com/ajayay04/Verilog_CODING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332517469
git clone --depth 1 --no-tags https://github.com/zhenwei-li-123/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332180664
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/generate_block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336920009
git clone --depth 1 --no-tags https://github.com/ZamanAliWassan/DSD_Course_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337050836
git clone --depth 1 --no-tags https://github.com/zraibra/elektronikprak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336645373
git clone --depth 1 --no-tags https://github.com/nabadawy/traffic-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337810220
git clone --depth 1 --no-tags https://github.com/Preetham-k/Smart-Home-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337822368
git clone --depth 1 --no-tags https://github.com/nabadawy/RV32IC-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337816284
git clone --depth 1 --no-tags https://github.com/ajdaniel17/cautious-umbrella.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341329078
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340120166
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339267167
git clone --depth 1 --no-tags https://github.com/scottdrichards/417-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340398781
git clone --depth 1 --no-tags https://github.com/ebrukardas/CSE331_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341330455
git clone --depth 1 --no-tags https://github.com/Computer-Engineering-Department-Archive/CE201-LC-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332254294
git clone --depth 1 --no-tags https://github.com/mec391/FPGA_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335114740
git clone --depth 1 --no-tags https://github.com/SBucur/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333328266
git clone --depth 1 --no-tags https://github.com/lubinairam/stop_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333710505
git clone --depth 1 --no-tags https://github.com/NinjaInFog/MIPS_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335257161
git clone --depth 1 --no-tags https://github.com/jalexnoel/4x4-to-8x8-upsample-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334357991
git clone --depth 1 --no-tags https://github.com/ritikraj7/Generalised-CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334452061
git clone --depth 1 --no-tags https://github.com/Liquid-Aristocracy/My-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334390165
git clone --depth 1 --no-tags https://github.com/Pinacolada8/AOC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331811861
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV3_Passthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331669402
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesing-16bits-rca-csa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332374270
git clone --depth 1 --no-tags https://github.com/HardiTrivedi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338609717
git clone --depth 1 --no-tags https://github.com/shayan-mk/Processor_Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337043386
git clone --depth 1 --no-tags https://github.com/archshift/polarfire-crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338185383
git clone --depth 1 --no-tags https://github.com/suvm1998/NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337790445
git clone --depth 1 --no-tags https://github.com/chnjstyj/cpu_with_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336737512
git clone --depth 1 --no-tags https://github.com/yoooolim/School_3_1_CS_Multi_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331525471
git clone --depth 1 --no-tags https://github.com/umar-afzaal/ReCkt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339970607
git clone --depth 1 --no-tags https://github.com/virkrupinder/Seven-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341318516
git clone --depth 1 --no-tags https://github.com/alexdowad/ad1xx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338400997
git clone --depth 1 --no-tags https://github.com/JJ6/CRO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331736022
git clone --depth 1 --no-tags https://github.com/qianxi5/50.002_Whack_A_Mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332620790
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Right-angled-triangle-Rendering-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334658946
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/NAND-Flash-Memory-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334659339
git clone --depth 1 --no-tags https://github.com/Tatev2919/Generate_block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336253967
git clone --depth 1 --no-tags https://github.com/ilkergul99/Simple-Phone-Conversation-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336855082
git clone --depth 1 --no-tags https://github.com/13061262721/MIPSCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337257617
git clone --depth 1 --no-tags https://github.com/vgegok/miniSpartan6_plus_MusicBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340604587
git clone --depth 1 --no-tags https://github.com/Arvind-003/file_handling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340573377
git clone --depth 1 --no-tags https://github.com/highpreef/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340786906
git clone --depth 1 --no-tags https://github.com/ehsundar/CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335998177
git clone --depth 1 --no-tags https://github.com/JRB-90/MemoryMappedVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336220356
git clone --depth 1 --no-tags https://github.com/mustafatokgoz/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336380532
git clone --depth 1 --no-tags https://github.com/nicolas-le-petit/digitalLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339782461
git clone --depth 1 --no-tags https://github.com/davendramaharaj1/ece342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339599203
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-fsm-thunderbird-turn-signals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332390003
git clone --depth 1 --no-tags https://github.com/lyuyangly/snps_upf_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332468794
git clone --depth 1 --no-tags https://github.com/Jr1P/LoongsonCup2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333784676
git clone --depth 1 --no-tags https://github.com/fatteme/MatrixMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335881124
git clone --depth 1 --no-tags https://github.com/unamed-uuu/soc-cpu6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334816776
git clone --depth 1 --no-tags https://github.com/adanpartidajr/ASCII27Seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334509348
git clone --depth 1 --no-tags https://github.com/samarth1612/Dadda-Multiplier-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335971058
git clone --depth 1 --no-tags https://github.com/AhmetDemirdass/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336103927
git clone --depth 1 --no-tags https://github.com/fatemedbghi/mips_single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331942508
git clone --depth 1 --no-tags https://github.com/pyrchm/randomCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331998856
git clone --depth 1 --no-tags https://github.com/HsuShihHsueh/Verilog_Mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331930098
git clone --depth 1 --no-tags https://github.com/rakesh208/VERILOG_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338076018
git clone --depth 1 --no-tags https://github.com/deepraj88/dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338495804
git clone --depth 1 --no-tags https://github.com/YousefAtefB/SPI_Using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338802784
git clone --depth 1 --no-tags https://github.com/coherent17/Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338852028
git clone --depth 1 --no-tags https://github.com/tehbingsiewdai/Audio_Viz_Project_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333854217
git clone --depth 1 --no-tags https://github.com/EllieCh/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340270871
git clone --depth 1 --no-tags https://github.com/SrivenkatAnr/EE2003-Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337686577
git clone --depth 1 --no-tags https://github.com/CMcCrorey/Verilog_MISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337847304
git clone --depth 1 --no-tags https://github.com/ryaanluke/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337196395
git clone --depth 1 --no-tags https://github.com/mahaobo21/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336819462
git clone --depth 1 --no-tags https://github.com/RajRamani18/security_alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339860936
git clone --depth 1 --no-tags https://github.com/xehovah/ip-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339645162
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332948521
git clone --depth 1 --no-tags https://github.com/Yasminmohamed96/MIPS-PROJECT-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331373065
git clone --depth 1 --no-tags https://github.com/Tatev2919/Fifo-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331317458
git clone --depth 1 --no-tags https://github.com/suoglu/Simple-I2S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332310994
git clone --depth 1 --no-tags https://github.com/edwin-oetelaar/DPCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335663028
git clone --depth 1 --no-tags https://github.com/Sung-DaTsai/Computer-Aided-VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334970062
git clone --depth 1 --no-tags https://github.com/divyaK15/ECE243-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333826158
git clone --depth 1 --no-tags https://github.com/aklsh/EE2003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333488165
git clone --depth 1 --no-tags https://github.com/playdo714/sha1_hash_upgrade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333639615
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Frequency-counter-with-LCD-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334651571
git clone --depth 1 --no-tags https://github.com/tomato-and-sweet-potato/-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336686144
git clone --depth 1 --no-tags https://github.com/epoli0319/EECE2160_Final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334023771
git clone --depth 1 --no-tags https://github.com/Akhil-Kapadia/Lab1-Example-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334491503
git clone --depth 1 --no-tags https://github.com/ashwathkris/16-bit-Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335944532
