###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        22944   # Number of WRITE/WRITEP commands
num_reads_done                 =       962237   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       774549   # Number of read row buffer hits
num_read_cmds                  =       962230   # Number of READ/READP commands
num_writes_done                =        22949   # Number of read requests issued
num_write_row_hits             =        12435   # Number of write row buffer hits
num_act_cmds                   =       199062   # Number of ACT commands
num_pre_cmds                   =       199036   # Number of PRE commands
num_ondemand_pres              =       176262   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9408484   # Cyles of rank active rank.0
rank_active_cycles.1           =      9120266   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       591516   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       879734   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       922432   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15720   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10454   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6329   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2075   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3039   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2115   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          556   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          527   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19806   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           27   # Write cmd latency (cycles)
write_latency[100-119]         =           26   # Write cmd latency (cycles)
write_latency[120-139]         =           42   # Write cmd latency (cycles)
write_latency[140-159]         =           76   # Write cmd latency (cycles)
write_latency[160-179]         =          137   # Write cmd latency (cycles)
write_latency[180-199]         =          200   # Write cmd latency (cycles)
write_latency[200-]            =        22420   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       318814   # Read request latency (cycles)
read_latency[40-59]            =       113969   # Read request latency (cycles)
read_latency[60-79]            =       106089   # Read request latency (cycles)
read_latency[80-99]            =        60763   # Read request latency (cycles)
read_latency[100-119]          =        48303   # Read request latency (cycles)
read_latency[120-139]          =        44645   # Read request latency (cycles)
read_latency[140-159]          =        33772   # Read request latency (cycles)
read_latency[160-179]          =        28344   # Read request latency (cycles)
read_latency[180-199]          =        23859   # Read request latency (cycles)
read_latency[200-]             =       183671   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.14536e+08   # Write energy
read_energy                    =  3.87971e+09   # Read energy
act_energy                     =  5.44634e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.83928e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.22272e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87089e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69105e+09   # Active standby energy rank.1
average_read_latency           =      135.284   # Average read request latency (cycles)
average_interarrival           =      10.1503   # Average request interarrival latency (cycles)
total_energy                   =  1.75117e+10   # Total energy (pJ)
average_power                  =      1751.17   # Average power (mW)
average_bandwidth              =      8.40692   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        22043   # Number of WRITE/WRITEP commands
num_reads_done                 =       968790   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       792122   # Number of read row buffer hits
num_read_cmds                  =       968788   # Number of READ/READP commands
num_writes_done                =        22050   # Number of read requests issued
num_write_row_hits             =        11861   # Number of write row buffer hits
num_act_cmds                   =       187655   # Number of ACT commands
num_pre_cmds                   =       187627   # Number of PRE commands
num_ondemand_pres              =       164413   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9287688   # Cyles of rank active rank.0
rank_active_cycles.1           =      9209277   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       712312   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       790723   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       926834   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16901   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10866   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6088   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2181   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1970   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3143   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1986   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          542   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          532   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19798   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           37   # Write cmd latency (cycles)
write_latency[120-139]         =           63   # Write cmd latency (cycles)
write_latency[140-159]         =           84   # Write cmd latency (cycles)
write_latency[160-179]         =          130   # Write cmd latency (cycles)
write_latency[180-199]         =          167   # Write cmd latency (cycles)
write_latency[200-]            =        21509   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       328770   # Read request latency (cycles)
read_latency[40-59]            =       125800   # Read request latency (cycles)
read_latency[60-79]            =       111665   # Read request latency (cycles)
read_latency[80-99]            =        63882   # Read request latency (cycles)
read_latency[100-119]          =        49727   # Read request latency (cycles)
read_latency[120-139]          =        44686   # Read request latency (cycles)
read_latency[140-159]          =        33251   # Read request latency (cycles)
read_latency[160-179]          =        26827   # Read request latency (cycles)
read_latency[180-199]          =        22225   # Read request latency (cycles)
read_latency[200-]             =       161954   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.10039e+08   # Write energy
read_energy                    =  3.90615e+09   # Read energy
act_energy                     =  5.13424e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.4191e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79547e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79552e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74659e+09   # Active standby energy rank.1
average_read_latency           =      131.899   # Average read request latency (cycles)
average_interarrival           =      10.0924   # Average request interarrival latency (cycles)
total_energy                   =  1.74978e+10   # Total energy (pJ)
average_power                  =      1749.78   # Average power (mW)
average_bandwidth              =      8.45517   # Average bandwidth
