

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6'
================================================================
* Date:           Wed Nov 13 12:41:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       lab1sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_5_VITIS_LOOP_32_6  |      131|      131|         5|          1|          1|   128|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      136|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      161|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      161|      320|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U9   |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8ns_16_1_1_U10  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  80|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U11  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U12  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |C_V_d0                   |         +|   0|  0|  25|          18|          18|
    |add_ln31_1_fu_243_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln31_fu_220_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln32_fu_375_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln37_fu_369_p2       |         +|   0|  0|  14|           7|           7|
    |icmp_ln31_fu_214_p2      |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln32_fu_229_p2      |      icmp|   0|  0|  10|           5|           6|
    |or_ln31_1_fu_305_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln31_2_fu_316_p2      |        or|   0|  0|   5|           5|           2|
    |or_ln31_fu_294_p2        |        or|   0|  0|   5|           5|           1|
    |select_ln31_1_fu_261_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln31_2_fu_281_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln31_fu_235_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_fu_336_p2       |       xor|   0|  0|   6|           5|           6|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 136|          79|          66|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten26_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j_load                 |   9|          2|    5|         10|
    |i_fu_62                                 |   9|          2|    4|          8|
    |indvar_flatten26_fu_66                  |   9|          2|    8|         16|
    |j_fu_58                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   36|         72|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_546                    |   7|   0|    7|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |i_fu_62                             |   4|   0|    4|          0|
    |indvar_flatten26_fu_66              |   8|   0|    8|          0|
    |j_fu_58                             |   5|   0|    5|          0|
    |mul_ln1494_1_reg_566                |  16|   0|   16|          0|
    |mul_ln1494_1_reg_566_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln1494_2_reg_571                |  16|   0|   16|          0|
    |mul_ln1494_2_reg_571_pp0_iter2_reg  |  16|   0|   16|          0|
    |add_ln37_reg_546                    |  64|  32|    7|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 161|  32|  104|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|A_V_address0  |  out|    5|   ap_memory|                                               A_V|         array|
|A_V_ce0       |  out|    1|   ap_memory|                                               A_V|         array|
|A_V_q0        |   in|    8|   ap_memory|                                               A_V|         array|
|A_V_address1  |  out|    5|   ap_memory|                                               A_V|         array|
|A_V_ce1       |  out|    1|   ap_memory|                                               A_V|         array|
|A_V_q1        |   in|    8|   ap_memory|                                               A_V|         array|
|A_V_address2  |  out|    5|   ap_memory|                                               A_V|         array|
|A_V_ce2       |  out|    1|   ap_memory|                                               A_V|         array|
|A_V_q2        |   in|    8|   ap_memory|                                               A_V|         array|
|A_V_address3  |  out|    5|   ap_memory|                                               A_V|         array|
|A_V_ce3       |  out|    1|   ap_memory|                                               A_V|         array|
|A_V_q3        |   in|    8|   ap_memory|                                               A_V|         array|
|B_V_address0  |  out|    6|   ap_memory|                                               B_V|         array|
|B_V_ce0       |  out|    1|   ap_memory|                                               B_V|         array|
|B_V_q0        |   in|    8|   ap_memory|                                               B_V|         array|
|B_V_address1  |  out|    6|   ap_memory|                                               B_V|         array|
|B_V_ce1       |  out|    1|   ap_memory|                                               B_V|         array|
|B_V_q1        |   in|    8|   ap_memory|                                               B_V|         array|
|B_V_address2  |  out|    6|   ap_memory|                                               B_V|         array|
|B_V_ce2       |  out|    1|   ap_memory|                                               B_V|         array|
|B_V_q2        |   in|    8|   ap_memory|                                               B_V|         array|
|B_V_address3  |  out|    6|   ap_memory|                                               B_V|         array|
|B_V_ce3       |  out|    1|   ap_memory|                                               B_V|         array|
|B_V_q3        |   in|    8|   ap_memory|                                               B_V|         array|
|C_V_address0  |  out|    7|   ap_memory|                                               C_V|         array|
|C_V_ce0       |  out|    1|   ap_memory|                                               C_V|         array|
|C_V_we0       |  out|    1|   ap_memory|                                               C_V|         array|
|C_V_d0        |  out|   18|   ap_memory|                                               C_V|         array|
+--------------+-----+-----+------------+--------------------------------------------------+--------------+

