namespace Vm {

enum { STACK_SIZE = 1024 };

struct Cpu;
struct Operand;
struct Mem;

Operand * vm_expr(Expr *expr, bool assignment = false);
void      vm_stmt(Stmt *stmt, Mem *mem, char *proc_name = NULL);

enum Vm_Op {
    OP_HLT,
    OP_DATA,

    OP_ADD,
    OP_CALL,
    OP_CMP,
    OP_DIV,
    OP_ENTER,
    OP_IDIV,
    OP_IMUL,
    OP_JE,
    OP_JMP,
    OP_JNE,
    OP_JNZ,
    OP_JZ,
    OP_LEA,
    OP_LEAVE,
    OP_MOV,
    OP_MUL,
    OP_NOP,
    OP_NOT,
    OP_POP,
    OP_PUSH,
    OP_RET,
    OP_SETE,
    OP_SETG,
    OP_SETGE,
    OP_SETL,
    OP_SETLE,
    OP_SETNE,
    OP_SUB,

    OP_COUNT,
};

enum Vm_Reg64 {
    REG_RAX,
    REG_RBX,
    REG_RCX,
    REG_RDX,
    REG_RBP,
    REG_RSI,
    REG_RDI,
    REG_RSP,
    REG_R8,
    REG_R9,
    REG_R10,
    REG_R11,
    REG_R12,
    REG_R13,
    REG_R14,
    REG_R15,
    REG_RIP,
    REG_RFLAGS,

    REG_COUNT,
};

enum Vm_Reg32 {
    REG_EAX,
    REG_EBX,
    REG_ECX,
    REG_EDX,
    REG_EBP,
    REG_ESI,
    REG_EDI,
    REG_ESP,
    REG_R8D,
    REG_R9D,
};

enum Vm_Reg16 {
    REG_AX,
    REG_BX,
    REG_CX,
    REG_DX,
    REG_BP,
    REG_SI,
    REG_DI,
    REG_SP,
    REG_R8W,
    REG_R9W,
};

enum Vm_Reg8h {
    REG_AH,
    REG_BH,
    REG_CH,
    REG_DH,
};

enum Vm_Reg8l {
    REG_AL,
    REG_BL,
    REG_CL,
    REG_DL,
    REG_SPL = REG_SP,
    REG_R8B = REG_R8W,
    REG_R9B = REG_R9W,
};

enum Vm_Rflag {
    RFLAG_CF = 1<<0,
    RFLAG_PF = 1<<1,
    RFLAG_AF = 1<<2,
    RFLAG_ZF = 1<<3,
    RFLAG_SF = 1<<4,
    RFLAG_OF = 1<<5,
    RFLAG_DF = 1<<6,
    RFLAG_ID = 1<<7,
};

enum Value_Kind {
    VAL_BOOL,
    VAL_CHAR,

    VAL_U8,
    VAL_U16,
    VAL_U32,
    VAL_U64,

    VAL_S8,
    VAL_S16,
    VAL_S32,
    VAL_S64,

    VAL_F32,
    VAL_STR,
};
struct Value {
    Value_Kind kind;

    union {
        bool       b;
        char       c;

        uint8_t    u8;
        uint16_t   u16;
        uint32_t   u32;
        uint64_t   u64;

        int8_t     s8;
        int16_t    s16;
        int32_t    s32;
        int64_t    s64;

        float      f32;
        char     * str;
    };
};

enum Operand_Kind {
    OPERAND_NONE,

    OPERAND_ADDR,
    OPERAND_ADDR_REG,
    OPERAND_ADDR_REGS,
    OPERAND_IMM,
    OPERAND_NAME,
    OPERAND_PTR,
    OPERAND_REG64,
    OPERAND_REG32,
    OPERAND_REG16,
    OPERAND_REG8L,
    OPERAND_REG8H,
};
struct Operand {
    Operand_Kind kind;

    bool         with_displacement;
    int32_t      displacement;
    uint32_t     size;

    union {
        uint64_t addr;
        Vm_Reg64 reg64;
        Vm_Reg32 reg32;
        Vm_Reg16 reg16;
        Vm_Reg8l reg8l;
        Vm_Reg8h reg8h;
        Value    val;
        Operand  *op;

        struct {
            Operand *op1;
            Operand *op2;
        };
    };
};

struct Instr : Loc {
    char    * label;
    char    * comment;
    Vm_Op     op;
    uint32_t  addr;

    union {
        struct {
            Operand *operand1;
            Operand *operand2;
        };

        struct {
            Operand *dst;
            Operand *src;
        };
    };
};

typedef Instr ** Instrs;

struct Mem {
    uint8_t  * mem;
    uint32_t   used;
    uint32_t   size;
};

struct Cpu {
    Instrs     instrs;
    uint32_t   num_instrs;

    uint64_t   regs[REG_COUNT];

    Mem      * mem;
    uint32_t   stack_size;
};

struct Data {
    char    * name;
    int32_t   size;
    int32_t   addr;
};

Instrs    vm_instrs;
Instrs    vm_instrs_labeled;
Data   ** vm_data;

Vm_Reg64 regs64[] = { REG_RCX, REG_RDX, REG_R8,  REG_R9  };
Vm_Reg32 regs32[] = { REG_ECX, REG_EDX, REG_R8D, REG_R9D };
Vm_Reg16 regs16[] = { REG_CX,  REG_DX,  REG_R8W, REG_R9W };
Vm_Reg8l  regs8[] = { REG_CL,  REG_DL,  REG_R8B, REG_R9B };

Value value0 = { VAL_U64, 0 };
Value value1 = { VAL_U64, 1 };

char *
make_label(char *fmt, uint32_t num) {
    char *result = NULL;

    result = buf_printf(result, fmt, num);

    return result;
}

char *
make_label(char *fmt, char *str) {
    char *result = NULL;

    result = buf_printf(result, fmt, str);

    return result;
}

Data *
data(char *name, int32_t size, int32_t addr) {
    Data *result = urq_allocs(Data);

    result->name = name;
    result->size = size;
    result->addr = addr;

    return result;
}

uint32_t
addr_lookup(Value val) {
    assert(val.kind == VAL_STR);

    char *label = intern_str(val.str);

    for ( int i = 0; i < buf_len(vm_instrs_labeled); ++i ) {
        Instr *instr = vm_instrs_labeled[i];

        if ( instr->label == label ) {
            return instr->addr;
        }
    }

    report_error(&loc_none, "keine passenden bezeichner fÃ¼r %s gefunden", label);
    return 0;
}

uint64_t
reg_read(Cpu *cpu, Vm_Reg64 reg) {
    uint64_t result = cpu->regs[reg];

    return result;
}

uint32_t
reg_read(Cpu *cpu, Vm_Reg32 reg) {
    uint32_t result = (uint32_t)(cpu->regs[reg] & 0xffffffff);

    return result;
}

uint16_t
reg_read(Cpu *cpu, Vm_Reg16 reg) {
    uint16_t result = (uint16_t)(cpu->regs[reg] & 0xffff);

    return result;
}

uint16_t
reg_read(Cpu *cpu, Vm_Reg8l reg) {
    uint8_t result = (uint8_t)(cpu->regs[reg] & 0xff);

    return result;
}

uint16_t
reg_read(Cpu *cpu, Vm_Reg8h reg) {
    uint8_t result = (uint8_t)((cpu->regs[reg] >> 2) & 0xff00);

    return result;
}

uint64_t
reg_read(Cpu *cpu, Operand *op) {
    switch ( op->kind ) {
        case OPERAND_REG64: {
            return reg_read(cpu, op->reg64);
        } break;

        case OPERAND_REG32: {
            return reg_read(cpu, op->reg32);
        } break;

        case OPERAND_REG16: {
            return reg_read(cpu, op->reg16);
        } break;

        case OPERAND_REG8L: {
            return reg_read(cpu, op->reg8l);
        } break;

        case OPERAND_REG8H: {
            return reg_read(cpu, op->reg8h);
        } break;

        default: {
            assert(0);
            return 0;
        } break;
    }
}

void
reg_write(Cpu *cpu, Vm_Reg64 reg, uint64_t val) {
    cpu->regs[reg] = val;
}

void
reg_write(Cpu *cpu, Vm_Reg32 reg, uint32_t val) {
    cpu->regs[reg] = (cpu->regs[reg] & 0xffffffff00000000) | val;
}

void
reg_write(Cpu *cpu, Vm_Reg16 reg, uint16_t val) {
    cpu->regs[reg] = (cpu->regs[reg] & 0xffffffffffff0000) | val;
}

void
reg_write(Cpu *cpu, Vm_Reg8l reg, uint8_t val) {
    cpu->regs[reg] = (cpu->regs[reg] & 0xffffffffffffff00) | val;
}

void
reg_write(Cpu *cpu, Vm_Reg8h reg, uint8_t val) {
    uint16_t temp = val;

    cpu->regs[reg] = (cpu->regs[reg] & 0xffffffffffff00ff) | ((temp << 2) & 0xff00);
}

void
reg_write(Cpu *cpu, Operand *op, uint64_t val) {
    switch ( op->kind ) {
        case OPERAND_REG64: {
            reg_write(cpu, op->reg64, val);
        } break;
        case OPERAND_REG32: {
            reg_write(cpu, op->reg32, (uint32_t)val);
        } break;
        case OPERAND_REG16: {
            reg_write(cpu, op->reg16, (uint16_t)val);
        } break;
        case OPERAND_REG8L: {
            reg_write(cpu, op->reg8l, (uint8_t)val);
        } break;
        case OPERAND_REG8H: {
            reg_write(cpu, op->reg8h, (uint8_t)val);
        } break;
    }
}

void
flags_set(Cpu *cpu, uint32_t flags) {
    reg_write(cpu, REG_RFLAGS, reg_read(cpu, REG_RFLAGS) | flags);
}

void
flags_clear(Cpu *cpu) {
    reg_write(cpu, REG_RFLAGS, 0);
}

void
flags_clear(Cpu *cpu, uint64_t flags) {
    reg_write(cpu, REG_RFLAGS, reg_read(cpu, REG_RFLAGS) & ~(flags));
}

uint32_t
flag_state(Cpu *cpu, Vm_Rflag flag) {
    uint32_t result = (reg_read(cpu, REG_RFLAGS) & flag) == flag;

    return result;
}

Mem *
mem_new(uint32_t size) {
    Mem *result = urq_allocs(Mem);

    result->size = size;
    result->used = 0;
    result->mem  = (uint8_t *)urq_alloc(result->size);

    return result;
}

int32_t
mem_alloc(Mem *mem, uint32_t size) {
    assert(mem->size > (mem->used + size));
    assert((mem->used + size) < (mem->size - STACK_SIZE));

    int32_t result = mem->used;

    mem->used += size;

    return result;
}

void
mem_write(Mem *mem, uint64_t addr, uint64_t val, uint32_t size) {
    assert(addr < mem->size);

    switch ( size ) {
        case 8: {
            *(uint64_t *)(mem->mem + addr) = val;
        } break;

        case 4: {
            *(uint32_t *)(mem->mem + addr) = (uint32_t)val;
        } break;

        case 2: {
            *(uint16_t *)(mem->mem + addr) = (uint16_t)val;
        } break;

        case 1: {
            *(uint8_t *)(mem->mem + addr) = (uint8_t)val;
        } break;
    }
}

void
mem_write(Mem *mem, uint64_t addr, uint64_t val) {
    assert(addr < mem->size);
    *(uint64_t *)(mem->mem + addr) = val;
}

void
mem_write(Mem *mem, uint64_t addr, uint32_t val) {
    assert(addr < mem->size);
    *(uint32_t *)(mem->mem + addr) = val;
}

void
mem_write(Mem *mem, uint64_t addr, uint16_t val) {
    assert(addr < mem->size);
    *(uint16_t *)(mem->mem + addr) = val;
}

void
mem_write(Mem *mem, uint64_t addr, uint8_t val) {
    assert(addr < mem->size);
    *(uint8_t *)(mem->mem + addr) = val;
}

uint64_t
mem_read(Mem *mem, uint32_t addr, uint32_t size) {
    uint64_t result = 0;

    switch ( size ) {
        case 8: {
            result = *(uint64_t *)(mem->mem + addr);
        } break;

        case 4: {
            result = *(uint32_t *)(mem->mem + addr);
        } break;

        case 2: {
            result = *(uint16_t *)(mem->mem + addr);
        } break;

        case 1: {
            result = *(uint8_t *)(mem->mem + addr);
        } break;

        default: {
            assert(0);
        } break;
    }

    return result;
}

uint8_t
mem_read8(Mem *mem, uint32_t addr) {
    assert(addr < mem->size);

    uint8_t result = *(uint8_t *)(mem->mem + addr);

    return result;
}

uint16_t
mem_read16(Mem *mem, uint32_t addr) {
    assert(addr < mem->size);

    uint16_t result = *(uint16_t *)(mem->mem + addr);

    return result;
}

uint32_t
mem_read32(Mem *mem, uint32_t addr) {
    assert(addr < mem->size);

    uint32_t result = *(uint32_t *)(mem->mem + addr);

    return result;
}

uint64_t
mem_read64(Mem *mem, uint32_t addr) {
    assert(addr < mem->size);

    uint64_t result = *(uint64_t *)(mem->mem + addr);

    return result;
}

uint32_t
register_global(Mem *mem, Decl *decl) {
    uint32_t result = mem_alloc(mem, decl->type->size);

    return result;
}

Cpu *
cpu_new(Instrs instrs, Mem *mem, uint32_t start = 0) {
    Cpu *result = urq_allocs(Cpu);

    result->instrs     = instrs;
    result->num_instrs = buf_len(instrs);

    result->stack_size = STACK_SIZE;
    result->mem        = mem;

    reg_write(result, REG_RIP, start);
    reg_write(result, REG_RSP, result->mem->size);

    return result;
}

Value
value(bool val) {
    Value result = {};

    result.kind = VAL_BOOL;
    result.b    = val;

    return result;
}

Value
value(char val) {
    Value result = {};

    result.kind = VAL_CHAR;
    result.c    = val;

    return result;
}

Value
value(int64_t val, uint32_t size) {
    Value result = {};

    switch ( size ) {
        case 8: {
            result.kind = VAL_S64;
            result.s64  = val;
        } break;

        case 4: {
            result.kind = VAL_S32;
            result.s32  = (int32_t)val;
        } break;

        case 2: {
            result.kind = VAL_S16;
            result.s16  = (int16_t)val;
        } break;

        case 1: {
            result.kind = VAL_S8;
            result.s8   = (int8_t)val;
        } break;

        default: {
            assert(0);
        } break;
    }

    return result;
}

Value
value(uint64_t val, uint32_t size) {
    Value result = {};

    switch ( size ) {
        case 8: {
            result.kind = VAL_U64;
            result.u64  = val;
        } break;

        case 4: {
            result.kind = VAL_U32;
            result.u32  = (uint32_t)val;
        } break;

        case 2: {
            result.kind = VAL_U16;
            result.u16  = (uint16_t)val;
        } break;

        case 1: {
            result.kind = VAL_U8;
            result.u8   = (uint8_t)val;
        } break;

        default: {
            assert(0);
        } break;
    }

    return result;
}

Value
value(float val) {
    Value result = {};

    result.kind = VAL_F32;
    result.f32  = val;

    return result;
}

Value
value(char *val) {
    Value result = {};

    result.kind = VAL_STR;
    result.str  = val;

    return result;
}

Operand *
operand_addr(uint32_t addr, int32_t size) {
    Operand *result = urq_allocs(Operand);

    result->kind = OPERAND_ADDR;
    result->addr = addr;
    result->size = size;

    return result;
}

Operand *
operand_addr(Operand *reg) {
    Operand *result = urq_allocs(Operand);

    result->kind = OPERAND_ADDR_REG;
    result->op   = reg;

    return result;
}

Operand *
operand_addr(Operand *op1, Operand *op2) {
    Operand *result = urq_allocs(Operand);

    result->kind = OPERAND_ADDR_REGS;
    result->op1  = op1;
    result->op2  = op2;

    return result;
}

Operand *
operand_imm(Value val, uint32_t size) {
    Operand *result = urq_allocs(Operand);

    result->kind = OPERAND_IMM;
    result->size = size;
    result->val  = val;

    return result;
}

Operand *
operand_ptr(Operand *op) {
    Operand *result = urq_allocs(Operand);

    result->kind = OPERAND_PTR;
    result->size = 8;
    result->op   = op;

    return result;
}

Operand *
operand_reg(Vm_Reg64 reg, int32_t displacement) {
    Operand *result = urq_allocs(Operand);

    result->kind              = OPERAND_REG64;
    result->size              = 8;
    result->displacement      = displacement;
    result->with_displacement = true;
    result->reg64             = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg64 reg) {
    Operand *result = urq_allocs(Operand);

    result->kind  = OPERAND_REG64;
    result->size  = 8;
    result->reg64 = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg32 reg, int32_t displacement) {
    Operand *result = urq_allocs(Operand);

    result->kind              = OPERAND_REG32;
    result->size              = 4;
    result->displacement      = displacement;
    result->with_displacement = true;
    result->reg32             = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg32 reg) {
    Operand *result = urq_allocs(Operand);

    result->kind  = OPERAND_REG32;
    result->size  = 4;
    result->reg32 = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg16 reg, int32_t displacement) {
    Operand *result = urq_allocs(Operand);

    result->kind              = OPERAND_REG16;
    result->size              = 2;
    result->displacement      = displacement;
    result->with_displacement = true;
    result->reg16             = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg16 reg) {
    Operand *result = urq_allocs(Operand);

    result->kind  = OPERAND_REG16;
    result->size  = 2;
    result->reg16 = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg8l reg, int32_t displacement) {
    Operand *result = urq_allocs(Operand);

    result->kind              = OPERAND_REG8L;
    result->size              = 1;
    result->displacement      = displacement;
    result->with_displacement = true;
    result->reg8l             = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg8l reg) {
    Operand *result = urq_allocs(Operand);

    result->kind  = OPERAND_REG8L;
    result->size  = 1;
    result->reg8l = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg8h reg, int32_t displacement) {
    Operand *result = urq_allocs(Operand);

    result->kind              = OPERAND_REG8H;
    result->size              = 1;
    result->displacement      = displacement;
    result->with_displacement = true;
    result->reg8h             = reg;

    return result;
}

Operand *
operand_reg(Vm_Reg8h reg) {
    Operand *result = urq_allocs(Operand);

    result->kind  = OPERAND_REG8H;
    result->size  = 1;
    result->reg8h = reg;

    return result;
}

Operand *
operand_rax(int32_t size) {
    if ( size == 1 ) {
        return operand_reg(REG_AL);
    } else if ( size == 2 ) {
        return operand_reg(REG_AX);
    } else if ( size == 4 ) {
        return operand_reg(REG_EAX);
    } else if ( size == 8 ) {
        return operand_reg(REG_RAX);
    } else {
        assert(0);
        return operand_reg(REG_RAX);
    }
}

Operand *
operand_rsi(int32_t size) {
    if ( size == 1 ) {
        return operand_reg(REG_SI);
    } else if ( size == 2 ) {
        return operand_reg(REG_SI);
    } else if ( size == 4 ) {
        return operand_reg(REG_ESI);
    } else if ( size == 8 ) {
        return operand_reg(REG_RSI);
    } else {
        assert(0);
        return operand_reg(REG_RSI);
    }
}

Operand *
operand_rdi(int32_t size) {
    if ( size == 1 ) {
        return operand_reg(REG_DI);
    } else if ( size == 2 ) {
        return operand_reg(REG_DI);
    } else if ( size == 4 ) {
        return operand_reg(REG_EDI);
    } else if ( size == 8 ) {
        return operand_reg(REG_RDI);
    } else {
        assert(0);
        return operand_reg(REG_RDI);
    }
}

Operand *
operand_rbp(int32_t size, int32_t displacement) {
    if ( size == 1 ) {
        return operand_reg(REG_BP, displacement);
    } else if ( size == 2 ) {
        return operand_reg(REG_BP, displacement);
    } else if ( size == 4 ) {
        return operand_reg(REG_EBP, displacement);
    } else if ( size == 8 ) {
        return operand_reg(REG_RBP, displacement);
    } else {
        assert(0);
        return operand_reg(REG_RBP);
    }
}

Operand *
operand_args(int32_t size, int32_t count) {
    if ( size == 1 ) {
        return operand_reg(regs8[count]);
    } else if ( size == 2 ) {
        return operand_reg(regs16[count]);
    } else if ( size == 4 ) {
        return operand_reg(regs32[count]);
    } else if ( size == 8 ) {
        return operand_reg(regs64[count]);
    } else {
        assert(0);
        return operand_reg(REG_RCX);
    }
}

Operand *
operand_name(Value name) {
    Operand *result = urq_allocs(Operand);

    result->kind = OPERAND_NAME;
    result->val  = name;

    return result;
}

Instr *
vm_instr(Loc *loc, Vm_Op op, Operand *operand1, Operand *operand2, char *label = NULL, char *comment = NULL) {
    Instr *result = urq_allocs(Instr);

    loc_copy(loc, result);

    result->label    = label;
    result->comment  = comment;
    result->op       = op;
    result->operand1 = operand1;
    result->operand2 = operand2;

    return result;
}

Instr *
vm_instr(Loc *loc, Vm_Op op, Operand *operand1, char *label = NULL, char *comment = NULL) {
    Instr *result = vm_instr(loc, op, operand1, {}, label, comment);

    return result;
}

Instr *
vm_instr(Loc *loc, Vm_Op op, char *label = NULL, char *comment = NULL) {
    Instr *result = vm_instr(loc, op, {}, {}, label, comment);

    return result;
}

Instr *
vm_instr_fetch(Cpu *cpu) {
    Instr *result = cpu->instrs[reg_read(cpu, REG_RIP)];
    reg_write(cpu, REG_RIP, reg_read(cpu, REG_RIP) + 1);

    return result;
}

void
vm_instr_patch(uint32_t index, uint32_t addr) {
    vm_instrs[index]->operand1->addr = addr;
}

uint32_t
vm_emit(Instr *instr) {
    uint32_t result = buf_len(vm_instrs);
    buf_push(vm_instrs, instr);
    instr->addr = result;

    if ( instr->label ) {
        instr->label = intern_str(instr->label);
        buf_push(vm_instrs_labeled, instr);
    }

    return result;
}

void
rsp_dec(Cpu *cpu, uint32_t by_how_much) {
    reg_write(cpu, REG_RSP, reg_read(cpu, REG_RSP) - by_how_much);
}

void
rsp_inc(Cpu *cpu, uint32_t by_how_much) {
    reg_write(cpu, REG_RSP, reg_read(cpu, REG_RSP) + by_how_much);
}

void
stack_push(Cpu *cpu, uint64_t val, uint32_t size) {
    switch ( size ) {
        case 1: {
            rsp_dec(cpu, size);
            uint64_t addr = reg_read(cpu, REG_SPL);
            assert(addr > cpu->stack_size);
            mem_write(cpu->mem, addr, (uint8_t)val);
        } break;

        case 2: {
            rsp_dec(cpu, size);
            uint64_t addr = reg_read(cpu, REG_SP);
            assert(addr > cpu->stack_size);
            mem_write(cpu->mem, addr, (uint16_t)val);
        } break;

        case 4: {
            rsp_dec(cpu, size);
            uint64_t addr = reg_read(cpu, REG_ESP);
            assert(addr > cpu->stack_size);
            mem_write(cpu->mem, addr, (uint32_t)val);
        } break;

        case 8: {
            rsp_dec(cpu, size);
            uint64_t addr = reg_read(cpu, REG_RSP);
            assert(addr > cpu->stack_size);
            mem_write(cpu->mem, addr, val);
        } break;

        default: {
            assert(0);
        } break;
    }
}

void
stack_pop(Cpu *cpu, Vm_Reg64 reg) {
    assert(cpu->mem->size >= reg_read(cpu, REG_RSP) + 8);
    reg_write(cpu, reg, mem_read64(cpu->mem, (uint32_t)reg_read(cpu, REG_RSP)));
    rsp_inc(cpu, 8);
}

void
stack_pop(Cpu *cpu, Vm_Reg32 reg) {
    assert(cpu->mem->size >= reg_read(cpu, REG_RSP) + 4);
    reg_write(cpu, reg, mem_read32(cpu->mem, (uint32_t)reg_read(cpu, REG_ESP)));
    rsp_inc(cpu, 4);
}

void
stack_pop(Cpu *cpu, Vm_Reg16 reg) {
    assert(cpu->mem->size >= reg_read(cpu, REG_RSP) + 2);
    reg_write(cpu, reg, mem_read16(cpu->mem, (uint32_t)reg_read(cpu, REG_SP)));
    rsp_inc(cpu, 2);
}

void
stack_pop(Cpu *cpu, Vm_Reg8l reg) {
    assert(cpu->mem->size >= reg_read(cpu, REG_RSP) + 1);
    reg_write(cpu, reg, mem_read8(cpu->mem, (uint32_t)reg_read(cpu, REG_SPL)));
    rsp_inc(cpu, 1);
}

void
stack_pop(Cpu *cpu, Vm_Reg8h reg) {
    assert(cpu->mem->size > reg_read(cpu, REG_RSP) + 1);
    reg_write(cpu, reg, mem_read8(cpu->mem, (uint32_t)reg_read(cpu, REG_SPL)));
    rsp_inc(cpu, 1);
}

void
stack_pop(Cpu *cpu, Operand *op) {
    switch ( op->kind ) {
        case OPERAND_REG64: {
            stack_pop(cpu, op->reg64);
        } break;

        case OPERAND_REG32: {
            stack_pop(cpu, op->reg32);
        } break;

        case OPERAND_REG16: {
            stack_pop(cpu, op->reg16);
        } break;

        case OPERAND_REG8L: {
            stack_pop(cpu, op->reg8l);
        } break;

        case OPERAND_REG8H: {
            stack_pop(cpu, op->reg8h);
        } break;
    }
}

Operand *
vm_addr(Expr *expr) {
    switch ( expr->kind ) {
        case EXPR_IDENT: {
            return operand_rbp(expr->type->item_size, EIDENT(expr)->sym->decl->offset);
        } break;

        case EXPR_PAREN: {
            return vm_addr(EPAREN(expr)->expr);
        } break;

        case EXPR_INDEX: {
            return vm_addr(EINDEX(expr)->base);
        } break;

        default: {
            assert(0);
            return NULL;
        }
    }
}

Expr *
construct_offset_expr(Expr *expr) {
    if ( expr->kind != EXPR_INDEX ) {
        return expr;
    }

    Expr_Index *index = EINDEX(expr);
    uint32_t item_size = index->base->type->item_size;
    Type_Array *array = TARRAY(index->base->type);

    Expr_Int *offset = expr_int(expr, array->num_elems);
    offset->type = type_s32;

    Expr_Bin *left = expr_bin(index, BIN_MUL, construct_offset_expr(index->base), offset);
    left->type = type_s32;

    Expr_Bin *result = expr_bin(index, BIN_ADD, left, index->index);
    result->type = type_s32;

    return result;
}

void
vm_emit_and(Expr_Bin *expr) {
    vm_expr(expr->left);
    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_imm(value1, expr->type->size)));
    int32_t jmp1_instr = vm_emit(vm_instr(expr, OP_JNE, operand_addr(0, expr->type->size)));

    vm_expr(expr->right);
    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_imm(value1, expr->type->size)));

    vm_instr_patch(jmp1_instr, buf_len(vm_instrs));
}

void
vm_emit_or(Expr_Bin *expr) {
    vm_expr(expr->left);
    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_imm(value1, expr->type->size)));
    int32_t jmp1_instr = vm_emit(vm_instr(expr, OP_JE, operand_addr(0, expr->type->size)));

    vm_expr(expr->right);
    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_imm(value1, expr->type->size)));

    vm_instr_patch(jmp1_instr, buf_len(vm_instrs));
}

Operand *
vm_expr(Expr *expr, bool assignment) {
    Operand *result = NULL;

    switch ( expr->kind ) {
        case EXPR_AT: {
            if ( assignment ) {
                /* @AUFGABE: alle ausdrÃ¼cke mÃ¼ssen hier unterstÃ¼tzt werden! aktuell werden nur IDENTs unterstÃ¼tzt */
                vm_emit(vm_instr(expr, OP_MOV, operand_rsi(expr->type->size), vm_addr(EAT(expr)->expr)));
                return operand_ptr(operand_rsi(expr->type->size));
            } else {
                vm_emit(vm_instr(expr, OP_MOV, operand_rax(expr->type->size), operand_ptr(vm_addr(EAT(expr)->expr))));
            }
        } break;

        case EXPR_BOOL: {
            vm_emit(vm_instr(expr, OP_MOV, operand_rax(expr->type->size), operand_imm(value(EBOOL(expr)->val), expr->type->size)));
        } break;

        case EXPR_BIN: {
            if ( EBIN(expr)->op == BIN_AND ) {
                vm_emit_and(EBIN(expr));
            } else if ( EBIN(expr)->op == BIN_OR ) {
                vm_emit_and(EBIN(expr));
            } else {
                vm_expr(EBIN(expr)->right);
                vm_emit(vm_instr(expr, OP_PUSH, operand_rax(EBIN(expr)->right->type->item_size)));

                vm_expr(EBIN(expr)->left);
                vm_emit(vm_instr(expr, OP_POP, operand_rdi(EBIN(expr)->left->type->item_size)));

                if ( EBIN(expr)->op == BIN_ADD ) {
                    vm_emit(vm_instr(expr, OP_ADD, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                } else if ( EBIN(expr)->op == BIN_SUB ) {
                    vm_emit(vm_instr(expr, OP_SUB, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                } else if ( EBIN(expr)->op == BIN_MUL ) {
                    if ( expr->type->is_signed ) {
                        vm_emit(vm_instr(expr, OP_IMUL, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    } else {
                        vm_emit(vm_instr(expr, OP_MUL, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    }
                } else if ( EBIN(expr)->op == BIN_DIV ) {
                    if ( EBIN(expr)->right->type->is_signed ) {
                        vm_emit(vm_instr(expr, OP_DIV, operand_rdi(expr->type->size)));
                    } else {
                        vm_emit(vm_instr(expr, OP_IDIV, operand_rdi(expr->type->size)));
                    }
                } else if ( EBIN(expr)->op == BIN_LT ) {
                    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    vm_emit(vm_instr(expr, OP_SETL, operand_rax(expr->type->size)));
                } else if ( EBIN(expr)->op == BIN_LTE ) {
                    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    vm_emit(vm_instr(expr, OP_SETLE, operand_rax(expr->type->size)));
                } else if ( EBIN(expr)->op == BIN_EQ ) {
                    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    vm_emit(vm_instr(expr, OP_SETE, operand_rax(expr->type->size)));
                } else if ( EBIN(expr)->op == BIN_GTE ) {
                    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    vm_emit(vm_instr(expr, OP_SETGE, operand_rax(expr->type->size)));
                } else if ( EBIN(expr)->op == BIN_GT ) {
                    vm_emit(vm_instr(expr, OP_CMP, operand_rax(expr->type->size), operand_rdi(expr->type->size)));
                    vm_emit(vm_instr(expr, OP_SETG, operand_rax(expr->type->size)));
                } else {
                    assert(0);
                }
            }
        } break;

        case EXPR_CALL: {
            for ( int i = (int32_t)ECALL(expr)->num_args; i > 0; --i ) {
                Expr *arg = ECALL(expr)->args[i-1];

                vm_expr(arg);
                vm_emit(vm_instr(expr, OP_PUSH, operand_rax(arg->type->size)));
            }

            /* @INFO: die ersten 4 argumente werden in die register gepackt. die Ã¼brigen werden auf
                *        dem stack gelassen
                */
            int32_t num_args = (int32_t)MIN(ECALL(expr)->num_args, 4);
            for ( int i = 0; i < num_args; ++i ) {
                Expr *arg = ECALL(expr)->args[i];
                vm_emit(vm_instr(expr, OP_POP, operand_args(arg->type->size, i)));
            }

            vm_expr(ECALL(expr)->base);
            vm_emit(vm_instr(expr, OP_CALL, operand_reg(REG_RAX)));
        } break;

        case EXPR_FIELD: {
            Operand *op = vm_expr(EFIELD(expr)->base, true);
            Type_Struct *type = TSTRUCT(EFIELD(expr)->base->type);

            Aggr_Field *field = NULL;
            for ( int i = 0; i < type->num_fields; ++i ) {
                Aggr_Field *f = type->fields[i];

                if ( f->name == EFIELD(expr)->field ) {
                    field = f;
                    break;
                }
            }

            assert(field);
            vm_emit(vm_instr(expr, OP_LEA, operand_rsi(field->type->size), operand_ptr(op)));
            vm_emit(vm_instr(expr, OP_ADD, operand_rsi(field->type->size), operand_imm(value((int64_t)field->offset, 4), 4)));

            if ( assignment ) {
                return operand_ptr(operand_rsi(field->type->size));
            } else {
                vm_emit(vm_instr(expr, OP_MOV, operand_rax(field->type->size), operand_addr(operand_rsi(field->type->size))));
            }
        } break;

        case EXPR_FLOAT: {
            vm_emit(vm_instr(expr, OP_MOV, operand_reg(REG_RAX), operand_imm(value(EFLOAT(expr)->val), expr->type->size)));
        } break;

        case EXPR_IDENT: {
            assert(EIDENT(expr)->sym);
            Sym *sym = EIDENT(expr)->sym;

            if (sym->decl->is_global) {
                if ( assignment ) {
                    return operand_ptr(operand_addr(EIDENT(expr)->sym->decl->offset, expr->type->item_size));
                } else {
                    if ( sym->decl->kind == DECL_PROC ) {
                        vm_emit(vm_instr(expr, OP_LEA, operand_rax(sym->type->item_size), operand_name(value(sym->name))));
                    } else {
                        vm_emit(vm_instr(expr, OP_LEA, operand_rax(sym->type->item_size), operand_ptr(operand_addr(sym->decl->offset, sym->type->item_size))));
                    }
                }
            } else {
                if ( assignment ) {
                    return vm_addr(expr);
                } else {
                    vm_emit(vm_instr(expr, OP_LEA, operand_rax(sym->type->item_size), operand_rbp(sym->type->item_size, sym->decl->offset)));
                }
            }
        } break;

        case EXPR_INDEX: {
            uint32_t index_size     = EINDEX(expr)->index->type->size;
            uint32_t item_size      = EINDEX(expr)->base->type->item_size;

            Operand *op = vm_addr(expr);
            Expr *offset = construct_offset_expr(expr);

            vm_expr(offset, assignment);
            vm_emit(vm_instr(expr, OP_MUL, operand_rax(item_size), operand_imm(value((uint64_t)item_size, item_size), item_size)));
            vm_emit(vm_instr(expr, OP_LEA, operand_rsi(item_size), operand_ptr(op)));
            vm_emit(vm_instr(expr, OP_ADD, operand_rsi(item_size), operand_rax(index_size)));

            if ( assignment ) {
                return operand_ptr(operand_rsi(item_size));
            } else {
                vm_emit(vm_instr(expr, OP_MOV, operand_rax(item_size), operand_addr(operand_rsi(item_size))));
            }
        } break;

        case EXPR_INT: {
            if ( expr->type->is_signed ) {
                vm_emit(vm_instr(expr, OP_MOV, operand_rax(expr->type->size), operand_imm(value((int64_t)EINT(expr)->val, expr->type->size), expr->type->size)));
            } else {
                vm_emit(vm_instr(expr, OP_MOV, operand_rax(expr->type->size), operand_imm(value((uint64_t)EINT(expr)->val, expr->type->size), expr->type->size)));
            }
        } break;

        case EXPR_NOT: {
            vm_expr(ENOT(expr)->expr);
            vm_emit(vm_instr(expr, OP_NOT, operand_rax(expr->type->size)));
        } break;

        case EXPR_PAREN: {
            vm_expr(EPAREN(expr)->expr, assignment);
        } break;

        case EXPR_STR: {
            static uint32_t string_num = 0;
            char *name = make_label(".string.%d", string_num);

            vm_emit(vm_instr(expr, OP_DATA, operand_name(value(".string")), operand_imm(value(ESTR(expr)->val), expr->type->size), name));
            vm_emit(vm_instr(expr, OP_LEA, operand_name(value(name)), operand_rax(expr->type->size)));

            string_num++;
        } break;

        default: {
            assert(0);
        } break;
    }

    return result;
}

void
vm_decl(Decl *decl, Mem *mem) {
    switch ( decl->kind ) {
        case DECL_PROC: {
            vm_emit(vm_instr(decl, OP_ENTER, operand_imm(value((uint64_t)DPROC(decl)->scope->frame_size, 4), 4), decl->name));

            uint8_t reg = 0;
            for ( uint32_t i = 0; i < DPROC(decl)->sign->num_params; ++i ) {
                Decl_Var *param = DPROC(decl)->sign->params[i];

                if ( i < 4 ) {
                    vm_emit(vm_instr(decl, OP_MOV, operand_rbp(param->type->size, param->offset), operand_args(param->type->size, reg++)));
                }
            }

            vm_stmt(DPROC(decl)->block, mem, decl->name);
            vm_emit(vm_instr(decl, OP_LEAVE, make_label("%s.end", decl->name)));
            vm_emit(vm_instr(decl, OP_RET));
        } break;

        case DECL_STRUCT: {
            //
        } break;

        case DECL_VAR: {
            Expr *expr = DVAR(decl)->expr;

            if ( decl->is_global ) {
                decl->offset = register_global(mem, decl);

                if ( expr ) {
                    vm_expr(expr);
                    vm_emit(vm_instr(decl, OP_MOV, operand_addr(decl->offset, decl->type->item_size), operand_rax(decl->type->size)));
                }
            } else {
                if ( expr ) {
                    vm_expr(expr);
                    vm_emit(vm_instr(decl, OP_MOV, operand_rbp(expr->type->size, decl->offset), operand_rax(expr->type->size)));
                }
            }
        } break;

        default: {
            assert(0);
        } break;
    }
}

void
vm_stmt(Stmt *stmt, Mem *mem, char *proc_name) {
    switch ( stmt->kind ) {
        case STMT_ASSIGN: {
            Operand *dst = vm_expr(SASSIGN(stmt)->lhs, true);
            assert(dst);

            vm_expr(SASSIGN(stmt)->rhs);
            vm_emit(vm_instr(stmt, OP_MOV, dst, operand_rax(SASSIGN(stmt)->rhs->type->size)));
        } break;

        case STMT_BLOCK: {
            for ( int i = 0; i < SBLOCK(stmt)->num_stmts; ++i ) {
                vm_stmt(SBLOCK(stmt)->stmts[i], mem, proc_name);
            }
        } break;

        case STMT_DECL: {
            vm_decl(SDECL(stmt)->decl, mem);
        } break;

        case STMT_EXPR: {
            vm_expr(SEXPR(stmt)->expr);
        } break;

        case STMT_FOR: {
            static int for_count = 0;
            char *label = make_label("for.%d.start", for_count++);

            vm_stmt(SFOR(stmt)->init, mem, proc_name);
            int32_t loop_start = vm_emit(vm_instr(stmt, OP_NOP, label, "wird fÃ¼r die jmp anweisung benÃ¶tigt"));
            vm_expr(SFOR(stmt)->cond);
            vm_emit(vm_instr(stmt, OP_CMP, operand_rax(SFOR(stmt)->cond->type->size), operand_imm(value1, SFOR(stmt)->cond->type->size)));
            int32_t jmpnz_instr = vm_emit(vm_instr(stmt, OP_JNZ, operand_addr(0, SFOR(stmt)->cond->type->size)));
            vm_stmt(SFOR(stmt)->block, mem, proc_name);
            vm_stmt(SFOR(stmt)->step, mem, proc_name);
            vm_emit(vm_instr(stmt, OP_JMP, operand_name(value(label))));

            /* @AUFGABE: sonst zweig fÃ¼r schleife */
#if 0
            if ( SFOR(stmt)->stmt_else ) {
            }
#endif

            vm_instr_patch(jmpnz_instr, buf_len(vm_instrs));
        } break;

        case STMT_IF: {
            static uint32_t loop_count = 0;
            char *label = make_label("if.%d", loop_count++);

            vm_expr(SIF(stmt)->cond);
            vm_emit(vm_instr(stmt, OP_CMP, operand_rax(SIF(stmt)->cond->type->size), operand_imm(value1, SIF(stmt)->cond->type->size)));
            int32_t jmp1_instr = vm_emit(vm_instr(stmt, OP_JNE, operand_addr(0, SIF(stmt)->cond->type->size), label));
            vm_stmt(SIF(stmt)->stmt, mem, proc_name);
            int32_t jmp2_instr = vm_emit(vm_instr(stmt, OP_JMP, operand_addr(0, SIF(stmt)->cond->type->size)));

            vm_instr_patch(jmp1_instr, buf_len(vm_instrs));

            if ( SIF(stmt)->stmt_else ) {
                vm_stmt(SIF(stmt)->stmt_else, mem, proc_name);
            }

            vm_instr_patch(jmp2_instr, buf_len(vm_instrs));
        } break;

        case STMT_RET: {
            if ( SRET(stmt)->num_exprs ) {
                vm_expr(SRET(stmt)->exprs[0]);
            }

            assert(proc_name);
            char *label = make_label("%s.end", proc_name);
            vm_emit(vm_instr(stmt, OP_JMP, operand_name(value(label)), (char *)NULL, "res"));
        } break;

        case STMT_WHILE: {
            static int while_count = 0;
            char *label = make_label("while.%d.start", while_count++);

            int32_t loop_start = vm_emit(vm_instr(stmt, OP_NOP, label, "wird fÃ¼r die jmp anweisung benÃ¶tigt"));
            vm_expr(SWHILE(stmt)->cond);
            vm_emit(vm_instr(stmt, OP_CMP, operand_rax(SWHILE(stmt)->cond->type->size), operand_imm(value0, SWHILE(stmt)->cond->type->size)));
            int32_t jmp_instr = vm_emit(vm_instr(stmt, OP_JZ, operand_addr(0, SWHILE(stmt)->cond->type->size), operand_imm(value1, SWHILE(stmt)->cond->type->size)));
            vm_stmt(SWHILE(stmt)->block, mem, proc_name);
            vm_emit(vm_instr(stmt, OP_JMP, operand_addr(loop_start, SWHILE(stmt)->cond->type->size)));

            vm_instr_patch(jmp_instr, buf_len(vm_instrs));
        } break;

        default: {
            assert(0);
        } break;
    }
}

bool
operand_is_reg(Operand *op) {
    bool result = op->kind >= OPERAND_REG64 && op->kind <= OPERAND_REG8H;

    return result;
}

bool
step(Cpu *cpu) {
    if ( cpu->num_instrs <= reg_read(cpu, REG_RIP) ) {
        return false;
    }

    Instr *instr = vm_instr_fetch(cpu);

    switch ( instr->op ) {
        case OP_ADD: {
            uint64_t operand1 = 0;
            uint64_t operand2 = 0;

            if ( operand_is_reg(instr->operand1) ) {
                operand1 = reg_read(cpu, instr->operand1);
            } else if ( instr->operand1->kind == OPERAND_IMM ) {
                operand1 = instr->operand1->val.u64;
            } else {
                assert(0);
            }

            if ( operand_is_reg(instr->operand2) ) {
                operand2 = reg_read(cpu, instr->operand2);
            } else if ( instr->operand2->kind == OPERAND_IMM ) {
                operand2 = instr->operand2->val.u64;
            } else {
                assert(0);
            }

            reg_write(cpu, instr->dst, operand1 + operand2);
        } break;

        case OP_CALL: {
            stack_push(cpu, reg_read(cpu, REG_RIP), 8);
            stack_push(cpu, reg_read(cpu, REG_RBX), 8);
            stack_push(cpu, reg_read(cpu, REG_RCX), 8);
            stack_push(cpu, reg_read(cpu, REG_RDX), 8);
            stack_push(cpu, reg_read(cpu, REG_RDI), 8);
            stack_push(cpu, reg_read(cpu, REG_R12), 8);
            stack_push(cpu, reg_read(cpu, REG_R13), 8);
            stack_push(cpu, reg_read(cpu, REG_R14), 8);
            stack_push(cpu, reg_read(cpu, REG_R15), 8);

            if ( operand_is_reg(instr->operand1) ) {
                reg_write(cpu, REG_RIP, reg_read(cpu, instr->operand1));
            } else if ( instr->operand1->kind == OPERAND_NAME ) {
                reg_write(cpu, REG_RIP, addr_lookup(instr->operand1->val));
            } else {
                assert(0);
            }
        } break;

        case OP_CMP: {
            uint64_t operand1 = 0;
            uint64_t operand2 = 0;

            if ( operand_is_reg(instr->operand1) ) {
                operand1 = reg_read(cpu, instr->operand1);
            } else if ( instr->operand1->kind == OPERAND_IMM ) {
                operand1 = instr->operand1->val.u64;
            } else {
                assert(0);
            }

            if ( operand_is_reg(instr->operand2) ) {
                operand2 = reg_read(cpu, instr->operand2);
            } else if ( instr->operand2->kind == OPERAND_IMM ) {
                operand2 = instr->operand2->val.u64;
            } else {
                assert(0);
            }

            flags_clear(cpu);
            if ( operand1 < operand2 ) {
                flags_set(cpu, RFLAG_CF);
            } else if ( operand1 == operand2 ) {
                flags_set(cpu, RFLAG_ZF);
            }
        } break;

        case OP_DATA: {
            //
        } break;

        case OP_ENTER: {
            stack_push(cpu, reg_read(cpu, REG_RBP), 8);
            reg_write(cpu, REG_RBP, reg_read(cpu, REG_RSP));
            if ( instr->operand1->val.u64 ) {
                reg_write(cpu, REG_RSP, reg_read(cpu, REG_RSP) - instr->operand1->val.u64);
            }
        } break;

        case OP_IDIV: {
            uint64_t dividend = reg_read(cpu, REG_RAX);
            uint64_t divisor = 0;

            if ( operand_is_reg(instr->operand1) ) {
                divisor = reg_read(cpu, instr->operand1);
            } else if ( instr->operand1->kind == OPERAND_IMM ) {
                divisor = instr->operand1->val.u64;
            } else {
                assert(0);
            }

            uint64_t quotient  = (uint64_t)(dividend / divisor);
            uint64_t remainder = dividend % divisor;

            reg_write(cpu, REG_RAX, quotient);
            reg_write(cpu, REG_RDX, remainder);
        } break;

        case OP_IMUL: {
            uint64_t operand1 = 0;
            uint64_t operand2 = 0;

            if ( operand_is_reg(instr->operand1) ) {
                operand1 = reg_read(cpu, instr->operand1);
            } else if ( instr->operand1->kind == OPERAND_IMM ) {
                operand1 = instr->operand1->val.u64;
            } else {
                assert(0);
            }

            if ( operand_is_reg(instr->operand2) ) {
                operand2 = reg_read(cpu, instr->operand2);
            } else if ( instr->operand2->kind == OPERAND_IMM ) {
                operand2 = instr->operand2->val.u64;
            } else {
                assert(0);
            }

            reg_write(cpu, REG_RAX, operand1 * operand2);

            flags_clear(cpu);
            if ( reg_read(cpu, REG_RAX) == 0 ) {
                flags_set(cpu, RFLAG_ZF);
            }
        } break;

        case OP_JE: {
            if ( flag_state(cpu, RFLAG_ZF) ) {
                if ( instr->operand1->kind == OPERAND_ADDR ) {
                    reg_write(cpu, REG_RIP, instr->operand1->addr);
                } else if ( instr->operand1->kind == OPERAND_NAME ) {
                    reg_write(cpu, REG_RIP, addr_lookup(instr->operand1->val));
                } else {
                    assert(0);
                }
            }
        } break;

        case OP_JMP: {
            if ( instr->operand1->kind == OPERAND_ADDR ) {
                reg_write(cpu, REG_RIP, instr->operand1->addr);
            } else if ( instr->operand1->kind == OPERAND_NAME ) {
                reg_write(cpu, REG_RIP, addr_lookup(instr->operand1->val));
            } else {
                assert(0);
            }
        } break;

        case OP_JNE: {
            if ( !flag_state(cpu, RFLAG_ZF) ) {
                if ( instr->operand1->kind == OPERAND_ADDR ) {
                    reg_write(cpu, REG_RIP, instr->operand1->addr);
                } else {
                    assert(0);
                }
            }
        } break;

        case OP_JNZ: {
            if ( !flag_state(cpu, RFLAG_ZF) ) {
                if ( instr->operand1->kind == OPERAND_ADDR ) {
                    reg_write(cpu, REG_RIP, instr->operand1->addr);
                } else {
                    assert(0);
                }
            }
        } break;

        case OP_JZ: {
            if ( flag_state(cpu, RFLAG_ZF) ) {
                if ( instr->operand1->kind == OPERAND_ADDR ) {
                    reg_write(cpu, REG_RIP, instr->operand1->addr);
                } else {
                    assert(0);
                }
            }
        } break;

        case OP_LEA: {
            if ( operand_is_reg(instr->dst) ) {
                if ( operand_is_reg(instr->src) ) {
                    if ( instr->src->with_displacement ) {
                        reg_write(cpu, instr->dst, mem_read64(cpu->mem, (uint32_t)(reg_read(cpu, instr->src) + instr->src->displacement)));
                    } else {
                        reg_write(cpu, instr->dst, reg_read(cpu, instr->src));
                    }
                } else if ( instr->src->kind == OPERAND_NAME ) {
                    reg_write(cpu, instr->dst, addr_lookup(instr->src->val));
                } else if ( instr->src->kind == OPERAND_ADDR ) {
                    reg_write(cpu, instr->dst, instr->src->addr);
                } else {
                    assert(instr->src->kind == OPERAND_PTR );
                    Operand *op = instr->src->op;

                    if ( operand_is_reg(op) ) {
                        if ( op->with_displacement ) {
                            reg_write(cpu, instr->dst, reg_read(cpu, op) + op->displacement);
                        } else {
                            assert(0);
                        }
                    } else if ( op->kind == OPERAND_ADDR ) {
                        reg_write(cpu, instr->dst, mem_read(cpu->mem, (uint32_t)op->addr, op->size));
                    } else {
                        assert(0);
                    }
                }
            } else {
                assert(0);
            }
        } break;

        case OP_LEAVE: {
            reg_write(cpu, REG_RSP, reg_read(cpu, REG_RBP));
            stack_pop(cpu, REG_RBP);
        } break;

        case OP_MOV: {
            if ( operand_is_reg(instr->dst) ) {
                if ( instr->dst->with_displacement ) {
                    if ( instr->src->kind == OPERAND_IMM ) {
                        mem_write(cpu->mem, reg_read(cpu, instr->dst) + instr->dst->displacement, instr->src->val.u64);
                    } else if ( operand_is_reg(instr->src) ) {
                        mem_write(cpu->mem, reg_read(cpu, instr->dst) + instr->dst->displacement, reg_read(cpu, instr->src), instr->src->size);
                    } else {
                        assert(0);
                    }
                } else {
                    if ( instr->src->kind == OPERAND_IMM ) {
                        reg_write(cpu, instr->dst, instr->src->val.u64);
                    } else if ( operand_is_reg(instr->src) ) {
                        if ( instr->src->with_displacement ) {
                            if ( instr->src->kind == OPERAND_REG64 ) {
                                reg_write(cpu, instr->dst, mem_read64(cpu->mem, (uint32_t)reg_read(cpu, instr->src) + instr->src->displacement));
                            } else {
                                assert(0);
                            }
                        } else {
                            reg_write(cpu, instr->dst, reg_read(cpu, instr->src));
                        }
                    } else if ( instr->src->kind == OPERAND_PTR ) {
                        Operand *op = instr->src->op;

                        if ( operand_is_reg(op) ) {
                            if ( op->with_displacement ) {
                                reg_write(cpu, instr->dst, reg_read(cpu, op) + op->displacement);
                            } else {
                                reg_write(cpu, instr->dst, reg_read(cpu, op));
                            }
                        }
                    } else if ( instr->src->kind == OPERAND_ADDR_REG ) {
                        Operand *op = instr->src->op;

                        reg_write(cpu, instr->dst, mem_read(cpu->mem, (uint32_t)(reg_read(cpu, op)), instr->src->op->size));
                    } else if ( instr->src->kind == OPERAND_ADDR_REGS ) {
                        Operand *op1 = instr->src->op1;
                        Operand *op2 = instr->src->op2;

                        reg_write(cpu, instr->dst, mem_read(cpu->mem, (uint32_t)(reg_read(cpu, op1) + reg_read(cpu, op2)), instr->src->op1->size));
                    } else {
                        assert(0);
                    }
                }
            } else if ( instr->dst->kind == OPERAND_PTR ) {
                Operand *op = instr->dst->op;

                if ( operand_is_reg(op) ) {
                    if ( op->with_displacement ) {
                        assert(0);
                    } else {
                        assert(operand_is_reg(instr->src));
                        mem_write(cpu->mem, (uint64_t)reg_read(cpu, op), reg_read(cpu, instr->src), instr->src->size);
                    }
                } else if ( op->kind == OPERAND_ADDR_REGS ) {
                    Operand *op1 = op->op1;
                    Operand *op2 = op->op2;

                    mem_write(cpu->mem, (uint32_t)(reg_read(cpu, op1) + reg_read(cpu, op2)), reg_read(cpu, instr->src));
                } else {
                    assert(0);
                }
            } else if ( instr->dst->kind == OPERAND_ADDR ) {
                if ( operand_is_reg(instr->src) ) {
                    mem_write(cpu->mem, instr->dst->addr, reg_read(cpu, instr->src));
                } else {
                    assert(0);
                }
            } else {
                assert(0);
            }
        } break;

        case OP_MUL: {
            uint64_t operand1 = 0;
            uint64_t operand2 = 0;

            if ( operand_is_reg(instr->operand1) ) {
                operand1 = reg_read(cpu, instr->operand1);
            } else if ( instr->operand1->kind == OPERAND_IMM ) {
                operand1 = instr->operand1->val.u64;
            } else {
                assert(0);
            }

            if ( operand_is_reg(instr->operand2) ) {
                operand2 = reg_read(cpu, instr->operand2);
            } else if ( instr->operand2->kind == OPERAND_IMM ) {
                operand2 = instr->operand2->val.u64;
            } else {
                assert(0);
            }

            uint64_t result = operand1 * operand2;
            reg_write(cpu, operand_rax(instr->src->size), result);

            flags_clear(cpu);
            if ( result == 0 ) {
                flags_set(cpu, RFLAG_ZF);
            }
        } break;

        case OP_NOP: {
            //
        } break;

        case OP_NOT: {
            if ( operand_is_reg(instr->operand1) ) {
                auto val = reg_read(cpu, instr->operand1);
                reg_write(cpu, instr->operand1, ~val);
            } else {
                assert(0);
            }
        } break;

        case OP_PUSH: {
            if ( operand_is_reg(instr->operand1) ) {
                stack_push(cpu, reg_read(cpu, instr->operand1), instr->operand1->size);
            } else {
                assert(0);
            }
        } break;

        case OP_POP: {
            if ( operand_is_reg(instr->dst) ) {
                stack_pop(cpu, instr->dst);
            } else {
                assert(0);
            }
        } break;

        case OP_RET: {
            stack_pop(cpu, REG_R15);
            stack_pop(cpu, REG_R14);
            stack_pop(cpu, REG_R13);
            stack_pop(cpu, REG_R12);
            stack_pop(cpu, REG_RDI);
            stack_pop(cpu, REG_RDX);
            stack_pop(cpu, REG_RCX);
            stack_pop(cpu, REG_RBX);
            stack_pop(cpu, REG_RIP);
        } break;

        case OP_SETL: {
            assert(operand_is_reg(instr->dst));

            reg_write(cpu, instr->dst, flag_state(cpu, RFLAG_CF));
        } break;

        case OP_SETLE: {
            assert(operand_is_reg(instr->dst));

            reg_write(cpu, instr->dst, flag_state(cpu, RFLAG_ZF) || (flag_state(cpu, RFLAG_CF)));
        } break;

        case OP_SETE: {
            assert(operand_is_reg(instr->dst));

            reg_write(cpu, instr->dst, flag_state(cpu, RFLAG_ZF));
        } break;

        case OP_SETGE: {
            assert(operand_is_reg(instr->dst));

            reg_write(cpu, instr->dst, flag_state(cpu, RFLAG_ZF) || !flag_state(cpu, RFLAG_CF));
        } break;

        case OP_SETG: {
            assert(operand_is_reg(instr->dst));

            reg_write(cpu, instr->dst, !flag_state(cpu, RFLAG_ZF) && !flag_state(cpu, RFLAG_CF));
        } break;

        case OP_SETNE: {
            assert(operand_is_reg(instr->dst));

            reg_write(cpu, instr->dst, !flag_state(cpu, RFLAG_ZF));
        } break;

        case OP_SUB: {
            uint64_t operand1 = 0;
            uint64_t operand2 = 0;

            if ( operand_is_reg(instr->operand1) ) {
                operand1 = reg_read(cpu, instr->operand1);
            } else if ( instr->operand1->kind == OPERAND_IMM ) {
                operand1 = instr->operand1->val.u64;
            } else {
                assert(0);
            }

            if ( operand_is_reg(instr->operand2) ) {
                operand2 = reg_read(cpu, instr->operand2);
            } else if ( instr->operand2->kind == OPERAND_IMM ) {
                operand2 = instr->operand2->val.u64;
            } else {
                assert(0);
            }

            if ( operand_is_reg(instr->dst) ) {
                reg_write(cpu, instr->dst, operand1 - operand2);
            } else {
                assert(0);
            }

            flags_clear(cpu);
            if ( operand2 > operand1 ) {
                flags_set(cpu, RFLAG_CF);
            } else if ( operand1 == operand2 ) {
                flags_set(cpu, RFLAG_ZF);
            }
        } break;

        default: {
            assert(0);
        } break;
    }

    return true;
}

void
compile_procs(Stmts stmts, Mem *mem) {
    for ( int i = 0; i < buf_len(stmts); ++i ) {
        Stmt *stmt = stmts[i];

        if ( stmt->kind == STMT_DECL && SDECL(stmt)->decl->kind == DECL_PROC ) {
            vm_stmt(stmt, mem);
        }
    }
}

Instrs
compile(Parsed_File *file, Mem *mem) {
    compile_procs(file->stmts, mem);

    for ( int i = 0; i < buf_len(file->stmts); ++i ) {
        Stmt *stmt = file->stmts[i];

        if ( stmt->kind != STMT_DECL || SDECL(stmt)->decl->kind != DECL_PROC ) {
            vm_stmt(stmt, mem);
        }
    }

    return vm_instrs;
}

uint64_t
eval(Instrs instrs, Mem *mem) {
    Cpu *cpu = cpu_new(instrs, mem, 17);

    for (;;) {
        if ( !step(cpu) ) {
            break;
        }
    }

    return reg_read(cpu, REG_RAX);
}

}
