<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MAX32665 SDK Documentation: RPU_Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rpu__registers.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle">
<div class="title">RPU_Registers<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Registers, Bit Masks and Bit Positions for the RPU Peripheral Module.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__RPU__Register__Offsets"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__Register__Offsets.html">Register Offsets</a></td></tr>
<tr class="memdesc:group__RPU__Register__Offsets"><td class="mdescLeft">&#160;</td><td class="mdescRight">RPU Peripheral Register Offsets from the RPU Base Peripheral Address. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__GCR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__GCR.html">RPU_GCR</a></td></tr>
<tr class="memdesc:group__RPU__GCR"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCR Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SIR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SIR.html">RPU_SIR</a></td></tr>
<tr class="memdesc:group__RPU__SIR"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIR Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__FCR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__FCR.html">RPU_FCR</a></td></tr>
<tr class="memdesc:group__RPU__FCR"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCR Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__CRYPTO"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__CRYPTO.html">RPU_CRYPTO</a></td></tr>
<tr class="memdesc:group__RPU__CRYPTO"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crypto Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__WDT0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__WDT0.html">RPU_WDT0</a></td></tr>
<tr class="memdesc:group__RPU__WDT0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog 0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__WDT1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__WDT1.html">RPU_WDT1</a></td></tr>
<tr class="memdesc:group__RPU__WDT1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog 1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__WDT2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__WDT2.html">RPU_WDT2</a></td></tr>
<tr class="memdesc:group__RPU__WDT2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog 2 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SMON"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SMON.html">RPU_SMON</a></td></tr>
<tr class="memdesc:group__RPU__SMON"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMON Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SIMO"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SIMO.html">RPU_SIMO</a></td></tr>
<tr class="memdesc:group__RPU__SIMO"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIMO Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__DVS"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__DVS.html">RPU_DVS</a></td></tr>
<tr class="memdesc:group__RPU__DVS"><td class="mdescLeft">&#160;</td><td class="mdescRight">DVS Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__BBSIR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__BBSIR.html">RPU_BBSIR</a></td></tr>
<tr class="memdesc:group__RPU__BBSIR"><td class="mdescLeft">&#160;</td><td class="mdescRight">BBSIR Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__RTC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__RTC.html">RPU_RTC</a></td></tr>
<tr class="memdesc:group__RPU__RTC"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__WUT"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__WUT.html">RPU_WUT</a></td></tr>
<tr class="memdesc:group__RPU__WUT"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Timer Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__PWRSEQ"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__PWRSEQ.html">RPU_PWRSEQ</a></td></tr>
<tr class="memdesc:group__RPU__PWRSEQ"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Sequencer Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__BBCR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__BBCR.html">RPU_BBCR</a></td></tr>
<tr class="memdesc:group__RPU__BBCR"><td class="mdescLeft">&#160;</td><td class="mdescRight">BBCR Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__GPIO0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__GPIO0.html">RPU_GPIO0</a></td></tr>
<tr class="memdesc:group__RPU__GPIO0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__GPIO1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__GPIO1.html">RPU_GPIO1</a></td></tr>
<tr class="memdesc:group__RPU__GPIO1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TMR0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TMR0.html">RPU_TMR0</a></td></tr>
<tr class="memdesc:group__RPU__TMR0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TMR1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TMR1.html">RPU_TMR1</a></td></tr>
<tr class="memdesc:group__RPU__TMR1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TMR2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TMR2.html">RPU_TMR2</a></td></tr>
<tr class="memdesc:group__RPU__TMR2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR2 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TMR3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TMR3.html">RPU_TMR3</a></td></tr>
<tr class="memdesc:group__RPU__TMR3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR3 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TMR4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TMR4.html">RPU_TMR4</a></td></tr>
<tr class="memdesc:group__RPU__TMR4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR4 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TMR5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TMR5.html">RPU_TMR5</a></td></tr>
<tr class="memdesc:group__RPU__TMR5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TMR5 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__HTIMER0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__HTIMER0.html">RPU_HTIMER0</a></td></tr>
<tr class="memdesc:group__RPU__HTIMER0"><td class="mdescLeft">&#160;</td><td class="mdescRight">HTimer0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__HTIMER1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__HTIMER1.html">RPU_HTIMER1</a></td></tr>
<tr class="memdesc:group__RPU__HTIMER1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HTimer1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__I2C0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__I2C0.html">RPU_I2C0</a></td></tr>
<tr class="memdesc:group__RPU__I2C0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__I2C1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__I2C1.html">RPU_I2C1</a></td></tr>
<tr class="memdesc:group__RPU__I2C1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__I2C2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__I2C2.html">RPU_I2C2</a></td></tr>
<tr class="memdesc:group__RPU__I2C2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SPIXIPM"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SPIXIPM.html">RPU_SPIXIPM</a></td></tr>
<tr class="memdesc:group__RPU__SPIXIPM"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI-XIP Master Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SPIXIPMC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SPIXIPMC.html">RPU_SPIXIPMC</a></td></tr>
<tr class="memdesc:group__RPU__SPIXIPMC"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI-XIP Master Controller Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__DMA0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__DMA0.html">RPU_DMA0</a></td></tr>
<tr class="memdesc:group__RPU__DMA0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__FLC0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__FLC0.html">RPU_FLC0</a></td></tr>
<tr class="memdesc:group__RPU__FLC0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash 0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__FLC1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__FLC1.html">RPU_FLC1</a></td></tr>
<tr class="memdesc:group__RPU__FLC1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash 1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__ICACHE0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__ICACHE0.html">RPU_ICACHE0</a></td></tr>
<tr class="memdesc:group__RPU__ICACHE0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Cache 0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__ICACHE1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__ICACHE1.html">RPU_ICACHE1</a></td></tr>
<tr class="memdesc:group__RPU__ICACHE1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Cache 1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__ICACHEXIP"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__ICACHEXIP.html">RPU_ICACHEXIP</a></td></tr>
<tr class="memdesc:group__RPU__ICACHEXIP"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction Cache XIP Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__DCACHE"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__DCACHE.html">RPU_DCACHE</a></td></tr>
<tr class="memdesc:group__RPU__DCACHE"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Cache Controller Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__ADC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__ADC.html">RPU_ADC</a></td></tr>
<tr class="memdesc:group__RPU__ADC"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__DMA1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__DMA1.html">RPU_DMA1</a></td></tr>
<tr class="memdesc:group__RPU__DMA1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SDMA"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SDMA.html">RPU_SDMA</a></td></tr>
<tr class="memdesc:group__RPU__SDMA"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDMA Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SDHCCTRL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SDHCCTRL.html">RPU_SDHCCTRL</a></td></tr>
<tr class="memdesc:group__RPU__SDHCCTRL"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDHC Controller Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SPID"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SPID.html">RPU_SPID</a></td></tr>
<tr class="memdesc:group__RPU__SPID"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Controller Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__PT"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__PT.html">RPU_PT</a></td></tr>
<tr class="memdesc:group__RPU__PT"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Train Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__OWM"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__OWM.html">RPU_OWM</a></td></tr>
<tr class="memdesc:group__RPU__OWM"><td class="mdescLeft">&#160;</td><td class="mdescRight">One Wire Master Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SEMA"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SEMA.html">RPU_SEMA</a></td></tr>
<tr class="memdesc:group__RPU__SEMA"><td class="mdescLeft">&#160;</td><td class="mdescRight">Semaphores Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__UART0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__UART0.html">RPU_UART0</a></td></tr>
<tr class="memdesc:group__RPU__UART0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__UART1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__UART1.html">RPU_UART1</a></td></tr>
<tr class="memdesc:group__RPU__UART1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__UART2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__UART2.html">RPU_UART2</a></td></tr>
<tr class="memdesc:group__RPU__UART2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__QSPI1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__QSPI1.html">RPU_QSPI1</a></td></tr>
<tr class="memdesc:group__RPU__QSPI1"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__QSPI2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__QSPI2.html">RPU_QSPI2</a></td></tr>
<tr class="memdesc:group__RPU__QSPI2"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI2 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__AUDIO"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__AUDIO.html">RPU_AUDIO</a></td></tr>
<tr class="memdesc:group__RPU__AUDIO"><td class="mdescLeft">&#160;</td><td class="mdescRight">Audio Subsystem Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__TRNG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__TRNG.html">RPU_TRNG</a></td></tr>
<tr class="memdesc:group__RPU__TRNG"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRNG Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__BTLE"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__BTLE.html">RPU_BTLE</a></td></tr>
<tr class="memdesc:group__RPU__BTLE"><td class="mdescLeft">&#160;</td><td class="mdescRight">BTLE Registers Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__USBHS"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__USBHS.html">RPU_USBHS</a></td></tr>
<tr class="memdesc:group__RPU__USBHS"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBHS Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SDIO"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SDIO.html">RPU_SDIO</a></td></tr>
<tr class="memdesc:group__RPU__SDIO"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDIO Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SPIXIPMFIFO"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SPIXIPMFIFO.html">RPU_SPIXIPMFIFO</a></td></tr>
<tr class="memdesc:group__RPU__SPIXIPMFIFO"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI XIP Master FIFO Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__QSPI0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__QSPI0.html">RPU_QSPI0</a></td></tr>
<tr class="memdesc:group__RPU__QSPI0"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM0.html">RPU_SRAM0</a></td></tr>
<tr class="memdesc:group__RPU__SRAM0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM0 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM1.html">RPU_SRAM1</a></td></tr>
<tr class="memdesc:group__RPU__SRAM1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM1 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM2.html">RPU_SRAM2</a></td></tr>
<tr class="memdesc:group__RPU__SRAM2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM2 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM3.html">RPU_SRAM3</a></td></tr>
<tr class="memdesc:group__RPU__SRAM3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM3 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM4.html">RPU_SRAM4</a></td></tr>
<tr class="memdesc:group__RPU__SRAM4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM4 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM5.html">RPU_SRAM5</a></td></tr>
<tr class="memdesc:group__RPU__SRAM5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM5 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RPU__SRAM6"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RPU__SRAM6.html">RPU_SRAM6</a></td></tr>
<tr class="memdesc:group__RPU__SRAM6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM6 Protection Register. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html">mxc_rpu_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure type to access the RPU Registers.  <a href="structmxc__rpu__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Resource Protection Unit </p>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
