{
  "O_BUFT": {
    "IOSTANDARD==DEFAULT": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ],
    "IOSTANDARD==LVCMOS_12": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ],
    "IOSTANDARD==LVCMOS_15": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ],
    "IOSTANDARD==LVCMOS_18_HP": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ],
    "IOSTANDARD==LVCMOS_18_HR": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ],
    "IOSTANDARD==LVCMOS_25": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ],
    "IOSTANDARD==LVCMOS_33": [
      {
        "attr": "RATE",
        "value": "Three"
      },
      {
        "attr": "MASTER_SLAVE",
        "value": "Slave"
      },
      {
        "attr": "PEER_IS_ON",
        "value": "PEER_on"
      },
      {
        "attr": "TX_DDR_MODE",
        "value": "TX_direct"
      },
      {
        "attr": "TX_BYPASS",
        "value": "TX_bypass"
      },
      {
        "attr": "TX_CLK_PHASE",
        "value": "TX_phase_0"
      },
      {
        "attr": "RX_DDR_MODE",
        "value": "RX_direct"
      },
      {
        "attr": "RX_BYPASS",
        "value": "RX_bypass"
      },
      {
        "attr": "RX_DLY",
        "value": "__DONT__"
      },
      {
        "attr": "RX_DPA_MODE",
        "value": "RX_dpa_off"
      },
      {
        "attr": "RX_MIPI_MODE",
        "value": "RX_mipi_off"
      },
      {
        "attr": "TX_MODE",
        "value": "TX_enable"
      },
      {
        "attr": "RX_MODE",
        "value": "__DONT__"
      },
      {
        "attr": "DFEN",
        "value": "SingleEnded"
      },
      {
        "attr": "SR",
        "value": "SR_disable"
      },
      {
        "attr": "PE",
        "value": "__DONT__"
      },
      {
        "attr": "PUD",
        "value": "__DONT__"
      },
      {
        "attr": "DFODTEN",
        "value": "DF_odt_disable"
      },
      {
        "attr": "MC",
        "value": "4'd1"
      }
    ]
  }
}