INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sim_1/imports/tb/model_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module model_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/seq_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/seq_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/seq_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/seq_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2458] undeclared symbol tfifo_wr, assumed default net type wire [D:/KaiEmanuel/lab1/lab1.srcs/sources_1/imports/rtl/uart_top.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.srcs/sim_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KaiEmanuel/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
