{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575066084121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575066084131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 17:21:23 2019 " "Processing started: Fri Nov 29 17:21:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575066084131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066084131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mining_hardware -c mining_hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off mining_hardware -c mining_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066084136 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1575066085413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_w_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_w_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_w_mem " "Found entity 1: sha256_w_mem" {  } { { "sha256_w_mem.v" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_w_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066106024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066106024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_stream " "Found entity 1: sha256_stream" {  } { { "sha256_stream.v" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_stream.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066106183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066106183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_k_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_k_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_k_constants " "Found entity 1: sha256_k_constants" {  } { { "sha256_k_constants.v" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_k_constants.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066106269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066106269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "sha256_core.v" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_core.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066106402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066106402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.v" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066106520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066106520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tiempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tiempo-tiempoArch " "Found design unit 1: tiempo-tiempoArch" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114275 ""} { "Info" "ISGN_ENTITY_NAME" "1 tiempo " "Found entity 1: tiempo" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_outregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_outregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_outregister-register_arch " "Found design unit 1: sha256_outregister-register_arch" {  } { { "sha256_outregister.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_outregister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114295 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_outregister " "Found entity 1: sha256_outregister" {  } { { "sha256_outregister.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_outregister.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_converter-rtl " "Found design unit 1: serial_converter-rtl" {  } { { "serial_converter.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/serial_converter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114392 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_converter " "Found entity 1: serial_converter" {  } { { "serial_converter.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/serial_converter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salida_tr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file salida_tr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 salida_tr-salida_trArchh " "Found design unit 1: salida_tr-salida_trArchh" {  } { { "salida_tr.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/salida_tr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114425 ""} { "Info" "ISGN_ENTITY_NAME" "1 salida_tr " "Found entity 1: salida_tr" {  } { { "salida_tr.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/salida_tr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Salida-Reg_SalidaArchh " "Found design unit 1: Reg_Salida-Reg_SalidaArchh" {  } { { "Reg_Salida.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Salida.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Salida " "Found entity 1: Reg_Salida" {  } { { "Reg_Salida.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Salida.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_num_ceros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_num_ceros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Num_Ceros-Reg_Num_CerosArchh " "Found design unit 1: Reg_Num_Ceros-Reg_Num_CerosArchh" {  } { { "Reg_Num_Ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Num_Ceros.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Num_Ceros " "Found entity 1: Reg_Num_Ceros" {  } { { "Reg_Num_Ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Num_Ceros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Nonce-Reg_NonceArchh " "Found design unit 1: Reg_Nonce-Reg_NonceArchh" {  } { { "Reg_Nonce.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Nonce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Nonce " "Found entity 1: Reg_Nonce" {  } { { "Reg_Nonce.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Nonce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_go.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_go.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Go-Reg_GoArchh " "Found design unit 1: Reg_Go-Reg_GoArchh" {  } { { "Reg_Go.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Go.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Go " "Found entity 1: Reg_Go" {  } { { "Reg_Go.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/Reg_Go.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_semillas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_semillas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_semillas-registersem_arch " "Found design unit 1: registro_semillas-registersem_arch" {  } { { "registro_semillas.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/registro_semillas.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114658 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_semillas " "Found entity 1: registro_semillas" {  } { { "registro_semillas.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/registro_semillas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/RAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114824 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonce_build.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nonce_build.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nonce_build-nbuild_arch " "Found design unit 1: nonce_build-nbuild_arch" {  } { { "nonce_build.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/nonce_build.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114881 ""} { "Info" "ISGN_ENTITY_NAME" "1 nonce_build " "Found entity 1: nonce_build" {  } { { "nonce_build.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/nonce_build.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-mult_arch " "Found design unit 1: multiplicador-mult_arch" {  } { { "multiplicador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/multiplicador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114963 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/multiplicador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066114963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066114963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mining_hardware_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mining_hardware_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mining_hardware_tb-testbench_hw " "Found design unit 1: mining_hardware_tb-testbench_hw" {  } { { "mining_hardware_tb.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware_tb.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115063 ""} { "Info" "ISGN_ENTITY_NAME" "1 mining_hardware_tb " "Found entity 1: mining_hardware_tb" {  } { { "mining_hardware_tb.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inregister_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inregister_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inregister_sha256-inregister_arch " "Found design unit 1: inregister_sha256-inregister_arch" {  } { { "inregister_sha256.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/inregister_sha256.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115098 ""} { "Info" "ISGN_ENTITY_NAME" "1 inregister_sha256 " "Found entity 1: inregister_sha256" {  } { { "inregister_sha256.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/inregister_sha256.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generacion_nonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generacion_nonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generacion_nonce-generacion_nonceArch " "Found design unit 1: generacion_nonce-generacion_nonceArch" {  } { { "generacion_nonce.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115229 ""} { "Info" "ISGN_ENTITY_NAME" "1 generacion_nonce " "Found entity 1: generacion_nonce" {  } { { "generacion_nonce.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcion_hash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file funcion_hash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 funcion_hash-funcion_hashARCH " "Found design unit 1: funcion_hash-funcion_hashARCH" {  } { { "funcion_hash.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115344 ""} { "Info" "ISGN_ENTITY_NAME" "1 funcion_hash " "Found entity 1: funcion_hash" {  } { { "funcion_hash.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrados_medios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrados_medios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrados_medios-cuadm_arch " "Found design unit 1: cuadrados_medios-cuadm_arch" {  } { { "cuadrados_medios.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cuadrados_medios.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115387 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrados_medios " "Found entity 1: cuadrados_medios" {  } { { "cuadrados_medios.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cuadrados_medios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cron1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cron1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cron1-cron1Arch " "Found design unit 1: cron1-cron1Arch" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cron1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115427 ""} { "Info" "ISGN_ENTITY_NAME" "1 cron1 " "Found entity 1: cron1" {  } { { "cron1.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cron1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_t-cont_tArchh " "Found design unit 1: cont_t-cont_tArchh" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115485 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_t " "Found entity 1: cont_t" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_normal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_normal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_normal-contNArchh " "Found design unit 1: cont_normal-contNArchh" {  } { { "cont_normal.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_normal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115544 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_normal " "Found entity 1: cont_normal" {  } { { "cont_normal.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_normal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_c-cont_cArchh " "Found design unit 1: cont_c-cont_cArchh" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115592 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_c " "Found entity 1: cont_c" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_inoutregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_inoutregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_inoutregister-oneHot " "Found design unit 1: control_inoutregister-oneHot" {  } { { "control_inoutregister.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/control_inoutregister.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115677 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_inoutregister " "Found entity 1: control_inoutregister" {  } { { "control_inoutregister.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/control_inoutregister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_gen_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_gen_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_gen_n-controlgenn " "Found design unit 1: control_gen_n-controlgenn" {  } { { "control_gen_n.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/control_gen_n.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115742 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_gen_n " "Found entity 1: control_gen_n" {  } { { "control_gen_n.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/control_gen_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltransmision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controltransmision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controltransmision-oneHot " "Found design unit 1: controltransmision-oneHot" {  } { { "controltransmision.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controltransmision.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115793 ""} { "Info" "ISGN_ENTITY_NAME" "1 controltransmision " "Found entity 1: controltransmision" {  } { { "controltransmision.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controltransmision.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlrecepcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlrecepcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlrecepcion-oneHot " "Found design unit 1: controlrecepcion-oneHot" {  } { { "controlrecepcion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controlrecepcion.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115865 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlrecepcion " "Found entity 1: controlrecepcion" {  } { { "controlrecepcion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controlrecepcion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlglobal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlglobal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlGLOBAL-controlglob " "Found design unit 1: controlGLOBAL-controlglob" {  } { { "controlGLOBAL.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controlGLOBAL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115948 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlGLOBAL " "Found entity 1: controlGLOBAL" {  } { { "controlGLOBAL.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controlGLOBAL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contGEN-contGENArchh " "Found design unit 1: contGEN-contGENArchh" {  } { { "contGEN.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/contGEN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115996 ""} { "Info" "ISGN_ENTITY_NAME" "1 contGEN " "Found entity 1: contGEN" {  } { { "contGEN.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/contGEN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066115996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066115996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-contArchh " "Found design unit 1: cont-contArchh" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116034 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comunicacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comunicacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comunicacion-comunicacionARCH " "Found design unit 1: comunicacion-comunicacionARCH" {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116132 ""} { "Info" "ISGN_ENTITY_NAME" "1 comunicacion " "Found entity 1: comunicacion" {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_ceros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_ceros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_ceros-zeros " "Found design unit 1: comparador_ceros-zeros" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116173 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_ceros " "Found entity 1: comparador_ceros" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparador_arch " "Found design unit 1: comparador-comparador_arch" {  } { { "comparador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116223 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_ascii-behaviour2 " "Found design unit 1: bin_to_ascii-behaviour2" {  } { { "bin_to_ascii.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/bin_to_ascii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116259 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii " "Found entity 1: bin_to_ascii" {  } { { "bin_to_ascii.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/bin_to_ascii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_to_integer-behaviour " "Found design unit 1: ascii_to_integer-behaviour" {  } { { "ascii_to_integer.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/ascii_to_integer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116317 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_integer " "Found entity 1: ascii_to_integer" {  } { { "ascii_to_integer.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/ascii_to_integer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mining_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mining_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mining_hardware-mining_hardwareARCH " "Found design unit 1: mining_hardware-mining_hardwareARCH" {  } { { "mining_hardware.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mining_hardware " "Found entity 1: mining_hardware" {  } { { "mining_hardware.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066116406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066116406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mining_hardware " "Elaborating entity \"mining_hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575066119054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "row_rd_addr mining_hardware.vhd(65) " "VHDL Signal Declaration warning at mining_hardware.vhd(65): used implicit default value for signal \"row_rd_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mining_hardware.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575066120063 "|mining_hardware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test mining_hardware.vhd(72) " "Verilog HDL or VHDL warning at mining_hardware.vhd(72): object \"test\" assigned a value but never read" {  } { { "mining_hardware.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066120172 "|mining_hardware"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go mining_hardware.vhd(95) " "Verilog HDL or VHDL warning at mining_hardware.vhd(95): object \"go\" assigned a value but never read" {  } { { "mining_hardware.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066120175 "|mining_hardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiempo tiempo:cuenta_tiempo " "Elaborating entity \"tiempo\" for hierarchy \"tiempo:cuenta_tiempo\"" {  } { { "mining_hardware.vhd" "cuenta_tiempo" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066124556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena1 tiempo.vhd(24) " "Verilog HDL or VHDL warning at tiempo.vhd(24): object \"ena1\" assigned a value but never read" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066124558 "|mining_hardware|tiempo:cuenta_tiempo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syn1 tiempo.vhd(24) " "Verilog HDL or VHDL warning at tiempo.vhd(24): object \"syn1\" assigned a value but never read" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066124558 "|mining_hardware|tiempo:cuenta_tiempo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syn2 tiempo.vhd(24) " "Verilog HDL or VHDL warning at tiempo.vhd(24): object \"syn2\" assigned a value but never read" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066124558 "|mining_hardware|tiempo:cuenta_tiempo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syn3 tiempo.vhd(24) " "Verilog HDL or VHDL warning at tiempo.vhd(24): object \"syn3\" assigned a value but never read" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066124558 "|mining_hardware|tiempo:cuenta_tiempo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syn4 tiempo.vhd(24) " "Verilog HDL or VHDL warning at tiempo.vhd(24): object \"syn4\" assigned a value but never read" {  } { { "tiempo.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066124558 "|mining_hardware|tiempo:cuenta_tiempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_t tiempo:cuenta_tiempo\|cont_t:contModule_1 " "Elaborating entity \"cont_t\" for hierarchy \"tiempo:cuenta_tiempo\|cont_t:contModule_1\"" {  } { { "tiempo.vhd" "contModule_1" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066124693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_t tiempo:cuenta_tiempo\|cont_t:contModule_2 " "Elaborating entity \"cont_t\" for hierarchy \"tiempo:cuenta_tiempo\|cont_t:contModule_2\"" {  } { { "tiempo.vhd" "contModule_2" { Text "C:/Users/estudiante/Documents/mining_hardware/tiempo.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066125470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Go Reg_Go:registro_go " "Elaborating entity \"Reg_Go\" for hierarchy \"Reg_Go:registro_go\"" {  } { { "mining_hardware.vhd" "registro_go" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066125978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Nonce Reg_Nonce:Module_RegistroNonce " "Elaborating entity \"Reg_Nonce\" for hierarchy \"Reg_Nonce:Module_RegistroNonce\"" {  } { { "mining_hardware.vhd" "Module_RegistroNonce" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066126322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funcion_hash funcion_hash:Module_funcion_hash " "Elaborating entity \"funcion_hash\" for hierarchy \"funcion_hash:Module_funcion_hash\"" {  } { { "mining_hardware.vhd" "Module_funcion_hash" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066126497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error funcion_hash.vhd(25) " "Verilog HDL or VHDL warning at funcion_hash.vhd(25): object \"error\" assigned a value but never read" {  } { { "funcion_hash.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066126500 "|mining_hardware|funcion_hash:Module_funcion_hash"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxtickw funcion_hash.vhd(25) " "Verilog HDL or VHDL warning at funcion_hash.vhd(25): object \"maxtickw\" assigned a value but never read" {  } { { "funcion_hash.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066126500 "|mining_hardware|funcion_hash:Module_funcion_hash"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxtickr funcion_hash.vhd(25) " "Verilog HDL or VHDL warning at funcion_hash.vhd(25): object \"maxtickr\" assigned a value but never read" {  } { { "funcion_hash.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066126500 "|mining_hardware|funcion_hash:Module_funcion_hash"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256 funcion_hash:Module_funcion_hash\|sha256:Module_SHA256 " "Elaborating entity \"sha256\" for hierarchy \"funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\"" {  } { { "funcion_hash.vhd" "Module_SHA256" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066126652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core " "Elaborating entity \"sha256_core\" for hierarchy \"funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\"" {  } { { "sha256.v" "core" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066128414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_k_constants funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\|sha256_k_constants:k_constants_inst " "Elaborating entity \"sha256_k_constants\" for hierarchy \"funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\|sha256_k_constants:k_constants_inst\"" {  } { { "sha256_core.v" "k_constants_inst" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_core.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066128924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_w_mem funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\|sha256_w_mem:w_mem_inst " "Elaborating entity \"sha256_w_mem\" for hierarchy \"funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\|sha256_w_mem:w_mem_inst\"" {  } { { "sha256_core.v" "w_mem_inst" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_core.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066129431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_outregister funcion_hash:Module_funcion_hash\|sha256_outregister:Module_SHAoutRegister " "Elaborating entity \"sha256_outregister\" for hierarchy \"funcion_hash:Module_funcion_hash\|sha256_outregister:Module_SHAoutRegister\"" {  } { { "funcion_hash.vhd" "Module_SHAoutRegister" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066129615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inregister_sha256 funcion_hash:Module_funcion_hash\|inregister_sha256:Module_inregisterSHA " "Elaborating entity \"inregister_sha256\" for hierarchy \"funcion_hash:Module_funcion_hash\|inregister_sha256:Module_inregisterSHA\"" {  } { { "funcion_hash.vhd" "Module_inregisterSHA" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066129850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_inoutregister funcion_hash:Module_funcion_hash\|control_inoutregister:Module_controlInOutRegister " "Elaborating entity \"control_inoutregister\" for hierarchy \"funcion_hash:Module_funcion_hash\|control_inoutregister:Module_controlInOutRegister\"" {  } { { "funcion_hash.vhd" "Module_controlInOutRegister" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_data_control control_inoutregister.vhd(36) " "Verilog HDL or VHDL warning at control_inoutregister.vhd(36): object \"read_data_control\" assigned a value but never read" {  } { { "control_inoutregister.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/control_inoutregister.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066130078 "|mining_hardware|funcion_hash:Module_funcion_hash|control_inoutregister:Module_controlInOutRegister"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_Registro_first_time control_inoutregister.vhd(38) " "Verilog HDL or VHDL warning at control_inoutregister.vhd(38): object \"signal_Registro_first_time\" assigned a value but never read" {  } { { "control_inoutregister.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/control_inoutregister.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066130078 "|mining_hardware|funcion_hash:Module_funcion_hash|control_inoutregister:Module_controlInOutRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw " "Elaborating entity \"cont\" for hierarchy \"funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\"" {  } { { "funcion_hash.vhd" "Module_ContRegisterw" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr " "Elaborating entity \"cont\" for hierarchy \"funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\"" {  } { { "funcion_hash.vhd" "Module_ContRegisterr" { Text "C:/Users/estudiante/Documents/mining_hardware/funcion_hash.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generacion_nonce generacion_nonce:Module_generacion_nonce " "Elaborating entity \"generacion_nonce\" for hierarchy \"generacion_nonce:Module_generacion_nonce\"" {  } { { "mining_hardware.vhd" "Module_generacion_nonce" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador " "Elaborating entity \"multiplicador\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\"" {  } { { "generacion_nonce.vhd" "Modulemultiplicador" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130556 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataa multiplicador.vhd(34) " "VHDL Process Statement warning at multiplicador.vhd(34): signal \"dataa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplicador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/multiplicador.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575066130603 "|mining_hardware|generacion_nonce:Module_generacion_nonce|multiplicador:Modulemultiplicador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador generacion_nonce:Module_generacion_nonce\|comparador:Module_comparador " "Elaborating entity \"comparador\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|comparador:Module_comparador\"" {  } { { "generacion_nonce.vhd" "Module_comparador" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130711 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ceros comparador.vhd(22) " "VHDL Signal Declaration warning at comparador.vhd(22): used explicit default value for signal \"ceros\" because signal was never assigned a value" {  } { { "comparador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066130711 "|mining_hardware|generacion_nonce:Module_generacion_nonce|comparador:Module_comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ceros comparador.vhd(28) " "VHDL Process Statement warning at comparador.vhd(28): signal \"ceros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575066130711 "|mining_hardware|generacion_nonce:Module_generacion_nonce|comparador:Module_comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonce_build generacion_nonce:Module_generacion_nonce\|nonce_build:Module_nonce_build " "Elaborating entity \"nonce_build\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|nonce_build:Module_nonce_build\"" {  } { { "generacion_nonce.vhd" "Module_nonce_build" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuadrados_medios generacion_nonce:Module_generacion_nonce\|cuadrados_medios:Module_cuadrados_medios " "Elaborating entity \"cuadrados_medios\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|cuadrados_medios:Module_cuadrados_medios\"" {  } { { "generacion_nonce.vhd" "Module_cuadrados_medios" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066130994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_semillas generacion_nonce:Module_generacion_nonce\|registro_semillas:Module_registro_semillas " "Elaborating entity \"registro_semillas\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|registro_semillas:Module_registro_semillas\"" {  } { { "generacion_nonce.vhd" "Module_registro_semillas" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066131099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_gen_n generacion_nonce:Module_generacion_nonce\|control_gen_n:Module_control_nonce " "Elaborating entity \"control_gen_n\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|control_gen_n:Module_control_nonce\"" {  } { { "generacion_nonce.vhd" "Module_control_nonce" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066131213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contGEN generacion_nonce:Module_generacion_nonce\|contGEN:Module_ContRegisterseq " "Elaborating entity \"contGEN\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|contGEN:Module_ContRegisterseq\"" {  } { { "generacion_nonce.vhd" "Module_ContRegisterseq" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066131368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_normal generacion_nonce:Module_generacion_nonce\|cont_normal:Module_ContSeedRst " "Elaborating entity \"cont_normal\" for hierarchy \"generacion_nonce:Module_generacion_nonce\|cont_normal:Module_ContSeedRst\"" {  } { { "generacion_nonce.vhd" "Module_ContSeedRst" { Text "C:/Users/estudiante/Documents/mining_hardware/generacion_nonce.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066131575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlGLOBAL controlGLOBAL:Module_controlGLOBAL " "Elaborating entity \"controlGLOBAL\" for hierarchy \"controlGLOBAL:Module_controlGLOBAL\"" {  } { { "mining_hardware.vhd" "Module_controlGLOBAL" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066131728 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "bloques_cuenta controlGLOBAL.vhd(43) " "VHDL warning at controlGLOBAL.vhd(43): sensitivity list already contains bloques_cuenta" {  } { { "controlGLOBAL.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controlGLOBAL.vhd" 43 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066131774 "|mining_hardware|controlGLOBAL:Module_controlGLOBAL"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "contB controlGLOBAL.vhd(43) " "VHDL warning at controlGLOBAL.vhd(43): sensitivity list already contains contB" {  } { { "controlGLOBAL.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/controlGLOBAL.vhd" 43 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066131774 "|mining_hardware|controlGLOBAL:Module_controlGLOBAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_ceros comparador_ceros:Module_Comparador_ceros " "Elaborating entity \"comparador_ceros\" for hierarchy \"comparador_ceros:Module_Comparador_ceros\"" {  } { { "mining_hardware.vhd" "Module_Comparador_ceros" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066131905 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b128 comparador_ceros.vhd(18) " "VHDL Signal Declaration warning at comparador_ceros.vhd(18): used explicit default value for signal \"b128\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131906 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b64 comparador_ceros.vhd(19) " "VHDL Signal Declaration warning at comparador_ceros.vhd(19): used explicit default value for signal \"b64\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131906 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b32 comparador_ceros.vhd(20) " "VHDL Signal Declaration warning at comparador_ceros.vhd(20): used explicit default value for signal \"b32\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b28 comparador_ceros.vhd(21) " "VHDL Signal Declaration warning at comparador_ceros.vhd(21): used explicit default value for signal \"b28\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b24 comparador_ceros.vhd(22) " "VHDL Signal Declaration warning at comparador_ceros.vhd(22): used explicit default value for signal \"b24\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b20 comparador_ceros.vhd(23) " "VHDL Signal Declaration warning at comparador_ceros.vhd(23): used explicit default value for signal \"b20\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b16 comparador_ceros.vhd(24) " "VHDL Signal Declaration warning at comparador_ceros.vhd(24): used explicit default value for signal \"b16\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b12 comparador_ceros.vhd(25) " "VHDL Signal Declaration warning at comparador_ceros.vhd(25): used explicit default value for signal \"b12\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b8 comparador_ceros.vhd(26) " "VHDL Signal Declaration warning at comparador_ceros.vhd(26): used explicit default value for signal \"b8\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b4 comparador_ceros.vhd(27) " "VHDL Signal Declaration warning at comparador_ceros.vhd(27): used explicit default value for signal \"b4\" because signal was never assigned a value" {  } { { "comparador_ceros.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comparador_ceros.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575066131907 "|mining_hardware|comparador_ceros:Module_Comparador_ceros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_normal cont_normal:Module_ContB " "Elaborating entity \"cont_normal\" for hierarchy \"cont_normal:Module_ContB\"" {  } { { "mining_hardware.vhd" "Module_ContB" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066132050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comunicacion comunicacion:Module_comunicacion " "Elaborating entity \"comunicacion\" for hierarchy \"comunicacion:Module_comunicacion\"" {  } { { "mining_hardware.vhd" "Module_comunicacion" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066132151 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bloques_cuenta comunicacion.vhd(42) " "VHDL Signal Declaration warning at comunicacion.vhd(42): used implicit default value for signal \"bloques_cuenta\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575066132152 "|mining_hardware|comunicacion:Module_comunicacion"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fin_envio_msg comunicacion.vhd(48) " "VHDL Signal Declaration warning at comunicacion.vhd(48): used implicit default value for signal \"fin_envio_msg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575066132153 "|mining_hardware|comunicacion:Module_comunicacion"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counttr comunicacion.vhd(65) " "Verilog HDL or VHDL warning at comunicacion.vhd(65): object \"counttr\" assigned a value but never read" {  } { { "comunicacion.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575066132154 "|mining_hardware|comunicacion:Module_comunicacion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlrecepcion comunicacion:Module_comunicacion\|controlrecepcion:controlre " "Elaborating entity \"controlrecepcion\" for hierarchy \"comunicacion:Module_comunicacion\|controlrecepcion:controlre\"" {  } { { "comunicacion.vhd" "controlre" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066132263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Num_Ceros comunicacion:Module_comunicacion\|Reg_Num_Ceros:Registro_numceros " "Elaborating entity \"Reg_Num_Ceros\" for hierarchy \"comunicacion:Module_comunicacion\|Reg_Num_Ceros:Registro_numceros\"" {  } { { "comunicacion.vhd" "Registro_numceros" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066132359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_integer comunicacion:Module_comunicacion\|ascii_to_integer:Numcerosinteger " "Elaborating entity \"ascii_to_integer\" for hierarchy \"comunicacion:Module_comunicacion\|ascii_to_integer:Numcerosinteger\"" {  } { { "comunicacion.vhd" "Numcerosinteger" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066132442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:contvelocidad " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:contvelocidad\"" {  } { { "comunicacion.vhd" "contvelocidad" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066132937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:contmitadvelocidad " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:contmitadvelocidad\"" {  } { { "comunicacion.vhd" "contmitadvelocidad" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066133032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:contceros " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:contceros\"" {  } { { "comunicacion.vhd" "contceros" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066133750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:contfinal " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:contfinal\"" {  } { { "comunicacion.vhd" "contfinal" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066133921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:contbitss " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:contbitss\"" {  } { { "comunicacion.vhd" "contbitss" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066134148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:cont512s " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:cont512s\"" {  } { { "comunicacion.vhd" "cont512s" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066134309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM comunicacion:Module_comunicacion\|RAM:memoria " "Elaborating entity \"RAM\" for hierarchy \"comunicacion:Module_comunicacion\|RAM:memoria\"" {  } { { "comunicacion.vhd" "memoria" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066134462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controltransmision comunicacion:Module_comunicacion\|controltransmision:controltr " "Elaborating entity \"controltransmision\" for hierarchy \"comunicacion:Module_comunicacion\|controltransmision:controltr\"" {  } { { "comunicacion.vhd" "controltr" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066136279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_c comunicacion:Module_comunicacion\|cont_c:contbitss2 " "Elaborating entity \"cont_c\" for hierarchy \"comunicacion:Module_comunicacion\|cont_c:contbitss2\"" {  } { { "comunicacion.vhd" "contbitss2" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066136464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_converter comunicacion:Module_comunicacion\|serial_converter:registro " "Elaborating entity \"serial_converter\" for hierarchy \"comunicacion:Module_comunicacion\|serial_converter:registro\"" {  } { { "comunicacion.vhd" "registro" { Text "C:/Users/estudiante/Documents/mining_hardware/comunicacion.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066136521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "salida_tr salida_tr:Module_salidatrans " "Elaborating entity \"salida_tr\" for hierarchy \"salida_tr:Module_salidatrans\"" {  } { { "mining_hardware.vhd" "Module_salidatrans" { Text "C:/Users/estudiante/Documents/mining_hardware/mining_hardware.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066136662 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\|sha256_k_constants:k_constants_inst\|Ram0 " "RAM logic \"funcion_hash:Module_funcion_hash\|sha256:Module_SHA256\|sha256_core:core\|sha256_k_constants:k_constants_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "sha256_k_constants.v" "Ram0" { Text "C:/Users/estudiante/Documents/mining_hardware/sha256_k_constants.v" 61 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1575066162052 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1575066162052 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\|Mult0\"" {  } { { "multiplicador.vhd" "Mult0" { Text "C:/Users/estudiante/Documents/mining_hardware/multiplicador.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575066172620 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575066172620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\|lpm_mult:Mult0\"" {  } { { "multiplicador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/multiplicador.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066173134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\|lpm_mult:Mult0 " "Instantiated megafunction \"generacion_nonce:Module_generacion_nonce\|multiplicador:Modulemultiplicador\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575066173245 ""}  } { { "multiplicador.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/multiplicador.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575066173245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "C:/Users/estudiante/Documents/mining_hardware/db/mult_s9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575066173557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066173557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575066198162 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:conttrasmision\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:conttrasmision\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:conttrasmision\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:conttrasmision\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contbitss2\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contbitss2\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contbitss2\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contbitss2\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\|temp\[0\] Low " "Register funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\|temp\[0\] Low " "Register funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\|temp\[0\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\|temp\[5\] High " "Register funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\|temp\[5\] will power up to High" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\|temp\[4\] High " "Register funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\|temp\[4\] will power up to High" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contmitadvelocidad\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contmitadvelocidad\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contmitadvelocidad\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contmitadvelocidad\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contbitss\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contbitss\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contbitss\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contbitss\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contvelocidad\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contvelocidad\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contvelocidad\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contvelocidad\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contceros\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contceros\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contceros\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contceros\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "generacion_nonce:Module_generacion_nonce\|contGEN:Module_ContRegisterseq\|temp\[31\] Low " "Register generacion_nonce:Module_generacion_nonce\|contGEN:Module_ContRegisterseq\|temp\[31\] will power up to Low" {  } { { "contGEN.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/contGEN.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "generacion_nonce:Module_generacion_nonce\|contGEN:Module_ContRegisterseq\|temp\[0\] Low " "Register generacion_nonce:Module_generacion_nonce\|contGEN:Module_ContRegisterseq\|temp\[0\] will power up to Low" {  } { { "contGEN.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/contGEN.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\|temp\[31\] Low " "Register funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterr\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\|temp\[31\] Low " "Register funcion_hash:Module_funcion_hash\|cont:Module_ContRegisterw\|temp\[31\] will power up to Low" {  } { { "cont.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contblocks\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contblocks\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contblocks\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contblocks\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contfinal\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contfinal\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:contfinal\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:contfinal\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cont_normal:Module_ContB\|temp\[0\] Low " "Register cont_normal:Module_ContB\|temp\[0\] will power up to Low" {  } { { "cont_normal.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_normal.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:cont512s\|temp\[31\] Low " "Register comunicacion:Module_comunicacion\|cont_c:cont512s\|temp\[31\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "comunicacion:Module_comunicacion\|cont_c:cont512s\|temp\[0\] Low " "Register comunicacion:Module_comunicacion\|cont_c:cont512s\|temp\[0\] will power up to Low" {  } { { "cont_c.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_c.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "generacion_nonce:Module_generacion_nonce\|cont_normal:Module_ContSeedRst\|temp\[0\] Low " "Register generacion_nonce:Module_generacion_nonce\|cont_normal:Module_ContSeedRst\|temp\[0\] will power up to Low" {  } { { "cont_normal.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_normal.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "generacion_nonce:Module_generacion_nonce\|cont_normal:Module_ContSeedRst\|temp\[31\] Low " "Register generacion_nonce:Module_generacion_nonce\|cont_normal:Module_ContSeedRst\|temp\[31\] will power up to Low" {  } { { "cont_normal.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_normal.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cont_normal:Module_ContB\|temp\[31\] Low " "Register cont_normal:Module_ContB\|temp\[31\] will power up to Low" {  } { { "cont_normal.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_normal.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_4\|temp\[0\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_4\|temp\[0\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_2\|temp\[0\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_2\|temp\[0\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_2\|temp\[31\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_2\|temp\[31\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_1\|temp\[31\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_1\|temp\[31\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_1\|temp\[0\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_1\|temp\[0\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_3\|temp\[0\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_3\|temp\[0\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_3\|temp\[31\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_3\|temp\[31\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_4\|temp\[31\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_4\|temp\[31\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_5\|temp\[0\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_5\|temp\[0\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tiempo:cuenta_tiempo\|cont_t:contModule_5\|temp\[31\] Low " "Register tiempo:cuenta_tiempo\|cont_t:contModule_5\|temp\[31\] will power up to Low" {  } { { "cont_t.vhd" "" { Text "C:/Users/estudiante/Documents/mining_hardware/cont_t.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1575066198999 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1575066198999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575066209508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575066212111 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575066212111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17268 " "Implemented 17268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575066214491 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575066214491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17262 " "Implemented 17262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575066214491 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1575066214491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575066214491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575066215293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 17:23:35 2019 " "Processing ended: Fri Nov 29 17:23:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575066215293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575066215293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575066215293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575066215293 ""}
