module partsel_00946(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [2:30] x4;
  wire signed [0:28] x5;
  wire [0:28] x6;
  wire [29:7] x7;
  wire signed [2:25] x8;
  wire signed [7:29] x9;
  wire [27:3] x10;
  wire [6:31] x11;
  wire [7:30] x12;
  wire [4:27] x13;
  wire signed [3:28] x14;
  wire signed [5:29] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [7:31] p0 = 882321787;
  localparam [6:29] p1 = 358045570;
  localparam [4:28] p2 = 398505422;
  localparam signed [25:3] p3 = 478671778;
  assign x4 = {(x1[23 + s0 -: 5] + p3[15]), {(x2[13] | {2{x2[27 + s1 -: 1]}}), ({{p2[19 +: 2], x0}, p1[8]} + p0[19 +: 3])}};
  assign x5 = (x3[21 -: 1] | x4);
  assign x6 = ((p3[22 -: 2] | ({2{x3}} - p1[0 + s2 -: 8])) | (ctrl[2] && ctrl[0] && !ctrl[3] ? ({2{{p0[21 + s3 +: 8], p3[23 -: 1]}}} | x0[13 -: 2]) : x2));
  assign x7 = (x5 | (p1[11 + s3 +: 3] | (x5[18 -: 3] ^ x3[14 + s0])));
  assign x8 = x3;
  assign x9 = ((x7[22 + s0 -: 8] + (!ctrl[2] && ctrl[2] && !ctrl[2] ? ((x0[6 + s1] & x8[16 -: 2]) + x6[20 -: 3]) : p0[19 + s3 -: 3])) ^ ((p0[15 + s2 -: 1] ^ x2) | x2[16 -: 3]));
  assign x10 = p3;
  assign x11 = x1[17 + s0];
  assign x12 = (p0[17 + s0] + p2[16 +: 4]);
  assign x13 = p1[23 + s1 +: 4];
  assign x14 = p0[14 + s1];
  assign x15 = x10[4 + s0];
  assign y0 = ((ctrl[2] || ctrl[0] && !ctrl[1] ? x0 : (ctrl[3] || !ctrl[2] && !ctrl[1] ? p0[19 + s1 +: 4] : p1)) ^ {2{x10[19]}});
  assign y1 = p2;
  assign y2 = {((p2[19 -: 2] + (!ctrl[1] && !ctrl[0] && ctrl[3] ? (!ctrl[1] || ctrl[3] && ctrl[2] ? p1 : p2[19]) : (p0[17 + s3 +: 2] | ((p2 | (x2 | (p1[8 + s2 -: 2] & x12[22 -: 2]))) ^ x0[4 + s1 +: 8])))) + p2[27 + s0 -: 8]), x3[24 + s1 -: 1]};
  assign y3 = x14[15 -: 1];
endmodule
