[
  {
    "name": "handshake.addf",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-lb": 1, "extra-eq": 0 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t addf -p datatype=$DATA_TYPE",
    "hdl": "verilog"
  },
  {
    "name": "handshake.addi",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t addi -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.andi",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t andi -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.cmpi",
    "parameters": [
      { "name": "PREDICATE", "type": "string" }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t cmpi -p bitwidth=$BITWIDTH predicate=\"'$PREDICATE'\" extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.remsi",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-lb": 1, "extra-eq": 0 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t remsi -p datatype=$DATA_TYPE extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.divsi",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-lb": 1, "extra-eq": 0 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t divsi -p datatype=$DATA_TYPE extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.divui",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-lb": 1, "extra-eq": 0 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t divui -p datatype=$DATA_TYPE extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.extsi",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t extsi -p input_bitwidth=$INPUT_BITWIDTH output_bitwidth=$OUTPUT_BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.extui",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t extui -p input_bitwidth=$INPUT_BITWIDTH output_bitwidth=$OUTPUT_BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.muli",
    "parameters": [
      {"name": "LATENCY", "type": "unsigned"}
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t muli -p bitwidth=$BITWIDTH latency=$LATENCY extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.ori",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t ori -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.select",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t select -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.shli",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t shli -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.shrsi",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t shrsi -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.shrui",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t shrui -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.subi",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t subi -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.trunci",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t trunci -p input_bitwidth=$INPUT_BITWIDTH output_bitwidth=$OUTPUT_BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.xori",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t xori -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.buffer",
    "parameters": [
      {
        "name": "NUM_SLOTS",
        "type": "unsigned"
      },
      {
        "name": "BUFFER_TYPE",
        "type": "string"
      }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t buffer -p num_slots=$NUM_SLOTS bitwidth=$BITWIDTH buffer_type='\"$BUFFER_TYPE\"' extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.ndwire",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t ndwire -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t fork -p bitwidth=$BITWIDTH size=$SIZE extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 },
      {"name": "DATA_TYPE","type": "dataflow","data-eq": 0,"extra-eq": 0,"generic": false}
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t fork -p bitwidth=$BITWIDTH size=$SIZE extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.lazy_fork",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t lazy_fork -p bitwidth=$BITWIDTH size=$SIZE extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.sink",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t sink -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "name": "handshake.mux",
    "parameters": [
      { "name": "SIZE", "type": "unsigned", "lb": 1 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t mux -p size=$SIZE data_bitwidth=$DATA_BITWIDTH index_bitwidth=$INDEX_BITWIDTH extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.control_merge",
    "parameters": [
      { "name": "SIZE", "type": "unsigned"}
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t control_merge -p size=$SIZE data_bitwidth=$DATA_BITWIDTH index_bitwidth=$INDEX_BITWIDTH extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.merge",
    "parameters": [
      { "name": "SIZE", "type": "unsigned"}
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t merge -p size=$SIZE bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.br",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-eq": 0, "extra-eq": 0, "generic": false }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t br -p bitwidth=$BITWIDTH",
    "hdl": "verilog"
  },
  {
    "name": "handshake.cond_br",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-eq": 0, "extra-eq": 0, "generic": false }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t cond_br -p bitwidth=$BITWIDTH",
    "hdl": "verilog"
  },
  {
    "name": "handshake.cond_br",
    "parameters": [
      { "name": "DATA_TYPE", "type": "dataflow", "data-lb": 1, "extra-eq": 0 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t cond_br -p bitwidth=$BITWIDTH",
    "hdl": "verilog"
  },
  {
    "name": "handshake.source",
    "parameters": [],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t source -p",
    "hdl": "verilog"
  },
  {
    "name": "handshake.constant",
    "parameters": [
      { "name": "VALUE", "type": "string" },
      { "name": "DATA_WIDTH", "type": "unsigned", "generic": true }
    ],
    "generator": "\"$DYNAMATIC/bin/generators/rtl-constant-generator-verilog\" \"$DYNAMATIC/data/verilog/handshake/constant.v\" \"$OUTPUT_DIR/$MODULE_NAME.v\" $MODULE_NAME $VALUE",
    "hdl": "verilog"
  },
  {
    "name": "handshake.load",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t load -p addr_bitwidth=$ADDR_BITWIDTH data_bitwidth=$DATA_BITWIDTH extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.store",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t store -p addr_bitwidth=$ADDR_BITWIDTH data_bitwidth=$DATA_BITWIDTH extra_signals=$EXTRA_SIGNALS",
    "hdl": "verilog"
  },
  {
    "name": "handshake.mem_controller",
    "parameters": [
      {
        "name": "NUM_CONTROLS",
        "type": "unsigned"
      },
      {
        "name": "NUM_LOADS",
        "type": "unsigned"
      },
      {
        "name": "NUM_STORES",
        "type": "unsigned"
      }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t mem_controller -p num_controls=$NUM_CONTROLS num_loads=$NUM_LOADS num_stores=$NUM_STORES addr_bitwidth=$ADDR_BITWIDTH data_bitwidth=$DATA_BITWIDTH"
  },
  {
    "name": "handshake.lsq",
    "generator": "java -jar -Xmx7G \"$DYNAMATIC/bin/generators/lsq-generator.jar\" --target-dir \"$OUTPUT_DIR\" --spec-file \"$OUTPUT_DIR/$MODULE_NAME.json\" > /dev/null",
    "use-json-config": "$OUTPUT_DIR/$MODULE_NAME.json",
    "hdl": "verilog",
    "io-kind": "flat",
    "io-map": [{ "clk": "clock" }, { "rst": "reset" }, { "*": "io_*" }],
    "io-signals": {
      "data": "_bits"
    }
  },
  {
    "name": "handshake.join",
    "parameters": [{ "name": "SIZE", "type": "unsigned", "lb": 1 }],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t join -p size=$SIZE",
    "hdl": "verilog"
  },
  {
    "name": "handshake.not",
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t not -p bitwidth=$BITWIDTH extra_signals=$EXTRA_SIGNALS"
  },
  {
    "generic": "$DYNAMATIC/data/verilog/support/delay_buffer.v",
    "hdl": "verilog"
  },
  {
    "generic": "$DYNAMATIC/data/verilog/support/eager_fork_register_block.v",
    "hdl": "verilog"
  },
  {
    "generic": "$DYNAMATIC/data/verilog/support/logic.v",
    "hdl": "verilog"
  },
  {
    "generic": "$DYNAMATIC/data/verilog/support/flopoco_ip_cores.v",
    "hdl": "verilog"
  },
  {
    "generic": "$DYNAMATIC/data/verilog/support/mc_support.v",
    "hdl": "verilog"
  },
  {
    "name": "mem_to_bram",
    "parameters": [
      { "name": "DATA_WIDTH", "type": "unsigned", "lb": 1 },
      { "name": "ADDR_WIDTH", "type": "unsigned", "lb": 1 }
    ],
    "generator": "python $DYNAMATIC/experimental/tools/unit-generators/verilog/verilog-unit-generator.py -n $MODULE_NAME -o $OUTPUT_DIR/$MODULE_NAME.v -t mem_to_bram -p data_width=$DATA_WIDTH addr_width=$ADDR_WIDTH",
    "hdl": "verilog"
  }
]