{"sha": "ff1335e2080f16f9b42b9a886c8c063f869a6eed", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmYxMzM1ZTIwODBmMTZmOWI0MmI5YTg4NmM4YzA2M2Y4NjlhNmVlZA==", "commit": {"author": {"name": "Richard Sandiford", "email": "richard.sandiford@linaro.org", "date": "2017-11-01T20:47:28Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2017-11-01T20:47:28Z"}, "message": "[AArch64] Rename the internal \"Upl\" constraint\n\nThe SVE port uses the public constraints \"Upl\" and \"Upa\" to mean\n\"low predicate register\" and \"any predicate register\" respectively.\n\"Upl\" was already used as an internal-only constraint by the\naddition patterns, so this patch renames it to \"Uaa\" (\"two adds\nneeded\").\n\n2017-11-01  Richard Sandiford  <richard.sandiford@linaro.org>\n\t    Alan Hayward  <alan.hayward@arm.com>\n\t    David Sherwood  <david.sherwood@arm.com>\n\ngcc/\n\t* config/aarch64/constraints.md (Upl): Rename to...\n\t(Uaa): ...this.\n\t* config/aarch64/aarch64.md\n\t(*zero_extend<SHORT:mode><GPI:mode>2_aarch64, *addsi3_aarch64_uxtw):\n\tUpdate accordingly.\n\nReviewed-By: James Greenhalgh  <james.greenhalgh@arm.com>\n\nCo-Authored-By: Alan Hayward <alan.hayward@arm.com>\nCo-Authored-By: David Sherwood <david.sherwood@arm.com>\n\nFrom-SVN: r254326", "tree": {"sha": "1c94e8a34c9825fdf1cfce0fab744f56fa0f55b4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1c94e8a34c9825fdf1cfce0fab744f56fa0f55b4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ff1335e2080f16f9b42b9a886c8c063f869a6eed", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ff1335e2080f16f9b42b9a886c8c063f869a6eed", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ff1335e2080f16f9b42b9a886c8c063f869a6eed", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ff1335e2080f16f9b42b9a886c8c063f869a6eed/comments", "author": null, "committer": null, "parents": [{"sha": "0100c5f9b7d6e622d66bc90da0f2bfcdf9722d71", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0100c5f9b7d6e622d66bc90da0f2bfcdf9722d71", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0100c5f9b7d6e622d66bc90da0f2bfcdf9722d71"}], "stats": {"total": 16, "additions": 13, "deletions": 3}, "files": [{"sha": "98fc25ee90f4d3198600aff4de8585e2fa37fe0d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ff1335e2080f16f9b42b9a886c8c063f869a6eed/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ff1335e2080f16f9b42b9a886c8c063f869a6eed/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ff1335e2080f16f9b42b9a886c8c063f869a6eed", "patch": "@@ -1,3 +1,13 @@\n+2017-11-01  Richard Sandiford  <richard.sandiford@linaro.org>\n+\t    Alan Hayward  <alan.hayward@arm.com>\n+\t    David Sherwood  <david.sherwood@arm.com>\n+\n+\t* config/aarch64/constraints.md (Upl): Rename to...\n+\t(Uaa): ...this.\n+\t* config/aarch64/aarch64.md\n+\t(*zero_extend<SHORT:mode><GPI:mode>2_aarch64, *addsi3_aarch64_uxtw):\n+\tUpdate accordingly.\n+\n 2017-11-01  Richard Sandiford  <richard.sandiford@linaro.org>\n \t    Alan Hayward  <alan.hayward@arm.com>\n \t    David Sherwood  <david.sherwood@arm.com>"}, {"sha": "ce75cf4171dde3d3b5dbf053f91d5e4da233e85e", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ff1335e2080f16f9b42b9a886c8c063f869a6eed/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ff1335e2080f16f9b42b9a886c8c063f869a6eed/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=ff1335e2080f16f9b42b9a886c8c063f869a6eed", "patch": "@@ -1562,7 +1562,7 @@\n     (match_operand:GPI 0 \"register_operand\" \"=rk,rk,w,rk,r\")\n     (plus:GPI\n      (match_operand:GPI 1 \"register_operand\" \"%rk,rk,w,rk,rk\")\n-     (match_operand:GPI 2 \"aarch64_pluslong_operand\" \"I,r,w,J,Upl\")))]\n+     (match_operand:GPI 2 \"aarch64_pluslong_operand\" \"I,r,w,J,Uaa\")))]\n   \"\"\n   \"@\n   add\\\\t%<w>0, %<w>1, %2\n@@ -1580,7 +1580,7 @@\n     (match_operand:DI 0 \"register_operand\" \"=rk,rk,rk,r\")\n     (zero_extend:DI\n      (plus:SI (match_operand:SI 1 \"register_operand\" \"%rk,rk,rk,rk\")\n-              (match_operand:SI 2 \"aarch64_pluslong_operand\" \"I,r,J,Upl\"))))]\n+\t      (match_operand:SI 2 \"aarch64_pluslong_operand\" \"I,r,J,Uaa\"))))]\n   \"\"\n   \"@\n   add\\\\t%w0, %w1, %2"}, {"sha": "77ca85d929a36ca6ae407f933062e57a02b0b2f3", "filename": "gcc/config/aarch64/constraints.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ff1335e2080f16f9b42b9a886c8c063f869a6eed/gcc%2Fconfig%2Faarch64%2Fconstraints.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ff1335e2080f16f9b42b9a886c8c063f869a6eed/gcc%2Fconfig%2Faarch64%2Fconstraints.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Fconstraints.md?ref=ff1335e2080f16f9b42b9a886c8c063f869a6eed", "patch": "@@ -35,7 +35,7 @@\n  (and (match_code \"const_int\")\n       (match_test \"aarch64_uimm12_shift (ival)\")))\n \n-(define_constraint \"Upl\"\n+(define_constraint \"Uaa\"\n   \"@internal A constant that matches two uses of add instructions.\"\n   (and (match_code \"const_int\")\n        (match_test \"aarch64_pluslong_strict_immedate (op, VOIDmode)\")))"}]}