###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       250251   # Number of WRITE/WRITEP commands
num_reads_done                 =      1879517   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1462798   # Number of read row buffer hits
num_read_cmds                  =      1879502   # Number of READ/READP commands
num_writes_done                =       250260   # Number of read requests issued
num_write_row_hits             =       162121   # Number of write row buffer hits
num_act_cmds                   =       509644   # Number of ACT commands
num_pre_cmds                   =       509614   # Number of PRE commands
num_ondemand_pres              =       481093   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644708   # Cyles of rank active rank.0
rank_active_cycles.1           =      9637025   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355292   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       362975   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2022675   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        47698   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13450   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8751   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7112   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5139   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3706   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2716   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2048   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1620   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14905   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =           67   # Write cmd latency (cycles)
write_latency[40-59]           =           97   # Write cmd latency (cycles)
write_latency[60-79]           =          162   # Write cmd latency (cycles)
write_latency[80-99]           =          311   # Write cmd latency (cycles)
write_latency[100-119]         =          469   # Write cmd latency (cycles)
write_latency[120-139]         =          562   # Write cmd latency (cycles)
write_latency[140-159]         =          849   # Write cmd latency (cycles)
write_latency[160-179]         =         1056   # Write cmd latency (cycles)
write_latency[180-199]         =         1330   # Write cmd latency (cycles)
write_latency[200-]            =       245328   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       324586   # Read request latency (cycles)
read_latency[40-59]            =       149538   # Read request latency (cycles)
read_latency[60-79]            =       168409   # Read request latency (cycles)
read_latency[80-99]            =       116016   # Read request latency (cycles)
read_latency[100-119]          =        97299   # Read request latency (cycles)
read_latency[120-139]          =        87476   # Read request latency (cycles)
read_latency[140-159]          =        73589   # Read request latency (cycles)
read_latency[160-179]          =        63604   # Read request latency (cycles)
read_latency[180-199]          =        56907   # Read request latency (cycles)
read_latency[200-]             =       742078   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.24925e+09   # Write energy
read_energy                    =  7.57815e+09   # Read energy
act_energy                     =  1.39439e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7054e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.74228e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0183e+09   # Active standby energy rank.0
act_stb_energy.1               =   6.0135e+09   # Active standby energy rank.1
average_read_latency           =      279.472   # Average read request latency (cycles)
average_interarrival           =      4.69512   # Average request interarrival latency (cycles)
total_energy                   =   2.3303e+10   # Total energy (pJ)
average_power                  =       2330.3   # Average power (mW)
average_bandwidth              =      18.1741   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       258229   # Number of WRITE/WRITEP commands
num_reads_done                 =      1983335   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1559308   # Number of read row buffer hits
num_read_cmds                  =      1983326   # Number of READ/READP commands
num_writes_done                =       258232   # Number of read requests issued
num_write_row_hits             =       170146   # Number of write row buffer hits
num_act_cmds                   =       517995   # Number of ACT commands
num_pre_cmds                   =       517965   # Number of PRE commands
num_ondemand_pres              =       489313   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9647236   # Cyles of rank active rank.0
rank_active_cycles.1           =      9644320   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       352764   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       355680   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2136805   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        49418   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12346   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8047   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7084   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4668   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3154   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2566   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1881   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1450   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14163   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           22   # Write cmd latency (cycles)
write_latency[40-59]           =           58   # Write cmd latency (cycles)
write_latency[60-79]           =           93   # Write cmd latency (cycles)
write_latency[80-99]           =          233   # Write cmd latency (cycles)
write_latency[100-119]         =          311   # Write cmd latency (cycles)
write_latency[120-139]         =          468   # Write cmd latency (cycles)
write_latency[140-159]         =          553   # Write cmd latency (cycles)
write_latency[160-179]         =          682   # Write cmd latency (cycles)
write_latency[180-199]         =          927   # Write cmd latency (cycles)
write_latency[200-]            =       254873   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       282945   # Read request latency (cycles)
read_latency[40-59]            =       134179   # Read request latency (cycles)
read_latency[60-79]            =       147300   # Read request latency (cycles)
read_latency[80-99]            =       104376   # Read request latency (cycles)
read_latency[100-119]          =        88397   # Read request latency (cycles)
read_latency[120-139]          =        81054   # Read request latency (cycles)
read_latency[140-159]          =        70111   # Read request latency (cycles)
read_latency[160-179]          =        62615   # Read request latency (cycles)
read_latency[180-199]          =        56637   # Read request latency (cycles)
read_latency[200-]             =       955710   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.28908e+09   # Write energy
read_energy                    =  7.99677e+09   # Read energy
act_energy                     =  1.41723e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69327e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.70726e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01988e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01806e+09   # Active standby energy rank.1
average_read_latency           =      363.969   # Average read request latency (cycles)
average_interarrival           =      4.46103   # Average request interarrival latency (cycles)
total_energy                   =  2.37857e+10   # Total energy (pJ)
average_power                  =      2378.57   # Average power (mW)
average_bandwidth              =       19.128   # Average bandwidth
