INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'gtp' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'gtp'...
WARNING:sim - A core named 'gtp' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'gtp'...
Delivering associated files for 'gtp'...
WARNING:sim - Component s6_gtpwizard_v1_11 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'gtp'...
WARNING:sim - Overwriting existing file
   C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/doc/ug546_s6_gtpwizar
   d.pdf with file from view xilinx_documentation
Delivered 2 files into directory
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: gtp.xco
XMDF file found: gtp_xmdf.tcl
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/mgt_usrcl
k_source_pll.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/mgt_u
   srclk_source_pll.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/frame_gen
.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/frame
   _gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/frame_che
ck.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/frame
   _check.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/gtp_top.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/gtp_t
   op.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp_tile.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp_tile.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp.veo -view all
-origin_type imported
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/gtp_attri
butes.ucf -view all -origin_type created
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/example_design/gtp_top.u
cf -view all -origin_type created
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/data_vio.ngc
-view all -origin_type created
Checking file
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/data_vio.ngc"
for project device match ...
File
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/data_vio.ngc"
device information matches project device.
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/icon.ngc -view
all -origin_type created
Checking file
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/icon.ngc" for
project device match ...
File
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/icon.ngc"
device information matches project device.
Adding C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/ila.ngc
-view all -origin_type created
Checking file
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/ila.ngc" for
project device match ...
File "C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/ila.ngc"
device information matches project device.
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/null_vio.ngc
-view all -origin_type created
Checking file
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/null_vio.ngc"
for project device match ...
File
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/null_vio.ngc"
device information matches project device.
Adding
C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/shared_vio.ngc
-view all -origin_type created
Checking file
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/shared_vio.ng
c" for project device match ...
File
"C:/projects/wfd250/vme/fpga_main/ipcore_dir/tmp/_cg/gtp/implement/shared_vio.ng
c" device information matches project device.
WARNING:coreutil - WARNING: This core does not have a top level called "/gtp"
   WARNING: Top level has been set to "/gtp_top"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'gtp'.
