# TCL File Generated by Component Editor 24.1
# Fri Aug 30 15:42:08 IST 2024
# DO NOT MODIFY


# 
# tod_timestamp_96b "tod_timestamp_96b" v1.0
#  2024.08.30.15:42:08
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module tod_timestamp_96b
# 
set_module_property DESCRIPTION ""
set_module_property NAME tod_timestamp_96b
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME tod_timestamp_96b
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL tod_timestamp_96b
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file tod_timestamp_96b.v VERILOG PATH tod_timestamp_96b.v TOP_LEVEL_FILE
add_fileset_file TOD_TS_Registers.v VERILOG PATH TOD_TS_Registers.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL tod_timestamp_96b
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file tod_timestamp_96b.v VERILOG PATH tod_timestamp_96b.v
add_fileset_file TOD_TS_Registers.v VERILOG PATH TOD_TS_Registers.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/src/ip/custom/top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/tod_timestamp_96b/false


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clk_tod
# 
add_interface clk_tod clock end
set_interface_property clk_tod ENABLED true
set_interface_property clk_tod EXPORT_OF ""
set_interface_property clk_tod PORT_NAME_MAP ""
set_interface_property clk_tod CMSIS_SVD_VARIABLES ""
set_interface_property clk_tod SVD_ADDRESS_GROUP ""
set_interface_property clk_tod IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clk_tod SV_INTERFACE_TYPE ""
set_interface_property clk_tod SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clk_tod clk_tod clk Input 1


# 
# connection point rst_clk_tod_n
# 
add_interface rst_clk_tod_n reset end
set_interface_property rst_clk_tod_n associatedClock clk_tod
set_interface_property rst_clk_tod_n synchronousEdges NONE
set_interface_property rst_clk_tod_n ENABLED true
set_interface_property rst_clk_tod_n EXPORT_OF ""
set_interface_property rst_clk_tod_n PORT_NAME_MAP ""
set_interface_property rst_clk_tod_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_clk_tod_n SVD_ADDRESS_GROUP ""
set_interface_property rst_clk_tod_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_clk_tod_n SV_INTERFACE_TYPE ""
set_interface_property rst_clk_tod_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_clk_tod_n rst_clk_tod_n reset_n Input 1


# 
# connection point clk_100
# 
add_interface clk_100 clock end
set_interface_property clk_100 ENABLED true
set_interface_property clk_100 EXPORT_OF ""
set_interface_property clk_100 PORT_NAME_MAP ""
set_interface_property clk_100 CMSIS_SVD_VARIABLES ""
set_interface_property clk_100 SVD_ADDRESS_GROUP ""
set_interface_property clk_100 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clk_100 SV_INTERFACE_TYPE ""
set_interface_property clk_100 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clk_100 clk_100 clk Input 1


# 
# connection point system_reset_n
# 
add_interface system_reset_n reset end
set_interface_property system_reset_n associatedClock clk_100
set_interface_property system_reset_n synchronousEdges NONE
set_interface_property system_reset_n ENABLED true
set_interface_property system_reset_n EXPORT_OF ""
set_interface_property system_reset_n PORT_NAME_MAP ""
set_interface_property system_reset_n CMSIS_SVD_VARIABLES ""
set_interface_property system_reset_n SVD_ADDRESS_GROUP ""
set_interface_property system_reset_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property system_reset_n SV_INTERFACE_TYPE ""
set_interface_property system_reset_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port system_reset_n system_reset_n reset_n Input 1


# 
# connection point pps_in
# 
add_interface pps_in conduit end
set_interface_property pps_in associatedClock ""
set_interface_property pps_in associatedReset ""
set_interface_property pps_in ENABLED true
set_interface_property pps_in EXPORT_OF ""
set_interface_property pps_in PORT_NAME_MAP ""
set_interface_property pps_in CMSIS_SVD_VARIABLES ""
set_interface_property pps_in SVD_ADDRESS_GROUP ""
set_interface_property pps_in IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property pps_in SV_INTERFACE_TYPE ""
set_interface_property pps_in SV_INTERFACE_MODPORT_TYPE ""

add_interface_port pps_in pps_in pps_in Input 1


# 
# connection point irq_delay_pulse
# 
add_interface irq_delay_pulse interrupt end
set_interface_property irq_delay_pulse bridgedReceiverOffset ""
set_interface_property irq_delay_pulse bridgesToReceiver ""
set_interface_property irq_delay_pulse ENABLED true
set_interface_property irq_delay_pulse EXPORT_OF ""
set_interface_property irq_delay_pulse PORT_NAME_MAP ""
set_interface_property irq_delay_pulse CMSIS_SVD_VARIABLES ""
set_interface_property irq_delay_pulse SVD_ADDRESS_GROUP ""
set_interface_property irq_delay_pulse IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property irq_delay_pulse SV_INTERFACE_TYPE ""
set_interface_property irq_delay_pulse SV_INTERFACE_MODPORT_TYPE ""

add_interface_port irq_delay_pulse irq_delay_pulse irq Output 1


# 
# connection point eth_tod_master_96b_tx
# 
add_interface eth_tod_master_96b_tx conduit end
set_interface_property eth_tod_master_96b_tx associatedClock ""
set_interface_property eth_tod_master_96b_tx associatedReset ""
set_interface_property eth_tod_master_96b_tx ENABLED true
set_interface_property eth_tod_master_96b_tx EXPORT_OF ""
set_interface_property eth_tod_master_96b_tx PORT_NAME_MAP ""
set_interface_property eth_tod_master_96b_tx CMSIS_SVD_VARIABLES ""
set_interface_property eth_tod_master_96b_tx SVD_ADDRESS_GROUP ""
set_interface_property eth_tod_master_96b_tx IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property eth_tod_master_96b_tx SV_INTERFACE_TYPE ""
set_interface_property eth_tod_master_96b_tx SV_INTERFACE_MODPORT_TYPE ""

add_interface_port eth_tod_master_96b_tx eth_tod_master_96b_tx data Input 96


# 
# connection point eth_tod_master_96b_tx_load
# 
add_interface eth_tod_master_96b_tx_load conduit end
set_interface_property eth_tod_master_96b_tx_load associatedClock clk_tod
set_interface_property eth_tod_master_96b_tx_load associatedReset rst_clk_tod_n
set_interface_property eth_tod_master_96b_tx_load ENABLED true
set_interface_property eth_tod_master_96b_tx_load EXPORT_OF ""
set_interface_property eth_tod_master_96b_tx_load PORT_NAME_MAP ""
set_interface_property eth_tod_master_96b_tx_load CMSIS_SVD_VARIABLES ""
set_interface_property eth_tod_master_96b_tx_load SVD_ADDRESS_GROUP ""
set_interface_property eth_tod_master_96b_tx_load IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property eth_tod_master_96b_tx_load SV_INTERFACE_TYPE ""
set_interface_property eth_tod_master_96b_tx_load SV_INTERFACE_MODPORT_TYPE ""

add_interface_port eth_tod_master_96b_tx_load eth_tod_master_96b_tx_load_data data Output 96
add_interface_port eth_tod_master_96b_tx_load eth_tod_master_96b_tx_load_valid valid Output 1


# 
# connection point rfp_sync_pul
# 
add_interface rfp_sync_pul conduit end
set_interface_property rfp_sync_pul associatedClock ""
set_interface_property rfp_sync_pul associatedReset ""
set_interface_property rfp_sync_pul ENABLED true
set_interface_property rfp_sync_pul EXPORT_OF ""
set_interface_property rfp_sync_pul PORT_NAME_MAP ""
set_interface_property rfp_sync_pul CMSIS_SVD_VARIABLES ""
set_interface_property rfp_sync_pul SVD_ADDRESS_GROUP ""
set_interface_property rfp_sync_pul IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rfp_sync_pul SV_INTERFACE_TYPE ""
set_interface_property rfp_sync_pul SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rfp_sync_pul rfp_sync_pul data Output 1


# 
# connection point rfp_sync_pul_cpri
# 
add_interface rfp_sync_pul_cpri conduit end
set_interface_property rfp_sync_pul_cpri associatedClock ""
set_interface_property rfp_sync_pul_cpri associatedReset ""
set_interface_property rfp_sync_pul_cpri ENABLED true
set_interface_property rfp_sync_pul_cpri EXPORT_OF ""
set_interface_property rfp_sync_pul_cpri PORT_NAME_MAP ""
set_interface_property rfp_sync_pul_cpri CMSIS_SVD_VARIABLES ""
set_interface_property rfp_sync_pul_cpri SVD_ADDRESS_GROUP ""
set_interface_property rfp_sync_pul_cpri IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rfp_sync_pul_cpri SV_INTERFACE_TYPE ""
set_interface_property rfp_sync_pul_cpri SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rfp_sync_pul_cpri rfp_sync_pul_cpri cpri_aux_rx_rfp_l1_cpri Output 1


# 
# connection point tod_timestamp_96b_csr
# 
add_interface tod_timestamp_96b_csr avalon end
set_interface_property tod_timestamp_96b_csr addressGroup 0
set_interface_property tod_timestamp_96b_csr addressUnits WORDS
set_interface_property tod_timestamp_96b_csr associatedClock clk_100
set_interface_property tod_timestamp_96b_csr associatedReset system_reset_n
set_interface_property tod_timestamp_96b_csr bitsPerSymbol 8
set_interface_property tod_timestamp_96b_csr bridgedAddressOffset ""
set_interface_property tod_timestamp_96b_csr bridgesToMaster ""
set_interface_property tod_timestamp_96b_csr burstOnBurstBoundariesOnly false
set_interface_property tod_timestamp_96b_csr burstcountUnits WORDS
set_interface_property tod_timestamp_96b_csr explicitAddressSpan 0
set_interface_property tod_timestamp_96b_csr holdTime 0
set_interface_property tod_timestamp_96b_csr linewrapBursts false
set_interface_property tod_timestamp_96b_csr maximumPendingReadTransactions 1
set_interface_property tod_timestamp_96b_csr maximumPendingWriteTransactions 0
set_interface_property tod_timestamp_96b_csr minimumResponseLatency 1
set_interface_property tod_timestamp_96b_csr readLatency 0
set_interface_property tod_timestamp_96b_csr readWaitTime 1
set_interface_property tod_timestamp_96b_csr setupTime 0
set_interface_property tod_timestamp_96b_csr timingUnits Cycles
set_interface_property tod_timestamp_96b_csr transparentBridge false
set_interface_property tod_timestamp_96b_csr waitrequestAllowance 0
set_interface_property tod_timestamp_96b_csr writeWaitTime 0
set_interface_property tod_timestamp_96b_csr dfhFeatureGuid 0
set_interface_property tod_timestamp_96b_csr dfhGroupId 0
set_interface_property tod_timestamp_96b_csr dfhParameterId ""
set_interface_property tod_timestamp_96b_csr dfhParameterName ""
set_interface_property tod_timestamp_96b_csr dfhParameterVersion ""
set_interface_property tod_timestamp_96b_csr dfhParameterData ""
set_interface_property tod_timestamp_96b_csr dfhParameterDataLength ""
set_interface_property tod_timestamp_96b_csr dfhFeatureMajorVersion 0
set_interface_property tod_timestamp_96b_csr dfhFeatureMinorVersion 0
set_interface_property tod_timestamp_96b_csr dfhFeatureId 35
set_interface_property tod_timestamp_96b_csr dfhFeatureType 3
set_interface_property tod_timestamp_96b_csr ENABLED true
set_interface_property tod_timestamp_96b_csr EXPORT_OF ""
set_interface_property tod_timestamp_96b_csr PORT_NAME_MAP ""
set_interface_property tod_timestamp_96b_csr CMSIS_SVD_VARIABLES ""
set_interface_property tod_timestamp_96b_csr SVD_ADDRESS_GROUP ""
set_interface_property tod_timestamp_96b_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tod_timestamp_96b_csr SV_INTERFACE_TYPE ""
set_interface_property tod_timestamp_96b_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tod_timestamp_96b_csr csr_address address Input 5
add_interface_port tod_timestamp_96b_csr csr_write write Input 1
add_interface_port tod_timestamp_96b_csr csr_read read Input 1
add_interface_port tod_timestamp_96b_csr csr_writedata writedata Input 32
add_interface_port tod_timestamp_96b_csr csr_readdata readdata Output 32
add_interface_port tod_timestamp_96b_csr csr_waitrequest waitrequest Output 1
add_interface_port tod_timestamp_96b_csr csr_readdatavalid readdatavalid Output 1
set_interface_assignment tod_timestamp_96b_csr embeddedsw.configuration.isFlash 0
set_interface_assignment tod_timestamp_96b_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment tod_timestamp_96b_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment tod_timestamp_96b_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point tod_timestamp_mem
# 
add_interface tod_timestamp_mem avalon end
set_interface_property tod_timestamp_mem addressGroup 0
set_interface_property tod_timestamp_mem addressUnits WORDS
set_interface_property tod_timestamp_mem associatedClock clk_100
set_interface_property tod_timestamp_mem associatedReset system_reset_n
set_interface_property tod_timestamp_mem bitsPerSymbol 8
set_interface_property tod_timestamp_mem bridgedAddressOffset ""
set_interface_property tod_timestamp_mem bridgesToMaster ""
set_interface_property tod_timestamp_mem burstOnBurstBoundariesOnly false
set_interface_property tod_timestamp_mem burstcountUnits WORDS
set_interface_property tod_timestamp_mem explicitAddressSpan 0
set_interface_property tod_timestamp_mem holdTime 0
set_interface_property tod_timestamp_mem linewrapBursts false
set_interface_property tod_timestamp_mem maximumPendingReadTransactions 0
set_interface_property tod_timestamp_mem maximumPendingWriteTransactions 0
set_interface_property tod_timestamp_mem minimumResponseLatency 1
set_interface_property tod_timestamp_mem readLatency 2
set_interface_property tod_timestamp_mem readWaitTime 1
set_interface_property tod_timestamp_mem setupTime 0
set_interface_property tod_timestamp_mem timingUnits Cycles
set_interface_property tod_timestamp_mem transparentBridge false
set_interface_property tod_timestamp_mem waitrequestAllowance 0
set_interface_property tod_timestamp_mem writeWaitTime 0
set_interface_property tod_timestamp_mem dfhFeatureGuid 0
set_interface_property tod_timestamp_mem dfhGroupId 0
set_interface_property tod_timestamp_mem dfhParameterId ""
set_interface_property tod_timestamp_mem dfhParameterName ""
set_interface_property tod_timestamp_mem dfhParameterVersion ""
set_interface_property tod_timestamp_mem dfhParameterData ""
set_interface_property tod_timestamp_mem dfhParameterDataLength ""
set_interface_property tod_timestamp_mem dfhFeatureMajorVersion 0
set_interface_property tod_timestamp_mem dfhFeatureMinorVersion 0
set_interface_property tod_timestamp_mem dfhFeatureId 35
set_interface_property tod_timestamp_mem dfhFeatureType 3
set_interface_property tod_timestamp_mem ENABLED true
set_interface_property tod_timestamp_mem EXPORT_OF ""
set_interface_property tod_timestamp_mem PORT_NAME_MAP ""
set_interface_property tod_timestamp_mem CMSIS_SVD_VARIABLES ""
set_interface_property tod_timestamp_mem SVD_ADDRESS_GROUP ""
set_interface_property tod_timestamp_mem IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tod_timestamp_mem SV_INTERFACE_TYPE ""
set_interface_property tod_timestamp_mem SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tod_timestamp_mem ram_read read Input 1
add_interface_port tod_timestamp_mem ram_q readdata Output 128
set_interface_assignment tod_timestamp_mem embeddedsw.configuration.isFlash 0
set_interface_assignment tod_timestamp_mem embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment tod_timestamp_mem embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment tod_timestamp_mem embeddedsw.configuration.isPrintableDevice 0


# 
# connection point rfp_sync_pul_dup
# 
add_interface rfp_sync_pul_dup conduit end
set_interface_property rfp_sync_pul_dup associatedClock ""
set_interface_property rfp_sync_pul_dup associatedReset ""
set_interface_property rfp_sync_pul_dup ENABLED true
set_interface_property rfp_sync_pul_dup EXPORT_OF ""
set_interface_property rfp_sync_pul_dup PORT_NAME_MAP ""
set_interface_property rfp_sync_pul_dup CMSIS_SVD_VARIABLES ""
set_interface_property rfp_sync_pul_dup SVD_ADDRESS_GROUP ""
set_interface_property rfp_sync_pul_dup IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rfp_sync_pul_dup SV_INTERFACE_TYPE ""
set_interface_property rfp_sync_pul_dup SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rfp_sync_pul_dup rfp_sync_pul_dup data Output 1

