// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sun Jun  4 11:44:26 2023
// Host        : LAPTOP-ST2QD1SE running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ wall_nut_sim_netlist.v
// Design      : wall_nut
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "wall_nut,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "wall_nut.mem" *) 
  (* C_INIT_FILE_NAME = "wall_nut.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "3600" *) 
  (* C_READ_DEPTH_B = "3600" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "3600" *) 
  (* C_WRITE_DEPTH_B = "3600" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFB5588863348EFEEEEEEEEEEEEEEEEEEEEE),
    .INIT_01(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFB4001001345312AFFFEEEEEEEEEEEEEE),
    .INIT_02(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFC500343144444452159CFFEEEEEEEE),
    .INIT_03(256'h7FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFE6003444234444444540036BFFEE),
    .INIT_04(256'h313415EFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFB101444443444444444441332),
    .INIT_05(256'h44444313524EFEEEEEEEEEEEEEEEEEEEEEEEEEEEEFD002443444444444444444),
    .INIT_06(256'h4444444444314425FFEEEEEEEEEEEEEEEEEEEEEEEEEFFE302443444444444444),
    .INIT_07(256'h444444443324434234415FEEEEEEEEEEEEEEEEEEEEEEEFFE8202443444444444),
    .INIT_08(256'h44444444444444324442244419FEEEEEEEEEEEEEEEEEEEEEFF71013443444444),
    .INIT_09(256'h344444444444444444443443244425FFEEEEEEEEEEEEEEEEEEEEF60134443444),
    .INIT_0A(256'h3433444444444444444444444443234443AFEEEEEEEEEEEEEEEEEEEFB0243333),
    .INIT_0B(256'h2133433344444444444444444444444423544327FEEEEEEEEEEEEEEEEEEF8033),
    .INIT_0C(256'hEFF50322223444444444444444444444444422544441BFEEEEEEEEEEEEEEEEFE),
    .INIT_0D(256'hEEEEFF7021244421444444444444444444444444224444418FEEEEEEEEEEEEEE),
    .INIT_0E(256'hEEEEEEEEF70215CEFFC5144444444444444434444444324444425FEEEEEEEEEE),
    .INIT_0F(256'hEEEEEEEEEEEF80215FFFFFFF514444444444221234444443424444443DFEEEEE),
    .INIT_10(256'h17FEEEEEEEEEEEFB0132CFEEEFFFF43444444432578741344443423444441AFE),
    .INIT_11(256'h444424FEEEEEEEEEEFE30317FEEEFFFFF8144444433AFFFFF923444443244444),
    .INIT_12(256'h3433444442BFEEEEEEEEEFA0231AFDEFAAFFF814444432CFEEFFFFA044443323),
    .INIT_13(256'h144444334444418FEEEEEEEEEF70231AFDEF89FFF904444418FEEEEFFFF51444),
    .INIT_14(256'hFFFE334444434444434EEEEEEEEEEF602318FDEEFFEEF70444433EFDFFEFFFFC),
    .INIT_15(256'hADFEEFFF424444434444342BFEEEEEEEEE413321EFDEEEEFF32444427FEE7CFE),
    .INIT_16(256'h6FEDFEEEEEFD2344434433334419FEEEEEEEFD2133305FFEEEFF404444418FEE),
    .INIT_17(256'h44432EFCDEEEEEF91444444333334328FEEEEEEEF902333314CFFEB403444442),
    .INIT_18(256'h4433444417FEDDDDDFF32444444334333337FEEEEEEEF4033333301353004434),
    .INIT_19(256'h34443344443331AFFEEEFF614444444334333346FEEEEEEFA023333333310134),
    .INIT_1A(256'h33344434323322134327DFFEB4144344444324333346FEEEEEEF503333333433),
    .INIT_1B(256'h333333333443443333334431356421443444444324333355FEEEEEEF41333333),
    .INIT_1C(256'h6022333333333333443444433334322334333333344334333346FEEEEEEF6023),
    .INIT_1D(256'hEEEF7022333333333333333333333333333333443334444323333337FEEEEEEF),
    .INIT_1E(256'hFEEEEEEF8022333333334333333333333333333444443334434323333336EEEE),
    .INIT_1F(256'h333CFEEEEEEF8021233333333333333333333333333444333333334323333327),
    .INIT_20(256'h1333325FFEEEEEEF802123333333333333333333333333344333443333422333),
    .INIT_21(256'h33421333334DEEEEEEEF80222333333433333333333333333333333333333342),
    .INIT_22(256'h333333421333333BEEEEEEEE7023123333333333443333333333333333333333),
    .INIT_23(256'h3333343333421333232BEEEEEEEE613322333333333333333333333333333333),
    .INIT_24(256'h33333333333333422333233CEEEEEEEF52332333333333333333333333333333),
    .INIT_25(256'h333333333333333333323333224EFEEEEEEF2332233333333333333333333333),
    .INIT_26(256'h3333333333333333333334323333225FEEEEEEEF323233333333333333333333),
    .INIT_27(256'h33333333333333333333333334213332325FEEEEEEEE70323333333333333333),
    .INIT_28(256'h333333333334333333333333333334213323306FEEEEEEEED112333333333333),
    .INIT_29(256'h3343333333333332233333333333333334313334207FEEEEEEEEF70223333333),
    .INIT_2A(256'h1333233333333333333333333323333333333421333212CFEEEEEEEEFE302333),
    .INIT_2B(256'hFC122233333333233333333333333333333333333312321116FEEEEEEEEEEF40),
    .INIT_2C(256'hEEEEEE50223333333333333333333333333333333333331332122CFEEEEEEEEE),
    .INIT_2D(256'hEEEEEEEEEFE3123333333333333323333333333333333332331331208FEEEEEE),
    .INIT_2E(256'hFEEEEEEEEEEEEEF901233333333333333333333333333324323242121105FEEE),
    .INIT_2F(256'h05FFEEEEEEEEEEEEEEEF4012333333333333333333332333333423243121105F),
    .INIT_30(256'h12106FFEEEEEEEEEEEEEEEEFC011233223223333323333233333323323231121),
    .INIT_31(256'h22421204FFEEEEEEEEEEEEEEEEEEF90223321234333333322343333323323234),
    .INIT_32(256'h21233421102DFEEEEEEEEEEEEEEEEEEEEF602233212343333333232233333323),
    .INIT_33(256'h32222233310008FFEEEEEEEEEEEEEEEEEEEEEFF4022322222333333322233333),
    .INIT_34(256'h23322222233000129FFEEEEEEEEEEEEEEEEEEEEEEEFF50033233333333333333),
    .INIT_35(256'h233322112222202789BEFEEEEEEEEEEEEEEEEEEEEEEEEEEFF920232233333322),
    .INIT_36(256'h100001001000122003BFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFE701222232),
    .INIT_37(256'hFDCECA765558CC8543349FFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFA123),
    .INIT_38(256'h000000000000000000000000000000000000000000000000EEEEEEEEEEEEEEEE),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h558877888766656677DDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_01(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFAA55),
    .INIT_02(256'hBB55214354213297C9DBEBCA7533AAFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_03(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFF),
    .INIT_04(256'hFFFFBB65214398CA8764EBECCACACACAEBA8434499CCFFFFEEEEEEEEEEEEEEEE),
    .INIT_05(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_06(256'hEEEEEEFFEE67213287B9CACA76B9EBB9CACACACACADBCA21108777AAFFFFEEEE),
    .INIT_07(256'h77EEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_08(256'hEEEEEEEEEEEEFFBB322175A8BAB9B9B9CADBCACACACACACACACADBB94397CA76),
    .INIT_09(256'h8621A8FDA866DDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_0A(256'hEEEEEEEEEEEEEEEEEEFFDD213286B9C9B9B9CACADBCACACACACACACACACACADB),
    .INIT_0B(256'hCACACACAB98632A8FDB965DDFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_0C(256'hEEEEEEEEEEEEEEEEEEEEEEFFFFDE443276B9B9B9CACACACACACACACACACACACA),
    .INIT_0D(256'hCACACACACAB9CADBC9C98654DAECB976DEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_0E(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFDD88433276B9B9B9CACACACACACACACACA),
    .INIT_0F(256'hCACACACACACACACAB99776B9DBB9B85497DBECA866EEFEEEEEEEEEEEEEEEEEEE),
    .INIT_10(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEE7721106497B9B9B9CACACACACACA),
    .INIT_11(256'hCACACACACACACACACACACACACACAB987B9CAC97665DBCAEB8699FFEEEEEEEEEE),
    .INIT_12(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFF66005497A8B9B9A8B9CACA),
    .INIT_13(256'hB9CACACACACACACACACACACACACACACACABADBCAA8CAC99754CADACAC987EEFF),
    .INIT_14(256'hDB8788FFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFBB2175A898A8A9A8),
    .INIT_15(256'h98B9A8A8B9CAC9CACACACACACACACACACACACACACACAB9CACACAB9A854A8DACA),
    .INIT_16(256'h6586DACADACA6577EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFF88328786),
    .INIT_17(256'h43658787B9A9A8A8B9CAB9C9C9C9C9C9C9C9CACACACACACACACACAC9CACAB9B9),
    .INIT_18(256'hB9B9CACA7675DBCACACAEB54AAFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFDD),
    .INIT_19(256'hEEFFFF55429787979797A8B9C9B9B9B9B9B9B9B9B9B9C9C9C9B9C9C9C9C9C9C9),
    .INIT_1A(256'hB9B9B9B9C9C9CACA8665DACACACADB8688FFEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_1B(256'hEEEEEEEEFFFF77328665647666766587DACAB9B9B9B9B9B9B9B9B9B9B9B9B9B9),
    .INIT_1C(256'hCACACACABAB9B9B9B9C9CAB9A865CACACACACAA876EEEEEEEEEEEEEEEEEEEEEE),
    .INIT_1D(256'hEEEEEEEEEEEEEEFEFF7731766466CCEFFFEEBB6576CAB9B9B9B9B9B9B9B9B9B9),
    .INIT_1E(256'hB9B9CACAA8878687A8CACAB9B9B9C9B9B965B9CACACACACA66CCFFEEEEEEEEEE),
    .INIT_1F(256'hEEEEEEEEEEEEEEEEEEEEEEFF8831755476FFFFFFFFFFFFFF6697CAB9B9B9B9B9),
    .INIT_20(256'hB9B9B9B9B9CAA8767799A9987665B9CAB9B9B9B9B975A8DACACACADB7599FFEE),
    .INIT_21(256'h9677FFEEEEEEEEEEEEEEEEEEEEEEFFAA21648644DDFFFFFFFFFFFFFFFF76B9B9),
    .INIT_22(256'hFF9886CAB9B9B9B9CAA866ABFFFFFFFFEE8854B9CAB9B9B9B98775CACACACADB),
    .INIT_23(256'hCAB9B9CAB976DEEEEEEEEEEEEEEEEEEEEEFFEE4443866587FFFFFFFFFFFFFFFF),
    .INIT_24(256'hBBBBFFFFFF9965CAB9B9B9B9B965DDFFFFFFFFFFFFFFAA53CAB9B9CAA8B976A8),
    .INIT_25(256'hA8B98797CAB9B9B9DB75AAFFEEEEEEEEEEEEEEEEEEFF9922768754AAFFFFFFFF),
    .INIT_26(256'hFFFFFFFF99A9FFFFFF9964CAB9B9B9CA7699FFFFFFFFFFFFFFFFFF6686CAB9B9),
    .INIT_27(256'h54C9B9B9B9B99787CAB9B9B9CA8688FFEEEEEEEEEEEEEEEEEEFF7732869753BA),
    .INIT_28(256'h86975499FFFFFFFFFFFFFFFFFF8854CAB9B9B9B976EEFFFFFFFFFFFFFFFFFFBC),
    .INIT_29(256'hFFFFFFEE65A8B9B9B9CACA97B9B9B9B9B9B976DEEEEEEEEEEEEEEEEEEEFF6632),
    .INIT_2A(256'hEEEE555376878644DEFFFFFFFFFFFFFFFF5497B9B9B9B99798FFFFFF88DDFFFF),
    .INIT_2B(256'hBBEEFFFFFFFFFFFF6598B9B9B9B9DBB9A8A9A9A9A8CA75BBFFEEEEEEEEEEEEEE),
    .INIT_2C(256'hEEEEEEEEFFCC43658687975465FFFFFFFFFFFFFF5553CAB9B9B9B98699FFFFFF),
    .INIT_2D(256'h88FFFFFFFFFFFFFFFFFFFFEE55A8B9B9B9A9CAB9A8A8A8A8A8B986A9FFEEEEEE),
    .INIT_2E(256'hFFEEEEEEEEEEEEEEFF993276878686975355CCFFFFFFCC5532A8B9B9B9B9B997),
    .INIT_2F(256'hB9B9B9B975DDFFFFFFFFFFFFFFFFFFAA54CAB9B9B9A8CAB997A8A8A8A8A9A899),
    .INIT_30(256'hA8A8C998FFEEEEEEEEEEEEEEFF545386878686878743325566542243A8B9B9B9),
    .INIT_31(256'hB9B9A8B9B9B9B9B98688FFFFFFFFFFFFFFFFFF5497BAB9B9B9B9B9A897A8A8A8),
    .INIT_32(256'h86A8A8A898A8CA88FFEEEEEEEEEEEEFFAA3276878786868697978664545487B9),
    .INIT_33(256'hA8A8B9CAA887B9B9B9A997A8B975ABFFFFFFFFFFFFFF7764CAA9B9B9B9B9B998),
    .INIT_34(256'hB9B9B99786A8989898A8DB88FFEEEEEEEEEEEEFF654376878686867697A89898),
    .INIT_35(256'h97A8A8A8A8A8A8BAA8868786866554CADBB97688DDFFFFFFBB6665C9B9A9A9B9),
    .INIT_36(256'hA8A9A9A9A9A9B997869897979798DB88FFEEEEEEEEEEEEFF6554768786868686),
    .INIT_37(256'h8686868697A8A8A8A8A8A8A8A9B9A898979798B9CAB9B986768788766586B9B9),
    .INIT_38(256'hB9B9A8A8A8A8A8A8A9A9B997869897979797DA98FFEEEEEEEEEEEEFF66437687),
    .INIT_39(256'h764375757686867697A8989898A8A8A8A8A8A8B9A9A9A9A8A8A8A8B9B9A897A8),
    .INIT_3A(256'hA8A8A8A8A8A8A8A8A8A8A8A8A8A8B997869797979797CAA9FFEEEEEEEEEEEEFF),
    .INIT_3B(256'hEEEEEEFF773265547687867687989798A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8),
    .INIT_3C(256'hA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B997759787878787B9A9FEEEEEEE),
    .INIT_3D(256'hFFEEEEEEEEEEEEFF8832755476878686879798A8A8A8A8A8A8A8A8A8A8A8A8A8),
    .INIT_3E(256'hA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B986659787878797A899),
    .INIT_3F(256'h86A876BBFFEEEEEEEEEEEEFF98327543759786868697A8A8A8A8A8A8A8A8A8A8),
    .INIT_40(256'hA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B98654978787),
    .INIT_41(256'h5487878686A887EEFFEEEEEEEEEEEEFF984275436598867687A8A8A8A8A8A8A8),
    .INIT_42(256'h98A89898A898A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B976),
    .INIT_43(256'hA8A8B9764387868676A887CCEEEEEEEEEEEEEEFF88436554548786768798A8A8),
    .INIT_44(256'h8686879798988687A8A8A8A8A8A89898989898A8A8A8A8A8A8A8A8A8A8A8A8A8),
    .INIT_45(256'hA8A8A8A8A8A8B9754387868676A876BBEEEEEEEEEEEEEEEE8843657543768786),
    .INIT_46(256'h647587868686768687878686879898989798A898989898A89898A8A8A8A8A8A8),
    .INIT_47(256'h989898989898A8A8A898B9654387767676A875AAEEEEEEEEEEEEEEEE87547686),
    .INIT_48(256'h7675877665768686868686867676868676868786879798989898A8A898989898),
    .INIT_49(256'h9798989797979898989898989898A96454867676769765CCEEEEEEEEEEEEEEFF),
    .INIT_4A(256'hEEEEEEFF54868765658686868686868686868686867676879898979797979797),
    .INIT_4B(256'h8686767697989797979798989797979898A8875486767676768666DDFFEEEEEE),
    .INIT_4C(256'hEEEEEEEEEEEEEEFF546576657686868686868686868686868687979798988786),
    .INIT_4D(256'h979897767676867687989797979797979797979798A8765486767676767676EE),
    .INIT_4E(256'h878676EEEEEEEEEEEEEEEEEE7732766576868686868686868686868686879897),
    .INIT_4F(256'h86768697978776769897767686979897979797979797979798A8755386767676),
    .INIT_50(256'h86866597A86477FFEEEEEEEEEEEEEEEECC225465768676768686767676767686),
    .INIT_51(256'h7676768686867686867686A8A887868676868797979797979797979797A87643),
    .INIT_52(256'h87A88732768697B9764288FFEEEEEEEEEEEEEEEEFF7732647586767686878676),
    .INIT_53(256'h7687978686868686868686767686866554878776867686979797979797979797),
    .INIT_54(256'h9797979786B97643877676546454BBFFEEEEEEEEEEEEEEEEFFDD544265877676),
    .INIT_55(256'h4376867676769797978786767676767676767676979776767676768687878687),
    .INIT_56(256'h767676869797979787974365875432546477FFEEEEEEEEEEEEEEEEEEEEEE6643),
    .INIT_57(256'hFFCC336554648676767676868676767676767676767676868676767676767676),
    .INIT_58(256'h767676767676767686979787978633768765537654BCFFEEEEEEEEEEEEEEEEEE),
    .INIT_59(256'hEEEEEEEEEEEE6643656576767676767676767676767676767676767676767676),
    .INIT_5A(256'h76767676767676767676768697868675988732877643755388FFEEEEEEEEEEEE),
    .INIT_5B(256'hEEEEEEEEEEEEEEEEEEFFEE445465868676767676767676767676767676767676),
    .INIT_5C(256'h878676767676767676767676767676A998757676B975325432645366FFFFEEEE),
    .INIT_5D(256'hFFEEEEEEEEEEEEEEEEEEEEEEEEEEFF9932545487867676767676767676768787),
    .INIT_5E(256'h76768687878676767676767576767676767697B97576769897335443544365EE),
    .INIT_5F(256'h3266EFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEFEFF554343548676767686767676),
    .INIT_60(256'h758776757676767676767676767576A7977676767675A8876576769843436464),
    .INIT_61(256'h3254643277FFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFCC32645476768665),
    .INIT_62(256'h657686754376A89887767676767676767697A998877676767697876486759798),
    .INIT_63(256'h7686B95432653255FFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFF992165),
    .INIT_64(256'hEEFF66216575768654336487A887757676767676757665547686767686765476),
    .INIT_65(256'h6542547686984432542132CCFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_66(256'hEEEEEEEEEEFFFF44216576767665646576767676767676767664548797767676),
    .INIT_67(256'h7675756554647687874332431188EEFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_68(256'hEEEEEEEEEEEEEEEEEEEEFFFF5510438686767676767676767676767676768797),
    .INIT_69(256'h7686875465656565658676320010333399FFFFEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_6A(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFF882210768676767676767676767676),
    .INIT_6B(256'h7676767676764343656565657654436688A9BBEEFFEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_6C(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFEE672265766565767676),
    .INIT_6D(256'h212232435354433233111053546565433244BBFFFFFFFFFEEEEEEEEEEEEEEEEE),
    .INIT_6E(256'hEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEFFFFAA324444),
    .INIT_6F(256'hFFDDCCDDCC99776666656688BCBC88766554445599FFFFEEEEEEEEEEEEEEEEEE),
    .INIT_70(256'h00000000000000000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "wall_nut.mem" *) 
(* C_INIT_FILE_NAME = "wall_nut.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "3600" *) (* C_READ_DEPTH_B = "3600" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "3600" *) 
(* C_WRITE_DEPTH_B = "3600" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
