
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e530  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a38  0800e710  0800e710  0001e710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f148  0800f148  000213f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800f148  0800f148  000213f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f148  0800f148  000213f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f148  0800f148  0001f148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f14c  0800f14c  0001f14c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000013f8  20000000  0800f150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  200013f8  08010548  000213f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001884  08010548  00021884  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000213f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c083  00000000  00000000  00021428  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005b90  00000000  00000000  0004d4ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ea0  00000000  00000000  00053040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b40  00000000  00000000  00054ee0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000307bf  00000000  00000000  00056a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00021a57  00000000  00000000  000871df  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00124c37  00000000  00000000  000a8c36  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001cd86d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000891c  00000000  00000000  001cd8e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200013f8 	.word	0x200013f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e6f8 	.word	0x0800e6f8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200013fc 	.word	0x200013fc
 800021c:	0800e6f8 	.word	0x0800e6f8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000bfc:	f00a fb8c 	bl	800b318 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000c00:	2003      	movs	r0, #3
 8000c02:	f00a ff79 	bl	800baf8 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000c06:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000c0a:	f00a fd8d 	bl	800b728 <ILI9341_Fill_Screen>

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af02      	add	r7, sp, #8

	  ILI9341_Draw_Text("Initialising", 10, 10, BLACK, 1, WHITE);
 8000c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	2301      	movs	r3, #1
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	220a      	movs	r2, #10
 8000c28:	210a      	movs	r1, #10
 8000c2a:	4807      	ldr	r0, [pc, #28]	; (8000c48 <DM_PostInit+0x34>)
 8000c2c:	f00a fb22 	bl	800b274 <ILI9341_Draw_Text>
	  HAL_Delay(500);
 8000c30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c34:	f004 fe28 	bl	8005888 <HAL_Delay>

	  DM_RefreshBackgroundLayout();
 8000c38:	f000 fc1e 	bl	8001478 <DM_RefreshBackgroundLayout>
	  printf("Init Completed\n");
 8000c3c:	4803      	ldr	r0, [pc, #12]	; (8000c4c <DM_PostInit+0x38>)
 8000c3e:	f00b fe03 	bl	800c848 <puts>
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	0800e710 	.word	0x0800e710
 8000c4c:	0800e720 	.word	0x0800e720

08000c50 <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000c50:	b590      	push	{r4, r7, lr}
 8000c52:	b093      	sub	sp, #76	; 0x4c
 8000c54:	af02      	add	r7, sp, #8
	char out_hertz[13] = "";
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
 8000c5a:	f107 0320 	add.w	r3, r7, #32
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	721a      	strb	r2, [r3, #8]
	uint8_t out_hertz_x = 70;
 8000c66:	2346      	movs	r3, #70	; 0x46
 8000c68:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t out_hertz_y = 50;
 8000c6c:	2332      	movs	r3, #50	; 0x32
 8000c6e:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	char out_decibels[8] = "";
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
 8000c76:	2300      	movs	r3, #0
 8000c78:	61bb      	str	r3, [r7, #24]
	uint8_t out_decibels_x = 70;
 8000c7a:	2346      	movs	r3, #70	; 0x46
 8000c7c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	uint8_t out_decibels_y = 80;
 8000c80:	2350      	movs	r3, #80	; 0x50
 8000c82:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

	float volts_per_thou = 0.00075;
 8000c86:	4b65      	ldr	r3, [pc, #404]	; (8000e1c <DM_DisplayFormattedOutput+0x1cc>)
 8000c88:	637b      	str	r3, [r7, #52]	; 0x34
	char out_dcvolts[10] = "";
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	809a      	strh	r2, [r3, #4]
	uint8_t out_dcvolts_x = 70;
 8000c98:	2346      	movs	r3, #70	; 0x46
 8000c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t out_dcvolts_y = 110;
 8000c9e:	236e      	movs	r3, #110	; 0x6e
 8000ca0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), "%4.2f Hz", SM_GetOutputInHertz());
 8000ca4:	f002 ff62 	bl	8003b6c <SM_GetOutputInHertz>
 8000ca8:	ee10 3a10 	vmov	r3, s0
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fc73 	bl	8000598 <__aeabi_f2d>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	460c      	mov	r4, r1
 8000cb6:	f107 001c 	add.w	r0, r7, #28
 8000cba:	e9cd 3400 	strd	r3, r4, [sp]
 8000cbe:	4a58      	ldr	r2, [pc, #352]	; (8000e20 <DM_DisplayFormattedOutput+0x1d0>)
 8000cc0:	210d      	movs	r1, #13
 8000cc2:	f00b fdc9 	bl	800c858 <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, BLACK, 3, WHITE);
 8000cc6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000cca:	b299      	uxth	r1, r3
 8000ccc:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8000cd0:	b29a      	uxth	r2, r3
 8000cd2:	f107 001c 	add.w	r0, r7, #28
 8000cd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cda:	9301      	str	r3, [sp, #4]
 8000cdc:	2303      	movs	r3, #3
 8000cde:	9300      	str	r3, [sp, #0]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	f00a fac7 	bl	800b274 <ILI9341_Draw_Text>

	// display output in decibels
	Gain_Preset_Encoder_Pos_t *pGainPresetTmp =  GO_GetGPresetObject();
 8000ce6:	f002 ff0d 	bl	8003b04 <GO_GetGPresetObject>
 8000cea:	62f8      	str	r0, [r7, #44]	; 0x2c
	if(pGainPresetTmp)
 8000cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d027      	beq.n	8000d42 <DM_DisplayFormattedOutput+0xf2>
	{
		if(pGainPresetTmp->decibels < 0)
 8000cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	da06      	bge.n	8000d0a <DM_DisplayFormattedOutput+0xba>
			snprintf(out_decibels, sizeof(out_decibels), "AMP OFF");
 8000cfc:	4a49      	ldr	r2, [pc, #292]	; (8000e24 <DM_DisplayFormattedOutput+0x1d4>)
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d06:	e883 0003 	stmia.w	r3, {r0, r1}
		if(pGainPresetTmp->decibels == 0)
 8000d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d0c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d108      	bne.n	8000d26 <DM_DisplayFormattedOutput+0xd6>
			snprintf(out_decibels, sizeof(out_decibels), "  %2d dB", pGainPresetTmp->decibels);
 8000d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000d1a:	f107 0014 	add.w	r0, r7, #20
 8000d1e:	4a42      	ldr	r2, [pc, #264]	; (8000e28 <DM_DisplayFormattedOutput+0x1d8>)
 8000d20:	2108      	movs	r1, #8
 8000d22:	f00b fd99 	bl	800c858 <sniprintf>
		if(pGainPresetTmp->decibels > 0)
 8000d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d28:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	dd08      	ble.n	8000d42 <DM_DisplayFormattedOutput+0xf2>
			snprintf(out_decibels, sizeof(out_decibels), " +%2d dB", pGainPresetTmp->decibels);
 8000d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d32:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000d36:	f107 0014 	add.w	r0, r7, #20
 8000d3a:	4a3c      	ldr	r2, [pc, #240]	; (8000e2c <DM_DisplayFormattedOutput+0x1dc>)
 8000d3c:	2108      	movs	r1, #8
 8000d3e:	f00b fd8b 	bl	800c858 <sniprintf>

	}

	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, BLACK, 3, WHITE);
 8000d42:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000d46:	b299      	uxth	r1, r3
 8000d48:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	f107 0014 	add.w	r0, r7, #20
 8000d52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d56:	9301      	str	r3, [sp, #4]
 8000d58:	2303      	movs	r3, #3
 8000d5a:	9300      	str	r3, [sp, #0]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	f00a fa89 	bl	800b274 <ILI9341_Draw_Text>

	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 8000d62:	f002 fa95 	bl	8003290 <BO_GetOutputBias>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d103      	bne.n	8000d74 <DM_DisplayFormattedOutput+0x124>
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000d72:	e00b      	b.n	8000d8c <DM_DisplayFormattedOutput+0x13c>
 8000d74:	f002 fa8c 	bl	8003290 <BO_GetOutputBias>
 8000d78:	ee07 0a90 	vmov	s15, r0
 8000d7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d80:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8000d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d88:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%1.4f v", dc_volts);
 8000d8c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8000d8e:	f7ff fc03 	bl	8000598 <__aeabi_f2d>
 8000d92:	4603      	mov	r3, r0
 8000d94:	460c      	mov	r4, r1
 8000d96:	f107 0008 	add.w	r0, r7, #8
 8000d9a:	e9cd 3400 	strd	r3, r4, [sp]
 8000d9e:	4a24      	ldr	r2, [pc, #144]	; (8000e30 <DM_DisplayFormattedOutput+0x1e0>)
 8000da0:	210a      	movs	r1, #10
 8000da2:	f00b fd59 	bl	800c858 <sniprintf>
	//if(DM_AddDigitPadding(dc_volts, out_dcvolts, sizeof(out_dcvolts)) == 0)
	//{
		if(BO_GetBiasPolarity())
 8000da6:	f002 fa13 	bl	80031d0 <BO_GetBiasPolarity>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d018      	beq.n	8000de2 <DM_DisplayFormattedOutput+0x192>
		{
			char symbol[2] = "+\0";
 8000db0:	4b20      	ldr	r3, [pc, #128]	; (8000e34 <DM_DisplayFormattedOutput+0x1e4>)
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	80bb      	strh	r3, [r7, #4]
			ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000db6:	f107 0208 	add.w	r2, r7, #8
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	4611      	mov	r1, r2
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f00b fd7e 	bl	800c8c0 <strcat>
 8000dc4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000dc8:	b299      	uxth	r1, r3
 8000dca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dd4:	9301      	str	r3, [sp, #4]
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	f00a fa4a 	bl	800b274 <ILI9341_Draw_Text>
		{
			char symbol[2] = "-\0";
			ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
		}
	//}
}
 8000de0:	e017      	b.n	8000e12 <DM_DisplayFormattedOutput+0x1c2>
			char symbol[2] = "-\0";
 8000de2:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <DM_DisplayFormattedOutput+0x1e8>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	803b      	strh	r3, [r7, #0]
			ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, BLACK, 3, WHITE);
 8000de8:	f107 0208 	add.w	r2, r7, #8
 8000dec:	463b      	mov	r3, r7
 8000dee:	4611      	mov	r1, r2
 8000df0:	4618      	mov	r0, r3
 8000df2:	f00b fd65 	bl	800c8c0 <strcat>
 8000df6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000dfa:	b299      	uxth	r1, r3
 8000dfc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e06:	9301      	str	r3, [sp, #4]
 8000e08:	2303      	movs	r3, #3
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	f00a fa31 	bl	800b274 <ILI9341_Draw_Text>
}
 8000e12:	bf00      	nop
 8000e14:	3744      	adds	r7, #68	; 0x44
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	3a449ba6 	.word	0x3a449ba6
 8000e20:	0800e730 	.word	0x0800e730
 8000e24:	0800e73c 	.word	0x0800e73c
 8000e28:	0800e744 	.word	0x0800e744
 8000e2c:	0800e750 	.word	0x0800e750
 8000e30:	0800e75c 	.word	0x0800e75c
 8000e34:	0800e764 	.word	0x0800e764
 8000e38:	0800e768 	.word	0x0800e768

08000e3c <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af02      	add	r7, sp, #8


	if(eNextFuncMenuStatus)		//  == ENABLE_FUNCMENU
 8000e42:	4b4c      	ldr	r3, [pc, #304]	; (8000f74 <DM_UpdateDisplay+0x138>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d002      	beq.n	8000e50 <DM_UpdateDisplay+0x14>
 		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		_DrawFuncSelectMenu();
 8000e4a:	f000 f8b7 	bl	8000fbc <_DrawFuncSelectMenu>
 8000e4e:	e071      	b.n	8000f34 <DM_UpdateDisplay+0xf8>
	}
	else if(eNextGainMenuStatus)		//  == ENABLE_GAINMENU
 8000e50:	4b49      	ldr	r3, [pc, #292]	; (8000f78 <DM_UpdateDisplay+0x13c>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d004      	beq.n	8000e62 <DM_UpdateDisplay+0x26>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		DM_DisplayFormattedOutput();
 8000e58:	f7ff fefa 	bl	8000c50 <DM_DisplayFormattedOutput>
		_DrawGainSelectMenu();
 8000e5c:	f000 fa9a 	bl	8001394 <_DrawGainSelectMenu>
 8000e60:	e068      	b.n	8000f34 <DM_UpdateDisplay+0xf8>
	}
	else if(eNextFreqMenuStatus)		//  frequency menu enabled
 8000e62:	4b46      	ldr	r3, [pc, #280]	; (8000f7c <DM_UpdateDisplay+0x140>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d02a      	beq.n	8000ec0 <DM_UpdateDisplay+0x84>
	{

		ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	9301      	str	r3, [sp, #4]
 8000e6e:	2303      	movs	r3, #3
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e76:	220a      	movs	r2, #10
 8000e78:	211e      	movs	r1, #30
 8000e7a:	4841      	ldr	r0, [pc, #260]	; (8000f80 <DM_UpdateDisplay+0x144>)
 8000e7c:	f00a f9fa 	bl	800b274 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("1Hz", 24, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("100Hz", 93, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("1KHz", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("100KHz", 247, 210, BLACK, 2, RED);
*/
		switch(eNextFreqMenuStatus)
 8000e80:	4b3e      	ldr	r3, [pc, #248]	; (8000f7c <DM_UpdateDisplay+0x140>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	3b01      	subs	r3, #1
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d853      	bhi.n	8000f32 <DM_UpdateDisplay+0xf6>
 8000e8a:	a201      	add	r2, pc, #4	; (adr r2, 8000e90 <DM_UpdateDisplay+0x54>)
 8000e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e90:	08000ea1 	.word	0x08000ea1
 8000e94:	08000eab 	.word	0x08000eab
 8000e98:	08000eb1 	.word	0x08000eb1
 8000e9c:	08000ebb 	.word	0x08000ebb
		{
			case ENABLE_FREQ_MAIN_MENU:

				DM_DisplayFormattedOutput();
 8000ea0:	f7ff fed6 	bl	8000c50 <DM_DisplayFormattedOutput>

				FreqMenu_DrawFreqMainMenu();
 8000ea4:	f000 fb94 	bl	80015d0 <FreqMenu_DrawFreqMainMenu>

				break;
 8000ea8:	e044      	b.n	8000f34 <DM_UpdateDisplay+0xf8>

			case ENABLE_FREQ_PRESET_MENU:
				FreqMenu_DrawFreqPresetMenu();
 8000eaa:	f000 fbcb 	bl	8001644 <FreqMenu_DrawFreqPresetMenu>
				break;
 8000eae:	e041      	b.n	8000f34 <DM_UpdateDisplay+0xf8>

			case ENABLE_FREQ_ADJUST_MENU:

				DM_DisplayFormattedOutput();
 8000eb0:	f7ff fece 	bl	8000c50 <DM_DisplayFormattedOutput>

				FreqMenu_DrawFreqAdjustMenu();
 8000eb4:	f001 fe4c 	bl	8002b50 <FreqMenu_DrawFreqAdjustMenu>

				break;
 8000eb8:	e03c      	b.n	8000f34 <DM_UpdateDisplay+0xf8>

			case ENABLE_FREQ_SWEEP_MENU:
				FreqMenu_DrawFreqSweepMenu();
 8000eba:	f001 fe79 	bl	8002bb0 <FreqMenu_DrawFreqSweepMenu>
				break;
 8000ebe:	e039      	b.n	8000f34 <DM_UpdateDisplay+0xf8>
			default:
				break;
		}

	}
	else if(eNextBiasMenuStatus)		//  == ENABLE_BIASMENU
 8000ec0:	4b30      	ldr	r3, [pc, #192]	; (8000f84 <DM_UpdateDisplay+0x148>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d004      	beq.n	8000ed2 <DM_UpdateDisplay+0x96>
		ILI9341_Draw_Text("    ", 10, 210, BLACK, 2, DARKCYAN);
		ILI9341_Draw_Text("    ", 100, 210, BLACK, 2, DARKGREEN);
		ILI9341_Draw_Text("    ", 175, 210, BLACK, 2, YELLOW);
		ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
*/
		DM_DisplayFormattedOutput();
 8000ec8:	f7ff fec2 	bl	8000c50 <DM_DisplayFormattedOutput>
		_DrawBiasSelectMenu();
 8000ecc:	f000 fa96 	bl	80013fc <_DrawBiasSelectMenu>
 8000ed0:	e030      	b.n	8000f34 <DM_UpdateDisplay+0xf8>
	}
	else
	{
		DM_DisplayFormattedOutput();
 8000ed2:	f7ff febd 	bl	8000c50 <DM_DisplayFormattedOutput>

		ILI9341_Draw_Text("FUNC", 10, 210, BLACK, 2, DARKCYAN);
 8000ed6:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8000eda:	9301      	str	r3, [sp, #4]
 8000edc:	2302      	movs	r3, #2
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	22d2      	movs	r2, #210	; 0xd2
 8000ee4:	210a      	movs	r1, #10
 8000ee6:	4828      	ldr	r0, [pc, #160]	; (8000f88 <DM_UpdateDisplay+0x14c>)
 8000ee8:	f00a f9c4 	bl	800b274 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("FREQ", 100, 210, BLACK, 2, DARKGREEN);
 8000eec:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000ef0:	9301      	str	r3, [sp, #4]
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	22d2      	movs	r2, #210	; 0xd2
 8000efa:	2164      	movs	r1, #100	; 0x64
 8000efc:	4823      	ldr	r0, [pc, #140]	; (8000f8c <DM_UpdateDisplay+0x150>)
 8000efe:	f00a f9b9 	bl	800b274 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("GAIN", 175, 210, BLACK, 2, YELLOW);
 8000f02:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8000f06:	9301      	str	r3, [sp, #4]
 8000f08:	2302      	movs	r3, #2
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	22d2      	movs	r2, #210	; 0xd2
 8000f10:	21af      	movs	r1, #175	; 0xaf
 8000f12:	481f      	ldr	r0, [pc, #124]	; (8000f90 <DM_UpdateDisplay+0x154>)
 8000f14:	f00a f9ae 	bl	800b274 <ILI9341_Draw_Text>
		ILI9341_Draw_Text("BIAS", 260, 210, BLACK, 2, RED);
 8000f18:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	2302      	movs	r3, #2
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2300      	movs	r3, #0
 8000f24:	22d2      	movs	r2, #210	; 0xd2
 8000f26:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000f2a:	481a      	ldr	r0, [pc, #104]	; (8000f94 <DM_UpdateDisplay+0x158>)
 8000f2c:	f00a f9a2 	bl	800b274 <ILI9341_Draw_Text>
 8000f30:	e000      	b.n	8000f34 <DM_UpdateDisplay+0xf8>
				break;
 8000f32:	bf00      	nop
	}

#ifdef ENCODER_DEBUG
	char tim1tmp[5] = "";
 8000f34:	2300      	movs	r3, #0
 8000f36:	603b      	str	r3, [r7, #0]
 8000f38:	2300      	movs	r3, #0
 8000f3a:	713b      	strb	r3, [r7, #4]
	//snprintf(tim1tmp, sizeof(tim1tmp), "%lu", ENCODER_TIMER->CNT);
	if(DM_AddDigitPadding(ENCODER_TIMER->CNT, tim1tmp, sizeof(tim1tmp)) == 0)
 8000f3c:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <DM_UpdateDisplay+0x15c>)
 8000f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	4639      	mov	r1, r7
 8000f44:	2205      	movs	r2, #5
 8000f46:	4618      	mov	r0, r3
 8000f48:	f000 fad8 	bl	80014fc <DM_AddDigitPadding>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10b      	bne.n	8000f6a <DM_UpdateDisplay+0x12e>
		ILI9341_Draw_Text(tim1tmp, 260, 180, BLACK, 2, RED);
 8000f52:	4638      	mov	r0, r7
 8000f54:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000f58:	9301      	str	r3, [sp, #4]
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2300      	movs	r3, #0
 8000f60:	22b4      	movs	r2, #180	; 0xb4
 8000f62:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000f66:	f00a f985 	bl	800b274 <ILI9341_Draw_Text>
/*
	if((TIM1->SR & TIM_SR_IDXF) == TIM_SR_IDXF)
	{
		TIM1->SR &= ~(TIM_SR_IDXF);
	}*/
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20001414 	.word	0x20001414
 8000f78:	20001415 	.word	0x20001415
 8000f7c:	20001416 	.word	0x20001416
 8000f80:	0800e76c 	.word	0x0800e76c
 8000f84:	20001417 	.word	0x20001417
 8000f88:	0800e77c 	.word	0x0800e77c
 8000f8c:	0800e784 	.word	0x0800e784
 8000f90:	0800e78c 	.word	0x0800e78c
 8000f94:	0800e794 	.word	0x0800e794
 8000f98:	40012c00 	.word	0x40012c00

08000f9c <DM_ShowFuncSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowFuncSelectMenu(eFuncMenu_Status pValue)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	eNextFuncMenuStatus = pValue;
 8000fa6:	4a04      	ldr	r2, [pc, #16]	; (8000fb8 <DM_ShowFuncSelectMenu+0x1c>)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	7013      	strb	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	20001414 	.word	0x20001414

08000fbc <_DrawFuncSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawFuncSelectMenu()
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("SELECT FUNCTION", 	10, 10, WHITE, 3, BLACK);
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fce:	220a      	movs	r2, #10
 8000fd0:	210a      	movs	r1, #10
 8000fd2:	48b7      	ldr	r0, [pc, #732]	; (80012b0 <_DrawFuncSelectMenu+0x2f4>)
 8000fd4:	f00a f94e 	bl	800b274 <ILI9341_Draw_Text>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp = FuncO_GetFPresetObject();
 8000fd8:	f002 fc40 	bl	800385c <FuncO_GetFPresetObject>
 8000fdc:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 81b6 	beq.w	8001352 <_DrawFuncSelectMenu+0x396>
	{
		switch(pFuncPresetTmp->func)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	f200 81b1 	bhi.w	8001352 <_DrawFuncSelectMenu+0x396>
 8000ff0:	a201      	add	r2, pc, #4	; (adr r2, 8000ff8 <_DrawFuncSelectMenu+0x3c>)
 8000ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff6:	bf00      	nop
 8000ff8:	08001011 	.word	0x08001011
 8000ffc:	08001097 	.word	0x08001097
 8001000:	0800111d 	.word	0x0800111d
 8001004:	080011a3 	.word	0x080011a3
 8001008:	08001229 	.word	0x08001229
 800100c:	080012cd 	.word	0x080012cd
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, WHITE, 2, BLACK);
 8001010:	2300      	movs	r3, #0
 8001012:	9301      	str	r3, [sp, #4]
 8001014:	2302      	movs	r3, #2
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800101c:	2232      	movs	r2, #50	; 0x32
 800101e:	210a      	movs	r1, #10
 8001020:	48a4      	ldr	r0, [pc, #656]	; (80012b4 <_DrawFuncSelectMenu+0x2f8>)
 8001022:	f00a f927 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001026:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	2302      	movs	r3, #2
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2300      	movs	r3, #0
 8001032:	2246      	movs	r2, #70	; 0x46
 8001034:	210a      	movs	r1, #10
 8001036:	48a0      	ldr	r0, [pc, #640]	; (80012b8 <_DrawFuncSelectMenu+0x2fc>)
 8001038:	f00a f91c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 800103c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	2302      	movs	r3, #2
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	2300      	movs	r3, #0
 8001048:	225a      	movs	r2, #90	; 0x5a
 800104a:	210a      	movs	r1, #10
 800104c:	489b      	ldr	r0, [pc, #620]	; (80012bc <_DrawFuncSelectMenu+0x300>)
 800104e:	f00a f911 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 8001052:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	2302      	movs	r3, #2
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2300      	movs	r3, #0
 800105e:	226e      	movs	r2, #110	; 0x6e
 8001060:	210a      	movs	r1, #10
 8001062:	4897      	ldr	r0, [pc, #604]	; (80012c0 <_DrawFuncSelectMenu+0x304>)
 8001064:	f00a f906 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001068:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	2302      	movs	r3, #2
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	2300      	movs	r3, #0
 8001074:	2282      	movs	r2, #130	; 0x82
 8001076:	210a      	movs	r1, #10
 8001078:	4892      	ldr	r0, [pc, #584]	; (80012c4 <_DrawFuncSelectMenu+0x308>)
 800107a:	f00a f8fb 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800107e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	2302      	movs	r3, #2
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	2300      	movs	r3, #0
 800108a:	2296      	movs	r2, #150	; 0x96
 800108c:	210a      	movs	r1, #10
 800108e:	488e      	ldr	r0, [pc, #568]	; (80012c8 <_DrawFuncSelectMenu+0x30c>)
 8001090:	f00a f8f0 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001094:	e15d      	b.n	8001352 <_DrawFuncSelectMenu+0x396>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001096:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	2302      	movs	r3, #2
 800109e:	9300      	str	r3, [sp, #0]
 80010a0:	2300      	movs	r3, #0
 80010a2:	2232      	movs	r2, #50	; 0x32
 80010a4:	210a      	movs	r1, #10
 80010a6:	4883      	ldr	r0, [pc, #524]	; (80012b4 <_DrawFuncSelectMenu+0x2f8>)
 80010a8:	f00a f8e4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, WHITE, 2, BLACK);
 80010ac:	2300      	movs	r3, #0
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	2302      	movs	r3, #2
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010b8:	2246      	movs	r2, #70	; 0x46
 80010ba:	210a      	movs	r1, #10
 80010bc:	487e      	ldr	r0, [pc, #504]	; (80012b8 <_DrawFuncSelectMenu+0x2fc>)
 80010be:	f00a f8d9 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80010c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	2302      	movs	r3, #2
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2300      	movs	r3, #0
 80010ce:	225a      	movs	r2, #90	; 0x5a
 80010d0:	210a      	movs	r1, #10
 80010d2:	487a      	ldr	r0, [pc, #488]	; (80012bc <_DrawFuncSelectMenu+0x300>)
 80010d4:	f00a f8ce 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 80010d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	2302      	movs	r3, #2
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2300      	movs	r3, #0
 80010e4:	226e      	movs	r2, #110	; 0x6e
 80010e6:	210a      	movs	r1, #10
 80010e8:	4875      	ldr	r0, [pc, #468]	; (80012c0 <_DrawFuncSelectMenu+0x304>)
 80010ea:	f00a f8c3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80010ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010f2:	9301      	str	r3, [sp, #4]
 80010f4:	2302      	movs	r3, #2
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2300      	movs	r3, #0
 80010fa:	2282      	movs	r2, #130	; 0x82
 80010fc:	210a      	movs	r1, #10
 80010fe:	4871      	ldr	r0, [pc, #452]	; (80012c4 <_DrawFuncSelectMenu+0x308>)
 8001100:	f00a f8b8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001104:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	2302      	movs	r3, #2
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2300      	movs	r3, #0
 8001110:	2296      	movs	r2, #150	; 0x96
 8001112:	210a      	movs	r1, #10
 8001114:	486c      	ldr	r0, [pc, #432]	; (80012c8 <_DrawFuncSelectMenu+0x30c>)
 8001116:	f00a f8ad 	bl	800b274 <ILI9341_Draw_Text>
				break;
 800111a:	e11a      	b.n	8001352 <_DrawFuncSelectMenu+0x396>
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 800111c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001120:	9301      	str	r3, [sp, #4]
 8001122:	2302      	movs	r3, #2
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2300      	movs	r3, #0
 8001128:	2232      	movs	r2, #50	; 0x32
 800112a:	210a      	movs	r1, #10
 800112c:	4861      	ldr	r0, [pc, #388]	; (80012b4 <_DrawFuncSelectMenu+0x2f8>)
 800112e:	f00a f8a1 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 8001132:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001136:	9301      	str	r3, [sp, #4]
 8001138:	2302      	movs	r3, #2
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	2300      	movs	r3, #0
 800113e:	2246      	movs	r2, #70	; 0x46
 8001140:	210a      	movs	r1, #10
 8001142:	485d      	ldr	r0, [pc, #372]	; (80012b8 <_DrawFuncSelectMenu+0x2fc>)
 8001144:	f00a f896 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, WHITE, 2, BLACK);
 8001148:	2300      	movs	r3, #0
 800114a:	9301      	str	r3, [sp, #4]
 800114c:	2302      	movs	r3, #2
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001154:	225a      	movs	r2, #90	; 0x5a
 8001156:	210a      	movs	r1, #10
 8001158:	4858      	ldr	r0, [pc, #352]	; (80012bc <_DrawFuncSelectMenu+0x300>)
 800115a:	f00a f88b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800115e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	2302      	movs	r3, #2
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	2300      	movs	r3, #0
 800116a:	226e      	movs	r2, #110	; 0x6e
 800116c:	210a      	movs	r1, #10
 800116e:	4854      	ldr	r0, [pc, #336]	; (80012c0 <_DrawFuncSelectMenu+0x304>)
 8001170:	f00a f880 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	2302      	movs	r3, #2
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2300      	movs	r3, #0
 8001180:	2282      	movs	r2, #130	; 0x82
 8001182:	210a      	movs	r1, #10
 8001184:	484f      	ldr	r0, [pc, #316]	; (80012c4 <_DrawFuncSelectMenu+0x308>)
 8001186:	f00a f875 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 800118a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	2302      	movs	r3, #2
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2300      	movs	r3, #0
 8001196:	2296      	movs	r2, #150	; 0x96
 8001198:	210a      	movs	r1, #10
 800119a:	484b      	ldr	r0, [pc, #300]	; (80012c8 <_DrawFuncSelectMenu+0x30c>)
 800119c:	f00a f86a 	bl	800b274 <ILI9341_Draw_Text>
				break;
 80011a0:	e0d7      	b.n	8001352 <_DrawFuncSelectMenu+0x396>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80011a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	2302      	movs	r3, #2
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2300      	movs	r3, #0
 80011ae:	2232      	movs	r2, #50	; 0x32
 80011b0:	210a      	movs	r1, #10
 80011b2:	4840      	ldr	r0, [pc, #256]	; (80012b4 <_DrawFuncSelectMenu+0x2f8>)
 80011b4:	f00a f85e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80011b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011bc:	9301      	str	r3, [sp, #4]
 80011be:	2302      	movs	r3, #2
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2300      	movs	r3, #0
 80011c4:	2246      	movs	r2, #70	; 0x46
 80011c6:	210a      	movs	r1, #10
 80011c8:	483b      	ldr	r0, [pc, #236]	; (80012b8 <_DrawFuncSelectMenu+0x2fc>)
 80011ca:	f00a f853 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80011ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	2302      	movs	r3, #2
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2300      	movs	r3, #0
 80011da:	225a      	movs	r2, #90	; 0x5a
 80011dc:	210a      	movs	r1, #10
 80011de:	4837      	ldr	r0, [pc, #220]	; (80012bc <_DrawFuncSelectMenu+0x300>)
 80011e0:	f00a f848 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, WHITE, 2, BLACK);
 80011e4:	2300      	movs	r3, #0
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	2302      	movs	r3, #2
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011f0:	226e      	movs	r2, #110	; 0x6e
 80011f2:	210a      	movs	r1, #10
 80011f4:	4832      	ldr	r0, [pc, #200]	; (80012c0 <_DrawFuncSelectMenu+0x304>)
 80011f6:	f00a f83d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 80011fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	2302      	movs	r3, #2
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2300      	movs	r3, #0
 8001206:	2282      	movs	r2, #130	; 0x82
 8001208:	210a      	movs	r1, #10
 800120a:	482e      	ldr	r0, [pc, #184]	; (80012c4 <_DrawFuncSelectMenu+0x308>)
 800120c:	f00a f832 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001210:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001214:	9301      	str	r3, [sp, #4]
 8001216:	2302      	movs	r3, #2
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2300      	movs	r3, #0
 800121c:	2296      	movs	r2, #150	; 0x96
 800121e:	210a      	movs	r1, #10
 8001220:	4829      	ldr	r0, [pc, #164]	; (80012c8 <_DrawFuncSelectMenu+0x30c>)
 8001222:	f00a f827 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001226:	e094      	b.n	8001352 <_DrawFuncSelectMenu+0x396>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 8001228:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800122c:	9301      	str	r3, [sp, #4]
 800122e:	2302      	movs	r3, #2
 8001230:	9300      	str	r3, [sp, #0]
 8001232:	2300      	movs	r3, #0
 8001234:	2232      	movs	r2, #50	; 0x32
 8001236:	210a      	movs	r1, #10
 8001238:	481e      	ldr	r0, [pc, #120]	; (80012b4 <_DrawFuncSelectMenu+0x2f8>)
 800123a:	f00a f81b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 800123e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001242:	9301      	str	r3, [sp, #4]
 8001244:	2302      	movs	r3, #2
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2300      	movs	r3, #0
 800124a:	2246      	movs	r2, #70	; 0x46
 800124c:	210a      	movs	r1, #10
 800124e:	481a      	ldr	r0, [pc, #104]	; (80012b8 <_DrawFuncSelectMenu+0x2fc>)
 8001250:	f00a f810 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 8001254:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001258:	9301      	str	r3, [sp, #4]
 800125a:	2302      	movs	r3, #2
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	2300      	movs	r3, #0
 8001260:	225a      	movs	r2, #90	; 0x5a
 8001262:	210a      	movs	r1, #10
 8001264:	4815      	ldr	r0, [pc, #84]	; (80012bc <_DrawFuncSelectMenu+0x300>)
 8001266:	f00a f805 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800126a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2302      	movs	r3, #2
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2300      	movs	r3, #0
 8001276:	226e      	movs	r2, #110	; 0x6e
 8001278:	210a      	movs	r1, #10
 800127a:	4811      	ldr	r0, [pc, #68]	; (80012c0 <_DrawFuncSelectMenu+0x304>)
 800127c:	f009 fffa 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, WHITE, 2, BLACK);
 8001280:	2300      	movs	r3, #0
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	2302      	movs	r3, #2
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800128c:	2282      	movs	r2, #130	; 0x82
 800128e:	210a      	movs	r1, #10
 8001290:	480c      	ldr	r0, [pc, #48]	; (80012c4 <_DrawFuncSelectMenu+0x308>)
 8001292:	f009 ffef 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, BLACK, 2, WHITE);
 8001296:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800129a:	9301      	str	r3, [sp, #4]
 800129c:	2302      	movs	r3, #2
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2300      	movs	r3, #0
 80012a2:	2296      	movs	r2, #150	; 0x96
 80012a4:	210a      	movs	r1, #10
 80012a6:	4808      	ldr	r0, [pc, #32]	; (80012c8 <_DrawFuncSelectMenu+0x30c>)
 80012a8:	f009 ffe4 	bl	800b274 <ILI9341_Draw_Text>
				break;
 80012ac:	e051      	b.n	8001352 <_DrawFuncSelectMenu+0x396>
 80012ae:	bf00      	nop
 80012b0:	0800e79c 	.word	0x0800e79c
 80012b4:	0800e7ac 	.word	0x0800e7ac
 80012b8:	0800e7b4 	.word	0x0800e7b4
 80012bc:	0800e7c0 	.word	0x0800e7c0
 80012c0:	0800e7c8 	.word	0x0800e7c8
 80012c4:	0800e7d4 	.word	0x0800e7d4
 80012c8:	0800e7e0 	.word	0x0800e7e0
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50, BLACK, 2, WHITE);
 80012cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012d0:	9301      	str	r3, [sp, #4]
 80012d2:	2302      	movs	r3, #2
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	2300      	movs	r3, #0
 80012d8:	2232      	movs	r2, #50	; 0x32
 80012da:	210a      	movs	r1, #10
 80012dc:	481f      	ldr	r0, [pc, #124]	; (800135c <_DrawFuncSelectMenu+0x3a0>)
 80012de:	f009 ffc9 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70, BLACK, 2, WHITE);
 80012e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	2302      	movs	r3, #2
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2300      	movs	r3, #0
 80012ee:	2246      	movs	r2, #70	; 0x46
 80012f0:	210a      	movs	r1, #10
 80012f2:	481b      	ldr	r0, [pc, #108]	; (8001360 <_DrawFuncSelectMenu+0x3a4>)
 80012f4:	f009 ffbe 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90, BLACK, 2, WHITE);
 80012f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012fc:	9301      	str	r3, [sp, #4]
 80012fe:	2302      	movs	r3, #2
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	2300      	movs	r3, #0
 8001304:	225a      	movs	r2, #90	; 0x5a
 8001306:	210a      	movs	r1, #10
 8001308:	4816      	ldr	r0, [pc, #88]	; (8001364 <_DrawFuncSelectMenu+0x3a8>)
 800130a:	f009 ffb3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, BLACK, 2, WHITE);
 800130e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	2302      	movs	r3, #2
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2300      	movs	r3, #0
 800131a:	226e      	movs	r2, #110	; 0x6e
 800131c:	210a      	movs	r1, #10
 800131e:	4812      	ldr	r0, [pc, #72]	; (8001368 <_DrawFuncSelectMenu+0x3ac>)
 8001320:	f009 ffa8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, BLACK, 2, WHITE);
 8001324:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	2302      	movs	r3, #2
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	2300      	movs	r3, #0
 8001330:	2282      	movs	r2, #130	; 0x82
 8001332:	210a      	movs	r1, #10
 8001334:	480d      	ldr	r0, [pc, #52]	; (800136c <_DrawFuncSelectMenu+0x3b0>)
 8001336:	f009 ff9d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, WHITE, 2, BLACK);
 800133a:	2300      	movs	r3, #0
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	2302      	movs	r3, #2
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001346:	2296      	movs	r2, #150	; 0x96
 8001348:	210a      	movs	r1, #10
 800134a:	4809      	ldr	r0, [pc, #36]	; (8001370 <_DrawFuncSelectMenu+0x3b4>)
 800134c:	f009 ff92 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001350:	bf00      	nop

		}
	}


}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	0800e7ac 	.word	0x0800e7ac
 8001360:	0800e7b4 	.word	0x0800e7b4
 8001364:	0800e7c0 	.word	0x0800e7c0
 8001368:	0800e7c8 	.word	0x0800e7c8
 800136c:	0800e7d4 	.word	0x0800e7d4
 8001370:	0800e7e0 	.word	0x0800e7e0

08001374 <DM_ShowGainSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowGainSelectMenu(eGainMenu_Status pValue)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	eNextGainMenuStatus = pValue;
 800137e:	4a04      	ldr	r2, [pc, #16]	; (8001390 <DM_ShowGainSelectMenu+0x1c>)
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	7013      	strb	r3, [r2, #0]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	20001415 	.word	0x20001415

08001394 <_DrawGainSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawGainSelectMenu()
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("ADJUST GAIN", 	40, 10, WHITE, 3, BLACK);
 800139a:	2300      	movs	r3, #0
 800139c:	9301      	str	r3, [sp, #4]
 800139e:	2303      	movs	r3, #3
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013a6:	220a      	movs	r2, #10
 80013a8:	2128      	movs	r1, #40	; 0x28
 80013aa:	4803      	ldr	r0, [pc, #12]	; (80013b8 <_DrawGainSelectMenu+0x24>)
 80013ac:	f009 ff62 	bl	800b274 <ILI9341_Draw_Text>
	char gain[4] = "";
	//snprintf(gain, sizeof(gain), "%u", GO_GetOutputGain());
	if(DM_AddDigitPadding((uint16_t)GO_GetOutputGain(), gain, sizeof(gain)) == 0)
		ILI9341_Draw_Text(gain, 250, 150, WHITE, 1, BLACK);
*/
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	0800e7e8 	.word	0x0800e7e8

080013bc <DM_ShowFreqMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowFreqMenu(eFreqMenu_Status pValue)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
	eNextFreqMenuStatus = pValue;
 80013c6:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <DM_ShowFreqMenu+0x1c>)
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	7013      	strb	r3, [r2, #0]
}
 80013cc:	bf00      	nop
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	20001416 	.word	0x20001416

080013dc <DM_ShowBiasSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void DM_ShowBiasSelectMenu(eBiasMenu_Status pValue)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
	eNextBiasMenuStatus = pValue;
 80013e6:	4a04      	ldr	r2, [pc, #16]	; (80013f8 <DM_ShowBiasSelectMenu+0x1c>)
 80013e8:	79fb      	ldrb	r3, [r7, #7]
 80013ea:	7013      	strb	r3, [r2, #0]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	20001417 	.word	0x20001417

080013fc <_DrawBiasSelectMenu>:
 *	@param None
 *	@retval None
 *
 */
void _DrawBiasSelectMenu()
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("ADJUST DC BIAS", 	30, 10, WHITE, 3, BLACK);
 8001402:	2300      	movs	r3, #0
 8001404:	9301      	str	r3, [sp, #4]
 8001406:	2303      	movs	r3, #3
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800140e:	220a      	movs	r2, #10
 8001410:	211e      	movs	r1, #30
 8001412:	4803      	ldr	r0, [pc, #12]	; (8001420 <_DrawBiasSelectMenu+0x24>)
 8001414:	f009 ff2e 	bl	800b274 <ILI9341_Draw_Text>
			char symbol[2] = "-\0";
			ILI9341_Draw_Text(strcat(symbol, bias), 250, 150, WHITE, 1, BLACK);
		}
	}
*/
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	0800e7f4 	.word	0x0800e7f4

08001424 <DM_DigitCount>:
 *	@param None
 *	@retval None
 *
 */
int DM_DigitCount(int num)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	if(num < 10)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b09      	cmp	r3, #9
 8001430:	dc01      	bgt.n	8001436 <DM_DigitCount+0x12>
		return 1;
 8001432:	2301      	movs	r3, #1
 8001434:	e018      	b.n	8001468 <DM_DigitCount+0x44>
	if(num < 100)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b63      	cmp	r3, #99	; 0x63
 800143a:	dc01      	bgt.n	8001440 <DM_DigitCount+0x1c>
		return 2;
 800143c:	2302      	movs	r3, #2
 800143e:	e013      	b.n	8001468 <DM_DigitCount+0x44>
	if(num < 1000)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001446:	da01      	bge.n	800144c <DM_DigitCount+0x28>
		return 3;
 8001448:	2303      	movs	r3, #3
 800144a:	e00d      	b.n	8001468 <DM_DigitCount+0x44>
	if(num < 10000)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001452:	4293      	cmp	r3, r2
 8001454:	dc01      	bgt.n	800145a <DM_DigitCount+0x36>
		return 4;
 8001456:	2304      	movs	r3, #4
 8001458:	e006      	b.n	8001468 <DM_DigitCount+0x44>
	if(num < 100000)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a05      	ldr	r2, [pc, #20]	; (8001474 <DM_DigitCount+0x50>)
 800145e:	4293      	cmp	r3, r2
 8001460:	dc01      	bgt.n	8001466 <DM_DigitCount+0x42>
		return 5;
 8001462:	2305      	movs	r3, #5
 8001464:	e000      	b.n	8001468 <DM_DigitCount+0x44>
	else
		return 0;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	0001869f 	.word	0x0001869f

08001478 <DM_RefreshBackgroundLayout>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshBackgroundLayout()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af04      	add	r7, sp, #16


	//ILI9341_Fill_Screen(WHITE);
	ILI9341_FillScreenGradient();
 800147e:	f009 ff27 	bl	800b2d0 <ILI9341_FillScreenGradient>

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[0],
 8001482:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <DM_RefreshBackgroundLayout+0x80>)
 8001484:	8818      	ldrh	r0, [r3, #0]
 8001486:	2300      	movs	r3, #0
 8001488:	9302      	str	r3, [sp, #8]
 800148a:	2302      	movs	r3, #2
 800148c:	9301      	str	r3, [sp, #4]
 800148e:	f240 33ef 	movw	r3, #1007	; 0x3ef
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	2332      	movs	r3, #50	; 0x32
 8001496:	2250      	movs	r2, #80	; 0x50
 8001498:	21c8      	movs	r1, #200	; 0xc8
 800149a:	f009 fd81 	bl	800afa0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKCYAN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[1],
 800149e:	4b16      	ldr	r3, [pc, #88]	; (80014f8 <DM_RefreshBackgroundLayout+0x80>)
 80014a0:	8858      	ldrh	r0, [r3, #2]
 80014a2:	2300      	movs	r3, #0
 80014a4:	9302      	str	r3, [sp, #8]
 80014a6:	2302      	movs	r3, #2
 80014a8:	9301      	str	r3, [sp, #4]
 80014aa:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	2332      	movs	r3, #50	; 0x32
 80014b2:	2250      	movs	r2, #80	; 0x50
 80014b4:	21c8      	movs	r1, #200	; 0xc8
 80014b6:	f009 fd73 	bl	800afa0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													DARKGREEN,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[2],
 80014ba:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <DM_RefreshBackgroundLayout+0x80>)
 80014bc:	8898      	ldrh	r0, [r3, #4]
 80014be:	2300      	movs	r3, #0
 80014c0:	9302      	str	r3, [sp, #8]
 80014c2:	2302      	movs	r3, #2
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	2332      	movs	r3, #50	; 0x32
 80014ce:	2250      	movs	r2, #80	; 0x50
 80014d0:	21c8      	movs	r1, #200	; 0xc8
 80014d2:	f009 fd65 	bl	800afa0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													YELLOW,
													BORDER_SIZE,
													BLACK);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	btn_x_pos[3],
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <DM_RefreshBackgroundLayout+0x80>)
 80014d8:	88d8      	ldrh	r0, [r3, #6]
 80014da:	2300      	movs	r3, #0
 80014dc:	9302      	str	r3, [sp, #8]
 80014de:	2302      	movs	r3, #2
 80014e0:	9301      	str	r3, [sp, #4]
 80014e2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2332      	movs	r3, #50	; 0x32
 80014ea:	2250      	movs	r2, #80	; 0x50
 80014ec:	21c8      	movs	r1, #200	; 0xc8
 80014ee:	f009 fd57 	bl	800afa0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_WIDTH,
													BTN_HEIGHT,
													RED,
													BORDER_SIZE,
													BLACK);
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000000 	.word	0x20000000

080014fc <DM_AddDigitPadding>:
 *			1 if buflen is invalid size
 *			2 unknown error
 *
 */
int DM_AddDigitPadding(uint16_t num, char *buffer, uint16_t buflen)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	6039      	str	r1, [r7, #0]
 8001506:	80fb      	strh	r3, [r7, #6]
 8001508:	4613      	mov	r3, r2
 800150a:	80bb      	strh	r3, [r7, #4]
	if((buflen < 1) || (buflen > 6))
 800150c:	88bb      	ldrh	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d002      	beq.n	8001518 <DM_AddDigitPadding+0x1c>
 8001512:	88bb      	ldrh	r3, [r7, #4]
 8001514:	2b06      	cmp	r3, #6
 8001516:	d901      	bls.n	800151c <DM_AddDigitPadding+0x20>
		return 1;
 8001518:	2301      	movs	r3, #1
 800151a:	e048      	b.n	80015ae <DM_AddDigitPadding+0xb2>

	//char* tmpbuf = malloc(sizeof(buffer) * buflen);

	uint16_t tmpcnt = num;
 800151c:	88fb      	ldrh	r3, [r7, #6]
 800151e:	81fb      	strh	r3, [r7, #14]
	switch(DM_DigitCount(tmpcnt))
 8001520:	89fb      	ldrh	r3, [r7, #14]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff ff7e 	bl	8001424 <DM_DigitCount>
 8001528:	4603      	mov	r3, r0
 800152a:	2b05      	cmp	r3, #5
 800152c:	d83e      	bhi.n	80015ac <DM_AddDigitPadding+0xb0>
 800152e:	a201      	add	r2, pc, #4	; (adr r2, 8001534 <DM_AddDigitPadding+0x38>)
 8001530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001534:	0800154d 	.word	0x0800154d
 8001538:	0800155d 	.word	0x0800155d
 800153c:	0800156d 	.word	0x0800156d
 8001540:	0800157d 	.word	0x0800157d
 8001544:	0800158d 	.word	0x0800158d
 8001548:	0800159d 	.word	0x0800159d
	{

		case 0:
			snprintf(buffer,buflen, "     ");
 800154c:	88bb      	ldrh	r3, [r7, #4]
 800154e:	4a1a      	ldr	r2, [pc, #104]	; (80015b8 <DM_AddDigitPadding+0xbc>)
 8001550:	4619      	mov	r1, r3
 8001552:	6838      	ldr	r0, [r7, #0]
 8001554:	f00b f980 	bl	800c858 <sniprintf>
			return 0;
 8001558:	2300      	movs	r3, #0
 800155a:	e028      	b.n	80015ae <DM_AddDigitPadding+0xb2>
		case 1:
			snprintf(buffer, buflen, "%u    ", tmpcnt);
 800155c:	88b9      	ldrh	r1, [r7, #4]
 800155e:	89fb      	ldrh	r3, [r7, #14]
 8001560:	4a16      	ldr	r2, [pc, #88]	; (80015bc <DM_AddDigitPadding+0xc0>)
 8001562:	6838      	ldr	r0, [r7, #0]
 8001564:	f00b f978 	bl	800c858 <sniprintf>
			return 0;
 8001568:	2300      	movs	r3, #0
 800156a:	e020      	b.n	80015ae <DM_AddDigitPadding+0xb2>
		case 2:
			snprintf(buffer, buflen, "%u   ", tmpcnt);
 800156c:	88b9      	ldrh	r1, [r7, #4]
 800156e:	89fb      	ldrh	r3, [r7, #14]
 8001570:	4a13      	ldr	r2, [pc, #76]	; (80015c0 <DM_AddDigitPadding+0xc4>)
 8001572:	6838      	ldr	r0, [r7, #0]
 8001574:	f00b f970 	bl	800c858 <sniprintf>
			return 0;
 8001578:	2300      	movs	r3, #0
 800157a:	e018      	b.n	80015ae <DM_AddDigitPadding+0xb2>
		case 3:
			snprintf(buffer, buflen, "%u  ", tmpcnt);
 800157c:	88b9      	ldrh	r1, [r7, #4]
 800157e:	89fb      	ldrh	r3, [r7, #14]
 8001580:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <DM_AddDigitPadding+0xc8>)
 8001582:	6838      	ldr	r0, [r7, #0]
 8001584:	f00b f968 	bl	800c858 <sniprintf>
			return 0;
 8001588:	2300      	movs	r3, #0
 800158a:	e010      	b.n	80015ae <DM_AddDigitPadding+0xb2>
		case 4:
			snprintf(buffer, buflen, "%u ", tmpcnt);
 800158c:	88b9      	ldrh	r1, [r7, #4]
 800158e:	89fb      	ldrh	r3, [r7, #14]
 8001590:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <DM_AddDigitPadding+0xcc>)
 8001592:	6838      	ldr	r0, [r7, #0]
 8001594:	f00b f960 	bl	800c858 <sniprintf>
			return 0;
 8001598:	2300      	movs	r3, #0
 800159a:	e008      	b.n	80015ae <DM_AddDigitPadding+0xb2>
		case 5:
			snprintf(buffer, buflen, "%u", tmpcnt);
 800159c:	88b9      	ldrh	r1, [r7, #4]
 800159e:	89fb      	ldrh	r3, [r7, #14]
 80015a0:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <DM_AddDigitPadding+0xd0>)
 80015a2:	6838      	ldr	r0, [r7, #0]
 80015a4:	f00b f958 	bl	800c858 <sniprintf>
			return 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	e000      	b.n	80015ae <DM_AddDigitPadding+0xb2>

	}

	return 2;
 80015ac:	2302      	movs	r3, #2


}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	0800e83c 	.word	0x0800e83c
 80015bc:	0800e844 	.word	0x0800e844
 80015c0:	0800e84c 	.word	0x0800e84c
 80015c4:	0800e854 	.word	0x0800e854
 80015c8:	0800e85c 	.word	0x0800e85c
 80015cc:	0800e860 	.word	0x0800e860

080015d0 <FreqMenu_DrawFreqMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqMainMenu()
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("Select an option below", 	30, 150, BLACK, 2, WHITE);
 80015d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015da:	9301      	str	r3, [sp, #4]
 80015dc:	2302      	movs	r3, #2
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2300      	movs	r3, #0
 80015e2:	2296      	movs	r2, #150	; 0x96
 80015e4:	211e      	movs	r1, #30
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <FreqMenu_DrawFreqMainMenu+0x64>)
 80015e8:	f009 fe44 	bl	800b274 <ILI9341_Draw_Text>

	// buttons
	ILI9341_Draw_Text("PRESET", 5, 210, BLACK, 2, DARKCYAN);
 80015ec:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80015f0:	9301      	str	r3, [sp, #4]
 80015f2:	2302      	movs	r3, #2
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2300      	movs	r3, #0
 80015f8:	22d2      	movs	r2, #210	; 0xd2
 80015fa:	2105      	movs	r1, #5
 80015fc:	480e      	ldr	r0, [pc, #56]	; (8001638 <FreqMenu_DrawFreqMainMenu+0x68>)
 80015fe:	f009 fe39 	bl	800b274 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87, 210, BLACK, 2, DARKGREEN);
 8001602:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8001606:	9301      	str	r3, [sp, #4]
 8001608:	2302      	movs	r3, #2
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2300      	movs	r3, #0
 800160e:	22d2      	movs	r2, #210	; 0xd2
 8001610:	2157      	movs	r1, #87	; 0x57
 8001612:	480a      	ldr	r0, [pc, #40]	; (800163c <FreqMenu_DrawFreqMainMenu+0x6c>)
 8001614:	f009 fe2e 	bl	800b274 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP", 174, 210, BLACK, 2, YELLOW);
 8001618:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800161c:	9301      	str	r3, [sp, #4]
 800161e:	2302      	movs	r3, #2
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2300      	movs	r3, #0
 8001624:	22d2      	movs	r2, #210	; 0xd2
 8001626:	21ae      	movs	r1, #174	; 0xae
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <FreqMenu_DrawFreqMainMenu+0x70>)
 800162a:	f009 fe23 	bl	800b274 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BLACK, 2, RED);
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	0800e864 	.word	0x0800e864
 8001638:	0800e87c 	.word	0x0800e87c
 800163c:	0800e884 	.word	0x0800e884
 8001640:	0800e88c 	.word	0x0800e88c

08001644 <FreqMenu_DrawFreqPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqPresetMenu()
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af02      	add	r7, sp, #8

	uint8_t menu_pos_y1 = 50;
 800164a:	2332      	movs	r3, #50	; 0x32
 800164c:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 70;
 800164e:	2346      	movs	r3, #70	; 0x46
 8001650:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 90;
 8001652:	235a      	movs	r3, #90	; 0x5a
 8001654:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 110;
 8001656:	236e      	movs	r3, #110	; 0x6e
 8001658:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 130;
 800165a:	2382      	movs	r3, #130	; 0x82
 800165c:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 150;
 800165e:	2396      	movs	r3, #150	; 0x96
 8001660:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 170;
 8001662:	23aa      	movs	r3, #170	; 0xaa
 8001664:	727b      	strb	r3, [r7, #9]
	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001666:	f001 ffc3 	bl	80035f0 <FreqO_GetFPresetObject>
 800166a:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	f001 823f 	beq.w	8002af2 <FreqMenu_DrawFreqPresetMenu+0x14ae>
	{
		switch(pFreqPresetTmp->hertz)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f240 22ee 	movw	r2, #750	; 0x2ee
 800167c:	4293      	cmp	r3, r2
 800167e:	f000 8499 	beq.w	8001fb4 <FreqMenu_DrawFreqPresetMenu+0x970>
 8001682:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001686:	4293      	cmp	r3, r2
 8001688:	d817      	bhi.n	80016ba <FreqMenu_DrawFreqPresetMenu+0x76>
 800168a:	2b32      	cmp	r3, #50	; 0x32
 800168c:	f000 81b2 	beq.w	80019f4 <FreqMenu_DrawFreqPresetMenu+0x3b0>
 8001690:	2b32      	cmp	r3, #50	; 0x32
 8001692:	d806      	bhi.n	80016a2 <FreqMenu_DrawFreqPresetMenu+0x5e>
 8001694:	2b01      	cmp	r3, #1
 8001696:	d038      	beq.n	800170a <FreqMenu_DrawFreqPresetMenu+0xc6>
 8001698:	2b0a      	cmp	r3, #10
 800169a:	f000 80e0 	beq.w	800185e <FreqMenu_DrawFreqPresetMenu+0x21a>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
	}

}
 800169e:	f001 ba34 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80016a2:	2bfa      	cmp	r3, #250	; 0xfa
 80016a4:	f000 8316 	beq.w	8001cd4 <FreqMenu_DrawFreqPresetMenu+0x690>
 80016a8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016ac:	f000 83bc 	beq.w	8001e28 <FreqMenu_DrawFreqPresetMenu+0x7e4>
 80016b0:	2b64      	cmp	r3, #100	; 0x64
 80016b2:	f000 8249 	beq.w	8001b48 <FreqMenu_DrawFreqPresetMenu+0x504>
}
 80016b6:	f001 ba28 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80016ba:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016be:	4293      	cmp	r3, r2
 80016c0:	f000 8756 	beq.w	8002570 <FreqMenu_DrawFreqPresetMenu+0xf2c>
 80016c4:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d80f      	bhi.n	80016ec <FreqMenu_DrawFreqPresetMenu+0xa8>
 80016cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d0:	4293      	cmp	r3, r2
 80016d2:	f000 85df 	beq.w	8002294 <FreqMenu_DrawFreqPresetMenu+0xc50>
 80016d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80016da:	4293      	cmp	r3, r2
 80016dc:	f000 8683 	beq.w	80023e6 <FreqMenu_DrawFreqPresetMenu+0xda2>
 80016e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016e4:	f000 8510 	beq.w	8002108 <FreqMenu_DrawFreqPresetMenu+0xac4>
}
 80016e8:	f001 ba0f 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
		switch(pFreqPresetTmp->hertz)
 80016ec:	4ab1      	ldr	r2, [pc, #708]	; (80019b4 <FreqMenu_DrawFreqPresetMenu+0x370>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	f001 80ac 	beq.w	800284c <FreqMenu_DrawFreqPresetMenu+0x1208>
 80016f4:	4ab0      	ldr	r2, [pc, #704]	; (80019b8 <FreqMenu_DrawFreqPresetMenu+0x374>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	f001 8151 	beq.w	800299e <FreqMenu_DrawFreqPresetMenu+0x135a>
 80016fc:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001700:	4293      	cmp	r3, r2
 8001702:	f000 87de 	beq.w	80026c2 <FreqMenu_DrawFreqPresetMenu+0x107e>
}
 8001706:	f001 ba00 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, WHITE, 2, BLACK);
 800170a:	7bfb      	ldrb	r3, [r7, #15]
 800170c:	b29a      	uxth	r2, r3
 800170e:	2300      	movs	r3, #0
 8001710:	9301      	str	r3, [sp, #4]
 8001712:	2302      	movs	r3, #2
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800171a:	210a      	movs	r1, #10
 800171c:	48a7      	ldr	r0, [pc, #668]	; (80019bc <FreqMenu_DrawFreqPresetMenu+0x378>)
 800171e:	f009 fda9 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001722:	7bbb      	ldrb	r3, [r7, #14]
 8001724:	b29a      	uxth	r2, r3
 8001726:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800172a:	9301      	str	r3, [sp, #4]
 800172c:	2302      	movs	r3, #2
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	2300      	movs	r3, #0
 8001732:	210a      	movs	r1, #10
 8001734:	48a2      	ldr	r0, [pc, #648]	; (80019c0 <FreqMenu_DrawFreqPresetMenu+0x37c>)
 8001736:	f009 fd9d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800173a:	7b7b      	ldrb	r3, [r7, #13]
 800173c:	b29a      	uxth	r2, r3
 800173e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	2302      	movs	r3, #2
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	2300      	movs	r3, #0
 800174a:	210a      	movs	r1, #10
 800174c:	489d      	ldr	r0, [pc, #628]	; (80019c4 <FreqMenu_DrawFreqPresetMenu+0x380>)
 800174e:	f009 fd91 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001752:	7b3b      	ldrb	r3, [r7, #12]
 8001754:	b29a      	uxth	r2, r3
 8001756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175a:	9301      	str	r3, [sp, #4]
 800175c:	2302      	movs	r3, #2
 800175e:	9300      	str	r3, [sp, #0]
 8001760:	2300      	movs	r3, #0
 8001762:	210a      	movs	r1, #10
 8001764:	4898      	ldr	r0, [pc, #608]	; (80019c8 <FreqMenu_DrawFreqPresetMenu+0x384>)
 8001766:	f009 fd85 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 800176a:	7afb      	ldrb	r3, [r7, #11]
 800176c:	b29a      	uxth	r2, r3
 800176e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	2302      	movs	r3, #2
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	2300      	movs	r3, #0
 800177a:	210a      	movs	r1, #10
 800177c:	4893      	ldr	r0, [pc, #588]	; (80019cc <FreqMenu_DrawFreqPresetMenu+0x388>)
 800177e:	f009 fd79 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001782:	7abb      	ldrb	r3, [r7, #10]
 8001784:	b29a      	uxth	r2, r3
 8001786:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800178a:	9301      	str	r3, [sp, #4]
 800178c:	2302      	movs	r3, #2
 800178e:	9300      	str	r3, [sp, #0]
 8001790:	2300      	movs	r3, #0
 8001792:	210a      	movs	r1, #10
 8001794:	488e      	ldr	r0, [pc, #568]	; (80019d0 <FreqMenu_DrawFreqPresetMenu+0x38c>)
 8001796:	f009 fd6d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 800179a:	7a7b      	ldrb	r3, [r7, #9]
 800179c:	b29a      	uxth	r2, r3
 800179e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017a2:	9301      	str	r3, [sp, #4]
 80017a4:	2302      	movs	r3, #2
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2300      	movs	r3, #0
 80017aa:	210a      	movs	r1, #10
 80017ac:	4889      	ldr	r0, [pc, #548]	; (80019d4 <FreqMenu_DrawFreqPresetMenu+0x390>)
 80017ae:	f009 fd61 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	2302      	movs	r3, #2
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	2300      	movs	r3, #0
 80017c2:	2178      	movs	r1, #120	; 0x78
 80017c4:	4884      	ldr	r0, [pc, #528]	; (80019d8 <FreqMenu_DrawFreqPresetMenu+0x394>)
 80017c6:	f009 fd55 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80017ca:	7bbb      	ldrb	r3, [r7, #14]
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	2302      	movs	r3, #2
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	2300      	movs	r3, #0
 80017da:	2178      	movs	r1, #120	; 0x78
 80017dc:	487f      	ldr	r0, [pc, #508]	; (80019dc <FreqMenu_DrawFreqPresetMenu+0x398>)
 80017de:	f009 fd49 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80017e2:	7b7b      	ldrb	r3, [r7, #13]
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	2302      	movs	r3, #2
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	2300      	movs	r3, #0
 80017f2:	2178      	movs	r1, #120	; 0x78
 80017f4:	487a      	ldr	r0, [pc, #488]	; (80019e0 <FreqMenu_DrawFreqPresetMenu+0x39c>)
 80017f6:	f009 fd3d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80017fa:	7b3b      	ldrb	r3, [r7, #12]
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	2302      	movs	r3, #2
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	2300      	movs	r3, #0
 800180a:	2178      	movs	r1, #120	; 0x78
 800180c:	4875      	ldr	r0, [pc, #468]	; (80019e4 <FreqMenu_DrawFreqPresetMenu+0x3a0>)
 800180e:	f009 fd31 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001812:	7afb      	ldrb	r3, [r7, #11]
 8001814:	b29a      	uxth	r2, r3
 8001816:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800181a:	9301      	str	r3, [sp, #4]
 800181c:	2302      	movs	r3, #2
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	2300      	movs	r3, #0
 8001822:	2178      	movs	r1, #120	; 0x78
 8001824:	4870      	ldr	r0, [pc, #448]	; (80019e8 <FreqMenu_DrawFreqPresetMenu+0x3a4>)
 8001826:	f009 fd25 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800182a:	7abb      	ldrb	r3, [r7, #10]
 800182c:	b29a      	uxth	r2, r3
 800182e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	2302      	movs	r3, #2
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2300      	movs	r3, #0
 800183a:	2178      	movs	r1, #120	; 0x78
 800183c:	486b      	ldr	r0, [pc, #428]	; (80019ec <FreqMenu_DrawFreqPresetMenu+0x3a8>)
 800183e:	f009 fd19 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001842:	7a7b      	ldrb	r3, [r7, #9]
 8001844:	b29a      	uxth	r2, r3
 8001846:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	2302      	movs	r3, #2
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	2300      	movs	r3, #0
 8001852:	2178      	movs	r1, #120	; 0x78
 8001854:	4866      	ldr	r0, [pc, #408]	; (80019f0 <FreqMenu_DrawFreqPresetMenu+0x3ac>)
 8001856:	f009 fd0d 	bl	800b274 <ILI9341_Draw_Text>
				break;
 800185a:	f001 b956 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	b29a      	uxth	r2, r3
 8001862:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	2302      	movs	r3, #2
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2300      	movs	r3, #0
 800186e:	210a      	movs	r1, #10
 8001870:	4852      	ldr	r0, [pc, #328]	; (80019bc <FreqMenu_DrawFreqPresetMenu+0x378>)
 8001872:	f009 fcff 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, WHITE, 2, BLACK);
 8001876:	7bbb      	ldrb	r3, [r7, #14]
 8001878:	b29a      	uxth	r2, r3
 800187a:	2300      	movs	r3, #0
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	2302      	movs	r3, #2
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001886:	210a      	movs	r1, #10
 8001888:	484d      	ldr	r0, [pc, #308]	; (80019c0 <FreqMenu_DrawFreqPresetMenu+0x37c>)
 800188a:	f009 fcf3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800188e:	7b7b      	ldrb	r3, [r7, #13]
 8001890:	b29a      	uxth	r2, r3
 8001892:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001896:	9301      	str	r3, [sp, #4]
 8001898:	2302      	movs	r3, #2
 800189a:	9300      	str	r3, [sp, #0]
 800189c:	2300      	movs	r3, #0
 800189e:	210a      	movs	r1, #10
 80018a0:	4848      	ldr	r0, [pc, #288]	; (80019c4 <FreqMenu_DrawFreqPresetMenu+0x380>)
 80018a2:	f009 fce7 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80018a6:	7b3b      	ldrb	r3, [r7, #12]
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	2302      	movs	r3, #2
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2300      	movs	r3, #0
 80018b6:	210a      	movs	r1, #10
 80018b8:	4843      	ldr	r0, [pc, #268]	; (80019c8 <FreqMenu_DrawFreqPresetMenu+0x384>)
 80018ba:	f009 fcdb 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80018be:	7afb      	ldrb	r3, [r7, #11]
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	2302      	movs	r3, #2
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	2300      	movs	r3, #0
 80018ce:	210a      	movs	r1, #10
 80018d0:	483e      	ldr	r0, [pc, #248]	; (80019cc <FreqMenu_DrawFreqPresetMenu+0x388>)
 80018d2:	f009 fccf 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80018d6:	7abb      	ldrb	r3, [r7, #10]
 80018d8:	b29a      	uxth	r2, r3
 80018da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	2302      	movs	r3, #2
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2300      	movs	r3, #0
 80018e6:	210a      	movs	r1, #10
 80018e8:	4839      	ldr	r0, [pc, #228]	; (80019d0 <FreqMenu_DrawFreqPresetMenu+0x38c>)
 80018ea:	f009 fcc3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80018ee:	7a7b      	ldrb	r3, [r7, #9]
 80018f0:	b29a      	uxth	r2, r3
 80018f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f6:	9301      	str	r3, [sp, #4]
 80018f8:	2302      	movs	r3, #2
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	2300      	movs	r3, #0
 80018fe:	210a      	movs	r1, #10
 8001900:	4834      	ldr	r0, [pc, #208]	; (80019d4 <FreqMenu_DrawFreqPresetMenu+0x390>)
 8001902:	f009 fcb7 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	b29a      	uxth	r2, r3
 800190a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	2302      	movs	r3, #2
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2300      	movs	r3, #0
 8001916:	2178      	movs	r1, #120	; 0x78
 8001918:	482f      	ldr	r0, [pc, #188]	; (80019d8 <FreqMenu_DrawFreqPresetMenu+0x394>)
 800191a:	f009 fcab 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800191e:	7bbb      	ldrb	r3, [r7, #14]
 8001920:	b29a      	uxth	r2, r3
 8001922:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	2302      	movs	r3, #2
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	2300      	movs	r3, #0
 800192e:	2178      	movs	r1, #120	; 0x78
 8001930:	482a      	ldr	r0, [pc, #168]	; (80019dc <FreqMenu_DrawFreqPresetMenu+0x398>)
 8001932:	f009 fc9f 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001936:	7b7b      	ldrb	r3, [r7, #13]
 8001938:	b29a      	uxth	r2, r3
 800193a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	2302      	movs	r3, #2
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	2300      	movs	r3, #0
 8001946:	2178      	movs	r1, #120	; 0x78
 8001948:	4825      	ldr	r0, [pc, #148]	; (80019e0 <FreqMenu_DrawFreqPresetMenu+0x39c>)
 800194a:	f009 fc93 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800194e:	7b3b      	ldrb	r3, [r7, #12]
 8001950:	b29a      	uxth	r2, r3
 8001952:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001956:	9301      	str	r3, [sp, #4]
 8001958:	2302      	movs	r3, #2
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	2300      	movs	r3, #0
 800195e:	2178      	movs	r1, #120	; 0x78
 8001960:	4820      	ldr	r0, [pc, #128]	; (80019e4 <FreqMenu_DrawFreqPresetMenu+0x3a0>)
 8001962:	f009 fc87 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001966:	7afb      	ldrb	r3, [r7, #11]
 8001968:	b29a      	uxth	r2, r3
 800196a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800196e:	9301      	str	r3, [sp, #4]
 8001970:	2302      	movs	r3, #2
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	2300      	movs	r3, #0
 8001976:	2178      	movs	r1, #120	; 0x78
 8001978:	481b      	ldr	r0, [pc, #108]	; (80019e8 <FreqMenu_DrawFreqPresetMenu+0x3a4>)
 800197a:	f009 fc7b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 800197e:	7abb      	ldrb	r3, [r7, #10]
 8001980:	b29a      	uxth	r2, r3
 8001982:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001986:	9301      	str	r3, [sp, #4]
 8001988:	2302      	movs	r3, #2
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2300      	movs	r3, #0
 800198e:	2178      	movs	r1, #120	; 0x78
 8001990:	4816      	ldr	r0, [pc, #88]	; (80019ec <FreqMenu_DrawFreqPresetMenu+0x3a8>)
 8001992:	f009 fc6f 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001996:	7a7b      	ldrb	r3, [r7, #9]
 8001998:	b29a      	uxth	r2, r3
 800199a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800199e:	9301      	str	r3, [sp, #4]
 80019a0:	2302      	movs	r3, #2
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	2300      	movs	r3, #0
 80019a6:	2178      	movs	r1, #120	; 0x78
 80019a8:	4811      	ldr	r0, [pc, #68]	; (80019f0 <FreqMenu_DrawFreqPresetMenu+0x3ac>)
 80019aa:	f009 fc63 	bl	800b274 <ILI9341_Draw_Text>
				break;
 80019ae:	f001 b8ac 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 80019b2:	bf00      	nop
 80019b4:	000124f8 	.word	0x000124f8
 80019b8:	000186a0 	.word	0x000186a0
 80019bc:	0800e894 	.word	0x0800e894
 80019c0:	0800e89c 	.word	0x0800e89c
 80019c4:	0800e8a4 	.word	0x0800e8a4
 80019c8:	0800e8ac 	.word	0x0800e8ac
 80019cc:	0800e8b4 	.word	0x0800e8b4
 80019d0:	0800e8bc 	.word	0x0800e8bc
 80019d4:	0800e8c4 	.word	0x0800e8c4
 80019d8:	0800e8cc 	.word	0x0800e8cc
 80019dc:	0800e8d4 	.word	0x0800e8d4
 80019e0:	0800e8dc 	.word	0x0800e8dc
 80019e4:	0800e8e4 	.word	0x0800e8e4
 80019e8:	0800e8ec 	.word	0x0800e8ec
 80019ec:	0800e8f4 	.word	0x0800e8f4
 80019f0:	0800e8fc 	.word	0x0800e8fc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	2302      	movs	r3, #2
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	2300      	movs	r3, #0
 8001a04:	210a      	movs	r1, #10
 8001a06:	48a5      	ldr	r0, [pc, #660]	; (8001c9c <FreqMenu_DrawFreqPresetMenu+0x658>)
 8001a08:	f009 fc34 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001a0c:	7bbb      	ldrb	r3, [r7, #14]
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	2302      	movs	r3, #2
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	210a      	movs	r1, #10
 8001a1e:	48a0      	ldr	r0, [pc, #640]	; (8001ca0 <FreqMenu_DrawFreqPresetMenu+0x65c>)
 8001a20:	f009 fc28 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, WHITE, 2, BLACK);
 8001a24:	7b7b      	ldrb	r3, [r7, #13]
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	2300      	movs	r3, #0
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a34:	210a      	movs	r1, #10
 8001a36:	489b      	ldr	r0, [pc, #620]	; (8001ca4 <FreqMenu_DrawFreqPresetMenu+0x660>)
 8001a38:	f009 fc1c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001a3c:	7b3b      	ldrb	r3, [r7, #12]
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	2302      	movs	r3, #2
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	210a      	movs	r1, #10
 8001a4e:	4896      	ldr	r0, [pc, #600]	; (8001ca8 <FreqMenu_DrawFreqPresetMenu+0x664>)
 8001a50:	f009 fc10 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001a54:	7afb      	ldrb	r3, [r7, #11]
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	2302      	movs	r3, #2
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	2300      	movs	r3, #0
 8001a64:	210a      	movs	r1, #10
 8001a66:	4891      	ldr	r0, [pc, #580]	; (8001cac <FreqMenu_DrawFreqPresetMenu+0x668>)
 8001a68:	f009 fc04 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001a6c:	7abb      	ldrb	r3, [r7, #10]
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a74:	9301      	str	r3, [sp, #4]
 8001a76:	2302      	movs	r3, #2
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	210a      	movs	r1, #10
 8001a7e:	488c      	ldr	r0, [pc, #560]	; (8001cb0 <FreqMenu_DrawFreqPresetMenu+0x66c>)
 8001a80:	f009 fbf8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001a84:	7a7b      	ldrb	r3, [r7, #9]
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	2302      	movs	r3, #2
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2300      	movs	r3, #0
 8001a94:	210a      	movs	r1, #10
 8001a96:	4887      	ldr	r0, [pc, #540]	; (8001cb4 <FreqMenu_DrawFreqPresetMenu+0x670>)
 8001a98:	f009 fbec 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2178      	movs	r1, #120	; 0x78
 8001aae:	4882      	ldr	r0, [pc, #520]	; (8001cb8 <FreqMenu_DrawFreqPresetMenu+0x674>)
 8001ab0:	f009 fbe0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001ab4:	7bbb      	ldrb	r3, [r7, #14]
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001abc:	9301      	str	r3, [sp, #4]
 8001abe:	2302      	movs	r3, #2
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	2178      	movs	r1, #120	; 0x78
 8001ac6:	487d      	ldr	r0, [pc, #500]	; (8001cbc <FreqMenu_DrawFreqPresetMenu+0x678>)
 8001ac8:	f009 fbd4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001acc:	7b7b      	ldrb	r3, [r7, #13]
 8001ace:	b29a      	uxth	r2, r3
 8001ad0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ad4:	9301      	str	r3, [sp, #4]
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	2300      	movs	r3, #0
 8001adc:	2178      	movs	r1, #120	; 0x78
 8001ade:	4878      	ldr	r0, [pc, #480]	; (8001cc0 <FreqMenu_DrawFreqPresetMenu+0x67c>)
 8001ae0:	f009 fbc8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001ae4:	7b3b      	ldrb	r3, [r7, #12]
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aec:	9301      	str	r3, [sp, #4]
 8001aee:	2302      	movs	r3, #2
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	2300      	movs	r3, #0
 8001af4:	2178      	movs	r1, #120	; 0x78
 8001af6:	4873      	ldr	r0, [pc, #460]	; (8001cc4 <FreqMenu_DrawFreqPresetMenu+0x680>)
 8001af8:	f009 fbbc 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001afc:	7afb      	ldrb	r3, [r7, #11]
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	2302      	movs	r3, #2
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	2178      	movs	r1, #120	; 0x78
 8001b0e:	486e      	ldr	r0, [pc, #440]	; (8001cc8 <FreqMenu_DrawFreqPresetMenu+0x684>)
 8001b10:	f009 fbb0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001b14:	7abb      	ldrb	r3, [r7, #10]
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b1c:	9301      	str	r3, [sp, #4]
 8001b1e:	2302      	movs	r3, #2
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	2300      	movs	r3, #0
 8001b24:	2178      	movs	r1, #120	; 0x78
 8001b26:	4869      	ldr	r0, [pc, #420]	; (8001ccc <FreqMenu_DrawFreqPresetMenu+0x688>)
 8001b28:	f009 fba4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001b2c:	7a7b      	ldrb	r3, [r7, #9]
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b34:	9301      	str	r3, [sp, #4]
 8001b36:	2302      	movs	r3, #2
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	2178      	movs	r1, #120	; 0x78
 8001b3e:	4864      	ldr	r0, [pc, #400]	; (8001cd0 <FreqMenu_DrawFreqPresetMenu+0x68c>)
 8001b40:	f009 fb98 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001b44:	f000 bfe1 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	2302      	movs	r3, #2
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	2300      	movs	r3, #0
 8001b58:	210a      	movs	r1, #10
 8001b5a:	4850      	ldr	r0, [pc, #320]	; (8001c9c <FreqMenu_DrawFreqPresetMenu+0x658>)
 8001b5c:	f009 fb8a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001b60:	7bbb      	ldrb	r3, [r7, #14]
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	2300      	movs	r3, #0
 8001b70:	210a      	movs	r1, #10
 8001b72:	484b      	ldr	r0, [pc, #300]	; (8001ca0 <FreqMenu_DrawFreqPresetMenu+0x65c>)
 8001b74:	f009 fb7e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001b78:	7b7b      	ldrb	r3, [r7, #13]
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b80:	9301      	str	r3, [sp, #4]
 8001b82:	2302      	movs	r3, #2
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	2300      	movs	r3, #0
 8001b88:	210a      	movs	r1, #10
 8001b8a:	4846      	ldr	r0, [pc, #280]	; (8001ca4 <FreqMenu_DrawFreqPresetMenu+0x660>)
 8001b8c:	f009 fb72 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, WHITE, 2, BLACK);
 8001b90:	7b3b      	ldrb	r3, [r7, #12]
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	2300      	movs	r3, #0
 8001b96:	9301      	str	r3, [sp, #4]
 8001b98:	2302      	movs	r3, #2
 8001b9a:	9300      	str	r3, [sp, #0]
 8001b9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba0:	210a      	movs	r1, #10
 8001ba2:	4841      	ldr	r0, [pc, #260]	; (8001ca8 <FreqMenu_DrawFreqPresetMenu+0x664>)
 8001ba4:	f009 fb66 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001ba8:	7afb      	ldrb	r3, [r7, #11]
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb0:	9301      	str	r3, [sp, #4]
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	210a      	movs	r1, #10
 8001bba:	483c      	ldr	r0, [pc, #240]	; (8001cac <FreqMenu_DrawFreqPresetMenu+0x668>)
 8001bbc:	f009 fb5a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001bc0:	7abb      	ldrb	r3, [r7, #10]
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bc8:	9301      	str	r3, [sp, #4]
 8001bca:	2302      	movs	r3, #2
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	210a      	movs	r1, #10
 8001bd2:	4837      	ldr	r0, [pc, #220]	; (8001cb0 <FreqMenu_DrawFreqPresetMenu+0x66c>)
 8001bd4:	f009 fb4e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001bd8:	7a7b      	ldrb	r3, [r7, #9]
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	2302      	movs	r3, #2
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	2300      	movs	r3, #0
 8001be8:	210a      	movs	r1, #10
 8001bea:	4832      	ldr	r0, [pc, #200]	; (8001cb4 <FreqMenu_DrawFreqPresetMenu+0x670>)
 8001bec:	f009 fb42 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf8:	9301      	str	r3, [sp, #4]
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	2300      	movs	r3, #0
 8001c00:	2178      	movs	r1, #120	; 0x78
 8001c02:	482d      	ldr	r0, [pc, #180]	; (8001cb8 <FreqMenu_DrawFreqPresetMenu+0x674>)
 8001c04:	f009 fb36 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001c08:	7bbb      	ldrb	r3, [r7, #14]
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	2302      	movs	r3, #2
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	2300      	movs	r3, #0
 8001c18:	2178      	movs	r1, #120	; 0x78
 8001c1a:	4828      	ldr	r0, [pc, #160]	; (8001cbc <FreqMenu_DrawFreqPresetMenu+0x678>)
 8001c1c:	f009 fb2a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001c20:	7b7b      	ldrb	r3, [r7, #13]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c28:	9301      	str	r3, [sp, #4]
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	2178      	movs	r1, #120	; 0x78
 8001c32:	4823      	ldr	r0, [pc, #140]	; (8001cc0 <FreqMenu_DrawFreqPresetMenu+0x67c>)
 8001c34:	f009 fb1e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001c38:	7b3b      	ldrb	r3, [r7, #12]
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c40:	9301      	str	r3, [sp, #4]
 8001c42:	2302      	movs	r3, #2
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	2300      	movs	r3, #0
 8001c48:	2178      	movs	r1, #120	; 0x78
 8001c4a:	481e      	ldr	r0, [pc, #120]	; (8001cc4 <FreqMenu_DrawFreqPresetMenu+0x680>)
 8001c4c:	f009 fb12 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001c50:	7afb      	ldrb	r3, [r7, #11]
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c58:	9301      	str	r3, [sp, #4]
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2178      	movs	r1, #120	; 0x78
 8001c62:	4819      	ldr	r0, [pc, #100]	; (8001cc8 <FreqMenu_DrawFreqPresetMenu+0x684>)
 8001c64:	f009 fb06 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001c68:	7abb      	ldrb	r3, [r7, #10]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c70:	9301      	str	r3, [sp, #4]
 8001c72:	2302      	movs	r3, #2
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	2300      	movs	r3, #0
 8001c78:	2178      	movs	r1, #120	; 0x78
 8001c7a:	4814      	ldr	r0, [pc, #80]	; (8001ccc <FreqMenu_DrawFreqPresetMenu+0x688>)
 8001c7c:	f009 fafa 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001c80:	7a7b      	ldrb	r3, [r7, #9]
 8001c82:	b29a      	uxth	r2, r3
 8001c84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c88:	9301      	str	r3, [sp, #4]
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2178      	movs	r1, #120	; 0x78
 8001c92:	480f      	ldr	r0, [pc, #60]	; (8001cd0 <FreqMenu_DrawFreqPresetMenu+0x68c>)
 8001c94:	f009 faee 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001c98:	f000 bf37 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8001c9c:	0800e894 	.word	0x0800e894
 8001ca0:	0800e89c 	.word	0x0800e89c
 8001ca4:	0800e8a4 	.word	0x0800e8a4
 8001ca8:	0800e8ac 	.word	0x0800e8ac
 8001cac:	0800e8b4 	.word	0x0800e8b4
 8001cb0:	0800e8bc 	.word	0x0800e8bc
 8001cb4:	0800e8c4 	.word	0x0800e8c4
 8001cb8:	0800e8cc 	.word	0x0800e8cc
 8001cbc:	0800e8d4 	.word	0x0800e8d4
 8001cc0:	0800e8dc 	.word	0x0800e8dc
 8001cc4:	0800e8e4 	.word	0x0800e8e4
 8001cc8:	0800e8ec 	.word	0x0800e8ec
 8001ccc:	0800e8f4 	.word	0x0800e8f4
 8001cd0:	0800e8fc 	.word	0x0800e8fc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	2302      	movs	r3, #2
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	210a      	movs	r1, #10
 8001ce6:	48a5      	ldr	r0, [pc, #660]	; (8001f7c <FreqMenu_DrawFreqPresetMenu+0x938>)
 8001ce8:	f009 fac4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001cec:	7bbb      	ldrb	r3, [r7, #14]
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	210a      	movs	r1, #10
 8001cfe:	48a0      	ldr	r0, [pc, #640]	; (8001f80 <FreqMenu_DrawFreqPresetMenu+0x93c>)
 8001d00:	f009 fab8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001d04:	7b7b      	ldrb	r3, [r7, #13]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d0c:	9301      	str	r3, [sp, #4]
 8001d0e:	2302      	movs	r3, #2
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	2300      	movs	r3, #0
 8001d14:	210a      	movs	r1, #10
 8001d16:	489b      	ldr	r0, [pc, #620]	; (8001f84 <FreqMenu_DrawFreqPresetMenu+0x940>)
 8001d18:	f009 faac 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001d1c:	7b3b      	ldrb	r3, [r7, #12]
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d24:	9301      	str	r3, [sp, #4]
 8001d26:	2302      	movs	r3, #2
 8001d28:	9300      	str	r3, [sp, #0]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	210a      	movs	r1, #10
 8001d2e:	4896      	ldr	r0, [pc, #600]	; (8001f88 <FreqMenu_DrawFreqPresetMenu+0x944>)
 8001d30:	f009 faa0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, WHITE, 2, BLACK);
 8001d34:	7afb      	ldrb	r3, [r7, #11]
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	2300      	movs	r3, #0
 8001d3a:	9301      	str	r3, [sp, #4]
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d44:	210a      	movs	r1, #10
 8001d46:	4891      	ldr	r0, [pc, #580]	; (8001f8c <FreqMenu_DrawFreqPresetMenu+0x948>)
 8001d48:	f009 fa94 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8001d4c:	7abb      	ldrb	r3, [r7, #10]
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d54:	9301      	str	r3, [sp, #4]
 8001d56:	2302      	movs	r3, #2
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	210a      	movs	r1, #10
 8001d5e:	488c      	ldr	r0, [pc, #560]	; (8001f90 <FreqMenu_DrawFreqPresetMenu+0x94c>)
 8001d60:	f009 fa88 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001d64:	7a7b      	ldrb	r3, [r7, #9]
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d6c:	9301      	str	r3, [sp, #4]
 8001d6e:	2302      	movs	r3, #2
 8001d70:	9300      	str	r3, [sp, #0]
 8001d72:	2300      	movs	r3, #0
 8001d74:	210a      	movs	r1, #10
 8001d76:	4887      	ldr	r0, [pc, #540]	; (8001f94 <FreqMenu_DrawFreqPresetMenu+0x950>)
 8001d78:	f009 fa7c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d84:	9301      	str	r3, [sp, #4]
 8001d86:	2302      	movs	r3, #2
 8001d88:	9300      	str	r3, [sp, #0]
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	2178      	movs	r1, #120	; 0x78
 8001d8e:	4882      	ldr	r0, [pc, #520]	; (8001f98 <FreqMenu_DrawFreqPresetMenu+0x954>)
 8001d90:	f009 fa70 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001d94:	7bbb      	ldrb	r3, [r7, #14]
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d9c:	9301      	str	r3, [sp, #4]
 8001d9e:	2302      	movs	r3, #2
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2300      	movs	r3, #0
 8001da4:	2178      	movs	r1, #120	; 0x78
 8001da6:	487d      	ldr	r0, [pc, #500]	; (8001f9c <FreqMenu_DrawFreqPresetMenu+0x958>)
 8001da8:	f009 fa64 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001dac:	7b7b      	ldrb	r3, [r7, #13]
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001db4:	9301      	str	r3, [sp, #4]
 8001db6:	2302      	movs	r3, #2
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	2300      	movs	r3, #0
 8001dbc:	2178      	movs	r1, #120	; 0x78
 8001dbe:	4878      	ldr	r0, [pc, #480]	; (8001fa0 <FreqMenu_DrawFreqPresetMenu+0x95c>)
 8001dc0:	f009 fa58 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001dc4:	7b3b      	ldrb	r3, [r7, #12]
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dcc:	9301      	str	r3, [sp, #4]
 8001dce:	2302      	movs	r3, #2
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	2178      	movs	r1, #120	; 0x78
 8001dd6:	4873      	ldr	r0, [pc, #460]	; (8001fa4 <FreqMenu_DrawFreqPresetMenu+0x960>)
 8001dd8:	f009 fa4c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001ddc:	7afb      	ldrb	r3, [r7, #11]
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001de4:	9301      	str	r3, [sp, #4]
 8001de6:	2302      	movs	r3, #2
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	2300      	movs	r3, #0
 8001dec:	2178      	movs	r1, #120	; 0x78
 8001dee:	486e      	ldr	r0, [pc, #440]	; (8001fa8 <FreqMenu_DrawFreqPresetMenu+0x964>)
 8001df0:	f009 fa40 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001df4:	7abb      	ldrb	r3, [r7, #10]
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dfc:	9301      	str	r3, [sp, #4]
 8001dfe:	2302      	movs	r3, #2
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2300      	movs	r3, #0
 8001e04:	2178      	movs	r1, #120	; 0x78
 8001e06:	4869      	ldr	r0, [pc, #420]	; (8001fac <FreqMenu_DrawFreqPresetMenu+0x968>)
 8001e08:	f009 fa34 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001e0c:	7a7b      	ldrb	r3, [r7, #9]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e14:	9301      	str	r3, [sp, #4]
 8001e16:	2302      	movs	r3, #2
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	2178      	movs	r1, #120	; 0x78
 8001e1e:	4864      	ldr	r0, [pc, #400]	; (8001fb0 <FreqMenu_DrawFreqPresetMenu+0x96c>)
 8001e20:	f009 fa28 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001e24:	f000 be71 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e30:	9301      	str	r3, [sp, #4]
 8001e32:	2302      	movs	r3, #2
 8001e34:	9300      	str	r3, [sp, #0]
 8001e36:	2300      	movs	r3, #0
 8001e38:	210a      	movs	r1, #10
 8001e3a:	4850      	ldr	r0, [pc, #320]	; (8001f7c <FreqMenu_DrawFreqPresetMenu+0x938>)
 8001e3c:	f009 fa1a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001e40:	7bbb      	ldrb	r3, [r7, #14]
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e48:	9301      	str	r3, [sp, #4]
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	2300      	movs	r3, #0
 8001e50:	210a      	movs	r1, #10
 8001e52:	484b      	ldr	r0, [pc, #300]	; (8001f80 <FreqMenu_DrawFreqPresetMenu+0x93c>)
 8001e54:	f009 fa0e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001e58:	7b7b      	ldrb	r3, [r7, #13]
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e60:	9301      	str	r3, [sp, #4]
 8001e62:	2302      	movs	r3, #2
 8001e64:	9300      	str	r3, [sp, #0]
 8001e66:	2300      	movs	r3, #0
 8001e68:	210a      	movs	r1, #10
 8001e6a:	4846      	ldr	r0, [pc, #280]	; (8001f84 <FreqMenu_DrawFreqPresetMenu+0x940>)
 8001e6c:	f009 fa02 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001e70:	7b3b      	ldrb	r3, [r7, #12]
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2300      	movs	r3, #0
 8001e80:	210a      	movs	r1, #10
 8001e82:	4841      	ldr	r0, [pc, #260]	; (8001f88 <FreqMenu_DrawFreqPresetMenu+0x944>)
 8001e84:	f009 f9f6 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8001e88:	7afb      	ldrb	r3, [r7, #11]
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e90:	9301      	str	r3, [sp, #4]
 8001e92:	2302      	movs	r3, #2
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2300      	movs	r3, #0
 8001e98:	210a      	movs	r1, #10
 8001e9a:	483c      	ldr	r0, [pc, #240]	; (8001f8c <FreqMenu_DrawFreqPresetMenu+0x948>)
 8001e9c:	f009 f9ea 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, WHITE, 2, BLACK);
 8001ea0:	7abb      	ldrb	r3, [r7, #10]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	9301      	str	r3, [sp, #4]
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb0:	210a      	movs	r1, #10
 8001eb2:	4837      	ldr	r0, [pc, #220]	; (8001f90 <FreqMenu_DrawFreqPresetMenu+0x94c>)
 8001eb4:	f009 f9de 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8001eb8:	7a7b      	ldrb	r3, [r7, #9]
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ec0:	9301      	str	r3, [sp, #4]
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	210a      	movs	r1, #10
 8001eca:	4832      	ldr	r0, [pc, #200]	; (8001f94 <FreqMenu_DrawFreqPresetMenu+0x950>)
 8001ecc:	f009 f9d2 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ed8:	9301      	str	r3, [sp, #4]
 8001eda:	2302      	movs	r3, #2
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	2178      	movs	r1, #120	; 0x78
 8001ee2:	482d      	ldr	r0, [pc, #180]	; (8001f98 <FreqMenu_DrawFreqPresetMenu+0x954>)
 8001ee4:	f009 f9c6 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8001ee8:	7bbb      	ldrb	r3, [r7, #14]
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	2178      	movs	r1, #120	; 0x78
 8001efa:	4828      	ldr	r0, [pc, #160]	; (8001f9c <FreqMenu_DrawFreqPresetMenu+0x958>)
 8001efc:	f009 f9ba 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8001f00:	7b7b      	ldrb	r3, [r7, #13]
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f08:	9301      	str	r3, [sp, #4]
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2178      	movs	r1, #120	; 0x78
 8001f12:	4823      	ldr	r0, [pc, #140]	; (8001fa0 <FreqMenu_DrawFreqPresetMenu+0x95c>)
 8001f14:	f009 f9ae 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8001f18:	7b3b      	ldrb	r3, [r7, #12]
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f20:	9301      	str	r3, [sp, #4]
 8001f22:	2302      	movs	r3, #2
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	2300      	movs	r3, #0
 8001f28:	2178      	movs	r1, #120	; 0x78
 8001f2a:	481e      	ldr	r0, [pc, #120]	; (8001fa4 <FreqMenu_DrawFreqPresetMenu+0x960>)
 8001f2c:	f009 f9a2 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8001f30:	7afb      	ldrb	r3, [r7, #11]
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	2300      	movs	r3, #0
 8001f40:	2178      	movs	r1, #120	; 0x78
 8001f42:	4819      	ldr	r0, [pc, #100]	; (8001fa8 <FreqMenu_DrawFreqPresetMenu+0x964>)
 8001f44:	f009 f996 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8001f48:	7abb      	ldrb	r3, [r7, #10]
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f50:	9301      	str	r3, [sp, #4]
 8001f52:	2302      	movs	r3, #2
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	2300      	movs	r3, #0
 8001f58:	2178      	movs	r1, #120	; 0x78
 8001f5a:	4814      	ldr	r0, [pc, #80]	; (8001fac <FreqMenu_DrawFreqPresetMenu+0x968>)
 8001f5c:	f009 f98a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8001f60:	7a7b      	ldrb	r3, [r7, #9]
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f68:	9301      	str	r3, [sp, #4]
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	2178      	movs	r1, #120	; 0x78
 8001f72:	480f      	ldr	r0, [pc, #60]	; (8001fb0 <FreqMenu_DrawFreqPresetMenu+0x96c>)
 8001f74:	f009 f97e 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8001f78:	f000 bdc7 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8001f7c:	0800e894 	.word	0x0800e894
 8001f80:	0800e89c 	.word	0x0800e89c
 8001f84:	0800e8a4 	.word	0x0800e8a4
 8001f88:	0800e8ac 	.word	0x0800e8ac
 8001f8c:	0800e8b4 	.word	0x0800e8b4
 8001f90:	0800e8bc 	.word	0x0800e8bc
 8001f94:	0800e8c4 	.word	0x0800e8c4
 8001f98:	0800e8cc 	.word	0x0800e8cc
 8001f9c:	0800e8d4 	.word	0x0800e8d4
 8001fa0:	0800e8dc 	.word	0x0800e8dc
 8001fa4:	0800e8e4 	.word	0x0800e8e4
 8001fa8:	0800e8ec 	.word	0x0800e8ec
 8001fac:	0800e8f4 	.word	0x0800e8f4
 8001fb0:	0800e8fc 	.word	0x0800e8fc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fbc:	9301      	str	r3, [sp, #4]
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	210a      	movs	r1, #10
 8001fc6:	48a5      	ldr	r0, [pc, #660]	; (800225c <FreqMenu_DrawFreqPresetMenu+0xc18>)
 8001fc8:	f009 f954 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8001fcc:	7bbb      	ldrb	r3, [r7, #14]
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	210a      	movs	r1, #10
 8001fde:	48a0      	ldr	r0, [pc, #640]	; (8002260 <FreqMenu_DrawFreqPresetMenu+0xc1c>)
 8001fe0:	f009 f948 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8001fe4:	7b7b      	ldrb	r3, [r7, #13]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fec:	9301      	str	r3, [sp, #4]
 8001fee:	2302      	movs	r3, #2
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	210a      	movs	r1, #10
 8001ff6:	489b      	ldr	r0, [pc, #620]	; (8002264 <FreqMenu_DrawFreqPresetMenu+0xc20>)
 8001ff8:	f009 f93c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8001ffc:	7b3b      	ldrb	r3, [r7, #12]
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002004:	9301      	str	r3, [sp, #4]
 8002006:	2302      	movs	r3, #2
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2300      	movs	r3, #0
 800200c:	210a      	movs	r1, #10
 800200e:	4896      	ldr	r0, [pc, #600]	; (8002268 <FreqMenu_DrawFreqPresetMenu+0xc24>)
 8002010:	f009 f930 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002014:	7afb      	ldrb	r3, [r7, #11]
 8002016:	b29a      	uxth	r2, r3
 8002018:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800201c:	9301      	str	r3, [sp, #4]
 800201e:	2302      	movs	r3, #2
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	2300      	movs	r3, #0
 8002024:	210a      	movs	r1, #10
 8002026:	4891      	ldr	r0, [pc, #580]	; (800226c <FreqMenu_DrawFreqPresetMenu+0xc28>)
 8002028:	f009 f924 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800202c:	7abb      	ldrb	r3, [r7, #10]
 800202e:	b29a      	uxth	r2, r3
 8002030:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002034:	9301      	str	r3, [sp, #4]
 8002036:	2302      	movs	r3, #2
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	2300      	movs	r3, #0
 800203c:	210a      	movs	r1, #10
 800203e:	488c      	ldr	r0, [pc, #560]	; (8002270 <FreqMenu_DrawFreqPresetMenu+0xc2c>)
 8002040:	f009 f918 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, WHITE, 2, BLACK);
 8002044:	7a7b      	ldrb	r3, [r7, #9]
 8002046:	b29a      	uxth	r2, r3
 8002048:	2300      	movs	r3, #0
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	2302      	movs	r3, #2
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002054:	210a      	movs	r1, #10
 8002056:	4887      	ldr	r0, [pc, #540]	; (8002274 <FreqMenu_DrawFreqPresetMenu+0xc30>)
 8002058:	f009 f90c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	b29a      	uxth	r2, r3
 8002060:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002064:	9301      	str	r3, [sp, #4]
 8002066:	2302      	movs	r3, #2
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	2300      	movs	r3, #0
 800206c:	2178      	movs	r1, #120	; 0x78
 800206e:	4882      	ldr	r0, [pc, #520]	; (8002278 <FreqMenu_DrawFreqPresetMenu+0xc34>)
 8002070:	f009 f900 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002074:	7bbb      	ldrb	r3, [r7, #14]
 8002076:	b29a      	uxth	r2, r3
 8002078:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800207c:	9301      	str	r3, [sp, #4]
 800207e:	2302      	movs	r3, #2
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2300      	movs	r3, #0
 8002084:	2178      	movs	r1, #120	; 0x78
 8002086:	487d      	ldr	r0, [pc, #500]	; (800227c <FreqMenu_DrawFreqPresetMenu+0xc38>)
 8002088:	f009 f8f4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800208c:	7b7b      	ldrb	r3, [r7, #13]
 800208e:	b29a      	uxth	r2, r3
 8002090:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	2302      	movs	r3, #2
 8002098:	9300      	str	r3, [sp, #0]
 800209a:	2300      	movs	r3, #0
 800209c:	2178      	movs	r1, #120	; 0x78
 800209e:	4878      	ldr	r0, [pc, #480]	; (8002280 <FreqMenu_DrawFreqPresetMenu+0xc3c>)
 80020a0:	f009 f8e8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80020a4:	7b3b      	ldrb	r3, [r7, #12]
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020ac:	9301      	str	r3, [sp, #4]
 80020ae:	2302      	movs	r3, #2
 80020b0:	9300      	str	r3, [sp, #0]
 80020b2:	2300      	movs	r3, #0
 80020b4:	2178      	movs	r1, #120	; 0x78
 80020b6:	4873      	ldr	r0, [pc, #460]	; (8002284 <FreqMenu_DrawFreqPresetMenu+0xc40>)
 80020b8:	f009 f8dc 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80020bc:	7afb      	ldrb	r3, [r7, #11]
 80020be:	b29a      	uxth	r2, r3
 80020c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020c4:	9301      	str	r3, [sp, #4]
 80020c6:	2302      	movs	r3, #2
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	2300      	movs	r3, #0
 80020cc:	2178      	movs	r1, #120	; 0x78
 80020ce:	486e      	ldr	r0, [pc, #440]	; (8002288 <FreqMenu_DrawFreqPresetMenu+0xc44>)
 80020d0:	f009 f8d0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80020d4:	7abb      	ldrb	r3, [r7, #10]
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020dc:	9301      	str	r3, [sp, #4]
 80020de:	2302      	movs	r3, #2
 80020e0:	9300      	str	r3, [sp, #0]
 80020e2:	2300      	movs	r3, #0
 80020e4:	2178      	movs	r1, #120	; 0x78
 80020e6:	4869      	ldr	r0, [pc, #420]	; (800228c <FreqMenu_DrawFreqPresetMenu+0xc48>)
 80020e8:	f009 f8c4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80020ec:	7a7b      	ldrb	r3, [r7, #9]
 80020ee:	b29a      	uxth	r2, r3
 80020f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	2302      	movs	r3, #2
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2300      	movs	r3, #0
 80020fc:	2178      	movs	r1, #120	; 0x78
 80020fe:	4864      	ldr	r0, [pc, #400]	; (8002290 <FreqMenu_DrawFreqPresetMenu+0xc4c>)
 8002100:	f009 f8b8 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8002104:	f000 bd01 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	b29a      	uxth	r2, r3
 800210c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002110:	9301      	str	r3, [sp, #4]
 8002112:	2302      	movs	r3, #2
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	2300      	movs	r3, #0
 8002118:	210a      	movs	r1, #10
 800211a:	4850      	ldr	r0, [pc, #320]	; (800225c <FreqMenu_DrawFreqPresetMenu+0xc18>)
 800211c:	f009 f8aa 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002120:	7bbb      	ldrb	r3, [r7, #14]
 8002122:	b29a      	uxth	r2, r3
 8002124:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002128:	9301      	str	r3, [sp, #4]
 800212a:	2302      	movs	r3, #2
 800212c:	9300      	str	r3, [sp, #0]
 800212e:	2300      	movs	r3, #0
 8002130:	210a      	movs	r1, #10
 8002132:	484b      	ldr	r0, [pc, #300]	; (8002260 <FreqMenu_DrawFreqPresetMenu+0xc1c>)
 8002134:	f009 f89e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002138:	7b7b      	ldrb	r3, [r7, #13]
 800213a:	b29a      	uxth	r2, r3
 800213c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002140:	9301      	str	r3, [sp, #4]
 8002142:	2302      	movs	r3, #2
 8002144:	9300      	str	r3, [sp, #0]
 8002146:	2300      	movs	r3, #0
 8002148:	210a      	movs	r1, #10
 800214a:	4846      	ldr	r0, [pc, #280]	; (8002264 <FreqMenu_DrawFreqPresetMenu+0xc20>)
 800214c:	f009 f892 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002150:	7b3b      	ldrb	r3, [r7, #12]
 8002152:	b29a      	uxth	r2, r3
 8002154:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002158:	9301      	str	r3, [sp, #4]
 800215a:	2302      	movs	r3, #2
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	2300      	movs	r3, #0
 8002160:	210a      	movs	r1, #10
 8002162:	4841      	ldr	r0, [pc, #260]	; (8002268 <FreqMenu_DrawFreqPresetMenu+0xc24>)
 8002164:	f009 f886 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002168:	7afb      	ldrb	r3, [r7, #11]
 800216a:	b29a      	uxth	r2, r3
 800216c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002170:	9301      	str	r3, [sp, #4]
 8002172:	2302      	movs	r3, #2
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	2300      	movs	r3, #0
 8002178:	210a      	movs	r1, #10
 800217a:	483c      	ldr	r0, [pc, #240]	; (800226c <FreqMenu_DrawFreqPresetMenu+0xc28>)
 800217c:	f009 f87a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002180:	7abb      	ldrb	r3, [r7, #10]
 8002182:	b29a      	uxth	r2, r3
 8002184:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	2302      	movs	r3, #2
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	2300      	movs	r3, #0
 8002190:	210a      	movs	r1, #10
 8002192:	4837      	ldr	r0, [pc, #220]	; (8002270 <FreqMenu_DrawFreqPresetMenu+0xc2c>)
 8002194:	f009 f86e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002198:	7a7b      	ldrb	r3, [r7, #9]
 800219a:	b29a      	uxth	r2, r3
 800219c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021a0:	9301      	str	r3, [sp, #4]
 80021a2:	2302      	movs	r3, #2
 80021a4:	9300      	str	r3, [sp, #0]
 80021a6:	2300      	movs	r3, #0
 80021a8:	210a      	movs	r1, #10
 80021aa:	4832      	ldr	r0, [pc, #200]	; (8002274 <FreqMenu_DrawFreqPresetMenu+0xc30>)
 80021ac:	f009 f862 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, WHITE, 2, BLACK);
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	2300      	movs	r3, #0
 80021b6:	9301      	str	r3, [sp, #4]
 80021b8:	2302      	movs	r3, #2
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021c0:	2178      	movs	r1, #120	; 0x78
 80021c2:	482d      	ldr	r0, [pc, #180]	; (8002278 <FreqMenu_DrawFreqPresetMenu+0xc34>)
 80021c4:	f009 f856 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80021c8:	7bbb      	ldrb	r3, [r7, #14]
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021d0:	9301      	str	r3, [sp, #4]
 80021d2:	2302      	movs	r3, #2
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	2300      	movs	r3, #0
 80021d8:	2178      	movs	r1, #120	; 0x78
 80021da:	4828      	ldr	r0, [pc, #160]	; (800227c <FreqMenu_DrawFreqPresetMenu+0xc38>)
 80021dc:	f009 f84a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 80021e0:	7b7b      	ldrb	r3, [r7, #13]
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	2302      	movs	r3, #2
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2300      	movs	r3, #0
 80021f0:	2178      	movs	r1, #120	; 0x78
 80021f2:	4823      	ldr	r0, [pc, #140]	; (8002280 <FreqMenu_DrawFreqPresetMenu+0xc3c>)
 80021f4:	f009 f83e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80021f8:	7b3b      	ldrb	r3, [r7, #12]
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	2302      	movs	r3, #2
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	2300      	movs	r3, #0
 8002208:	2178      	movs	r1, #120	; 0x78
 800220a:	481e      	ldr	r0, [pc, #120]	; (8002284 <FreqMenu_DrawFreqPresetMenu+0xc40>)
 800220c:	f009 f832 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002210:	7afb      	ldrb	r3, [r7, #11]
 8002212:	b29a      	uxth	r2, r3
 8002214:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	2302      	movs	r3, #2
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2300      	movs	r3, #0
 8002220:	2178      	movs	r1, #120	; 0x78
 8002222:	4819      	ldr	r0, [pc, #100]	; (8002288 <FreqMenu_DrawFreqPresetMenu+0xc44>)
 8002224:	f009 f826 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002228:	7abb      	ldrb	r3, [r7, #10]
 800222a:	b29a      	uxth	r2, r3
 800222c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	2302      	movs	r3, #2
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2300      	movs	r3, #0
 8002238:	2178      	movs	r1, #120	; 0x78
 800223a:	4814      	ldr	r0, [pc, #80]	; (800228c <FreqMenu_DrawFreqPresetMenu+0xc48>)
 800223c:	f009 f81a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002240:	7a7b      	ldrb	r3, [r7, #9]
 8002242:	b29a      	uxth	r2, r3
 8002244:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	2302      	movs	r3, #2
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2300      	movs	r3, #0
 8002250:	2178      	movs	r1, #120	; 0x78
 8002252:	480f      	ldr	r0, [pc, #60]	; (8002290 <FreqMenu_DrawFreqPresetMenu+0xc4c>)
 8002254:	f009 f80e 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8002258:	f000 bc57 	b.w	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 800225c:	0800e894 	.word	0x0800e894
 8002260:	0800e89c 	.word	0x0800e89c
 8002264:	0800e8a4 	.word	0x0800e8a4
 8002268:	0800e8ac 	.word	0x0800e8ac
 800226c:	0800e8b4 	.word	0x0800e8b4
 8002270:	0800e8bc 	.word	0x0800e8bc
 8002274:	0800e8c4 	.word	0x0800e8c4
 8002278:	0800e8cc 	.word	0x0800e8cc
 800227c:	0800e8d4 	.word	0x0800e8d4
 8002280:	0800e8dc 	.word	0x0800e8dc
 8002284:	0800e8e4 	.word	0x0800e8e4
 8002288:	0800e8ec 	.word	0x0800e8ec
 800228c:	0800e8f4 	.word	0x0800e8f4
 8002290:	0800e8fc 	.word	0x0800e8fc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	b29a      	uxth	r2, r3
 8002298:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	2302      	movs	r3, #2
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	2300      	movs	r3, #0
 80022a4:	210a      	movs	r1, #10
 80022a6:	48a4      	ldr	r0, [pc, #656]	; (8002538 <FreqMenu_DrawFreqPresetMenu+0xef4>)
 80022a8:	f008 ffe4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80022ac:	7bbb      	ldrb	r3, [r7, #14]
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	2302      	movs	r3, #2
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	2300      	movs	r3, #0
 80022bc:	210a      	movs	r1, #10
 80022be:	489f      	ldr	r0, [pc, #636]	; (800253c <FreqMenu_DrawFreqPresetMenu+0xef8>)
 80022c0:	f008 ffd8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80022c4:	7b7b      	ldrb	r3, [r7, #13]
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2302      	movs	r3, #2
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2300      	movs	r3, #0
 80022d4:	210a      	movs	r1, #10
 80022d6:	489a      	ldr	r0, [pc, #616]	; (8002540 <FreqMenu_DrawFreqPresetMenu+0xefc>)
 80022d8:	f008 ffcc 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80022dc:	7b3b      	ldrb	r3, [r7, #12]
 80022de:	b29a      	uxth	r2, r3
 80022e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	2302      	movs	r3, #2
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	2300      	movs	r3, #0
 80022ec:	210a      	movs	r1, #10
 80022ee:	4895      	ldr	r0, [pc, #596]	; (8002544 <FreqMenu_DrawFreqPresetMenu+0xf00>)
 80022f0:	f008 ffc0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80022f4:	7afb      	ldrb	r3, [r7, #11]
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	2302      	movs	r3, #2
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	2300      	movs	r3, #0
 8002304:	210a      	movs	r1, #10
 8002306:	4890      	ldr	r0, [pc, #576]	; (8002548 <FreqMenu_DrawFreqPresetMenu+0xf04>)
 8002308:	f008 ffb4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800230c:	7abb      	ldrb	r3, [r7, #10]
 800230e:	b29a      	uxth	r2, r3
 8002310:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002314:	9301      	str	r3, [sp, #4]
 8002316:	2302      	movs	r3, #2
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	2300      	movs	r3, #0
 800231c:	210a      	movs	r1, #10
 800231e:	488b      	ldr	r0, [pc, #556]	; (800254c <FreqMenu_DrawFreqPresetMenu+0xf08>)
 8002320:	f008 ffa8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002324:	7a7b      	ldrb	r3, [r7, #9]
 8002326:	b29a      	uxth	r2, r3
 8002328:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	2302      	movs	r3, #2
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	2300      	movs	r3, #0
 8002334:	210a      	movs	r1, #10
 8002336:	4886      	ldr	r0, [pc, #536]	; (8002550 <FreqMenu_DrawFreqPresetMenu+0xf0c>)
 8002338:	f008 ff9c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	b29a      	uxth	r2, r3
 8002340:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002344:	9301      	str	r3, [sp, #4]
 8002346:	2302      	movs	r3, #2
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	2300      	movs	r3, #0
 800234c:	2178      	movs	r1, #120	; 0x78
 800234e:	4881      	ldr	r0, [pc, #516]	; (8002554 <FreqMenu_DrawFreqPresetMenu+0xf10>)
 8002350:	f008 ff90 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, WHITE, 2, BLACK);
 8002354:	7bbb      	ldrb	r3, [r7, #14]
 8002356:	b29a      	uxth	r2, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9301      	str	r3, [sp, #4]
 800235c:	2302      	movs	r3, #2
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002364:	2178      	movs	r1, #120	; 0x78
 8002366:	487c      	ldr	r0, [pc, #496]	; (8002558 <FreqMenu_DrawFreqPresetMenu+0xf14>)
 8002368:	f008 ff84 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800236c:	7b7b      	ldrb	r3, [r7, #13]
 800236e:	b29a      	uxth	r2, r3
 8002370:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	2302      	movs	r3, #2
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2300      	movs	r3, #0
 800237c:	2178      	movs	r1, #120	; 0x78
 800237e:	4877      	ldr	r0, [pc, #476]	; (800255c <FreqMenu_DrawFreqPresetMenu+0xf18>)
 8002380:	f008 ff78 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002384:	7b3b      	ldrb	r3, [r7, #12]
 8002386:	b29a      	uxth	r2, r3
 8002388:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800238c:	9301      	str	r3, [sp, #4]
 800238e:	2302      	movs	r3, #2
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	2300      	movs	r3, #0
 8002394:	2178      	movs	r1, #120	; 0x78
 8002396:	4872      	ldr	r0, [pc, #456]	; (8002560 <FreqMenu_DrawFreqPresetMenu+0xf1c>)
 8002398:	f008 ff6c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 800239c:	7afb      	ldrb	r3, [r7, #11]
 800239e:	b29a      	uxth	r2, r3
 80023a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023a4:	9301      	str	r3, [sp, #4]
 80023a6:	2302      	movs	r3, #2
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	2300      	movs	r3, #0
 80023ac:	2178      	movs	r1, #120	; 0x78
 80023ae:	486d      	ldr	r0, [pc, #436]	; (8002564 <FreqMenu_DrawFreqPresetMenu+0xf20>)
 80023b0:	f008 ff60 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80023b4:	7abb      	ldrb	r3, [r7, #10]
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	2302      	movs	r3, #2
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2300      	movs	r3, #0
 80023c4:	2178      	movs	r1, #120	; 0x78
 80023c6:	4868      	ldr	r0, [pc, #416]	; (8002568 <FreqMenu_DrawFreqPresetMenu+0xf24>)
 80023c8:	f008 ff54 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80023cc:	7a7b      	ldrb	r3, [r7, #9]
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	2302      	movs	r3, #2
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	2300      	movs	r3, #0
 80023dc:	2178      	movs	r1, #120	; 0x78
 80023de:	4863      	ldr	r0, [pc, #396]	; (800256c <FreqMenu_DrawFreqPresetMenu+0xf28>)
 80023e0:	f008 ff48 	bl	800b274 <ILI9341_Draw_Text>
				break;
 80023e4:	e391      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	2302      	movs	r3, #2
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2300      	movs	r3, #0
 80023f6:	210a      	movs	r1, #10
 80023f8:	484f      	ldr	r0, [pc, #316]	; (8002538 <FreqMenu_DrawFreqPresetMenu+0xef4>)
 80023fa:	f008 ff3b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80023fe:	7bbb      	ldrb	r3, [r7, #14]
 8002400:	b29a      	uxth	r2, r3
 8002402:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002406:	9301      	str	r3, [sp, #4]
 8002408:	2302      	movs	r3, #2
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2300      	movs	r3, #0
 800240e:	210a      	movs	r1, #10
 8002410:	484a      	ldr	r0, [pc, #296]	; (800253c <FreqMenu_DrawFreqPresetMenu+0xef8>)
 8002412:	f008 ff2f 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 8002416:	7b7b      	ldrb	r3, [r7, #13]
 8002418:	b29a      	uxth	r2, r3
 800241a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800241e:	9301      	str	r3, [sp, #4]
 8002420:	2302      	movs	r3, #2
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	2300      	movs	r3, #0
 8002426:	210a      	movs	r1, #10
 8002428:	4845      	ldr	r0, [pc, #276]	; (8002540 <FreqMenu_DrawFreqPresetMenu+0xefc>)
 800242a:	f008 ff23 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800242e:	7b3b      	ldrb	r3, [r7, #12]
 8002430:	b29a      	uxth	r2, r3
 8002432:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002436:	9301      	str	r3, [sp, #4]
 8002438:	2302      	movs	r3, #2
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2300      	movs	r3, #0
 800243e:	210a      	movs	r1, #10
 8002440:	4840      	ldr	r0, [pc, #256]	; (8002544 <FreqMenu_DrawFreqPresetMenu+0xf00>)
 8002442:	f008 ff17 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002446:	7afb      	ldrb	r3, [r7, #11]
 8002448:	b29a      	uxth	r2, r3
 800244a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800244e:	9301      	str	r3, [sp, #4]
 8002450:	2302      	movs	r3, #2
 8002452:	9300      	str	r3, [sp, #0]
 8002454:	2300      	movs	r3, #0
 8002456:	210a      	movs	r1, #10
 8002458:	483b      	ldr	r0, [pc, #236]	; (8002548 <FreqMenu_DrawFreqPresetMenu+0xf04>)
 800245a:	f008 ff0b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800245e:	7abb      	ldrb	r3, [r7, #10]
 8002460:	b29a      	uxth	r2, r3
 8002462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002466:	9301      	str	r3, [sp, #4]
 8002468:	2302      	movs	r3, #2
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	2300      	movs	r3, #0
 800246e:	210a      	movs	r1, #10
 8002470:	4836      	ldr	r0, [pc, #216]	; (800254c <FreqMenu_DrawFreqPresetMenu+0xf08>)
 8002472:	f008 feff 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002476:	7a7b      	ldrb	r3, [r7, #9]
 8002478:	b29a      	uxth	r2, r3
 800247a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800247e:	9301      	str	r3, [sp, #4]
 8002480:	2302      	movs	r3, #2
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	2300      	movs	r3, #0
 8002486:	210a      	movs	r1, #10
 8002488:	4831      	ldr	r0, [pc, #196]	; (8002550 <FreqMenu_DrawFreqPresetMenu+0xf0c>)
 800248a:	f008 fef3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	b29a      	uxth	r2, r3
 8002492:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002496:	9301      	str	r3, [sp, #4]
 8002498:	2302      	movs	r3, #2
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2300      	movs	r3, #0
 800249e:	2178      	movs	r1, #120	; 0x78
 80024a0:	482c      	ldr	r0, [pc, #176]	; (8002554 <FreqMenu_DrawFreqPresetMenu+0xf10>)
 80024a2:	f008 fee7 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 80024a6:	7bbb      	ldrb	r3, [r7, #14]
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ae:	9301      	str	r3, [sp, #4]
 80024b0:	2302      	movs	r3, #2
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	2300      	movs	r3, #0
 80024b6:	2178      	movs	r1, #120	; 0x78
 80024b8:	4827      	ldr	r0, [pc, #156]	; (8002558 <FreqMenu_DrawFreqPresetMenu+0xf14>)
 80024ba:	f008 fedb 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, WHITE, 2, BLACK);
 80024be:	7b7b      	ldrb	r3, [r7, #13]
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	2300      	movs	r3, #0
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2302      	movs	r3, #2
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ce:	2178      	movs	r1, #120	; 0x78
 80024d0:	4822      	ldr	r0, [pc, #136]	; (800255c <FreqMenu_DrawFreqPresetMenu+0xf18>)
 80024d2:	f008 fecf 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80024d6:	7b3b      	ldrb	r3, [r7, #12]
 80024d8:	b29a      	uxth	r2, r3
 80024da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	2302      	movs	r3, #2
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2300      	movs	r3, #0
 80024e6:	2178      	movs	r1, #120	; 0x78
 80024e8:	481d      	ldr	r0, [pc, #116]	; (8002560 <FreqMenu_DrawFreqPresetMenu+0xf1c>)
 80024ea:	f008 fec3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 80024ee:	7afb      	ldrb	r3, [r7, #11]
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	2302      	movs	r3, #2
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	2300      	movs	r3, #0
 80024fe:	2178      	movs	r1, #120	; 0x78
 8002500:	4818      	ldr	r0, [pc, #96]	; (8002564 <FreqMenu_DrawFreqPresetMenu+0xf20>)
 8002502:	f008 feb7 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002506:	7abb      	ldrb	r3, [r7, #10]
 8002508:	b29a      	uxth	r2, r3
 800250a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800250e:	9301      	str	r3, [sp, #4]
 8002510:	2302      	movs	r3, #2
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	2300      	movs	r3, #0
 8002516:	2178      	movs	r1, #120	; 0x78
 8002518:	4813      	ldr	r0, [pc, #76]	; (8002568 <FreqMenu_DrawFreqPresetMenu+0xf24>)
 800251a:	f008 feab 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 800251e:	7a7b      	ldrb	r3, [r7, #9]
 8002520:	b29a      	uxth	r2, r3
 8002522:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002526:	9301      	str	r3, [sp, #4]
 8002528:	2302      	movs	r3, #2
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	2300      	movs	r3, #0
 800252e:	2178      	movs	r1, #120	; 0x78
 8002530:	480e      	ldr	r0, [pc, #56]	; (800256c <FreqMenu_DrawFreqPresetMenu+0xf28>)
 8002532:	f008 fe9f 	bl	800b274 <ILI9341_Draw_Text>
				break;
 8002536:	e2e8      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002538:	0800e894 	.word	0x0800e894
 800253c:	0800e89c 	.word	0x0800e89c
 8002540:	0800e8a4 	.word	0x0800e8a4
 8002544:	0800e8ac 	.word	0x0800e8ac
 8002548:	0800e8b4 	.word	0x0800e8b4
 800254c:	0800e8bc 	.word	0x0800e8bc
 8002550:	0800e8c4 	.word	0x0800e8c4
 8002554:	0800e8cc 	.word	0x0800e8cc
 8002558:	0800e8d4 	.word	0x0800e8d4
 800255c:	0800e8dc 	.word	0x0800e8dc
 8002560:	0800e8e4 	.word	0x0800e8e4
 8002564:	0800e8ec 	.word	0x0800e8ec
 8002568:	0800e8f4 	.word	0x0800e8f4
 800256c:	0800e8fc 	.word	0x0800e8fc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	b29a      	uxth	r2, r3
 8002574:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002578:	9301      	str	r3, [sp, #4]
 800257a:	2302      	movs	r3, #2
 800257c:	9300      	str	r3, [sp, #0]
 800257e:	2300      	movs	r3, #0
 8002580:	210a      	movs	r1, #10
 8002582:	48a4      	ldr	r0, [pc, #656]	; (8002814 <FreqMenu_DrawFreqPresetMenu+0x11d0>)
 8002584:	f008 fe76 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002588:	7bbb      	ldrb	r3, [r7, #14]
 800258a:	b29a      	uxth	r2, r3
 800258c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	2302      	movs	r3, #2
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	2300      	movs	r3, #0
 8002598:	210a      	movs	r1, #10
 800259a:	489f      	ldr	r0, [pc, #636]	; (8002818 <FreqMenu_DrawFreqPresetMenu+0x11d4>)
 800259c:	f008 fe6a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80025a0:	7b7b      	ldrb	r3, [r7, #13]
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025a8:	9301      	str	r3, [sp, #4]
 80025aa:	2302      	movs	r3, #2
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2300      	movs	r3, #0
 80025b0:	210a      	movs	r1, #10
 80025b2:	489a      	ldr	r0, [pc, #616]	; (800281c <FreqMenu_DrawFreqPresetMenu+0x11d8>)
 80025b4:	f008 fe5e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80025b8:	7b3b      	ldrb	r3, [r7, #12]
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025c0:	9301      	str	r3, [sp, #4]
 80025c2:	2302      	movs	r3, #2
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	2300      	movs	r3, #0
 80025c8:	210a      	movs	r1, #10
 80025ca:	4895      	ldr	r0, [pc, #596]	; (8002820 <FreqMenu_DrawFreqPresetMenu+0x11dc>)
 80025cc:	f008 fe52 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80025d0:	7afb      	ldrb	r3, [r7, #11]
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	2302      	movs	r3, #2
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	2300      	movs	r3, #0
 80025e0:	210a      	movs	r1, #10
 80025e2:	4890      	ldr	r0, [pc, #576]	; (8002824 <FreqMenu_DrawFreqPresetMenu+0x11e0>)
 80025e4:	f008 fe46 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80025e8:	7abb      	ldrb	r3, [r7, #10]
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025f0:	9301      	str	r3, [sp, #4]
 80025f2:	2302      	movs	r3, #2
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	2300      	movs	r3, #0
 80025f8:	210a      	movs	r1, #10
 80025fa:	488b      	ldr	r0, [pc, #556]	; (8002828 <FreqMenu_DrawFreqPresetMenu+0x11e4>)
 80025fc:	f008 fe3a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002600:	7a7b      	ldrb	r3, [r7, #9]
 8002602:	b29a      	uxth	r2, r3
 8002604:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002608:	9301      	str	r3, [sp, #4]
 800260a:	2302      	movs	r3, #2
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	2300      	movs	r3, #0
 8002610:	210a      	movs	r1, #10
 8002612:	4886      	ldr	r0, [pc, #536]	; (800282c <FreqMenu_DrawFreqPresetMenu+0x11e8>)
 8002614:	f008 fe2e 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	b29a      	uxth	r2, r3
 800261c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002620:	9301      	str	r3, [sp, #4]
 8002622:	2302      	movs	r3, #2
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	2300      	movs	r3, #0
 8002628:	2178      	movs	r1, #120	; 0x78
 800262a:	4881      	ldr	r0, [pc, #516]	; (8002830 <FreqMenu_DrawFreqPresetMenu+0x11ec>)
 800262c:	f008 fe22 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002630:	7bbb      	ldrb	r3, [r7, #14]
 8002632:	b29a      	uxth	r2, r3
 8002634:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	2302      	movs	r3, #2
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2300      	movs	r3, #0
 8002640:	2178      	movs	r1, #120	; 0x78
 8002642:	487c      	ldr	r0, [pc, #496]	; (8002834 <FreqMenu_DrawFreqPresetMenu+0x11f0>)
 8002644:	f008 fe16 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002648:	7b7b      	ldrb	r3, [r7, #13]
 800264a:	b29a      	uxth	r2, r3
 800264c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002650:	9301      	str	r3, [sp, #4]
 8002652:	2302      	movs	r3, #2
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	2300      	movs	r3, #0
 8002658:	2178      	movs	r1, #120	; 0x78
 800265a:	4877      	ldr	r0, [pc, #476]	; (8002838 <FreqMenu_DrawFreqPresetMenu+0x11f4>)
 800265c:	f008 fe0a 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, WHITE, 2, BLACK);
 8002660:	7b3b      	ldrb	r3, [r7, #12]
 8002662:	b29a      	uxth	r2, r3
 8002664:	2300      	movs	r3, #0
 8002666:	9301      	str	r3, [sp, #4]
 8002668:	2302      	movs	r3, #2
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002670:	2178      	movs	r1, #120	; 0x78
 8002672:	4872      	ldr	r0, [pc, #456]	; (800283c <FreqMenu_DrawFreqPresetMenu+0x11f8>)
 8002674:	f008 fdfe 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002678:	7afb      	ldrb	r3, [r7, #11]
 800267a:	b29a      	uxth	r2, r3
 800267c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	2302      	movs	r3, #2
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	2300      	movs	r3, #0
 8002688:	2178      	movs	r1, #120	; 0x78
 800268a:	486d      	ldr	r0, [pc, #436]	; (8002840 <FreqMenu_DrawFreqPresetMenu+0x11fc>)
 800268c:	f008 fdf2 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002690:	7abb      	ldrb	r3, [r7, #10]
 8002692:	b29a      	uxth	r2, r3
 8002694:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002698:	9301      	str	r3, [sp, #4]
 800269a:	2302      	movs	r3, #2
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	2300      	movs	r3, #0
 80026a0:	2178      	movs	r1, #120	; 0x78
 80026a2:	4868      	ldr	r0, [pc, #416]	; (8002844 <FreqMenu_DrawFreqPresetMenu+0x1200>)
 80026a4:	f008 fde6 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80026a8:	7a7b      	ldrb	r3, [r7, #9]
 80026aa:	b29a      	uxth	r2, r3
 80026ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	2302      	movs	r3, #2
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	2300      	movs	r3, #0
 80026b8:	2178      	movs	r1, #120	; 0x78
 80026ba:	4863      	ldr	r0, [pc, #396]	; (8002848 <FreqMenu_DrawFreqPresetMenu+0x1204>)
 80026bc:	f008 fdda 	bl	800b274 <ILI9341_Draw_Text>
				break;
 80026c0:	e223      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ca:	9301      	str	r3, [sp, #4]
 80026cc:	2302      	movs	r3, #2
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	2300      	movs	r3, #0
 80026d2:	210a      	movs	r1, #10
 80026d4:	484f      	ldr	r0, [pc, #316]	; (8002814 <FreqMenu_DrawFreqPresetMenu+0x11d0>)
 80026d6:	f008 fdcd 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80026da:	7bbb      	ldrb	r3, [r7, #14]
 80026dc:	b29a      	uxth	r2, r3
 80026de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026e2:	9301      	str	r3, [sp, #4]
 80026e4:	2302      	movs	r3, #2
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	2300      	movs	r3, #0
 80026ea:	210a      	movs	r1, #10
 80026ec:	484a      	ldr	r0, [pc, #296]	; (8002818 <FreqMenu_DrawFreqPresetMenu+0x11d4>)
 80026ee:	f008 fdc1 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80026f2:	7b7b      	ldrb	r3, [r7, #13]
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026fa:	9301      	str	r3, [sp, #4]
 80026fc:	2302      	movs	r3, #2
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	2300      	movs	r3, #0
 8002702:	210a      	movs	r1, #10
 8002704:	4845      	ldr	r0, [pc, #276]	; (800281c <FreqMenu_DrawFreqPresetMenu+0x11d8>)
 8002706:	f008 fdb5 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 800270a:	7b3b      	ldrb	r3, [r7, #12]
 800270c:	b29a      	uxth	r2, r3
 800270e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002712:	9301      	str	r3, [sp, #4]
 8002714:	2302      	movs	r3, #2
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2300      	movs	r3, #0
 800271a:	210a      	movs	r1, #10
 800271c:	4840      	ldr	r0, [pc, #256]	; (8002820 <FreqMenu_DrawFreqPresetMenu+0x11dc>)
 800271e:	f008 fda9 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 8002722:	7afb      	ldrb	r3, [r7, #11]
 8002724:	b29a      	uxth	r2, r3
 8002726:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800272a:	9301      	str	r3, [sp, #4]
 800272c:	2302      	movs	r3, #2
 800272e:	9300      	str	r3, [sp, #0]
 8002730:	2300      	movs	r3, #0
 8002732:	210a      	movs	r1, #10
 8002734:	483b      	ldr	r0, [pc, #236]	; (8002824 <FreqMenu_DrawFreqPresetMenu+0x11e0>)
 8002736:	f008 fd9d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 800273a:	7abb      	ldrb	r3, [r7, #10]
 800273c:	b29a      	uxth	r2, r3
 800273e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002742:	9301      	str	r3, [sp, #4]
 8002744:	2302      	movs	r3, #2
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	2300      	movs	r3, #0
 800274a:	210a      	movs	r1, #10
 800274c:	4836      	ldr	r0, [pc, #216]	; (8002828 <FreqMenu_DrawFreqPresetMenu+0x11e4>)
 800274e:	f008 fd91 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002752:	7a7b      	ldrb	r3, [r7, #9]
 8002754:	b29a      	uxth	r2, r3
 8002756:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	2302      	movs	r3, #2
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2300      	movs	r3, #0
 8002762:	210a      	movs	r1, #10
 8002764:	4831      	ldr	r0, [pc, #196]	; (800282c <FreqMenu_DrawFreqPresetMenu+0x11e8>)
 8002766:	f008 fd85 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	b29a      	uxth	r2, r3
 800276e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	2302      	movs	r3, #2
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	2300      	movs	r3, #0
 800277a:	2178      	movs	r1, #120	; 0x78
 800277c:	482c      	ldr	r0, [pc, #176]	; (8002830 <FreqMenu_DrawFreqPresetMenu+0x11ec>)
 800277e:	f008 fd79 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002782:	7bbb      	ldrb	r3, [r7, #14]
 8002784:	b29a      	uxth	r2, r3
 8002786:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	2302      	movs	r3, #2
 800278e:	9300      	str	r3, [sp, #0]
 8002790:	2300      	movs	r3, #0
 8002792:	2178      	movs	r1, #120	; 0x78
 8002794:	4827      	ldr	r0, [pc, #156]	; (8002834 <FreqMenu_DrawFreqPresetMenu+0x11f0>)
 8002796:	f008 fd6d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 800279a:	7b7b      	ldrb	r3, [r7, #13]
 800279c:	b29a      	uxth	r2, r3
 800279e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027a2:	9301      	str	r3, [sp, #4]
 80027a4:	2302      	movs	r3, #2
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	2300      	movs	r3, #0
 80027aa:	2178      	movs	r1, #120	; 0x78
 80027ac:	4822      	ldr	r0, [pc, #136]	; (8002838 <FreqMenu_DrawFreqPresetMenu+0x11f4>)
 80027ae:	f008 fd61 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 80027b2:	7b3b      	ldrb	r3, [r7, #12]
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ba:	9301      	str	r3, [sp, #4]
 80027bc:	2302      	movs	r3, #2
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	2300      	movs	r3, #0
 80027c2:	2178      	movs	r1, #120	; 0x78
 80027c4:	481d      	ldr	r0, [pc, #116]	; (800283c <FreqMenu_DrawFreqPresetMenu+0x11f8>)
 80027c6:	f008 fd55 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, WHITE, 2, BLACK);
 80027ca:	7afb      	ldrb	r3, [r7, #11]
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	2300      	movs	r3, #0
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	2302      	movs	r3, #2
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027da:	2178      	movs	r1, #120	; 0x78
 80027dc:	4818      	ldr	r0, [pc, #96]	; (8002840 <FreqMenu_DrawFreqPresetMenu+0x11fc>)
 80027de:	f008 fd49 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 80027e2:	7abb      	ldrb	r3, [r7, #10]
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ea:	9301      	str	r3, [sp, #4]
 80027ec:	2302      	movs	r3, #2
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	2300      	movs	r3, #0
 80027f2:	2178      	movs	r1, #120	; 0x78
 80027f4:	4813      	ldr	r0, [pc, #76]	; (8002844 <FreqMenu_DrawFreqPresetMenu+0x1200>)
 80027f6:	f008 fd3d 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 80027fa:	7a7b      	ldrb	r3, [r7, #9]
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	2302      	movs	r3, #2
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	2300      	movs	r3, #0
 800280a:	2178      	movs	r1, #120	; 0x78
 800280c:	480e      	ldr	r0, [pc, #56]	; (8002848 <FreqMenu_DrawFreqPresetMenu+0x1204>)
 800280e:	f008 fd31 	bl	800b274 <ILI9341_Draw_Text>
			break;
 8002812:	e17a      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002814:	0800e894 	.word	0x0800e894
 8002818:	0800e89c 	.word	0x0800e89c
 800281c:	0800e8a4 	.word	0x0800e8a4
 8002820:	0800e8ac 	.word	0x0800e8ac
 8002824:	0800e8b4 	.word	0x0800e8b4
 8002828:	0800e8bc 	.word	0x0800e8bc
 800282c:	0800e8c4 	.word	0x0800e8c4
 8002830:	0800e8cc 	.word	0x0800e8cc
 8002834:	0800e8d4 	.word	0x0800e8d4
 8002838:	0800e8dc 	.word	0x0800e8dc
 800283c:	0800e8e4 	.word	0x0800e8e4
 8002840:	0800e8ec 	.word	0x0800e8ec
 8002844:	0800e8f4 	.word	0x0800e8f4
 8002848:	0800e8fc 	.word	0x0800e8fc
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	b29a      	uxth	r2, r3
 8002850:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002854:	9301      	str	r3, [sp, #4]
 8002856:	2302      	movs	r3, #2
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	2300      	movs	r3, #0
 800285c:	210a      	movs	r1, #10
 800285e:	48ad      	ldr	r0, [pc, #692]	; (8002b14 <FreqMenu_DrawFreqPresetMenu+0x14d0>)
 8002860:	f008 fd08 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 8002864:	7bbb      	ldrb	r3, [r7, #14]
 8002866:	b29a      	uxth	r2, r3
 8002868:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800286c:	9301      	str	r3, [sp, #4]
 800286e:	2302      	movs	r3, #2
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	2300      	movs	r3, #0
 8002874:	210a      	movs	r1, #10
 8002876:	48a8      	ldr	r0, [pc, #672]	; (8002b18 <FreqMenu_DrawFreqPresetMenu+0x14d4>)
 8002878:	f008 fcfc 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 800287c:	7b7b      	ldrb	r3, [r7, #13]
 800287e:	b29a      	uxth	r2, r3
 8002880:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	2302      	movs	r3, #2
 8002888:	9300      	str	r3, [sp, #0]
 800288a:	2300      	movs	r3, #0
 800288c:	210a      	movs	r1, #10
 800288e:	48a3      	ldr	r0, [pc, #652]	; (8002b1c <FreqMenu_DrawFreqPresetMenu+0x14d8>)
 8002890:	f008 fcf0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 8002894:	7b3b      	ldrb	r3, [r7, #12]
 8002896:	b29a      	uxth	r2, r3
 8002898:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800289c:	9301      	str	r3, [sp, #4]
 800289e:	2302      	movs	r3, #2
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	2300      	movs	r3, #0
 80028a4:	210a      	movs	r1, #10
 80028a6:	489e      	ldr	r0, [pc, #632]	; (8002b20 <FreqMenu_DrawFreqPresetMenu+0x14dc>)
 80028a8:	f008 fce4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80028ac:	7afb      	ldrb	r3, [r7, #11]
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028b4:	9301      	str	r3, [sp, #4]
 80028b6:	2302      	movs	r3, #2
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2300      	movs	r3, #0
 80028bc:	210a      	movs	r1, #10
 80028be:	4899      	ldr	r0, [pc, #612]	; (8002b24 <FreqMenu_DrawFreqPresetMenu+0x14e0>)
 80028c0:	f008 fcd8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 80028c4:	7abb      	ldrb	r3, [r7, #10]
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	2302      	movs	r3, #2
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	2300      	movs	r3, #0
 80028d4:	210a      	movs	r1, #10
 80028d6:	4894      	ldr	r0, [pc, #592]	; (8002b28 <FreqMenu_DrawFreqPresetMenu+0x14e4>)
 80028d8:	f008 fccc 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 80028dc:	7a7b      	ldrb	r3, [r7, #9]
 80028de:	b29a      	uxth	r2, r3
 80028e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028e4:	9301      	str	r3, [sp, #4]
 80028e6:	2302      	movs	r3, #2
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	2300      	movs	r3, #0
 80028ec:	210a      	movs	r1, #10
 80028ee:	488f      	ldr	r0, [pc, #572]	; (8002b2c <FreqMenu_DrawFreqPresetMenu+0x14e8>)
 80028f0:	f008 fcc0 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 80028f4:	7bfb      	ldrb	r3, [r7, #15]
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	2302      	movs	r3, #2
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2300      	movs	r3, #0
 8002904:	2178      	movs	r1, #120	; 0x78
 8002906:	488a      	ldr	r0, [pc, #552]	; (8002b30 <FreqMenu_DrawFreqPresetMenu+0x14ec>)
 8002908:	f008 fcb4 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 800290c:	7bbb      	ldrb	r3, [r7, #14]
 800290e:	b29a      	uxth	r2, r3
 8002910:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002914:	9301      	str	r3, [sp, #4]
 8002916:	2302      	movs	r3, #2
 8002918:	9300      	str	r3, [sp, #0]
 800291a:	2300      	movs	r3, #0
 800291c:	2178      	movs	r1, #120	; 0x78
 800291e:	4885      	ldr	r0, [pc, #532]	; (8002b34 <FreqMenu_DrawFreqPresetMenu+0x14f0>)
 8002920:	f008 fca8 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002924:	7b7b      	ldrb	r3, [r7, #13]
 8002926:	b29a      	uxth	r2, r3
 8002928:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	2302      	movs	r3, #2
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2300      	movs	r3, #0
 8002934:	2178      	movs	r1, #120	; 0x78
 8002936:	4880      	ldr	r0, [pc, #512]	; (8002b38 <FreqMenu_DrawFreqPresetMenu+0x14f4>)
 8002938:	f008 fc9c 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 800293c:	7b3b      	ldrb	r3, [r7, #12]
 800293e:	b29a      	uxth	r2, r3
 8002940:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002944:	9301      	str	r3, [sp, #4]
 8002946:	2302      	movs	r3, #2
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	2300      	movs	r3, #0
 800294c:	2178      	movs	r1, #120	; 0x78
 800294e:	487b      	ldr	r0, [pc, #492]	; (8002b3c <FreqMenu_DrawFreqPresetMenu+0x14f8>)
 8002950:	f008 fc90 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002954:	7afb      	ldrb	r3, [r7, #11]
 8002956:	b29a      	uxth	r2, r3
 8002958:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800295c:	9301      	str	r3, [sp, #4]
 800295e:	2302      	movs	r3, #2
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	2300      	movs	r3, #0
 8002964:	2178      	movs	r1, #120	; 0x78
 8002966:	4876      	ldr	r0, [pc, #472]	; (8002b40 <FreqMenu_DrawFreqPresetMenu+0x14fc>)
 8002968:	f008 fc84 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, WHITE, 2, BLACK);
 800296c:	7abb      	ldrb	r3, [r7, #10]
 800296e:	b29a      	uxth	r2, r3
 8002970:	2300      	movs	r3, #0
 8002972:	9301      	str	r3, [sp, #4]
 8002974:	2302      	movs	r3, #2
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800297c:	2178      	movs	r1, #120	; 0x78
 800297e:	4871      	ldr	r0, [pc, #452]	; (8002b44 <FreqMenu_DrawFreqPresetMenu+0x1500>)
 8002980:	f008 fc78 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, BLACK, 2, WHITE);
 8002984:	7a7b      	ldrb	r3, [r7, #9]
 8002986:	b29a      	uxth	r2, r3
 8002988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	2302      	movs	r3, #2
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	2300      	movs	r3, #0
 8002994:	2178      	movs	r1, #120	; 0x78
 8002996:	486c      	ldr	r0, [pc, #432]	; (8002b48 <FreqMenu_DrawFreqPresetMenu+0x1504>)
 8002998:	f008 fc6c 	bl	800b274 <ILI9341_Draw_Text>
			break;
 800299c:	e0b5      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
				ILI9341_Draw_Text("- 1Hz", 		10, menu_pos_y1, BLACK, 2, WHITE);
 800299e:	7bfb      	ldrb	r3, [r7, #15]
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	2302      	movs	r3, #2
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	2300      	movs	r3, #0
 80029ae:	210a      	movs	r1, #10
 80029b0:	4858      	ldr	r0, [pc, #352]	; (8002b14 <FreqMenu_DrawFreqPresetMenu+0x14d0>)
 80029b2:	f008 fc5f 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	10, menu_pos_y2, BLACK, 2, WHITE);
 80029b6:	7bbb      	ldrb	r3, [r7, #14]
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	2302      	movs	r3, #2
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2300      	movs	r3, #0
 80029c6:	210a      	movs	r1, #10
 80029c8:	4853      	ldr	r0, [pc, #332]	; (8002b18 <FreqMenu_DrawFreqPresetMenu+0x14d4>)
 80029ca:	f008 fc53 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	10, menu_pos_y3, BLACK, 2, WHITE);
 80029ce:	7b7b      	ldrb	r3, [r7, #13]
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029d6:	9301      	str	r3, [sp, #4]
 80029d8:	2302      	movs	r3, #2
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	2300      	movs	r3, #0
 80029de:	210a      	movs	r1, #10
 80029e0:	484e      	ldr	r0, [pc, #312]	; (8002b1c <FreqMenu_DrawFreqPresetMenu+0x14d8>)
 80029e2:	f008 fc47 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	10, menu_pos_y4, BLACK, 2, WHITE);
 80029e6:	7b3b      	ldrb	r3, [r7, #12]
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	2302      	movs	r3, #2
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	2300      	movs	r3, #0
 80029f6:	210a      	movs	r1, #10
 80029f8:	4849      	ldr	r0, [pc, #292]	; (8002b20 <FreqMenu_DrawFreqPresetMenu+0x14dc>)
 80029fa:	f008 fc3b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	10, menu_pos_y5, BLACK, 2, WHITE);
 80029fe:	7afb      	ldrb	r3, [r7, #11]
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	2302      	movs	r3, #2
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	210a      	movs	r1, #10
 8002a10:	4844      	ldr	r0, [pc, #272]	; (8002b24 <FreqMenu_DrawFreqPresetMenu+0x14e0>)
 8002a12:	f008 fc2f 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	10, menu_pos_y6, BLACK, 2, WHITE);
 8002a16:	7abb      	ldrb	r3, [r7, #10]
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a1e:	9301      	str	r3, [sp, #4]
 8002a20:	2302      	movs	r3, #2
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	2300      	movs	r3, #0
 8002a26:	210a      	movs	r1, #10
 8002a28:	483f      	ldr	r0, [pc, #252]	; (8002b28 <FreqMenu_DrawFreqPresetMenu+0x14e4>)
 8002a2a:	f008 fc23 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	10, menu_pos_y7, BLACK, 2, WHITE);
 8002a2e:	7a7b      	ldrb	r3, [r7, #9]
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a36:	9301      	str	r3, [sp, #4]
 8002a38:	2302      	movs	r3, #2
 8002a3a:	9300      	str	r3, [sp, #0]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	210a      	movs	r1, #10
 8002a40:	483a      	ldr	r0, [pc, #232]	; (8002b2c <FreqMenu_DrawFreqPresetMenu+0x14e8>)
 8002a42:	f008 fc17 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, BLACK, 2, WHITE);
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a4e:	9301      	str	r3, [sp, #4]
 8002a50:	2302      	movs	r3, #2
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	2300      	movs	r3, #0
 8002a56:	2178      	movs	r1, #120	; 0x78
 8002a58:	4835      	ldr	r0, [pc, #212]	; (8002b30 <FreqMenu_DrawFreqPresetMenu+0x14ec>)
 8002a5a:	f008 fc0b 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, BLACK, 2, WHITE);
 8002a5e:	7bbb      	ldrb	r3, [r7, #14]
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2302      	movs	r3, #2
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	2178      	movs	r1, #120	; 0x78
 8002a70:	4830      	ldr	r0, [pc, #192]	; (8002b34 <FreqMenu_DrawFreqPresetMenu+0x14f0>)
 8002a72:	f008 fbff 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, BLACK, 2, WHITE);
 8002a76:	7b7b      	ldrb	r3, [r7, #13]
 8002a78:	b29a      	uxth	r2, r3
 8002a7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a7e:	9301      	str	r3, [sp, #4]
 8002a80:	2302      	movs	r3, #2
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	2300      	movs	r3, #0
 8002a86:	2178      	movs	r1, #120	; 0x78
 8002a88:	482b      	ldr	r0, [pc, #172]	; (8002b38 <FreqMenu_DrawFreqPresetMenu+0x14f4>)
 8002a8a:	f008 fbf3 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, BLACK, 2, WHITE);
 8002a8e:	7b3b      	ldrb	r3, [r7, #12]
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a96:	9301      	str	r3, [sp, #4]
 8002a98:	2302      	movs	r3, #2
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	2178      	movs	r1, #120	; 0x78
 8002aa0:	4826      	ldr	r0, [pc, #152]	; (8002b3c <FreqMenu_DrawFreqPresetMenu+0x14f8>)
 8002aa2:	f008 fbe7 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, BLACK, 2, WHITE);
 8002aa6:	7afb      	ldrb	r3, [r7, #11]
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	2178      	movs	r1, #120	; 0x78
 8002ab8:	4821      	ldr	r0, [pc, #132]	; (8002b40 <FreqMenu_DrawFreqPresetMenu+0x14fc>)
 8002aba:	f008 fbdb 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, BLACK, 2, WHITE);
 8002abe:	7abb      	ldrb	r3, [r7, #10]
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ac6:	9301      	str	r3, [sp, #4]
 8002ac8:	2302      	movs	r3, #2
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	2300      	movs	r3, #0
 8002ace:	2178      	movs	r1, #120	; 0x78
 8002ad0:	481c      	ldr	r0, [pc, #112]	; (8002b44 <FreqMenu_DrawFreqPresetMenu+0x1500>)
 8002ad2:	f008 fbcf 	bl	800b274 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, WHITE, 2, BLACK);
 8002ad6:	7a7b      	ldrb	r3, [r7, #9]
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	2300      	movs	r3, #0
 8002adc:	9301      	str	r3, [sp, #4]
 8002ade:	2302      	movs	r3, #2
 8002ae0:	9300      	str	r3, [sp, #0]
 8002ae2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ae6:	2178      	movs	r1, #120	; 0x78
 8002ae8:	4817      	ldr	r0, [pc, #92]	; (8002b48 <FreqMenu_DrawFreqPresetMenu+0x1504>)
 8002aea:	f008 fbc3 	bl	800b274 <ILI9341_Draw_Text>
			break;
 8002aee:	bf00      	nop
 8002af0:	e00b      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		10, 180, RED, 1, BLACK);
 8002af2:	2300      	movs	r3, #0
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	2301      	movs	r3, #1
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002afe:	22b4      	movs	r2, #180	; 0xb4
 8002b00:	210a      	movs	r1, #10
 8002b02:	4812      	ldr	r0, [pc, #72]	; (8002b4c <FreqMenu_DrawFreqPresetMenu+0x1508>)
 8002b04:	f008 fbb6 	bl	800b274 <ILI9341_Draw_Text>
}
 8002b08:	e7ff      	b.n	8002b0a <FreqMenu_DrawFreqPresetMenu+0x14c6>
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	0800e894 	.word	0x0800e894
 8002b18:	0800e89c 	.word	0x0800e89c
 8002b1c:	0800e8a4 	.word	0x0800e8a4
 8002b20:	0800e8ac 	.word	0x0800e8ac
 8002b24:	0800e8b4 	.word	0x0800e8b4
 8002b28:	0800e8bc 	.word	0x0800e8bc
 8002b2c:	0800e8c4 	.word	0x0800e8c4
 8002b30:	0800e8cc 	.word	0x0800e8cc
 8002b34:	0800e8d4 	.word	0x0800e8d4
 8002b38:	0800e8dc 	.word	0x0800e8dc
 8002b3c:	0800e8e4 	.word	0x0800e8e4
 8002b40:	0800e8ec 	.word	0x0800e8ec
 8002b44:	0800e8f4 	.word	0x0800e8f4
 8002b48:	0800e8fc 	.word	0x0800e8fc
 8002b4c:	0800e908 	.word	0x0800e908

08002b50 <FreqMenu_DrawFreqAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqAdjustMenu()
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Output Signal Freq: ", 	10, 150, BLACK, 1, WHITE);
 8002b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2300      	movs	r3, #0
 8002b62:	2296      	movs	r2, #150	; 0x96
 8002b64:	210a      	movs	r1, #10
 8002b66:	4811      	ldr	r0, [pc, #68]	; (8002bac <FreqMenu_DrawFreqAdjustMenu+0x5c>)
 8002b68:	f008 fb84 	bl	800b274 <ILI9341_Draw_Text>

	char freq[6] = "";
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	603b      	str	r3, [r7, #0]
 8002b70:	2300      	movs	r3, #0
 8002b72:	80bb      	strh	r3, [r7, #4]
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
 8002b74:	f000 fd76 	bl	8003664 <FreqO_GetOutputFreq>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	4639      	mov	r1, r7
 8002b7e:	2206      	movs	r2, #6
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe fcbb 	bl	80014fc <DM_AddDigitPadding>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10a      	bne.n	8002ba2 <FreqMenu_DrawFreqAdjustMenu+0x52>
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
 8002b8c:	4638      	mov	r0, r7
 8002b8e:	2300      	movs	r3, #0
 8002b90:	9301      	str	r3, [sp, #4]
 8002b92:	2301      	movs	r3, #1
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b9a:	2296      	movs	r2, #150	; 0x96
 8002b9c:	21fa      	movs	r1, #250	; 0xfa
 8002b9e:	f008 fb69 	bl	800b274 <ILI9341_Draw_Text>


}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	0800e938 	.word	0x0800e938

08002bb0 <FreqMenu_DrawFreqSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawFreqSweepMenu()
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("TODO: Freq Sweep Menu", 	10, 120, BLACK, 2, WHITE);
 8002bb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bba:	9301      	str	r3, [sp, #4]
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	2278      	movs	r2, #120	; 0x78
 8002bc4:	210a      	movs	r1, #10
 8002bc6:	4803      	ldr	r0, [pc, #12]	; (8002bd4 <FreqMenu_DrawFreqSweepMenu+0x24>)
 8002bc8:	f008 fb54 	bl	800b274 <ILI9341_Draw_Text>




}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	0800e950 	.word	0x0800e950

08002bd8 <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0

	switch(eNextState)
 8002bdc:	4b79      	ldr	r3, [pc, #484]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b07      	cmp	r3, #7
 8002be2:	f200 80db 	bhi.w	8002d9c <EM_ProcessEvent+0x1c4>
 8002be6:	a201      	add	r2, pc, #4	; (adr r2, 8002bec <EM_ProcessEvent+0x14>)
 8002be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bec:	08002c0d 	.word	0x08002c0d
 8002bf0:	08002c61 	.word	0x08002c61
 8002bf4:	08002c8d 	.word	0x08002c8d
 8002bf8:	08002cb7 	.word	0x08002cb7
 8002bfc:	08002d09 	.word	0x08002d09
 8002c00:	08002d33 	.word	0x08002d33
 8002c04:	08002d5d 	.word	0x08002d5d
 8002c08:	08002d73 	.word	0x08002d73
	{
		case Idle_State:

			if(eNewEvent == evBlueBtn)
 8002c0c:	4b6e      	ldr	r3, [pc, #440]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d105      	bne.n	8002c20 <EM_ProcessEvent+0x48>
			{
				eNextState = _FuncMenuEntryHandler();
 8002c14:	f000 f8da 	bl	8002dcc <_FuncMenuEntryHandler>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b69      	ldr	r3, [pc, #420]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c1e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002c20:	4b69      	ldr	r3, [pc, #420]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b02      	cmp	r3, #2
 8002c26:	d105      	bne.n	8002c34 <EM_ProcessEvent+0x5c>
			{
				eNextState = _FreqMainMenuEntryHandler();
 8002c28:	f000 f9bc 	bl	8002fa4 <_FreqMainMenuEntryHandler>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	461a      	mov	r2, r3
 8002c30:	4b64      	ldr	r3, [pc, #400]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c32:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002c34:	4b64      	ldr	r3, [pc, #400]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	2b03      	cmp	r3, #3
 8002c3a:	d105      	bne.n	8002c48 <EM_ProcessEvent+0x70>
			{
				eNextState = _GainMenuEntryHandler();
 8002c3c:	f000 f91a 	bl	8002e74 <_GainMenuEntryHandler>
 8002c40:	4603      	mov	r3, r0
 8002c42:	461a      	mov	r2, r3
 8002c44:	4b5f      	ldr	r3, [pc, #380]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c46:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8002c48:	4b5f      	ldr	r3, [pc, #380]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	f040 80a7 	bne.w	8002da0 <EM_ProcessEvent+0x1c8>
			{
				eNextState = _BiasMenuEntryHandler();
 8002c52:	f000 f95d 	bl	8002f10 <_BiasMenuEntryHandler>
 8002c56:	4603      	mov	r3, r0
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4b5a      	ldr	r3, [pc, #360]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c5c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002c5e:	e09f      	b.n	8002da0 <EM_ProcessEvent+0x1c8>

		case Func_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002c60:	4b59      	ldr	r3, [pc, #356]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b05      	cmp	r3, #5
 8002c66:	d105      	bne.n	8002c74 <EM_ProcessEvent+0x9c>
			{
				eNextState = _FuncMenuInputHandler();
 8002c68:	f000 f8d4 	bl	8002e14 <_FuncMenuInputHandler>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	4b54      	ldr	r3, [pc, #336]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c72:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002c74:	4b54      	ldr	r3, [pc, #336]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b06      	cmp	r3, #6
 8002c7a:	f040 8093 	bne.w	8002da4 <EM_ProcessEvent+0x1cc>
			{
				eNextState = _FuncMenuExitHandler();
 8002c7e:	f000 f8df 	bl	8002e40 <_FuncMenuExitHandler>
 8002c82:	4603      	mov	r3, r0
 8002c84:	461a      	mov	r2, r3
 8002c86:	4b4f      	ldr	r3, [pc, #316]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c88:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002c8a:	e08b      	b.n	8002da4 <EM_ProcessEvent+0x1cc>

		case Gain_Menu_State:

			if(eNewEvent == evEncoderSet)
 8002c8c:	4b4e      	ldr	r3, [pc, #312]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b05      	cmp	r3, #5
 8002c92:	d105      	bne.n	8002ca0 <EM_ProcessEvent+0xc8>
			{
				eNextState = _GainMenuInputHandler();
 8002c94:	f000 f912 	bl	8002ebc <_GainMenuInputHandler>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	4b49      	ldr	r3, [pc, #292]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002c9e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002ca0:	4b49      	ldr	r3, [pc, #292]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b06      	cmp	r3, #6
 8002ca6:	d17f      	bne.n	8002da8 <EM_ProcessEvent+0x1d0>
			{
				eNextState = _GainMenuExitHandler();
 8002ca8:	f000 f91e 	bl	8002ee8 <_GainMenuExitHandler>
 8002cac:	4603      	mov	r3, r0
 8002cae:	461a      	mov	r2, r3
 8002cb0:	4b44      	ldr	r3, [pc, #272]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002cb2:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002cb4:	e078      	b.n	8002da8 <EM_ProcessEvent+0x1d0>

			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002cb6:	4b44      	ldr	r3, [pc, #272]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b06      	cmp	r3, #6
 8002cbc:	d105      	bne.n	8002cca <EM_ProcessEvent+0xf2>
			{
				eNextState = _FreqMainMenuExitHandler();
 8002cbe:	f000 f985 	bl	8002fcc <_FreqMainMenuExitHandler>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4b3f      	ldr	r3, [pc, #252]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002cc8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8002cca:	4b3f      	ldr	r3, [pc, #252]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d105      	bne.n	8002cde <EM_ProcessEvent+0x106>
			{
//				FreqO_ApplyPreset(FPRESET_1HZ);
				eNextState = _FreqPresetMenuEntryHandler();
 8002cd2:	f000 f995 	bl	8003000 <_FreqPresetMenuEntryHandler>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4b3a      	ldr	r3, [pc, #232]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002cdc:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8002cde:	4b3a      	ldr	r3, [pc, #232]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d105      	bne.n	8002cf2 <EM_ProcessEvent+0x11a>
			{
//				FreqO_ApplyPreset(FPRESET_100HZ);
				eNextState = _FreqAdjustMenuEntryHandler();
 8002ce6:	f000 f9dd 	bl	80030a4 <_FreqAdjustMenuEntryHandler>
 8002cea:	4603      	mov	r3, r0
 8002cec:	461a      	mov	r2, r3
 8002cee:	4b35      	ldr	r3, [pc, #212]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002cf0:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8002cf2:	4b35      	ldr	r3, [pc, #212]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d158      	bne.n	8002dac <EM_ProcessEvent+0x1d4>
			{
//				FreqO_ApplyPreset(FPRESET_1KHZ);
				eNextState = _FreqSweepMenuEntryHandler();
 8002cfa:	f000 fa17 	bl	800312c <_FreqSweepMenuEntryHandler>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b30      	ldr	r3, [pc, #192]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d04:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// No menu action
			}
			break;
 8002d06:	e051      	b.n	8002dac <EM_ProcessEvent+0x1d4>

		case Freq_Preset_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002d08:	4b2f      	ldr	r3, [pc, #188]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	d105      	bne.n	8002d1c <EM_ProcessEvent+0x144>
			{
				eNextState = _FreqPresetMenuInputHandler();
 8002d10:	f000 f9a0 	bl	8003054 <_FreqPresetMenuInputHandler>
 8002d14:	4603      	mov	r3, r0
 8002d16:	461a      	mov	r2, r3
 8002d18:	4b2a      	ldr	r3, [pc, #168]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d1a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d1c:	4b2a      	ldr	r3, [pc, #168]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b06      	cmp	r3, #6
 8002d22:	d145      	bne.n	8002db0 <EM_ProcessEvent+0x1d8>
			{
				eNextState = _FreqPresetMenuExitHandler();
 8002d24:	f000 f9ac 	bl	8003080 <_FreqPresetMenuExitHandler>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	4b25      	ldr	r3, [pc, #148]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d2e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d30:	e03e      	b.n	8002db0 <EM_ProcessEvent+0x1d8>

		case Freq_Adjust_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002d32:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d34:	781b      	ldrb	r3, [r3, #0]
 8002d36:	2b05      	cmp	r3, #5
 8002d38:	d105      	bne.n	8002d46 <EM_ProcessEvent+0x16e>
			{
				eNextState = _FreqAdjustMenuInputHandler();
 8002d3a:	f000 f9d3 	bl	80030e4 <_FreqAdjustMenuInputHandler>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d44:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d46:	4b20      	ldr	r3, [pc, #128]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b06      	cmp	r3, #6
 8002d4c:	d132      	bne.n	8002db4 <EM_ProcessEvent+0x1dc>
			{
				eNextState = _FreqAdjustMenuExitHandler();
 8002d4e:	f000 f9db 	bl	8003108 <_FreqAdjustMenuExitHandler>
 8002d52:	4603      	mov	r3, r0
 8002d54:	461a      	mov	r2, r3
 8002d56:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d58:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d5a:	e02b      	b.n	8002db4 <EM_ProcessEvent+0x1dc>
		case Freq_Sweep_Menu_State:
			if(eNewEvent == evEncoderSet)
			{
//				eNextState = _FreqMainMenuSetHandler();
			}
			if(eNewEvent == evEncoderPush)
 8002d5c:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b06      	cmp	r3, #6
 8002d62:	d129      	bne.n	8002db8 <EM_ProcessEvent+0x1e0>
			{
				eNextState = _FreqSweepMenuExitHandler();
 8002d64:	f000 f9fe 	bl	8003164 <_FreqSweepMenuExitHandler>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d6e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002d70:	e022      	b.n	8002db8 <EM_ProcessEvent+0x1e0>

		case Bias_Menu_State:
			if(eNewEvent == evEncoderSet)
 8002d72:	4b15      	ldr	r3, [pc, #84]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b05      	cmp	r3, #5
 8002d78:	d105      	bne.n	8002d86 <EM_ProcessEvent+0x1ae>
			{
				eNextState = _BiasMenuInputHandler();
 8002d7a:	f000 f8e9 	bl	8002f50 <_BiasMenuInputHandler>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	461a      	mov	r2, r3
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d84:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8002d86:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <EM_ProcessEvent+0x1f0>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	2b06      	cmp	r3, #6
 8002d8c:	d116      	bne.n	8002dbc <EM_ProcessEvent+0x1e4>
			{
				eNextState = _BiasMenuExitHandler();
 8002d8e:	f000 f8f5 	bl	8002f7c <_BiasMenuExitHandler>
 8002d92:	4603      	mov	r3, r0
 8002d94:	461a      	mov	r2, r3
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <EM_ProcessEvent+0x1ec>)
 8002d98:	701a      	strb	r2, [r3, #0]
			}

			break;
 8002d9a:	e00f      	b.n	8002dbc <EM_ProcessEvent+0x1e4>

		default:
			break;
 8002d9c:	bf00      	nop
 8002d9e:	e00e      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002da0:	bf00      	nop
 8002da2:	e00c      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002da4:	bf00      	nop
 8002da6:	e00a      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002da8:	bf00      	nop
 8002daa:	e008      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002dac:	bf00      	nop
 8002dae:	e006      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002db0:	bf00      	nop
 8002db2:	e004      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002db4:	bf00      	nop
 8002db6:	e002      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002db8:	bf00      	nop
 8002dba:	e000      	b.n	8002dbe <EM_ProcessEvent+0x1e6>
			break;
 8002dbc:	bf00      	nop
	}

}
 8002dbe:	bf00      	nop
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20001418 	.word	0x20001418
 8002dc8:	20001419 	.word	0x20001419

08002dcc <_FuncMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuEntryHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionMenu Event captured\n");
 8002dd2:	480e      	ldr	r0, [pc, #56]	; (8002e0c <_FuncMenuEntryHandler+0x40>)
 8002dd4:	f009 fd38 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 8002dd8:	f000 f9ec 	bl	80031b4 <_RefreshDisplay>

	DM_ShowFuncSelectMenu(ENABLE_FUNCMENU);
 8002ddc:	2001      	movs	r0, #1
 8002dde:	f7fe f8dd 	bl	8000f9c <DM_ShowFuncSelectMenu>

	Func_Preset_Encoder_Pos_t *pFuncPresetTmp =  FuncO_GetFPresetObject();
 8002de2:	f000 fd3b 	bl	800385c <FuncO_GetFPresetObject>
 8002de6:	6078      	str	r0, [r7, #4]
	if(pFuncPresetTmp)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d009      	beq.n	8002e02 <_FuncMenuEntryHandler+0x36>
	{
		ENCODER_TIMER->CNT = pFuncPresetTmp->epos;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	785a      	ldrb	r2, [r3, #1]
 8002df2:	4b07      	ldr	r3, [pc, #28]	; (8002e10 <_FuncMenuEntryHandler+0x44>)
 8002df4:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FuncO_GetFuncPresetEncoderRange();
 8002df6:	f000 fd3d 	bl	8003874 <FuncO_GetFuncPresetEncoderRange>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4b04      	ldr	r3, [pc, #16]	; (8002e10 <_FuncMenuEntryHandler+0x44>)
 8002e00:	62da      	str	r2, [r3, #44]	; 0x2c
	}


	return Func_Menu_State;
 8002e02:	2301      	movs	r3, #1
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3708      	adds	r7, #8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	0800e968 	.word	0x0800e968
 8002e10:	40012c00 	.word	0x40012c00

08002e14 <_FuncMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuInputHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FunctionAdjust Event captured\n");
 8002e18:	4807      	ldr	r0, [pc, #28]	; (8002e38 <_FuncMenuInputHandler+0x24>)
 8002e1a:	f009 fd15 	bl	800c848 <puts>
#endif


	FuncO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002e1e:	2001      	movs	r0, #1
 8002e20:	f000 fe88 	bl	8003b34 <SM_GetEncoderValue>
 8002e24:	4603      	mov	r3, r0
 8002e26:	4618      	mov	r0, r3
 8002e28:	f000 fc28 	bl	800367c <FuncO_ModifyOutput>
	eNewEvent = evBlueBtn;
 8002e2c:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <_FuncMenuInputHandler+0x28>)
 8002e2e:	2201      	movs	r2, #1
 8002e30:	701a      	strb	r2, [r3, #0]
	return Func_Menu_State;
 8002e32:	2301      	movs	r3, #1
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	0800e984 	.word	0x0800e984
 8002e3c:	20001419 	.word	0x20001419

08002e40 <_FuncMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FuncMenuExitHandler()
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitFuncMenu Event captured\n");
 8002e44:	4808      	ldr	r0, [pc, #32]	; (8002e68 <_FuncMenuExitHandler+0x28>)
 8002e46:	f009 fcff 	bl	800c848 <puts>
#endif

	// disable the menu

	DM_ShowFuncSelectMenu(DISABLE_FUNCMENU);
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	f7fe f8a6 	bl	8000f9c <DM_ShowFuncSelectMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002e50:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <_FuncMenuExitHandler+0x2c>)
 8002e52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e56:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002e58:	f000 f9ac 	bl	80031b4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <_FuncMenuExitHandler+0x30>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	0800e9a4 	.word	0x0800e9a4
 8002e6c:	40012c00 	.word	0x40012c00
 8002e70:	20001419 	.word	0x20001419

08002e74 <_GainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuEntryHandler()
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainMenu Event captured\n");
 8002e7a:	480e      	ldr	r0, [pc, #56]	; (8002eb4 <_GainMenuEntryHandler+0x40>)
 8002e7c:	f009 fce4 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 8002e80:	f000 f998 	bl	80031b4 <_RefreshDisplay>

	DM_ShowGainSelectMenu(ENABLE_GAINMENU);
 8002e84:	2001      	movs	r0, #1
 8002e86:	f7fe fa75 	bl	8001374 <DM_ShowGainSelectMenu>

	Gain_Preset_Encoder_Pos_t *pGainPresetTmp =  GO_GetGPresetObject();
 8002e8a:	f000 fe3b 	bl	8003b04 <GO_GetGPresetObject>
 8002e8e:	6078      	str	r0, [r7, #4]
	if(pGainPresetTmp)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d009      	beq.n	8002eaa <_GainMenuEntryHandler+0x36>
	{
		ENCODER_TIMER->CNT = pGainPresetTmp->epos;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	789a      	ldrb	r2, [r3, #2]
 8002e9a:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <_GainMenuEntryHandler+0x44>)
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = GO_GetGainPresetEncoderRange();
 8002e9e:	f000 fe3d 	bl	8003b1c <GO_GetGainPresetEncoderRange>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <_GainMenuEntryHandler+0x44>)
 8002ea8:	62da      	str	r2, [r3, #44]	; 0x2c
	}


	return Gain_Menu_State;
 8002eaa:	2302      	movs	r3, #2
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	0800e9c0 	.word	0x0800e9c0
 8002eb8:	40012c00 	.word	0x40012c00

08002ebc <_GainMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuInputHandler()
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("GainSet Event captured\n");
 8002ec0:	4807      	ldr	r0, [pc, #28]	; (8002ee0 <_GainMenuInputHandler+0x24>)
 8002ec2:	f009 fcc1 	bl	800c848 <puts>
#endif

	GO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002ec6:	2001      	movs	r0, #1
 8002ec8:	f000 fe34 	bl	8003b34 <SM_GetEncoderValue>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 fcdc 	bl	800388c <GO_ModifyOutput>

	eNewEvent = evYellowBtn;
 8002ed4:	4b03      	ldr	r3, [pc, #12]	; (8002ee4 <_GainMenuInputHandler+0x28>)
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	701a      	strb	r2, [r3, #0]
	return Gain_Menu_State;
 8002eda:	2302      	movs	r3, #2
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	0800e9d8 	.word	0x0800e9d8
 8002ee4:	20001419 	.word	0x20001419

08002ee8 <_GainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _GainMenuExitHandler()
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitGainMenu Event captured\n");
 8002eec:	4806      	ldr	r0, [pc, #24]	; (8002f08 <_GainMenuExitHandler+0x20>)
 8002eee:	f009 fcab 	bl	800c848 <puts>
#endif


	// disable the menu
	DM_ShowGainSelectMenu(DISABLE_GAINMENU);
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f7fe fa3e 	bl	8001374 <DM_ShowGainSelectMenu>

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	_RefreshDisplay();
 8002ef8:	f000 f95c 	bl	80031b4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002efc:	4b03      	ldr	r3, [pc, #12]	; (8002f0c <_GainMenuExitHandler+0x24>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	0800e9f0 	.word	0x0800e9f0
 8002f0c:	20001419 	.word	0x20001419

08002f10 <_BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuEntryHandler()
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasMenu Event captured\n");
 8002f14:	480b      	ldr	r0, [pc, #44]	; (8002f44 <_BiasMenuEntryHandler+0x34>)
 8002f16:	f009 fc97 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 8002f1a:	f000 f94b 	bl	80031b4 <_RefreshDisplay>

	DM_ShowBiasSelectMenu(ENABLE_BIASMENU);
 8002f1e:	2001      	movs	r0, #1
 8002f20:	f7fe fa5c 	bl	80013dc <DM_ShowBiasSelectMenu>

	ENCODER_TIMER->ARR = BIAS_MAX;
 8002f24:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <_BiasMenuEntryHandler+0x38>)
 8002f26:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002f2a:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8002f2c:	f000 f95c 	bl	80031e8 <BO_GetDcBiasEncoderValue>
 8002f30:	4603      	mov	r3, r0
 8002f32:	461a      	mov	r2, r3
 8002f34:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <_BiasMenuEntryHandler+0x38>)
 8002f36:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8002f38:	4b04      	ldr	r3, [pc, #16]	; (8002f4c <_BiasMenuEntryHandler+0x3c>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8002f3e:	2307      	movs	r3, #7
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	0800ea0c 	.word	0x0800ea0c
 8002f48:	40012c00 	.word	0x40012c00
 8002f4c:	20001419 	.word	0x20001419

08002f50 <_BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuInputHandler()
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("BiasSet Event captured\n");
 8002f54:	4807      	ldr	r0, [pc, #28]	; (8002f74 <_BiasMenuInputHandler+0x24>)
 8002f56:	f009 fc77 	bl	800c848 <puts>
#endif

	BO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f000 fdea 	bl	8003b34 <SM_GetEncoderValue>
 8002f60:	4603      	mov	r3, r0
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 f94c 	bl	8003200 <BO_ModifyOutput>

	eNewEvent = evIdle;
 8002f68:	4b03      	ldr	r3, [pc, #12]	; (8002f78 <_BiasMenuInputHandler+0x28>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8002f6e:	2307      	movs	r3, #7
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	0800ea24 	.word	0x0800ea24
 8002f78:	20001419 	.word	0x20001419

08002f7c <_BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _BiasMenuExitHandler()
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("ExitBiasMenu Event captured\n");
 8002f80:	4806      	ldr	r0, [pc, #24]	; (8002f9c <_BiasMenuExitHandler+0x20>)
 8002f82:	f009 fc61 	bl	800c848 <puts>
#endif


	// disable the menu
	DM_ShowBiasSelectMenu(DISABLE_BIASMENU);
 8002f86:	2000      	movs	r0, #0
 8002f88:	f7fe fa28 	bl	80013dc <DM_ShowBiasSelectMenu>

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	_RefreshDisplay();
 8002f8c:	f000 f912 	bl	80031b4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002f90:	4b03      	ldr	r3, [pc, #12]	; (8002fa0 <_BiasMenuExitHandler+0x24>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	0800ea3c 	.word	0x0800ea3c
 8002fa0:	20001419 	.word	0x20001419

08002fa4 <_FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqMainMenuEntryHandler()
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqMenu Event captured\n");
 8002fa8:	4806      	ldr	r0, [pc, #24]	; (8002fc4 <_FreqMainMenuEntryHandler+0x20>)
 8002faa:	f009 fc4d 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 8002fae:	f000 f901 	bl	80031b4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_MAIN_MENU);
 8002fb2:	2001      	movs	r0, #1
 8002fb4:	f7fe fa02 	bl	80013bc <DM_ShowFreqMenu>
	// set the rotary encoder limits to 0-? for this menu
//	ENCODER_TIMER->CNT = 0;
//	ENCODER_TIMER->ARR = 56;

	// stay in this state
	eNewEvent = evIdle;
 8002fb8:	4b03      	ldr	r3, [pc, #12]	; (8002fc8 <_FreqMainMenuEntryHandler+0x24>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8002fbe:	2303      	movs	r3, #3
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	0800ea58 	.word	0x0800ea58
 8002fc8:	20001419 	.word	0x20001419

08002fcc <_FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqMainMenuExitHandler()
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Main Menu Event captured\n");
 8002fd0:	4808      	ldr	r0, [pc, #32]	; (8002ff4 <_FreqMainMenuExitHandler+0x28>)
 8002fd2:	f009 fc39 	bl	800c848 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	f7fe f9f0 	bl	80013bc <DM_ShowFreqMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8002fdc:	4b06      	ldr	r3, [pc, #24]	; (8002ff8 <_FreqMainMenuExitHandler+0x2c>)
 8002fde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fe2:	62da      	str	r2, [r3, #44]	; 0x2c

	_RefreshDisplay();
 8002fe4:	f000 f8e6 	bl	80031b4 <_RefreshDisplay>

	eNewEvent = evIdle;
 8002fe8:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <_FreqMainMenuExitHandler+0x30>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	0800ea88 	.word	0x0800ea88
 8002ff8:	40012c00 	.word	0x40012c00
 8002ffc:	20001419 	.word	0x20001419

08003000 <_FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuEntryHandler()
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Preset Menu Entry Event captured\n");
 8003006:	4810      	ldr	r0, [pc, #64]	; (8003048 <_FreqPresetMenuEntryHandler+0x48>)
 8003008:	f009 fc1e 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 800300c:	f000 f8d2 	bl	80031b4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_PRESET_MENU);
 8003010:	2002      	movs	r0, #2
 8003012:	f7fe f9d3 	bl	80013bc <DM_ShowFreqMenu>

	Freq_Preset_Encoder_Pos_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8003016:	f000 faeb 	bl	80035f0 <FreqO_GetFPresetObject>
 800301a:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <_FreqPresetMenuEntryHandler+0x36>
	{
		ENCODER_TIMER->CNT = pFreqPresetTmp->epos;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	791a      	ldrb	r2, [r3, #4]
 8003026:	4b09      	ldr	r3, [pc, #36]	; (800304c <_FreqPresetMenuEntryHandler+0x4c>)
 8003028:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = FreqO_GetFreqPresetEncoderRange();
 800302a:	f000 fb0f 	bl	800364c <FreqO_GetFreqPresetEncoderRange>
 800302e:	4603      	mov	r3, r0
 8003030:	461a      	mov	r2, r3
 8003032:	4b06      	ldr	r3, [pc, #24]	; (800304c <_FreqPresetMenuEntryHandler+0x4c>)
 8003034:	62da      	str	r2, [r3, #44]	; 0x2c
	}


	// stay in this state
	eNewEvent = evIdle;
 8003036:	4b06      	ldr	r3, [pc, #24]	; (8003050 <_FreqPresetMenuEntryHandler+0x50>)
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 800303c:	2304      	movs	r3, #4
}
 800303e:	4618      	mov	r0, r3
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	0800eaac 	.word	0x0800eaac
 800304c:	40012c00 	.word	0x40012c00
 8003050:	20001419 	.word	0x20001419

08003054 <_FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuInputHandler()
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 8003058:	4807      	ldr	r0, [pc, #28]	; (8003078 <_FreqPresetMenuInputHandler+0x24>)
 800305a:	f009 fbf5 	bl	800c848 <puts>
#endif

	FreqO_ModifyOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800305e:	2001      	movs	r0, #1
 8003060:	f000 fd68 	bl	8003b34 <SM_GetEncoderValue>
 8003064:	4603      	mov	r3, r0
 8003066:	4618      	mov	r0, r3
 8003068:	f000 f9d6 	bl	8003418 <FreqO_ModifyOutput>

	// stay in this state
	eNewEvent = evIdle;
 800306c:	4b03      	ldr	r3, [pc, #12]	; (800307c <_FreqPresetMenuInputHandler+0x28>)
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8003072:	2304      	movs	r3, #4
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	0800ea70 	.word	0x0800ea70
 800307c:	20001419 	.word	0x20001419

08003080 <_FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqPresetMenuExitHandler()
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Menu Event captured\n");
 8003084:	4805      	ldr	r0, [pc, #20]	; (800309c <_FreqPresetMenuExitHandler+0x1c>)
 8003086:	f009 fbdf 	bl	800c848 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 800308a:	2000      	movs	r0, #0
 800308c:	f7fe f996 	bl	80013bc <DM_ShowFreqMenu>
	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003090:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <_FreqPresetMenuExitHandler+0x20>)
 8003092:	2202      	movs	r2, #2
 8003094:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	bd80      	pop	{r7, pc}
 800309c:	0800ead4 	.word	0x0800ead4
 80030a0:	20001419 	.word	0x20001419

080030a4 <_FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuEntryHandler()
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Adjust Menu Event captured\n");
 80030a8:	480a      	ldr	r0, [pc, #40]	; (80030d4 <_FreqAdjustMenuEntryHandler+0x30>)
 80030aa:	f009 fbcd 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 80030ae:	f000 f881 	bl	80031b4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_ADJUST_MENU);
 80030b2:	2003      	movs	r0, #3
 80030b4:	f7fe f982 	bl	80013bc <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = TIM8->ARR;
 80030b8:	4b07      	ldr	r3, [pc, #28]	; (80030d8 <_FreqAdjustMenuEntryHandler+0x34>)
 80030ba:	4a08      	ldr	r2, [pc, #32]	; (80030dc <_FreqAdjustMenuEntryHandler+0x38>)
 80030bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030be:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80030c0:	4b06      	ldr	r3, [pc, #24]	; (80030dc <_FreqAdjustMenuEntryHandler+0x38>)
 80030c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <_FreqAdjustMenuEntryHandler+0x3c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80030ce:	2305      	movs	r3, #5
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	0800eaf4 	.word	0x0800eaf4
 80030d8:	40013400 	.word	0x40013400
 80030dc:	40012c00 	.word	0x40012c00
 80030e0:	20001419 	.word	0x20001419

080030e4 <_FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuInputHandler()
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("FreqSet Event captured\n");
 80030e8:	4805      	ldr	r0, [pc, #20]	; (8003100 <_FreqAdjustMenuInputHandler+0x1c>)
 80030ea:	f009 fbad 	bl	800c848 <puts>
#endif

	FreqO_AdjustFreq();
 80030ee:	f000 f985 	bl	80033fc <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 80030f2:	4b04      	ldr	r3, [pc, #16]	; (8003104 <_FreqAdjustMenuInputHandler+0x20>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80030f8:	2305      	movs	r3, #5
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	0800ea70 	.word	0x0800ea70
 8003104:	20001419 	.word	0x20001419

08003108 <_FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqAdjustMenuExitHandler()
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Adjust Menu Exit Event captured\n");
 800310c:	4805      	ldr	r0, [pc, #20]	; (8003124 <_FreqAdjustMenuExitHandler+0x1c>)
 800310e:	f009 fb9b 	bl	800c848 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 8003112:	2000      	movs	r0, #0
 8003114:	f7fe f952 	bl	80013bc <DM_ShowFreqMenu>
	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	// back to main freq menu
	eNewEvent = evGreenBtn;
 8003118:	4b03      	ldr	r3, [pc, #12]	; (8003128 <_FreqAdjustMenuExitHandler+0x20>)
 800311a:	2202      	movs	r2, #2
 800311c:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	bd80      	pop	{r7, pc}
 8003124:	0800eb14 	.word	0x0800eb14
 8003128:	20001419 	.word	0x20001419

0800312c <_FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqSweepMenuEntryHandler()
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Freq Sweep Menu Event captured\n");
 8003130:	4809      	ldr	r0, [pc, #36]	; (8003158 <_FreqSweepMenuEntryHandler+0x2c>)
 8003132:	f009 fb89 	bl	800c848 <puts>
#endif

	_RefreshDisplay();
 8003136:	f000 f83d 	bl	80031b4 <_RefreshDisplay>

	DM_ShowFreqMenu(ENABLE_FREQ_SWEEP_MENU);
 800313a:	2004      	movs	r0, #4
 800313c:	f7fe f93e 	bl	80013bc <DM_ShowFreqMenu>

	// set the rotary encoder limits to 0-? for this menu
	ENCODER_TIMER->CNT = 0;
 8003140:	4b06      	ldr	r3, [pc, #24]	; (800315c <_FreqSweepMenuEntryHandler+0x30>)
 8003142:	2200      	movs	r2, #0
 8003144:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 56;
 8003146:	4b05      	ldr	r3, [pc, #20]	; (800315c <_FreqSweepMenuEntryHandler+0x30>)
 8003148:	2238      	movs	r2, #56	; 0x38
 800314a:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 800314c:	4b04      	ldr	r3, [pc, #16]	; (8003160 <_FreqSweepMenuEntryHandler+0x34>)
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8003152:	2306      	movs	r3, #6
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	0800eb40 	.word	0x0800eb40
 800315c:	40012c00 	.word	0x40012c00
 8003160:	20001419 	.word	0x20001419

08003164 <_FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState _FreqSweepMenuExitHandler()
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
#ifdef EM_SWV_DEBUG
	printf("Exit Freq Sweep Menu Exit Event captured\n");
 8003168:	4807      	ldr	r0, [pc, #28]	; (8003188 <_FreqSweepMenuExitHandler+0x24>)
 800316a:	f009 fb6d 	bl	800c848 <puts>
#endif


	// disable the menu
	DM_ShowFreqMenu(DISABLE_FREQ_MENU);
 800316e:	2000      	movs	r0, #0
 8003170:	f7fe f924 	bl	80013bc <DM_ShowFreqMenu>

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8003174:	4b05      	ldr	r3, [pc, #20]	; (800318c <_FreqSweepMenuExitHandler+0x28>)
 8003176:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800317a:	62da      	str	r2, [r3, #44]	; 0x2c

	// back to main freq menu
	eNewEvent = evGreenBtn;
 800317c:	4b04      	ldr	r3, [pc, #16]	; (8003190 <_FreqSweepMenuExitHandler+0x2c>)
 800317e:	2202      	movs	r2, #2
 8003180:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	bd80      	pop	{r7, pc}
 8003188:	0800eb60 	.word	0x0800eb60
 800318c:	40012c00 	.word	0x40012c00
 8003190:	20001419 	.word	0x20001419

08003194 <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 800319e:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <EM_SetNewEvent+0x1c>)
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	7013      	strb	r3, [r2, #0]
}
 80031a4:	bf00      	nop
 80031a6:	370c      	adds	r7, #12
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	20001419 	.word	0x20001419

080031b4 <_RefreshDisplay>:
 *	@param None
 *	@retval None
 *
 */
void _RefreshDisplay()
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
	// don't let the DisplayManager interrupt the LCD refresh
	HAL_TIM_Base_Stop_IT(&htim15);
 80031b8:	4804      	ldr	r0, [pc, #16]	; (80031cc <_RefreshDisplay+0x18>)
 80031ba:	f006 fc19 	bl	80099f0 <HAL_TIM_Base_Stop_IT>
	{
		DM_RefreshBackgroundLayout();
 80031be:	f7fe f95b 	bl	8001478 <DM_RefreshBackgroundLayout>
	}
	HAL_TIM_Base_Start_IT(&htim15);
 80031c2:	4802      	ldr	r0, [pc, #8]	; (80031cc <_RefreshDisplay+0x18>)
 80031c4:	f006 fbde 	bl	8009984 <HAL_TIM_Base_Start_IT>
}
 80031c8:	bf00      	nop
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	200016b4 	.word	0x200016b4

080031d0 <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 80031d4:	4b03      	ldr	r3, [pc, #12]	; (80031e4 <BO_GetBiasPolarity+0x14>)
 80031d6:	781b      	ldrb	r3, [r3, #0]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	20000008 	.word	0x20000008

080031e8 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 80031ec:	4b03      	ldr	r3, [pc, #12]	; (80031fc <BO_GetDcBiasEncoderValue+0x14>)
 80031ee:	881b      	ldrh	r3, [r3, #0]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop
 80031fc:	2000000a 	.word	0x2000000a

08003200 <BO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_ModifyOutput(uint16_t pEncoderValue)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 800320a:	2000      	movs	r0, #0
 800320c:	f000 fc92 	bl	8003b34 <SM_GetEncoderValue>
 8003210:	4603      	mov	r3, r0
 8003212:	461a      	mov	r2, r3
 8003214:	4b1b      	ldr	r3, [pc, #108]	; (8003284 <BO_ModifyOutput+0x84>)
 8003216:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8003218:	88fb      	ldrh	r3, [r7, #6]
 800321a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800321e:	d214      	bcs.n	800324a <BO_ModifyOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8003220:	4b19      	ldr	r3, [pc, #100]	; (8003288 <BO_ModifyOutput+0x88>)
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8003226:	88fb      	ldrh	r3, [r7, #6]
 8003228:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003234:	2200      	movs	r2, #0
 8003236:	2110      	movs	r1, #16
 8003238:	4814      	ldr	r0, [pc, #80]	; (800328c <BO_ModifyOutput+0x8c>)
 800323a:	f004 f923 	bl	8007484 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 800323e:	2201      	movs	r2, #1
 8003240:	2108      	movs	r1, #8
 8003242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003246:	f004 fff3 	bl	8008230 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 800324a:	88fb      	ldrh	r3, [r7, #6]
 800324c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003250:	d314      	bcc.n	800327c <BO_ModifyOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8003252:	4b0d      	ldr	r3, [pc, #52]	; (8003288 <BO_ModifyOutput+0x88>)
 8003254:	2201      	movs	r2, #1
 8003256:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 8003258:	88fb      	ldrh	r3, [r7, #6]
 800325a:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 800325e:	4613      	mov	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8003266:	2200      	movs	r2, #0
 8003268:	2110      	movs	r1, #16
 800326a:	4808      	ldr	r0, [pc, #32]	; (800328c <BO_ModifyOutput+0x8c>)
 800326c:	f004 f90a 	bl	8007484 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8003270:	2200      	movs	r2, #0
 8003272:	2108      	movs	r1, #8
 8003274:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003278:	f004 ffda 	bl	8008230 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 800327c:	bf00      	nop
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	2000000a 	.word	0x2000000a
 8003288:	20000008 	.word	0x20000008
 800328c:	20001530 	.word	0x20001530

08003290 <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8003294:	2110      	movs	r1, #16
 8003296:	4803      	ldr	r0, [pc, #12]	; (80032a4 <BO_GetOutputBias+0x14>)
 8003298:	f004 f930 	bl	80074fc <HAL_DAC_GetValue>
 800329c:	4603      	mov	r3, r0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20001530 	.word	0x20001530

080032a8 <DT_InitRegister>:
 *	@param None
 *	@retval None
 *
 */
void DT_InitRegister()
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	e06b      	b.n	800338c <DT_InitRegister+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(DacTimerReg[i].psc == 0)
 80032b4:	493a      	ldr	r1, [pc, #232]	; (80033a0 <DT_InitRegister+0xf8>)
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	440b      	add	r3, r1
 80032c2:	3308      	adds	r3, #8
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d129      	bne.n	800331e <DT_InitRegister+0x76>
			DacTimerReg[i].arr = ((SM_MCLK / DacTimerReg[i].hertz) / SM_FSAMP) * DacTimerReg[i].error;
 80032ca:	4935      	ldr	r1, [pc, #212]	; (80033a0 <DT_InitRegister+0xf8>)
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	3304      	adds	r3, #4
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a31      	ldr	r2, [pc, #196]	; (80033a4 <DT_InitRegister+0xfc>)
 80032de:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e2:	ee07 3a90 	vmov	s15, r3
 80032e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80032ea:	492d      	ldr	r1, [pc, #180]	; (80033a0 <DT_InitRegister+0xf8>)
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	3310      	adds	r3, #16
 80032fa:	edd3 7a00 	vldr	s15, [r3]
 80032fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003306:	ee17 0a90 	vmov	r0, s15
 800330a:	4925      	ldr	r1, [pc, #148]	; (80033a0 <DT_InitRegister+0xf8>)
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	330c      	adds	r3, #12
 800331a:	6018      	str	r0, [r3, #0]
 800331c:	e033      	b.n	8003386 <DT_InitRegister+0xde>
		else
			DacTimerReg[i].arr = (((SM_MCLK / DacTimerReg[i].hertz) / DacTimerReg[i].psc) / SM_FSAMP) * DacTimerReg[i].error;
 800331e:	4920      	ldr	r1, [pc, #128]	; (80033a0 <DT_InitRegister+0xf8>)
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3304      	adds	r3, #4
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a1c      	ldr	r2, [pc, #112]	; (80033a4 <DT_InitRegister+0xfc>)
 8003332:	fbb2 f1f3 	udiv	r1, r2, r3
 8003336:	481a      	ldr	r0, [pc, #104]	; (80033a0 <DT_InitRegister+0xf8>)
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4403      	add	r3, r0
 8003344:	3308      	adds	r3, #8
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	fbb1 f3f3 	udiv	r3, r1, r3
 800334c:	ee07 3a90 	vmov	s15, r3
 8003350:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003354:	4912      	ldr	r1, [pc, #72]	; (80033a0 <DT_InitRegister+0xf8>)
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	4613      	mov	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	3310      	adds	r3, #16
 8003364:	edd3 7a00 	vldr	s15, [r3]
 8003368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800336c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003370:	ee17 0a90 	vmov	r0, s15
 8003374:	490a      	ldr	r1, [pc, #40]	; (80033a0 <DT_InitRegister+0xf8>)
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	330c      	adds	r3, #12
 8003384:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	3301      	adds	r3, #1
 800338a:	607b      	str	r3, [r7, #4]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b0d      	cmp	r3, #13
 8003390:	dd90      	ble.n	80032b4 <DT_InitRegister+0xc>
	}
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	2000000c 	.word	0x2000000c
 80033a4:	00155cc0 	.word	0x00155cc0

080033a8 <DT_GetRegisterByEnum>:
 *	@param pEnum Enummeration (eFreq_Preset) search criteria. Not an index
 *	@retval Pointer to the found DacTimeReg_t struct. Null if no result!
 *
 */
DacTimeReg_t* DT_GetRegisterByEnum(eFreq_Preset pEnum)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	e016      	b.n	80033e4 <DT_GetRegisterByEnum+0x3c>
		if(DacTimerReg[i].hertz == pEnum)
 80033b6:	4910      	ldr	r1, [pc, #64]	; (80033f8 <DT_GetRegisterByEnum+0x50>)
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	440b      	add	r3, r1
 80033c4:	3304      	adds	r3, #4
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d107      	bne.n	80033de <DT_GetRegisterByEnum+0x36>
			return &DacTimerReg[i];
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	4613      	mov	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4a07      	ldr	r2, [pc, #28]	; (80033f8 <DT_GetRegisterByEnum+0x50>)
 80033da:	4413      	add	r3, r2
 80033dc:	e006      	b.n	80033ec <DT_GetRegisterByEnum+0x44>
	for(int i = 0; i < MAX_DAC_TIMER_SETTINGS; i++)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	3301      	adds	r3, #1
 80033e2:	60fb      	str	r3, [r7, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b0d      	cmp	r3, #13
 80033e8:	dde5      	ble.n	80033b6 <DT_GetRegisterByEnum+0xe>

	return 0;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	2000000c 	.word	0x2000000c

080033fc <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_HIFREQ_MAG;
		TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8003400:	2000      	movs	r0, #0
 8003402:	f000 fb97 	bl	8003b34 <SM_GetEncoderValue>
 8003406:	4603      	mov	r3, r0
 8003408:	461a      	mov	r2, r3
 800340a:	4b02      	ldr	r3, [pc, #8]	; (8003414 <FreqO_AdjustFreq+0x18>)
 800340c:	62da      	str	r2, [r3, #44]	; 0x2c
		//TIM8->ARR = SM_GetEncoderValue(ENCODER_FORWARD) * FREQ_ENCODER_LOFREQ_MAG;
}
 800340e:	bf00      	nop
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	40013400 	.word	0x40013400

08003418 <FreqO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ModifyOutput(uint16_t pEncValue)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]

	switch(pEncValue)
 8003422:	88fb      	ldrh	r3, [r7, #6]
 8003424:	2b38      	cmp	r3, #56	; 0x38
 8003426:	f200 80b4 	bhi.w	8003592 <FreqO_ModifyOutput+0x17a>
 800342a:	a201      	add	r2, pc, #4	; (adr r2, 8003430 <FreqO_ModifyOutput+0x18>)
 800342c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003430:	08003515 	.word	0x08003515
 8003434:	08003515 	.word	0x08003515
 8003438:	08003515 	.word	0x08003515
 800343c:	08003515 	.word	0x08003515
 8003440:	0800351d 	.word	0x0800351d
 8003444:	0800351d 	.word	0x0800351d
 8003448:	0800351d 	.word	0x0800351d
 800344c:	0800351d 	.word	0x0800351d
 8003450:	08003525 	.word	0x08003525
 8003454:	08003525 	.word	0x08003525
 8003458:	08003525 	.word	0x08003525
 800345c:	08003525 	.word	0x08003525
 8003460:	0800352d 	.word	0x0800352d
 8003464:	0800352d 	.word	0x0800352d
 8003468:	0800352d 	.word	0x0800352d
 800346c:	0800352d 	.word	0x0800352d
 8003470:	08003535 	.word	0x08003535
 8003474:	08003535 	.word	0x08003535
 8003478:	08003535 	.word	0x08003535
 800347c:	08003535 	.word	0x08003535
 8003480:	0800353d 	.word	0x0800353d
 8003484:	0800353d 	.word	0x0800353d
 8003488:	0800353d 	.word	0x0800353d
 800348c:	0800353d 	.word	0x0800353d
 8003490:	08003547 	.word	0x08003547
 8003494:	08003547 	.word	0x08003547
 8003498:	08003547 	.word	0x08003547
 800349c:	08003547 	.word	0x08003547
 80034a0:	08003551 	.word	0x08003551
 80034a4:	08003551 	.word	0x08003551
 80034a8:	08003551 	.word	0x08003551
 80034ac:	08003593 	.word	0x08003593
 80034b0:	08003551 	.word	0x08003551
 80034b4:	0800355b 	.word	0x0800355b
 80034b8:	0800355b 	.word	0x0800355b
 80034bc:	0800355b 	.word	0x0800355b
 80034c0:	0800355b 	.word	0x0800355b
 80034c4:	08003565 	.word	0x08003565
 80034c8:	08003565 	.word	0x08003565
 80034cc:	08003565 	.word	0x08003565
 80034d0:	08003565 	.word	0x08003565
 80034d4:	0800356f 	.word	0x0800356f
 80034d8:	0800356f 	.word	0x0800356f
 80034dc:	0800356f 	.word	0x0800356f
 80034e0:	0800356f 	.word	0x0800356f
 80034e4:	08003579 	.word	0x08003579
 80034e8:	08003579 	.word	0x08003579
 80034ec:	08003579 	.word	0x08003579
 80034f0:	08003579 	.word	0x08003579
 80034f4:	08003583 	.word	0x08003583
 80034f8:	08003583 	.word	0x08003583
 80034fc:	08003583 	.word	0x08003583
 8003500:	08003583 	.word	0x08003583
 8003504:	0800358b 	.word	0x0800358b
 8003508:	0800358b 	.word	0x0800358b
 800350c:	0800358b 	.word	0x0800358b
 8003510:	0800358b 	.word	0x0800358b
	{
		case 0:
		case 1:
		case 2:
		case 3:
			FreqO_ApplyPreset(FPRESET_1HZ);
 8003514:	2001      	movs	r0, #1
 8003516:	f000 f845 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 800351a:	e03a      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 4:
		case 5:
		case 6:
		case 7:
			FreqO_ApplyPreset(FPRESET_10HZ);
 800351c:	200a      	movs	r0, #10
 800351e:	f000 f841 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003522:	e036      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 8:
		case 9:
		case 10:
		case 11:
			FreqO_ApplyPreset(FPRESET_50HZ);
 8003524:	2032      	movs	r0, #50	; 0x32
 8003526:	f000 f83d 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 800352a:	e032      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 12:
		case 13:
		case 14:
		case 15:
			FreqO_ApplyPreset(FPRESET_100HZ);
 800352c:	2064      	movs	r0, #100	; 0x64
 800352e:	f000 f839 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003532:	e02e      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 16:
		case 17:
		case 18:
		case 19:
			FreqO_ApplyPreset(FPRESET_250HZ);
 8003534:	20fa      	movs	r0, #250	; 0xfa
 8003536:	f000 f835 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 800353a:	e02a      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 20:
		case 21:
		case 22:
		case 23:
			FreqO_ApplyPreset(FPRESET_500HZ);
 800353c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003540:	f000 f830 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003544:	e025      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 24:
		case 25:
		case 26:
		case 27:
			FreqO_ApplyPreset(FPRESET_750HZ);
 8003546:	f240 20ee 	movw	r0, #750	; 0x2ee
 800354a:	f000 f82b 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 800354e:	e020      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 28:
		case 29:
		case 30:
		case 32:
			FreqO_ApplyPreset(FPRESET_1KHZ);
 8003550:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003554:	f000 f826 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003558:	e01b      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 33:
		case 34:
		case 35:
		case 36:
			FreqO_ApplyPreset(FPRESET_5KHZ);
 800355a:	f241 3088 	movw	r0, #5000	; 0x1388
 800355e:	f000 f821 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003562:	e016      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 37:
		case 38:
		case 39:
		case 40:
			FreqO_ApplyPreset(FPRESET_10KHZ);
 8003564:	f242 7010 	movw	r0, #10000	; 0x2710
 8003568:	f000 f81c 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 800356c:	e011      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 41:
		case 42:
		case 43:
		case 44:
			FreqO_ApplyPreset(FPRESET_25KHZ);
 800356e:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8003572:	f000 f817 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003576:	e00c      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 45:
		case 46:
		case 47:
		case 48:
			FreqO_ApplyPreset(FPRESET_50KHZ);
 8003578:	f24c 3050 	movw	r0, #50000	; 0xc350
 800357c:	f000 f812 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003580:	e007      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 49:
		case 50:
		case 51:
		case 52:
			FreqO_ApplyPreset(FPRESET_75KHZ);
 8003582:	4806      	ldr	r0, [pc, #24]	; (800359c <FreqO_ModifyOutput+0x184>)
 8003584:	f000 f80e 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003588:	e003      	b.n	8003592 <FreqO_ModifyOutput+0x17a>
		case 53:
		case 54:
		case 55:
		case 56:
			FreqO_ApplyPreset(FPRESET_100KHZ);
 800358a:	4805      	ldr	r0, [pc, #20]	; (80035a0 <FreqO_ModifyOutput+0x188>)
 800358c:	f000 f80a 	bl	80035a4 <FreqO_ApplyPreset>
			break;
 8003590:	bf00      	nop
	}

}
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	000124f8 	.word	0x000124f8
 80035a0:	000186a0 	.word	0x000186a0

080035a4 <FreqO_ApplyPreset>:

 *	@retval None
 *
 */
void FreqO_ApplyPreset(eFreq_Preset pPresetEnum)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
	DacTimeReg_t* tmp = DT_GetRegisterByEnum(pPresetEnum);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff fefb 	bl	80033a8 <DT_GetRegisterByEnum>
 80035b2:	60f8      	str	r0, [r7, #12]
	if(tmp)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d011      	beq.n	80035de <FreqO_ApplyPreset+0x3a>
	{
		TIM8->PSC = tmp->psc;
 80035ba:	4a0b      	ldr	r2, [pc, #44]	; (80035e8 <FreqO_ApplyPreset+0x44>)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	6293      	str	r3, [r2, #40]	; 0x28
		TIM8->ARR = tmp->arr;
 80035c2:	4a09      	ldr	r2, [pc, #36]	; (80035e8 <FreqO_ApplyPreset+0x44>)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	62d3      	str	r3, [r2, #44]	; 0x2c
		//eNewFreqPreset = pPresetEnum;
		Freq_Preset_Encoder_Pos_t * tmp = FreqO_FindFPresetObject(pPresetEnum);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f81c 	bl	8003608 <FreqO_FindFPresetObject>
 80035d0:	60b8      	str	r0, [r7, #8]
		if(tmp)
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d002      	beq.n	80035de <FreqO_ApplyPreset+0x3a>
		{
			pNewFreqPresetEncoderPos = tmp;
 80035d8:	4a04      	ldr	r2, [pc, #16]	; (80035ec <FreqO_ApplyPreset+0x48>)
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	6013      	str	r3, [r2, #0]
		}

	}
}
 80035de:	bf00      	nop
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	40013400 	.word	0x40013400
 80035ec:	20000198 	.word	0x20000198

080035f0 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_GetFPresetObject()
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
	return pNewFreqPresetEncoderPos;
 80035f4:	4b03      	ldr	r3, [pc, #12]	; (8003604 <FreqO_GetFPresetObject+0x14>)
 80035f6:	681b      	ldr	r3, [r3, #0]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20000198 	.word	0x20000198

08003608 <FreqO_FindFPresetObject>:

 *	@retval pointer to Freq_Preset_Encoder_Pos_t struct
 *
 */
Freq_Preset_Encoder_Pos_t * FreqO_FindFPresetObject(eFreq_Preset pEnum)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	e00e      	b.n	8003634 <FreqO_FindFPresetObject+0x2c>
	{
		if(aFreqPresetEncoderPos[i].hertz == pEnum)
 8003616:	4a0c      	ldr	r2, [pc, #48]	; (8003648 <FreqO_FindFPresetObject+0x40>)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	429a      	cmp	r2, r3
 8003622:	d104      	bne.n	800362e <FreqO_FindFPresetObject+0x26>
		{
			return &aFreqPresetEncoderPos[i];
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	4a07      	ldr	r2, [pc, #28]	; (8003648 <FreqO_FindFPresetObject+0x40>)
 800362a:	4413      	add	r3, r2
 800362c:	e006      	b.n	800363c <FreqO_FindFPresetObject+0x34>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	3301      	adds	r3, #1
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b0d      	cmp	r3, #13
 8003638:	dded      	ble.n	8003616 <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	return 0;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	20000128 	.word	0x20000128

0800364c <FreqO_GetFreqPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FreqO_GetFreqPresetEncoderRange()
{
 800364c:	b480      	push	{r7}
 800364e:	af00      	add	r7, sp, #0
	return FreqPresetEncoderRange;
 8003650:	4b03      	ldr	r3, [pc, #12]	; (8003660 <FreqO_GetFreqPresetEncoderRange+0x14>)
 8003652:	781b      	ldrb	r3, [r3, #0]
}
 8003654:	4618      	mov	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	20000124 	.word	0x20000124

08003664 <FreqO_GetOutputFreq>:
 *	@param None
 *	@retval uint32_t
 *
 */
uint32_t FreqO_GetOutputFreq()
{
 8003664:	b480      	push	{r7}
 8003666:	af00      	add	r7, sp, #0
	return TIM8->ARR;
 8003668:	4b03      	ldr	r3, [pc, #12]	; (8003678 <FreqO_GetOutputFreq+0x14>)
 800366a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800366c:	4618      	mov	r0, r3
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40013400 	.word	0x40013400

0800367c <FuncO_ModifyOutput>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ModifyOutput(uint16_t pEncoderValue)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	2b17      	cmp	r3, #23
 800368a:	d84b      	bhi.n	8003724 <FuncO_ModifyOutput+0xa8>
 800368c:	a201      	add	r2, pc, #4	; (adr r2, 8003694 <FuncO_ModifyOutput+0x18>)
 800368e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003692:	bf00      	nop
 8003694:	080036f5 	.word	0x080036f5
 8003698:	080036f5 	.word	0x080036f5
 800369c:	080036f5 	.word	0x080036f5
 80036a0:	080036fd 	.word	0x080036fd
 80036a4:	080036fd 	.word	0x080036fd
 80036a8:	080036fd 	.word	0x080036fd
 80036ac:	080036fd 	.word	0x080036fd
 80036b0:	08003705 	.word	0x08003705
 80036b4:	08003705 	.word	0x08003705
 80036b8:	08003705 	.word	0x08003705
 80036bc:	08003705 	.word	0x08003705
 80036c0:	0800370d 	.word	0x0800370d
 80036c4:	0800370d 	.word	0x0800370d
 80036c8:	0800370d 	.word	0x0800370d
 80036cc:	0800370d 	.word	0x0800370d
 80036d0:	08003715 	.word	0x08003715
 80036d4:	08003715 	.word	0x08003715
 80036d8:	08003715 	.word	0x08003715
 80036dc:	08003715 	.word	0x08003715
 80036e0:	0800371d 	.word	0x0800371d
 80036e4:	0800371d 	.word	0x0800371d
 80036e8:	0800371d 	.word	0x0800371d
 80036ec:	0800371d 	.word	0x0800371d
 80036f0:	0800371d 	.word	0x0800371d
	{
		case 0:
		case 1:
		case 2:

			FuncO_ApplyPreset_Fast(SINE_FUNC_MODE);
 80036f4:	2000      	movs	r0, #0
 80036f6:	f000 f819 	bl	800372c <FuncO_ApplyPreset_Fast>
			break;
 80036fa:	e013      	b.n	8003724 <FuncO_ModifyOutput+0xa8>
		case 3:
		case 4:
		case 5:
		case 6:

			FuncO_ApplyPreset_Fast(SQUARE_FUNC_MODE);
 80036fc:	2001      	movs	r0, #1
 80036fe:	f000 f815 	bl	800372c <FuncO_ApplyPreset_Fast>

			break;
 8003702:	e00f      	b.n	8003724 <FuncO_ModifyOutput+0xa8>
		case 7:
		case 8:
		case 9:
		case 10:

			FuncO_ApplyPreset_Fast(SAW_FUNC_MODE);
 8003704:	2002      	movs	r0, #2
 8003706:	f000 f811 	bl	800372c <FuncO_ApplyPreset_Fast>
			break;
 800370a:	e00b      	b.n	8003724 <FuncO_ModifyOutput+0xa8>
		case 11:
		case 12:
		case 13:
		case 14:

			FuncO_ApplyPreset_Fast(REV_SAW_FUNC_MODE);
 800370c:	2003      	movs	r0, #3
 800370e:	f000 f80d 	bl	800372c <FuncO_ApplyPreset_Fast>
			break;
 8003712:	e007      	b.n	8003724 <FuncO_ModifyOutput+0xa8>
		case 15:
		case 16:
		case 17:
		case 18:

			FuncO_ApplyPreset_Fast(TRIANGLE_FUNC_MODE);
 8003714:	2004      	movs	r0, #4
 8003716:	f000 f809 	bl	800372c <FuncO_ApplyPreset_Fast>
			break;
 800371a:	e003      	b.n	8003724 <FuncO_ModifyOutput+0xa8>
		case 20:
		case 21:
		case 22:
		case 23:

			FuncO_ApplyPreset_Fast(IMPULSE_FUNC_MODE);
 800371c:	2005      	movs	r0, #5
 800371e:	f000 f805 	bl	800372c <FuncO_ApplyPreset_Fast>
			break;
 8003722:	bf00      	nop
	}
}
 8003724:	bf00      	nop
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <FuncO_ApplyPreset_Fast>:

 *	@retval None
 *
 */
void FuncO_ApplyPreset_Fast(eOutput_mode pPresetEnum)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af02      	add	r7, sp, #8
 8003732:	4603      	mov	r3, r0
 8003734:	71fb      	strb	r3, [r7, #7]

	switch(pPresetEnum)
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	2b05      	cmp	r3, #5
 800373a:	d86f      	bhi.n	800381c <FuncO_ApplyPreset_Fast+0xf0>
 800373c:	a201      	add	r2, pc, #4	; (adr r2, 8003744 <FuncO_ApplyPreset_Fast+0x18>)
 800373e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003742:	bf00      	nop
 8003744:	0800375d 	.word	0x0800375d
 8003748:	0800377d 	.word	0x0800377d
 800374c:	0800379d 	.word	0x0800379d
 8003750:	080037bd 	.word	0x080037bd
 8003754:	080037dd 	.word	0x080037dd
 8003758:	080037fd 	.word	0x080037fd
	{
		case SINE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[0];
 800375c:	4b31      	ldr	r3, [pc, #196]	; (8003824 <FuncO_ApplyPreset_Fast+0xf8>)
 800375e:	4a32      	ldr	r2, [pc, #200]	; (8003828 <FuncO_ApplyPreset_Fast+0xfc>)
 8003760:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003762:	2100      	movs	r1, #0
 8003764:	4831      	ldr	r0, [pc, #196]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 8003766:	f003 fe37 	bl	80073d8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800376a:	2300      	movs	r3, #0
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	2378      	movs	r3, #120	; 0x78
 8003770:	4a2f      	ldr	r2, [pc, #188]	; (8003830 <FuncO_ApplyPreset_Fast+0x104>)
 8003772:	2100      	movs	r1, #0
 8003774:	482d      	ldr	r0, [pc, #180]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 8003776:	f003 fd6d 	bl	8007254 <HAL_DAC_Start_DMA>
			break;
 800377a:	e04f      	b.n	800381c <FuncO_ApplyPreset_Fast+0xf0>

		case SQUARE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[1];
 800377c:	4b29      	ldr	r3, [pc, #164]	; (8003824 <FuncO_ApplyPreset_Fast+0xf8>)
 800377e:	4a2d      	ldr	r2, [pc, #180]	; (8003834 <FuncO_ApplyPreset_Fast+0x108>)
 8003780:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003782:	2100      	movs	r1, #0
 8003784:	4829      	ldr	r0, [pc, #164]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 8003786:	f003 fe27 	bl	80073d8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
 800378a:	2300      	movs	r3, #0
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	2378      	movs	r3, #120	; 0x78
 8003790:	4a29      	ldr	r2, [pc, #164]	; (8003838 <FuncO_ApplyPreset_Fast+0x10c>)
 8003792:	2100      	movs	r1, #0
 8003794:	4825      	ldr	r0, [pc, #148]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 8003796:	f003 fd5d 	bl	8007254 <HAL_DAC_Start_DMA>
			break;
 800379a:	e03f      	b.n	800381c <FuncO_ApplyPreset_Fast+0xf0>

		case SAW_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[2];
 800379c:	4b21      	ldr	r3, [pc, #132]	; (8003824 <FuncO_ApplyPreset_Fast+0xf8>)
 800379e:	4a27      	ldr	r2, [pc, #156]	; (800383c <FuncO_ApplyPreset_Fast+0x110>)
 80037a0:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80037a2:	2100      	movs	r1, #0
 80037a4:	4821      	ldr	r0, [pc, #132]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 80037a6:	f003 fe17 	bl	80073d8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
 80037aa:	2300      	movs	r3, #0
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	2378      	movs	r3, #120	; 0x78
 80037b0:	4a23      	ldr	r2, [pc, #140]	; (8003840 <FuncO_ApplyPreset_Fast+0x114>)
 80037b2:	2100      	movs	r1, #0
 80037b4:	481d      	ldr	r0, [pc, #116]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 80037b6:	f003 fd4d 	bl	8007254 <HAL_DAC_Start_DMA>
			break;
 80037ba:	e02f      	b.n	800381c <FuncO_ApplyPreset_Fast+0xf0>

		case REV_SAW_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[3];
 80037bc:	4b19      	ldr	r3, [pc, #100]	; (8003824 <FuncO_ApplyPreset_Fast+0xf8>)
 80037be:	4a21      	ldr	r2, [pc, #132]	; (8003844 <FuncO_ApplyPreset_Fast+0x118>)
 80037c0:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80037c2:	2100      	movs	r1, #0
 80037c4:	4819      	ldr	r0, [pc, #100]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 80037c6:	f003 fe07 	bl	80073d8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
 80037ca:	2300      	movs	r3, #0
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	2378      	movs	r3, #120	; 0x78
 80037d0:	4a1d      	ldr	r2, [pc, #116]	; (8003848 <FuncO_ApplyPreset_Fast+0x11c>)
 80037d2:	2100      	movs	r1, #0
 80037d4:	4815      	ldr	r0, [pc, #84]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 80037d6:	f003 fd3d 	bl	8007254 <HAL_DAC_Start_DMA>
			break;
 80037da:	e01f      	b.n	800381c <FuncO_ApplyPreset_Fast+0xf0>

		case TRIANGLE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[4];
 80037dc:	4b11      	ldr	r3, [pc, #68]	; (8003824 <FuncO_ApplyPreset_Fast+0xf8>)
 80037de:	4a1b      	ldr	r2, [pc, #108]	; (800384c <FuncO_ApplyPreset_Fast+0x120>)
 80037e0:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80037e2:	2100      	movs	r1, #0
 80037e4:	4811      	ldr	r0, [pc, #68]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 80037e6:	f003 fdf7 	bl	80073d8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 80037ea:	2300      	movs	r3, #0
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	2378      	movs	r3, #120	; 0x78
 80037f0:	4a17      	ldr	r2, [pc, #92]	; (8003850 <FuncO_ApplyPreset_Fast+0x124>)
 80037f2:	2100      	movs	r1, #0
 80037f4:	480d      	ldr	r0, [pc, #52]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 80037f6:	f003 fd2d 	bl	8007254 <HAL_DAC_Start_DMA>
			break;
 80037fa:	e00f      	b.n	800381c <FuncO_ApplyPreset_Fast+0xf0>

		case IMPULSE_FUNC_MODE:
			pNewFuncPresetEncoderPos = &aFuncPresetEncoderPos[5];
 80037fc:	4b09      	ldr	r3, [pc, #36]	; (8003824 <FuncO_ApplyPreset_Fast+0xf8>)
 80037fe:	4a15      	ldr	r2, [pc, #84]	; (8003854 <FuncO_ApplyPreset_Fast+0x128>)
 8003800:	601a      	str	r2, [r3, #0]
			HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8003802:	2100      	movs	r1, #0
 8003804:	4809      	ldr	r0, [pc, #36]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 8003806:	f003 fde7 	bl	80073d8 <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE,  DAC_ALIGN_12B_R);
 800380a:	2300      	movs	r3, #0
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	2378      	movs	r3, #120	; 0x78
 8003810:	4a11      	ldr	r2, [pc, #68]	; (8003858 <FuncO_ApplyPreset_Fast+0x12c>)
 8003812:	2100      	movs	r1, #0
 8003814:	4805      	ldr	r0, [pc, #20]	; (800382c <FuncO_ApplyPreset_Fast+0x100>)
 8003816:	f003 fd1d 	bl	8007254 <HAL_DAC_Start_DMA>
			break;
 800381a:	bf00      	nop

	//
	}

}
 800381c:	bf00      	nop
 800381e:	3708      	adds	r7, #8
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	200001ac 	.word	0x200001ac
 8003828:	200001a0 	.word	0x200001a0
 800382c:	20001530 	.word	0x20001530
 8003830:	20000aa8 	.word	0x20000aa8
 8003834:	200001a2 	.word	0x200001a2
 8003838:	20000c88 	.word	0x20000c88
 800383c:	200001a4 	.word	0x200001a4
 8003840:	200006e8 	.word	0x200006e8
 8003844:	200001a6 	.word	0x200001a6
 8003848:	200008c8 	.word	0x200008c8
 800384c:	200001a8 	.word	0x200001a8
 8003850:	20000e68 	.word	0x20000e68
 8003854:	200001aa 	.word	0x200001aa
 8003858:	20001048 	.word	0x20001048

0800385c <FuncO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to Func_Preset_Encoder_Pos_t struct
 *
 */
Func_Preset_Encoder_Pos_t * FuncO_GetFPresetObject()
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
	return pNewFuncPresetEncoderPos;
 8003860:	4b03      	ldr	r3, [pc, #12]	; (8003870 <FuncO_GetFPresetObject+0x14>)
 8003862:	681b      	ldr	r3, [r3, #0]
}
 8003864:	4618      	mov	r0, r3
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	200001ac 	.word	0x200001ac

08003874 <FuncO_GetFuncPresetEncoderRange>:
 *	@param None
 *	@retval uint8_t
 *
 */
uint8_t FuncO_GetFuncPresetEncoderRange()
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
	return FuncPresetEncoderRange;
 8003878:	4b03      	ldr	r3, [pc, #12]	; (8003888 <FuncO_GetFuncPresetEncoderRange+0x14>)
 800387a:	781b      	ldrb	r3, [r3, #0]
}
 800387c:	4618      	mov	r0, r3
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	2000019c 	.word	0x2000019c

0800388c <GO_ModifyOutput>:
// signal output gain
eOutput_gain eNewOutGain = ONE_GAIN;


void GO_ModifyOutput(uint16_t pEncoderValue)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	4603      	mov	r3, r0
 8003894:	80fb      	strh	r3, [r7, #6]


	switch(pEncoderValue)
 8003896:	88fb      	ldrh	r3, [r7, #6]
 8003898:	2b1e      	cmp	r3, #30
 800389a:	d861      	bhi.n	8003960 <GO_ModifyOutput+0xd4>
 800389c:	a201      	add	r2, pc, #4	; (adr r2, 80038a4 <GO_ModifyOutput+0x18>)
 800389e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a2:	bf00      	nop
 80038a4:	08003921 	.word	0x08003921
 80038a8:	08003921 	.word	0x08003921
 80038ac:	08003921 	.word	0x08003921
 80038b0:	08003929 	.word	0x08003929
 80038b4:	08003929 	.word	0x08003929
 80038b8:	08003929 	.word	0x08003929
 80038bc:	08003929 	.word	0x08003929
 80038c0:	08003931 	.word	0x08003931
 80038c4:	08003931 	.word	0x08003931
 80038c8:	08003931 	.word	0x08003931
 80038cc:	08003931 	.word	0x08003931
 80038d0:	08003939 	.word	0x08003939
 80038d4:	08003939 	.word	0x08003939
 80038d8:	08003939 	.word	0x08003939
 80038dc:	08003939 	.word	0x08003939
 80038e0:	08003941 	.word	0x08003941
 80038e4:	08003941 	.word	0x08003941
 80038e8:	08003941 	.word	0x08003941
 80038ec:	08003941 	.word	0x08003941
 80038f0:	08003949 	.word	0x08003949
 80038f4:	08003949 	.word	0x08003949
 80038f8:	08003949 	.word	0x08003949
 80038fc:	08003949 	.word	0x08003949
 8003900:	08003951 	.word	0x08003951
 8003904:	08003951 	.word	0x08003951
 8003908:	08003951 	.word	0x08003951
 800390c:	08003951 	.word	0x08003951
 8003910:	08003959 	.word	0x08003959
 8003914:	08003959 	.word	0x08003959
 8003918:	08003959 	.word	0x08003959
 800391c:	08003959 	.word	0x08003959
	{
		case 0:
		case 1:
		case 2:
			GO_ApplyPreset_Fast(ZERO_GAIN);
 8003920:	2000      	movs	r0, #0
 8003922:	f000 f821 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 8003926:	e01b      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 3:
		case 4:
		case 5:
		case 6:
			GO_ApplyPreset_Fast(ONE_GAIN);
 8003928:	2001      	movs	r0, #1
 800392a:	f000 f81d 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 800392e:	e017      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 7:
		case 8:
		case 9:
		case 10:
			GO_ApplyPreset_Fast(TWO_GAIN);
 8003930:	2002      	movs	r0, #2
 8003932:	f000 f819 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 8003936:	e013      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 11:
		case 12:
		case 13:
		case 14:
			GO_ApplyPreset_Fast(THREE_GAIN);
 8003938:	2003      	movs	r0, #3
 800393a:	f000 f815 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 800393e:	e00f      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 15:
		case 16:
		case 17:
		case 18:
			GO_ApplyPreset_Fast(FOUR_GAIN);
 8003940:	2004      	movs	r0, #4
 8003942:	f000 f811 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 8003946:	e00b      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 19:
		case 20:
		case 21:
		case 22:
			GO_ApplyPreset_Fast(FIVE_GAIN);
 8003948:	2005      	movs	r0, #5
 800394a:	f000 f80d 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 800394e:	e007      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 23:
		case 24:
		case 25:
		case 26:
			GO_ApplyPreset_Fast(SIX_GAIN);
 8003950:	2006      	movs	r0, #6
 8003952:	f000 f809 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 8003956:	e003      	b.n	8003960 <GO_ModifyOutput+0xd4>
		case 27:
		case 28:
		case 29:
		case 30:
			GO_ApplyPreset_Fast(SEVEN_GAIN);
 8003958:	2007      	movs	r0, #7
 800395a:	f000 f805 	bl	8003968 <GO_ApplyPreset_Fast>
			break;
 800395e:	bf00      	nop


	}
}
 8003960:	bf00      	nop
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <GO_ApplyPreset_Fast>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPreset_Fast(eOutput_gain pPresetEnum)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	71fb      	strb	r3, [r7, #7]
	switch(pPresetEnum)
 8003972:	79fb      	ldrb	r3, [r7, #7]
 8003974:	2b07      	cmp	r3, #7
 8003976:	f200 80ab 	bhi.w	8003ad0 <GO_ApplyPreset_Fast+0x168>
 800397a:	a201      	add	r2, pc, #4	; (adr r2, 8003980 <GO_ApplyPreset_Fast+0x18>)
 800397c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003980:	080039a1 	.word	0x080039a1
 8003984:	080039c7 	.word	0x080039c7
 8003988:	080039ed 	.word	0x080039ed
 800398c:	08003a13 	.word	0x08003a13
 8003990:	08003a39 	.word	0x08003a39
 8003994:	08003a5f 	.word	0x08003a5f
 8003998:	08003a85 	.word	0x08003a85
 800399c:	08003aab 	.word	0x08003aab
	{
		case ZERO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[0];
 80039a0:	4b4d      	ldr	r3, [pc, #308]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 80039a2:	4a4e      	ldr	r2, [pc, #312]	; (8003adc <GO_ApplyPreset_Fast+0x174>)
 80039a4:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80039a6:	2200      	movs	r2, #0
 80039a8:	2101      	movs	r1, #1
 80039aa:	484d      	ldr	r0, [pc, #308]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 80039ac:	f004 fc40 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80039b0:	2200      	movs	r2, #0
 80039b2:	2120      	movs	r1, #32
 80039b4:	484b      	ldr	r0, [pc, #300]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 80039b6:	f004 fc3b 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80039ba:	2200      	movs	r2, #0
 80039bc:	2110      	movs	r1, #16
 80039be:	4849      	ldr	r0, [pc, #292]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 80039c0:	f004 fc36 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 80039c4:	e084      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case ONE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[1];
 80039c6:	4b44      	ldr	r3, [pc, #272]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 80039c8:	4a47      	ldr	r2, [pc, #284]	; (8003ae8 <GO_ApplyPreset_Fast+0x180>)
 80039ca:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80039cc:	2201      	movs	r2, #1
 80039ce:	2101      	movs	r1, #1
 80039d0:	4843      	ldr	r0, [pc, #268]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 80039d2:	f004 fc2d 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2120      	movs	r1, #32
 80039da:	4842      	ldr	r0, [pc, #264]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 80039dc:	f004 fc28 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80039e0:	2200      	movs	r2, #0
 80039e2:	2110      	movs	r1, #16
 80039e4:	483f      	ldr	r0, [pc, #252]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 80039e6:	f004 fc23 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 80039ea:	e071      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case TWO_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[2];
 80039ec:	4b3a      	ldr	r3, [pc, #232]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 80039ee:	4a3f      	ldr	r2, [pc, #252]	; (8003aec <GO_ApplyPreset_Fast+0x184>)
 80039f0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80039f2:	2200      	movs	r2, #0
 80039f4:	2101      	movs	r1, #1
 80039f6:	483a      	ldr	r0, [pc, #232]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 80039f8:	f004 fc1a 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80039fc:	2201      	movs	r2, #1
 80039fe:	2120      	movs	r1, #32
 8003a00:	4838      	ldr	r0, [pc, #224]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a02:	f004 fc15 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003a06:	2200      	movs	r2, #0
 8003a08:	2110      	movs	r1, #16
 8003a0a:	4836      	ldr	r0, [pc, #216]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a0c:	f004 fc10 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 8003a10:	e05e      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case THREE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[3];
 8003a12:	4b31      	ldr	r3, [pc, #196]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 8003a14:	4a36      	ldr	r2, [pc, #216]	; (8003af0 <GO_ApplyPreset_Fast+0x188>)
 8003a16:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003a18:	2201      	movs	r2, #1
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	4830      	ldr	r0, [pc, #192]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 8003a1e:	f004 fc07 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003a22:	2201      	movs	r2, #1
 8003a24:	2120      	movs	r1, #32
 8003a26:	482f      	ldr	r0, [pc, #188]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a28:	f004 fc02 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	2110      	movs	r1, #16
 8003a30:	482c      	ldr	r0, [pc, #176]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a32:	f004 fbfd 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 8003a36:	e04b      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case FOUR_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[4];
 8003a38:	4b27      	ldr	r3, [pc, #156]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 8003a3a:	4a2e      	ldr	r2, [pc, #184]	; (8003af4 <GO_ApplyPreset_Fast+0x18c>)
 8003a3c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2101      	movs	r1, #1
 8003a42:	4827      	ldr	r0, [pc, #156]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 8003a44:	f004 fbf4 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003a48:	2200      	movs	r2, #0
 8003a4a:	2120      	movs	r1, #32
 8003a4c:	4825      	ldr	r0, [pc, #148]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a4e:	f004 fbef 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003a52:	2201      	movs	r2, #1
 8003a54:	2110      	movs	r1, #16
 8003a56:	4823      	ldr	r0, [pc, #140]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a58:	f004 fbea 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 8003a5c:	e038      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case FIVE_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[5];
 8003a5e:	4b1e      	ldr	r3, [pc, #120]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 8003a60:	4a25      	ldr	r2, [pc, #148]	; (8003af8 <GO_ApplyPreset_Fast+0x190>)
 8003a62:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003a64:	2201      	movs	r2, #1
 8003a66:	2101      	movs	r1, #1
 8003a68:	481d      	ldr	r0, [pc, #116]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 8003a6a:	f004 fbe1 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2120      	movs	r1, #32
 8003a72:	481c      	ldr	r0, [pc, #112]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a74:	f004 fbdc 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003a78:	2201      	movs	r2, #1
 8003a7a:	2110      	movs	r1, #16
 8003a7c:	4819      	ldr	r0, [pc, #100]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a7e:	f004 fbd7 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 8003a82:	e025      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case SIX_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[6];
 8003a84:	4b14      	ldr	r3, [pc, #80]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 8003a86:	4a1d      	ldr	r2, [pc, #116]	; (8003afc <GO_ApplyPreset_Fast+0x194>)
 8003a88:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	4814      	ldr	r0, [pc, #80]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 8003a90:	f004 fbce 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003a94:	2201      	movs	r2, #1
 8003a96:	2120      	movs	r1, #32
 8003a98:	4812      	ldr	r0, [pc, #72]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003a9a:	f004 fbc9 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	2110      	movs	r1, #16
 8003aa2:	4810      	ldr	r0, [pc, #64]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003aa4:	f004 fbc4 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 8003aa8:	e012      	b.n	8003ad0 <GO_ApplyPreset_Fast+0x168>

		case SEVEN_GAIN:
			pNewGainPresetEncoderPos = &aGainPresetEncoderPos[7];
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <GO_ApplyPreset_Fast+0x170>)
 8003aac:	4a14      	ldr	r2, [pc, #80]	; (8003b00 <GO_ApplyPreset_Fast+0x198>)
 8003aae:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	480a      	ldr	r0, [pc, #40]	; (8003ae0 <GO_ApplyPreset_Fast+0x178>)
 8003ab6:	f004 fbbb 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 8003aba:	2201      	movs	r2, #1
 8003abc:	2120      	movs	r1, #32
 8003abe:	4809      	ldr	r0, [pc, #36]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003ac0:	f004 fbb6 	bl	8008230 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	2110      	movs	r1, #16
 8003ac8:	4806      	ldr	r0, [pc, #24]	; (8003ae4 <GO_ApplyPreset_Fast+0x17c>)
 8003aca:	f004 fbb1 	bl	8008230 <HAL_GPIO_WritePin>
			break;
 8003ace:	bf00      	nop
	}
}
 8003ad0:	bf00      	nop
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	200001c8 	.word	0x200001c8
 8003adc:	200001b0 	.word	0x200001b0
 8003ae0:	48000400 	.word	0x48000400
 8003ae4:	48000800 	.word	0x48000800
 8003ae8:	200001b3 	.word	0x200001b3
 8003aec:	200001b6 	.word	0x200001b6
 8003af0:	200001b9 	.word	0x200001b9
 8003af4:	200001bc 	.word	0x200001bc
 8003af8:	200001bf 	.word	0x200001bf
 8003afc:	200001c2 	.word	0x200001c2
 8003b00:	200001c5 	.word	0x200001c5

08003b04 <GO_GetGPresetObject>:
 *	@param None
 *	@retval None
 *
 */
Gain_Preset_Encoder_Pos_t * GO_GetGPresetObject()
{
 8003b04:	b480      	push	{r7}
 8003b06:	af00      	add	r7, sp, #0
	return pNewGainPresetEncoderPos;
 8003b08:	4b03      	ldr	r3, [pc, #12]	; (8003b18 <GO_GetGPresetObject+0x14>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	200001c8 	.word	0x200001c8

08003b1c <GO_GetGainPresetEncoderRange>:
 *	@param None
 *	@retval None
 *
 */
uint8_t GO_GetGainPresetEncoderRange()
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
	return GainPresetEncoderRange;
 8003b20:	4b03      	ldr	r3, [pc, #12]	; (8003b30 <GO_GetGainPresetEncoderRange+0x14>)
 8003b22:	781b      	ldrb	r3, [r3, #0]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	200001cc 	.word	0x200001cc

08003b34 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d008      	beq.n	8003b56 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <SM_GetEncoderValue+0x34>)
 8003b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	4b07      	ldr	r3, [pc, #28]	; (8003b68 <SM_GetEncoderValue+0x34>)
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	e002      	b.n	8003b5c <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 8003b56:	4b04      	ldr	r3, [pc, #16]	; (8003b68 <SM_GetEncoderValue+0x34>)
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	b29b      	uxth	r3, r3
	}
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	40012c00 	.word	0x40012c00

08003b6c <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
	volatile float tim8_psc;
	volatile float tim8_arr;

	// safe-guard against divide by zero
	(TIM8->PSC == 0) ? (tim8_psc = 1) : (tim8_psc = TIM8->PSC);
 8003b72:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <SM_GetOutputInHertz+0x7c>)
 8003b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d103      	bne.n	8003b82 <SM_GetOutputInHertz+0x16>
 8003b7a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003b7e:	60bb      	str	r3, [r7, #8]
 8003b80:	e007      	b.n	8003b92 <SM_GetOutputInHertz+0x26>
 8003b82:	4b19      	ldr	r3, [pc, #100]	; (8003be8 <SM_GetOutputInHertz+0x7c>)
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	ee07 3a90 	vmov	s15, r3
 8003b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b8e:	edc7 7a02 	vstr	s15, [r7, #8]
	(TIM8->ARR == 0) ? (tim8_arr = 1) : (tim8_arr = TIM8->ARR);
 8003b92:	4b15      	ldr	r3, [pc, #84]	; (8003be8 <SM_GetOutputInHertz+0x7c>)
 8003b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d103      	bne.n	8003ba2 <SM_GetOutputInHertz+0x36>
 8003b9a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003b9e:	607b      	str	r3, [r7, #4]
 8003ba0:	e007      	b.n	8003bb2 <SM_GetOutputInHertz+0x46>
 8003ba2:	4b11      	ldr	r3, [pc, #68]	; (8003be8 <SM_GetOutputInHertz+0x7c>)
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	ee07 3a90 	vmov	s15, r3
 8003baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bae:	edc7 7a01 	vstr	s15, [r7, #4]

	float tim8_freq = SM_MCLK / (tim8_psc * tim8_arr);
 8003bb2:	ed97 7a02 	vldr	s14, [r7, #8]
 8003bb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bbe:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8003bec <SM_GetOutputInHertz+0x80>
 8003bc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bc6:	edc7 7a03 	vstr	s15, [r7, #12]


	return tim8_freq / SM_FSAMP;
 8003bca:	edd7 7a03 	vldr	s15, [r7, #12]
 8003bce:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003bf0 <SM_GetOutputInHertz+0x84>
 8003bd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003bd6:	eef0 7a66 	vmov.f32	s15, s13
}
 8003bda:	eeb0 0a67 	vmov.f32	s0, s15
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	40013400 	.word	0x40013400
 8003bec:	4d2037a0 	.word	0x4d2037a0
 8003bf0:	42f00000 	.word	0x42f00000

08003bf4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b08c      	sub	sp, #48	; 0x30
 8003bf8:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8003bfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bfe:	2200      	movs	r2, #0
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	605a      	str	r2, [r3, #4]
 8003c04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003c06:	1d3b      	adds	r3, r7, #4
 8003c08:	2220      	movs	r2, #32
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f008 f95b 	bl	800bec8 <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8003c12:	4b32      	ldr	r3, [pc, #200]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003c18:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003c1a:	4b30      	ldr	r3, [pc, #192]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003c20:	4b2e      	ldr	r3, [pc, #184]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c26:	4b2d      	ldr	r3, [pc, #180]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003c2c:	4b2b      	ldr	r3, [pc, #172]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003c32:	4b2a      	ldr	r3, [pc, #168]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c38:	4b28      	ldr	r3, [pc, #160]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c3a:	2204      	movs	r2, #4
 8003c3c:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003c3e:	4b27      	ldr	r3, [pc, #156]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003c44:	4b25      	ldr	r3, [pc, #148]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c46:	2201      	movs	r2, #1
 8003c48:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003c4a:	4b24      	ldr	r3, [pc, #144]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c50:	4b22      	ldr	r3, [pc, #136]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c58:	4b20      	ldr	r3, [pc, #128]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c5e:	4b1f      	ldr	r3, [pc, #124]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003c64:	4b1d      	ldr	r3, [pc, #116]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003c6c:	4b1b      	ldr	r3, [pc, #108]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c72:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003c74:	4b19      	ldr	r3, [pc, #100]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c7c:	4817      	ldr	r0, [pc, #92]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c7e:	f001 ffe7 	bl	8005c50 <HAL_ADC_Init>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003c88:	f000 ff2a 	bl	8004ae0 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003c90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c94:	4619      	mov	r1, r3
 8003c96:	4811      	ldr	r0, [pc, #68]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003c98:	f002 fd70 	bl	800677c <HAL_ADCEx_MultiModeConfigChannel>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003ca2:	f000 ff1d 	bl	8004ae0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003ca6:	4b0e      	ldr	r3, [pc, #56]	; (8003ce0 <MX_ADC1_Init+0xec>)
 8003ca8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003caa:	2306      	movs	r3, #6
 8003cac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003cb2:	237f      	movs	r3, #127	; 0x7f
 8003cb4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003cb6:	2304      	movs	r3, #4
 8003cb8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cbe:	1d3b      	adds	r3, r7, #4
 8003cc0:	4619      	mov	r1, r3
 8003cc2:	4806      	ldr	r0, [pc, #24]	; (8003cdc <MX_ADC1_Init+0xe8>)
 8003cc4:	f002 f984 	bl	8005fd0 <HAL_ADC_ConfigChannel>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003cce:	f000 ff07 	bl	8004ae0 <Error_Handler>
  }

}
 8003cd2:	bf00      	nop
 8003cd4:	3730      	adds	r7, #48	; 0x30
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	2000142c 	.word	0x2000142c
 8003ce0:	0c900008 	.word	0x0c900008

08003ce4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08a      	sub	sp, #40	; 0x28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cec:	f107 0314 	add.w	r3, r7, #20
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	609a      	str	r2, [r3, #8]
 8003cf8:	60da      	str	r2, [r3, #12]
 8003cfa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d04:	d14f      	bne.n	8003da6 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003d06:	4b2a      	ldr	r3, [pc, #168]	; (8003db0 <HAL_ADC_MspInit+0xcc>)
 8003d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d0a:	4a29      	ldr	r2, [pc, #164]	; (8003db0 <HAL_ADC_MspInit+0xcc>)
 8003d0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d12:	4b27      	ldr	r3, [pc, #156]	; (8003db0 <HAL_ADC_MspInit+0xcc>)
 8003d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d1a:	613b      	str	r3, [r7, #16]
 8003d1c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d1e:	4b24      	ldr	r3, [pc, #144]	; (8003db0 <HAL_ADC_MspInit+0xcc>)
 8003d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d22:	4a23      	ldr	r2, [pc, #140]	; (8003db0 <HAL_ADC_MspInit+0xcc>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003d2a:	4b21      	ldr	r3, [pc, #132]	; (8003db0 <HAL_ADC_MspInit+0xcc>)
 8003d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003d36:	2304      	movs	r3, #4
 8003d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d42:	f107 0314 	add.w	r3, r7, #20
 8003d46:	4619      	mov	r1, r3
 8003d48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d4c:	f004 f8ee 	bl	8007f2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003d50:	4b18      	ldr	r3, [pc, #96]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d52:	4a19      	ldr	r2, [pc, #100]	; (8003db8 <HAL_ADC_MspInit+0xd4>)
 8003d54:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003d56:	4b17      	ldr	r3, [pc, #92]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d58:	2205      	movs	r2, #5
 8003d5a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d5c:	4b15      	ldr	r3, [pc, #84]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d62:	4b14      	ldr	r3, [pc, #80]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003d68:	4b12      	ldr	r3, [pc, #72]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d6a:	2280      	movs	r2, #128	; 0x80
 8003d6c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d6e:	4b11      	ldr	r3, [pc, #68]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d74:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d76:	4b0f      	ldr	r3, [pc, #60]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d7c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003d7e:	4b0d      	ldr	r3, [pc, #52]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d80:	2220      	movs	r2, #32
 8003d82:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003d84:	4b0b      	ldr	r3, [pc, #44]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003d8a:	480a      	ldr	r0, [pc, #40]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d8c:	f003 fe02 	bl	8007994 <HAL_DMA_Init>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8003d96:	f000 fea3 	bl	8004ae0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a05      	ldr	r2, [pc, #20]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003d9e:	655a      	str	r2, [r3, #84]	; 0x54
 8003da0:	4a04      	ldr	r2, [pc, #16]	; (8003db4 <HAL_ADC_MspInit+0xd0>)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003da6:	bf00      	nop
 8003da8:	3728      	adds	r7, #40	; 0x28
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000
 8003db4:	20001498 	.word	0x20001498
 8003db8:	40020008 	.word	0x40020008

08003dbc <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8003dc0:	4b0f      	ldr	r3, [pc, #60]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003dc2:	4a10      	ldr	r2, [pc, #64]	; (8003e04 <MX_COMP1_Init+0x48>)
 8003dc4:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8003dcc:	4b0c      	ldr	r3, [pc, #48]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003dce:	4a0e      	ldr	r2, [pc, #56]	; (8003e08 <MX_COMP1_Init+0x4c>)
 8003dd0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8003dd2:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003dd8:	4b09      	ldr	r3, [pc, #36]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8003dde:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8003de4:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8003dea:	4805      	ldr	r0, [pc, #20]	; (8003e00 <MX_COMP1_Init+0x44>)
 8003dec:	f002 ff1a 	bl	8006c24 <HAL_COMP_Init>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8003df6:	f000 fe73 	bl	8004ae0 <Error_Handler>
  }

}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200014f8 	.word	0x200014f8
 8003e04:	40010200 	.word	0x40010200
 8003e08:	00800030 	.word	0x00800030

08003e0c <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b088      	sub	sp, #32
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e14:	f107 030c 	add.w	r3, r7, #12
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	605a      	str	r2, [r3, #4]
 8003e1e:	609a      	str	r2, [r3, #8]
 8003e20:	60da      	str	r2, [r3, #12]
 8003e22:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0f      	ldr	r2, [pc, #60]	; (8003e68 <HAL_COMP_MspInit+0x5c>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d118      	bne.n	8003e60 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e2e:	4b0f      	ldr	r3, [pc, #60]	; (8003e6c <HAL_COMP_MspInit+0x60>)
 8003e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e32:	4a0e      	ldr	r2, [pc, #56]	; (8003e6c <HAL_COMP_MspInit+0x60>)
 8003e34:	f043 0301 	orr.w	r3, r3, #1
 8003e38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e3a:	4b0c      	ldr	r3, [pc, #48]	; (8003e6c <HAL_COMP_MspInit+0x60>)
 8003e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003e46:	2302      	movs	r3, #2
 8003e48:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e52:	f107 030c 	add.w	r3, r7, #12
 8003e56:	4619      	mov	r1, r3
 8003e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e5c:	f004 f866 	bl	8007f2c <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8003e60:	bf00      	nop
 8003e62:	3720      	adds	r7, #32
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40010200 	.word	0x40010200
 8003e6c:	40021000 	.word	0x40021000

08003e70 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08c      	sub	sp, #48	; 0x30
 8003e74:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8003e76:	463b      	mov	r3, r7
 8003e78:	2230      	movs	r2, #48	; 0x30
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f008 f823 	bl	800bec8 <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8003e82:	4b1e      	ldr	r3, [pc, #120]	; (8003efc <MX_DAC1_Init+0x8c>)
 8003e84:	4a1e      	ldr	r2, [pc, #120]	; (8003f00 <MX_DAC1_Init+0x90>)
 8003e86:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003e88:	481c      	ldr	r0, [pc, #112]	; (8003efc <MX_DAC1_Init+0x8c>)
 8003e8a:	f003 f96e 	bl	800716a <HAL_DAC_Init>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003e94:	f000 fe24 	bl	8004ae0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003e98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e9c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8003eaa:	2306      	movs	r3, #6
 8003eac:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003ebe:	463b      	mov	r3, r7
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	480d      	ldr	r0, [pc, #52]	; (8003efc <MX_DAC1_Init+0x8c>)
 8003ec6:	f003 fb2f 	bl	8007528 <HAL_DAC_ConfigChannel>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8003ed0:	f000 fe06 	bl	8004ae0 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003edc:	463b      	mov	r3, r7
 8003ede:	2210      	movs	r2, #16
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	4806      	ldr	r0, [pc, #24]	; (8003efc <MX_DAC1_Init+0x8c>)
 8003ee4:	f003 fb20 	bl	8007528 <HAL_DAC_ConfigChannel>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d001      	beq.n	8003ef2 <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 8003eee:	f000 fdf7 	bl	8004ae0 <Error_Handler>
  }

}
 8003ef2:	bf00      	nop
 8003ef4:	3730      	adds	r7, #48	; 0x30
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20001530 	.word	0x20001530
 8003f00:	50000800 	.word	0x50000800

08003f04 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08c      	sub	sp, #48	; 0x30
 8003f08:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 8003f0a:	463b      	mov	r3, r7
 8003f0c:	2230      	movs	r2, #48	; 0x30
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f007 ffd9 	bl	800bec8 <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 8003f16:	4b16      	ldr	r3, [pc, #88]	; (8003f70 <MX_DAC2_Init+0x6c>)
 8003f18:	4a16      	ldr	r2, [pc, #88]	; (8003f74 <MX_DAC2_Init+0x70>)
 8003f1a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8003f1c:	4814      	ldr	r0, [pc, #80]	; (8003f70 <MX_DAC2_Init+0x6c>)
 8003f1e:	f003 f924 	bl	800716a <HAL_DAC_Init>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8003f28:	f000 fdda 	bl	8004ae0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003f2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f30:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003f36:	2300      	movs	r3, #0
 8003f38:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8003f3e:	2306      	movs	r3, #6
 8003f40:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003f42:	2300      	movs	r3, #0
 8003f44:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003f52:	463b      	mov	r3, r7
 8003f54:	2200      	movs	r2, #0
 8003f56:	4619      	mov	r1, r3
 8003f58:	4805      	ldr	r0, [pc, #20]	; (8003f70 <MX_DAC2_Init+0x6c>)
 8003f5a:	f003 fae5 	bl	8007528 <HAL_DAC_ConfigChannel>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 8003f64:	f000 fdbc 	bl	8004ae0 <Error_Handler>
  }

}
 8003f68:	bf00      	nop
 8003f6a:	3730      	adds	r7, #48	; 0x30
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	2000151c 	.word	0x2000151c
 8003f74:	50000c00 	.word	0x50000c00

08003f78 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b08c      	sub	sp, #48	; 0x30
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f80:	f107 031c 	add.w	r3, r7, #28
 8003f84:	2200      	movs	r2, #0
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	609a      	str	r2, [r3, #8]
 8003f8c:	60da      	str	r2, [r3, #12]
 8003f8e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a56      	ldr	r2, [pc, #344]	; (80040f0 <HAL_DAC_MspInit+0x178>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d150      	bne.n	800403c <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003f9a:	4b56      	ldr	r3, [pc, #344]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8003f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9e:	4a55      	ldr	r2, [pc, #340]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8003fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fa6:	4b53      	ldr	r3, [pc, #332]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fae:	61bb      	str	r3, [r7, #24]
 8003fb0:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fb2:	4b50      	ldr	r3, [pc, #320]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8003fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fb6:	4a4f      	ldr	r2, [pc, #316]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8003fb8:	f043 0301 	orr.w	r3, r3, #1
 8003fbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003fbe:	4b4d      	ldr	r3, [pc, #308]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8003fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	617b      	str	r3, [r7, #20]
 8003fc8:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003fca:	2330      	movs	r3, #48	; 0x30
 8003fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fd6:	f107 031c 	add.w	r3, r7, #28
 8003fda:	4619      	mov	r1, r3
 8003fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fe0:	f003 ffa4 	bl	8007f2c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8003fe4:	4b44      	ldr	r3, [pc, #272]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8003fe6:	4a45      	ldr	r2, [pc, #276]	; (80040fc <HAL_DAC_MspInit+0x184>)
 8003fe8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003fea:	4b43      	ldr	r3, [pc, #268]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8003fec:	2206      	movs	r2, #6
 8003fee:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ff0:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8003ff2:	2210      	movs	r2, #16
 8003ff4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ff6:	4b40      	ldr	r3, [pc, #256]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003ffc:	4b3e      	ldr	r3, [pc, #248]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8003ffe:	2280      	movs	r2, #128	; 0x80
 8004000:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004002:	4b3d      	ldr	r3, [pc, #244]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8004004:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004008:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800400a:	4b3b      	ldr	r3, [pc, #236]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 800400c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004010:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8004012:	4b39      	ldr	r3, [pc, #228]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8004014:	2220      	movs	r2, #32
 8004016:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8004018:	4b37      	ldr	r3, [pc, #220]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 800401a:	2200      	movs	r2, #0
 800401c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800401e:	4836      	ldr	r0, [pc, #216]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8004020:	f003 fcb8 	bl	8007994 <HAL_DMA_Init>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800402a:	f000 fd59 	bl	8004ae0 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a31      	ldr	r2, [pc, #196]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	4a30      	ldr	r2, [pc, #192]	; (80040f8 <HAL_DAC_MspInit+0x180>)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800403a:	e054      	b.n	80040e6 <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a2f      	ldr	r2, [pc, #188]	; (8004100 <HAL_DAC_MspInit+0x188>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d14f      	bne.n	80040e6 <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8004046:	4b2b      	ldr	r3, [pc, #172]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8004048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800404a:	4a2a      	ldr	r2, [pc, #168]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 800404c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004050:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004052:	4b28      	ldr	r3, [pc, #160]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8004054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800405e:	4b25      	ldr	r3, [pc, #148]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8004060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004062:	4a24      	ldr	r2, [pc, #144]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 8004064:	f043 0301 	orr.w	r3, r3, #1
 8004068:	64d3      	str	r3, [r2, #76]	; 0x4c
 800406a:	4b22      	ldr	r3, [pc, #136]	; (80040f4 <HAL_DAC_MspInit+0x17c>)
 800406c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004076:	2340      	movs	r3, #64	; 0x40
 8004078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800407a:	2303      	movs	r3, #3
 800407c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800407e:	2300      	movs	r3, #0
 8004080:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004082:	f107 031c 	add.w	r3, r7, #28
 8004086:	4619      	mov	r1, r3
 8004088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800408c:	f003 ff4e 	bl	8007f2c <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8004090:	4b1c      	ldr	r3, [pc, #112]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 8004092:	4a1d      	ldr	r2, [pc, #116]	; (8004108 <HAL_DAC_MspInit+0x190>)
 8004094:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8004096:	4b1b      	ldr	r3, [pc, #108]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 8004098:	2229      	movs	r2, #41	; 0x29
 800409a:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800409c:	4b19      	ldr	r3, [pc, #100]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 800409e:	2210      	movs	r2, #16
 80040a0:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80040a2:	4b18      	ldr	r3, [pc, #96]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80040a8:	4b16      	ldr	r3, [pc, #88]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040aa:	2280      	movs	r2, #128	; 0x80
 80040ac:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80040ae:	4b15      	ldr	r3, [pc, #84]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040b4:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80040b6:	4b13      	ldr	r3, [pc, #76]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040bc:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80040be:	4b11      	ldr	r3, [pc, #68]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040c0:	2220      	movs	r2, #32
 80040c2:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80040c4:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80040ca:	480e      	ldr	r0, [pc, #56]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040cc:	f003 fc62 	bl	8007994 <HAL_DMA_Init>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_DAC_MspInit+0x162>
      Error_Handler();
 80040d6:	f000 fd03 	bl	8004ae0 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a09      	ldr	r2, [pc, #36]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040de:	609a      	str	r2, [r3, #8]
 80040e0:	4a08      	ldr	r2, [pc, #32]	; (8004104 <HAL_DAC_MspInit+0x18c>)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6293      	str	r3, [r2, #40]	; 0x28
}
 80040e6:	bf00      	nop
 80040e8:	3730      	adds	r7, #48	; 0x30
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	50000800 	.word	0x50000800
 80040f4:	40021000 	.word	0x40021000
 80040f8:	20001544 	.word	0x20001544
 80040fc:	4002001c 	.word	0x4002001c
 8004100:	50000c00 	.word	0x50000c00
 8004104:	200015a4 	.word	0x200015a4
 8004108:	40020030 	.word	0x40020030

0800410c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004112:	4b1a      	ldr	r3, [pc, #104]	; (800417c <MX_DMA_Init+0x70>)
 8004114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004116:	4a19      	ldr	r2, [pc, #100]	; (800417c <MX_DMA_Init+0x70>)
 8004118:	f043 0304 	orr.w	r3, r3, #4
 800411c:	6493      	str	r3, [r2, #72]	; 0x48
 800411e:	4b17      	ldr	r3, [pc, #92]	; (800417c <MX_DMA_Init+0x70>)
 8004120:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004122:	f003 0304 	and.w	r3, r3, #4
 8004126:	607b      	str	r3, [r7, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800412a:	4b14      	ldr	r3, [pc, #80]	; (800417c <MX_DMA_Init+0x70>)
 800412c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412e:	4a13      	ldr	r2, [pc, #76]	; (800417c <MX_DMA_Init+0x70>)
 8004130:	f043 0301 	orr.w	r3, r3, #1
 8004134:	6493      	str	r3, [r2, #72]	; 0x48
 8004136:	4b11      	ldr	r3, [pc, #68]	; (800417c <MX_DMA_Init+0x70>)
 8004138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	603b      	str	r3, [r7, #0]
 8004140:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8004142:	2200      	movs	r2, #0
 8004144:	2101      	movs	r1, #1
 8004146:	200b      	movs	r0, #11
 8004148:	f002 ffdb 	bl	8007102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800414c:	200b      	movs	r0, #11
 800414e:	f002 fff2 	bl	8007136 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004152:	2200      	movs	r2, #0
 8004154:	2100      	movs	r1, #0
 8004156:	200c      	movs	r0, #12
 8004158:	f002 ffd3 	bl	8007102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800415c:	200c      	movs	r0, #12
 800415e:	f002 ffea 	bl	8007136 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004162:	2200      	movs	r2, #0
 8004164:	2100      	movs	r1, #0
 8004166:	200d      	movs	r0, #13
 8004168:	f002 ffcb 	bl	8007102 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800416c:	200d      	movs	r0, #13
 800416e:	f002 ffe2 	bl	8007136 <HAL_NVIC_EnableIRQ>

}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40021000 	.word	0x40021000

08004180 <update_dc_bias_sweep>:
uint16_t dcbias = 0;
int dcbias_dir = 1;
int dcinverted = 0;

void update_dc_bias_sweep()
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
	  // up=1, down=0
	  (dcbias_dir) ? (dcbias++) : (dcbias--);
 8004184:	4b20      	ldr	r3, [pc, #128]	; (8004208 <update_dc_bias_sweep+0x88>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d006      	beq.n	800419a <update_dc_bias_sweep+0x1a>
 800418c:	4b1f      	ldr	r3, [pc, #124]	; (800420c <update_dc_bias_sweep+0x8c>)
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	3301      	adds	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	4b1d      	ldr	r3, [pc, #116]	; (800420c <update_dc_bias_sweep+0x8c>)
 8004196:	801a      	strh	r2, [r3, #0]
 8004198:	e005      	b.n	80041a6 <update_dc_bias_sweep+0x26>
 800419a:	4b1c      	ldr	r3, [pc, #112]	; (800420c <update_dc_bias_sweep+0x8c>)
 800419c:	881b      	ldrh	r3, [r3, #0]
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	4b1a      	ldr	r3, [pc, #104]	; (800420c <update_dc_bias_sweep+0x8c>)
 80041a4:	801a      	strh	r2, [r3, #0]

	  // invert the bias signal at zero crossing
	  if(dcbias < 1) {
 80041a6:	4b19      	ldr	r3, [pc, #100]	; (800420c <update_dc_bias_sweep+0x8c>)
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <update_dc_bias_sweep+0x44>
		(dcinverted) ? (dcinverted=0) : (dcinverted=1);
 80041ae:	4b18      	ldr	r3, [pc, #96]	; (8004210 <update_dc_bias_sweep+0x90>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <update_dc_bias_sweep+0x3e>
 80041b6:	4b16      	ldr	r3, [pc, #88]	; (8004210 <update_dc_bias_sweep+0x90>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	e002      	b.n	80041c4 <update_dc_bias_sweep+0x44>
 80041be:	4b14      	ldr	r3, [pc, #80]	; (8004210 <update_dc_bias_sweep+0x90>)
 80041c0:	2201      	movs	r2, #1
 80041c2:	601a      	str	r2, [r3, #0]
	  }

	  // change direction if dac limits are reached
	  if(dcbias < 1) 	{ dcbias_dir = 1; }
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <update_dc_bias_sweep+0x8c>)
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d102      	bne.n	80041d2 <update_dc_bias_sweep+0x52>
 80041cc:	4b0e      	ldr	r3, [pc, #56]	; (8004208 <update_dc_bias_sweep+0x88>)
 80041ce:	2201      	movs	r2, #1
 80041d0:	601a      	str	r2, [r3, #0]
	  if(dcbias > 4095) { dcbias_dir = 0; }
 80041d2:	4b0e      	ldr	r3, [pc, #56]	; (800420c <update_dc_bias_sweep+0x8c>)
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041da:	d302      	bcc.n	80041e2 <update_dc_bias_sweep+0x62>
 80041dc:	4b0a      	ldr	r3, [pc, #40]	; (8004208 <update_dc_bias_sweep+0x88>)
 80041de:	2200      	movs	r2, #0
 80041e0:	601a      	str	r2, [r3, #0]


	  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, dcinverted);
 80041e2:	4b0b      	ldr	r3, [pc, #44]	; (8004210 <update_dc_bias_sweep+0x90>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	461a      	mov	r2, r3
 80041ea:	2108      	movs	r1, #8
 80041ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80041f0:	f004 f81e 	bl	8008230 <HAL_GPIO_WritePin>
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, dcbias);
 80041f4:	4b05      	ldr	r3, [pc, #20]	; (800420c <update_dc_bias_sweep+0x8c>)
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	2200      	movs	r2, #0
 80041fa:	2110      	movs	r1, #16
 80041fc:	4805      	ldr	r0, [pc, #20]	; (8004214 <update_dc_bias_sweep+0x94>)
 80041fe:	f003 f941 	bl	8007484 <HAL_DAC_SetValue>
}
 8004202:	bf00      	nop
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	200001d0 	.word	0x200001d0
 800420c:	2000141a 	.word	0x2000141a
 8004210:	2000141c 	.word	0x2000141c
 8004214:	20001530 	.word	0x20001530

08004218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004218:	b480      	push	{r7}
 800421a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800421c:	4b04      	ldr	r3, [pc, #16]	; (8004230 <__NVIC_GetPriorityGrouping+0x18>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	0a1b      	lsrs	r3, r3, #8
 8004222:	f003 0307 	and.w	r3, r3, #7
}
 8004226:	4618      	mov	r0, r3
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	e000ed00 	.word	0xe000ed00

08004234 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	4603      	mov	r3, r0
 800423c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800423e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004242:	2b00      	cmp	r3, #0
 8004244:	db0b      	blt.n	800425e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004246:	79fb      	ldrb	r3, [r7, #7]
 8004248:	f003 021f 	and.w	r2, r3, #31
 800424c:	4907      	ldr	r1, [pc, #28]	; (800426c <__NVIC_EnableIRQ+0x38>)
 800424e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004252:	095b      	lsrs	r3, r3, #5
 8004254:	2001      	movs	r0, #1
 8004256:	fa00 f202 	lsl.w	r2, r0, r2
 800425a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	e000e100 	.word	0xe000e100

08004270 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	4603      	mov	r3, r0
 8004278:	6039      	str	r1, [r7, #0]
 800427a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800427c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004280:	2b00      	cmp	r3, #0
 8004282:	db0a      	blt.n	800429a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	b2da      	uxtb	r2, r3
 8004288:	490c      	ldr	r1, [pc, #48]	; (80042bc <__NVIC_SetPriority+0x4c>)
 800428a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428e:	0112      	lsls	r2, r2, #4
 8004290:	b2d2      	uxtb	r2, r2
 8004292:	440b      	add	r3, r1
 8004294:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004298:	e00a      	b.n	80042b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	b2da      	uxtb	r2, r3
 800429e:	4908      	ldr	r1, [pc, #32]	; (80042c0 <__NVIC_SetPriority+0x50>)
 80042a0:	79fb      	ldrb	r3, [r7, #7]
 80042a2:	f003 030f 	and.w	r3, r3, #15
 80042a6:	3b04      	subs	r3, #4
 80042a8:	0112      	lsls	r2, r2, #4
 80042aa:	b2d2      	uxtb	r2, r2
 80042ac:	440b      	add	r3, r1
 80042ae:	761a      	strb	r2, [r3, #24]
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	e000e100 	.word	0xe000e100
 80042c0:	e000ed00 	.word	0xe000ed00

080042c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b089      	sub	sp, #36	; 0x24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f003 0307 	and.w	r3, r3, #7
 80042d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	f1c3 0307 	rsb	r3, r3, #7
 80042de:	2b04      	cmp	r3, #4
 80042e0:	bf28      	it	cs
 80042e2:	2304      	movcs	r3, #4
 80042e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	3304      	adds	r3, #4
 80042ea:	2b06      	cmp	r3, #6
 80042ec:	d902      	bls.n	80042f4 <NVIC_EncodePriority+0x30>
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	3b03      	subs	r3, #3
 80042f2:	e000      	b.n	80042f6 <NVIC_EncodePriority+0x32>
 80042f4:	2300      	movs	r3, #0
 80042f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43da      	mvns	r2, r3
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	401a      	ands	r2, r3
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800430c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	fa01 f303 	lsl.w	r3, r1, r3
 8004316:	43d9      	mvns	r1, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800431c:	4313      	orrs	r3, r2
         );
}
 800431e:	4618      	mov	r0, r3
 8004320:	3724      	adds	r7, #36	; 0x24
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
	...

0800432c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8004336:	4a14      	ldr	r2, [pc, #80]	; (8004388 <LL_SYSCFG_SetEXTISource+0x5c>)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	3302      	adds	r3, #2
 8004340:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	0c1b      	lsrs	r3, r3, #16
 8004348:	43db      	mvns	r3, r3
 800434a:	ea02 0103 	and.w	r1, r2, r3
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	0c1b      	lsrs	r3, r3, #16
 8004352:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	fa93 f3a3 	rbit	r3, r3
 800435a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	fab3 f383 	clz	r3, r3
 8004362:	b2db      	uxtb	r3, r3
 8004364:	f003 031f 	and.w	r3, r3, #31
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	409a      	lsls	r2, r3
 800436c:	4806      	ldr	r0, [pc, #24]	; (8004388 <LL_SYSCFG_SetEXTISource+0x5c>)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	f003 0303 	and.w	r3, r3, #3
 8004374:	430a      	orrs	r2, r1
 8004376:	3302      	adds	r3, #2
 8004378:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800437c:	bf00      	nop
 800437e:	3714      	adds	r7, #20
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr
 8004388:	40010000 	.word	0x40010000

0800438c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800438c:	b480      	push	{r7}
 800438e:	b089      	sub	sp, #36	; 0x24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	fa93 f3a3 	rbit	r3, r3
 80043a6:	613b      	str	r3, [r7, #16]
  return result;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	fab3 f383 	clz	r3, r3
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	2103      	movs	r1, #3
 80043b4:	fa01 f303 	lsl.w	r3, r1, r3
 80043b8:	43db      	mvns	r3, r3
 80043ba:	401a      	ands	r2, r3
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	fa93 f3a3 	rbit	r3, r3
 80043c6:	61bb      	str	r3, [r7, #24]
  return result;
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	6879      	ldr	r1, [r7, #4]
 80043d4:	fa01 f303 	lsl.w	r3, r1, r3
 80043d8:	431a      	orrs	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	601a      	str	r2, [r3, #0]
}
 80043de:	bf00      	nop
 80043e0:	3724      	adds	r7, #36	; 0x24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b089      	sub	sp, #36	; 0x24
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	60f8      	str	r0, [r7, #12]
 80043f2:	60b9      	str	r1, [r7, #8]
 80043f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	fa93 f3a3 	rbit	r3, r3
 8004404:	613b      	str	r3, [r7, #16]
  return result;
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	fab3 f383 	clz	r3, r3
 800440c:	b2db      	uxtb	r3, r3
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	2103      	movs	r1, #3
 8004412:	fa01 f303 	lsl.w	r3, r1, r3
 8004416:	43db      	mvns	r3, r3
 8004418:	401a      	ands	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	fa93 f3a3 	rbit	r3, r3
 8004424:	61bb      	str	r3, [r7, #24]
  return result;
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	b2db      	uxtb	r3, r3
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	fa01 f303 	lsl.w	r3, r1, r3
 8004436:	431a      	orrs	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	60da      	str	r2, [r3, #12]
}
 800443c:	bf00      	nop
 800443e:	3724      	adds	r7, #36	; 0x24
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8004464:	b480      	push	{r7}
 8004466:	b085      	sub	sp, #20
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800446c:	4b08      	ldr	r3, [pc, #32]	; (8004490 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800446e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004470:	4907      	ldr	r1, [pc, #28]	; (8004490 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4313      	orrs	r3, r2
 8004476:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800447a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4013      	ands	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004482:	68fb      	ldr	r3, [r7, #12]
}
 8004484:	bf00      	nop
 8004486:	3714      	adds	r7, #20
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	40021000 	.word	0x40021000

08004494 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	; 0x28
 8004498:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800449a:	f107 031c 	add.w	r3, r7, #28
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	605a      	str	r2, [r3, #4]
 80044a4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044a6:	1d3b      	adds	r3, r7, #4
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]
 80044ac:	605a      	str	r2, [r3, #4]
 80044ae:	609a      	str	r2, [r3, #8]
 80044b0:	60da      	str	r2, [r3, #12]
 80044b2:	611a      	str	r2, [r3, #16]
 80044b4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80044b6:	2004      	movs	r0, #4
 80044b8:	f7ff ffd4 	bl	8004464 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 80044bc:	2020      	movs	r0, #32
 80044be:	f7ff ffd1 	bl	8004464 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80044c2:	2001      	movs	r0, #1
 80044c4:	f7ff ffce 	bl	8004464 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80044c8:	2002      	movs	r0, #2
 80044ca:	f7ff ffcb 	bl	8004464 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 80044ce:	2108      	movs	r1, #8
 80044d0:	48d3      	ldr	r0, [pc, #844]	; (8004820 <MX_GPIO_Init+0x38c>)
 80044d2:	f7ff ffb9 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 80044d6:	2108      	movs	r1, #8
 80044d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80044dc:	f7ff ffb4 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 80044e0:	2110      	movs	r1, #16
 80044e2:	48cf      	ldr	r0, [pc, #828]	; (8004820 <MX_GPIO_Init+0x38c>)
 80044e4:	f7ff ffb0 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 80044e8:	2120      	movs	r1, #32
 80044ea:	48cd      	ldr	r0, [pc, #820]	; (8004820 <MX_GPIO_Init+0x38c>)
 80044ec:	f7ff ffac 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 80044f0:	2101      	movs	r1, #1
 80044f2:	48cc      	ldr	r0, [pc, #816]	; (8004824 <MX_GPIO_Init+0x390>)
 80044f4:	f7ff ffa8 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 80044f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80044fc:	48c8      	ldr	r0, [pc, #800]	; (8004820 <MX_GPIO_Init+0x38c>)
 80044fe:	f7ff ffa3 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8004502:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004506:	48c6      	ldr	r0, [pc, #792]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004508:	f7ff ff9e 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 800450c:	2140      	movs	r1, #64	; 0x40
 800450e:	48c5      	ldr	r0, [pc, #788]	; (8004824 <MX_GPIO_Init+0x390>)
 8004510:	f7ff ff9a 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8004514:	2180      	movs	r1, #128	; 0x80
 8004516:	48c3      	ldr	r0, [pc, #780]	; (8004824 <MX_GPIO_Init+0x390>)
 8004518:	f7ff ff96 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 800451c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004520:	48c0      	ldr	r0, [pc, #768]	; (8004824 <MX_GPIO_Init+0x390>)
 8004522:	f7ff ff91 	bl	8004448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8004526:	49c0      	ldr	r1, [pc, #768]	; (8004828 <MX_GPIO_Init+0x394>)
 8004528:	2002      	movs	r0, #2
 800452a:	f7ff feff 	bl	800432c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 800452e:	49bf      	ldr	r1, [pc, #764]	; (800482c <MX_GPIO_Init+0x398>)
 8004530:	2002      	movs	r0, #2
 8004532:	f7ff fefb 	bl	800432c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8004536:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800453a:	2005      	movs	r0, #5
 800453c:	f7ff fef6 	bl	800432c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8004540:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8004544:	2005      	movs	r0, #5
 8004546:	f7ff fef1 	bl	800432c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 800454a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800454e:	2002      	movs	r0, #2
 8004550:	f7ff feec 	bl	800432c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8004554:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004558:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800455a:	2301      	movs	r3, #1
 800455c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004560:	2300      	movs	r3, #0
 8004562:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8004566:	2302      	movs	r3, #2
 8004568:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800456c:	f107 031c 	add.w	r3, r7, #28
 8004570:	4618      	mov	r0, r3
 8004572:	f006 fab3 	bl	800aadc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8004576:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800457a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800457c:	2301      	movs	r3, #1
 800457e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8004582:	2300      	movs	r3, #0
 8004584:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8004588:	2302      	movs	r3, #2
 800458a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800458e:	f107 031c 	add.w	r3, r7, #28
 8004592:	4618      	mov	r0, r3
 8004594:	f006 faa2 	bl	800aadc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8004598:	2301      	movs	r3, #1
 800459a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 800459c:	2301      	movs	r3, #1
 800459e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80045a2:	2300      	movs	r3, #0
 80045a4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80045a8:	2302      	movs	r3, #2
 80045aa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80045ae:	f107 031c 	add.w	r3, r7, #28
 80045b2:	4618      	mov	r0, r3
 80045b4:	f006 fa92 	bl	800aadc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 80045b8:	2302      	movs	r3, #2
 80045ba:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80045bc:	2301      	movs	r3, #1
 80045be:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80045c2:	2300      	movs	r3, #0
 80045c4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80045c8:	2302      	movs	r3, #2
 80045ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80045ce:	f107 031c 	add.w	r3, r7, #28
 80045d2:	4618      	mov	r0, r3
 80045d4:	f006 fa82 	bl	800aadc <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 80045d8:	2304      	movs	r3, #4
 80045da:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 80045dc:	2301      	movs	r3, #1
 80045de:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80045e2:	2300      	movs	r3, #0
 80045e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80045e8:	2302      	movs	r3, #2
 80045ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 80045ee:	f107 031c 	add.w	r3, r7, #28
 80045f2:	4618      	mov	r0, r3
 80045f4:	f006 fa72 	bl	800aadc <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 80045f8:	2201      	movs	r2, #1
 80045fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80045fe:	4888      	ldr	r0, [pc, #544]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004600:	f7ff fef3 	bl	80043ea <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8004604:	2201      	movs	r2, #1
 8004606:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800460a:	4885      	ldr	r0, [pc, #532]	; (8004820 <MX_GPIO_Init+0x38c>)
 800460c:	f7ff feed 	bl	80043ea <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8004610:	2201      	movs	r2, #1
 8004612:	2101      	movs	r1, #1
 8004614:	4886      	ldr	r0, [pc, #536]	; (8004830 <MX_GPIO_Init+0x39c>)
 8004616:	f7ff fee8 	bl	80043ea <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 800461a:	2201      	movs	r2, #1
 800461c:	2102      	movs	r1, #2
 800461e:	4884      	ldr	r0, [pc, #528]	; (8004830 <MX_GPIO_Init+0x39c>)
 8004620:	f7ff fee3 	bl	80043ea <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8004624:	2201      	movs	r2, #1
 8004626:	2104      	movs	r1, #4
 8004628:	487d      	ldr	r0, [pc, #500]	; (8004820 <MX_GPIO_Init+0x38c>)
 800462a:	f7ff fede 	bl	80043ea <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 800462e:	2200      	movs	r2, #0
 8004630:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004634:	487a      	ldr	r0, [pc, #488]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004636:	f7ff fea9 	bl	800438c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 800463a:	2200      	movs	r2, #0
 800463c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004640:	4877      	ldr	r0, [pc, #476]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004642:	f7ff fea3 	bl	800438c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8004646:	2200      	movs	r2, #0
 8004648:	2101      	movs	r1, #1
 800464a:	4879      	ldr	r0, [pc, #484]	; (8004830 <MX_GPIO_Init+0x39c>)
 800464c:	f7ff fe9e 	bl	800438c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8004650:	2200      	movs	r2, #0
 8004652:	2102      	movs	r1, #2
 8004654:	4876      	ldr	r0, [pc, #472]	; (8004830 <MX_GPIO_Init+0x39c>)
 8004656:	f7ff fe99 	bl	800438c <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 800465a:	2200      	movs	r2, #0
 800465c:	2104      	movs	r1, #4
 800465e:	4870      	ldr	r0, [pc, #448]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004660:	f7ff fe94 	bl	800438c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8004664:	2308      	movs	r3, #8
 8004666:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004668:	2301      	movs	r3, #1
 800466a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800466c:	2300      	movs	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004670:	2300      	movs	r3, #0
 8004672:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8004674:	2302      	movs	r3, #2
 8004676:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8004678:	1d3b      	adds	r3, r7, #4
 800467a:	4619      	mov	r1, r3
 800467c:	4868      	ldr	r0, [pc, #416]	; (8004820 <MX_GPIO_Init+0x38c>)
 800467e:	f006 fc20 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8004682:	2308      	movs	r3, #8
 8004684:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004686:	2301      	movs	r3, #1
 8004688:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800468e:	2300      	movs	r3, #0
 8004690:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004692:	2300      	movs	r3, #0
 8004694:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8004696:	1d3b      	adds	r3, r7, #4
 8004698:	4619      	mov	r1, r3
 800469a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800469e:	f006 fc10 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 80046a2:	2310      	movs	r3, #16
 80046a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80046a6:	2301      	movs	r3, #1
 80046a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80046aa:	2300      	movs	r3, #0
 80046ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80046ae:	2300      	movs	r3, #0
 80046b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80046b2:	2300      	movs	r3, #0
 80046b4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 80046b6:	1d3b      	adds	r3, r7, #4
 80046b8:	4619      	mov	r1, r3
 80046ba:	4859      	ldr	r0, [pc, #356]	; (8004820 <MX_GPIO_Init+0x38c>)
 80046bc:	f006 fc01 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 80046c0:	2320      	movs	r3, #32
 80046c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80046c4:	2301      	movs	r3, #1
 80046c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80046c8:	2300      	movs	r3, #0
 80046ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80046d0:	2300      	movs	r3, #0
 80046d2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 80046d4:	1d3b      	adds	r3, r7, #4
 80046d6:	4619      	mov	r1, r3
 80046d8:	4851      	ldr	r0, [pc, #324]	; (8004820 <MX_GPIO_Init+0x38c>)
 80046da:	f006 fbf2 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 80046de:	2301      	movs	r3, #1
 80046e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80046e2:	2301      	movs	r3, #1
 80046e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80046e6:	2300      	movs	r3, #0
 80046e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80046ea:	2300      	movs	r3, #0
 80046ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80046ee:	2300      	movs	r3, #0
 80046f0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 80046f2:	1d3b      	adds	r3, r7, #4
 80046f4:	4619      	mov	r1, r3
 80046f6:	484b      	ldr	r0, [pc, #300]	; (8004824 <MX_GPIO_Init+0x390>)
 80046f8:	f006 fbe3 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 80046fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004700:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004702:	2301      	movs	r3, #1
 8004704:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800470a:	2300      	movs	r3, #0
 800470c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8004712:	1d3b      	adds	r3, r7, #4
 8004714:	4619      	mov	r1, r3
 8004716:	4842      	ldr	r0, [pc, #264]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004718:	f006 fbd3 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 800471c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004720:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004722:	2301      	movs	r3, #1
 8004724:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004726:	2300      	movs	r3, #0
 8004728:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800472a:	2300      	movs	r3, #0
 800472c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800472e:	2300      	movs	r3, #0
 8004730:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8004732:	1d3b      	adds	r3, r7, #4
 8004734:	4619      	mov	r1, r3
 8004736:	483a      	ldr	r0, [pc, #232]	; (8004820 <MX_GPIO_Init+0x38c>)
 8004738:	f006 fbc3 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 800473c:	2340      	movs	r3, #64	; 0x40
 800473e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8004740:	2301      	movs	r3, #1
 8004742:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004744:	2303      	movs	r3, #3
 8004746:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004748:	2300      	movs	r3, #0
 800474a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800474c:	2300      	movs	r3, #0
 800474e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8004750:	1d3b      	adds	r3, r7, #4
 8004752:	4619      	mov	r1, r3
 8004754:	4833      	ldr	r0, [pc, #204]	; (8004824 <MX_GPIO_Init+0x390>)
 8004756:	f006 fbb4 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800475a:	2380      	movs	r3, #128	; 0x80
 800475c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800475e:	2301      	movs	r3, #1
 8004760:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004762:	2303      	movs	r3, #3
 8004764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800476e:	1d3b      	adds	r3, r7, #4
 8004770:	4619      	mov	r1, r3
 8004772:	482c      	ldr	r0, [pc, #176]	; (8004824 <MX_GPIO_Init+0x390>)
 8004774:	f006 fba5 	bl	800aec2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8004778:	f44f 7300 	mov.w	r3, #512	; 0x200
 800477c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800477e:	2301      	movs	r3, #1
 8004780:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8004782:	2303      	movs	r3, #3
 8004784:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004786:	2300      	movs	r3, #0
 8004788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800478a:	2300      	movs	r3, #0
 800478c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800478e:	1d3b      	adds	r3, r7, #4
 8004790:	4619      	mov	r1, r3
 8004792:	4824      	ldr	r0, [pc, #144]	; (8004824 <MX_GPIO_Init+0x390>)
 8004794:	f006 fb95 	bl	800aec2 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004798:	f7ff fd3e 	bl	8004218 <__NVIC_GetPriorityGrouping>
 800479c:	4603      	mov	r3, r0
 800479e:	2200      	movs	r2, #0
 80047a0:	2100      	movs	r1, #0
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff fd8e 	bl	80042c4 <NVIC_EncodePriority>
 80047a8:	4603      	mov	r3, r0
 80047aa:	4619      	mov	r1, r3
 80047ac:	2006      	movs	r0, #6
 80047ae:	f7ff fd5f 	bl	8004270 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80047b2:	2006      	movs	r0, #6
 80047b4:	f7ff fd3e 	bl	8004234 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80047b8:	f7ff fd2e 	bl	8004218 <__NVIC_GetPriorityGrouping>
 80047bc:	4603      	mov	r3, r0
 80047be:	2200      	movs	r2, #0
 80047c0:	2100      	movs	r1, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7ff fd7e 	bl	80042c4 <NVIC_EncodePriority>
 80047c8:	4603      	mov	r3, r0
 80047ca:	4619      	mov	r1, r3
 80047cc:	2007      	movs	r0, #7
 80047ce:	f7ff fd4f 	bl	8004270 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80047d2:	2007      	movs	r0, #7
 80047d4:	f7ff fd2e 	bl	8004234 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80047d8:	f7ff fd1e 	bl	8004218 <__NVIC_GetPriorityGrouping>
 80047dc:	4603      	mov	r3, r0
 80047de:	2200      	movs	r2, #0
 80047e0:	2100      	movs	r1, #0
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7ff fd6e 	bl	80042c4 <NVIC_EncodePriority>
 80047e8:	4603      	mov	r3, r0
 80047ea:	4619      	mov	r1, r3
 80047ec:	2008      	movs	r0, #8
 80047ee:	f7ff fd3f 	bl	8004270 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 80047f2:	2008      	movs	r0, #8
 80047f4:	f7ff fd1e 	bl	8004234 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80047f8:	f7ff fd0e 	bl	8004218 <__NVIC_GetPriorityGrouping>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2200      	movs	r2, #0
 8004800:	2100      	movs	r1, #0
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff fd5e 	bl	80042c4 <NVIC_EncodePriority>
 8004808:	4603      	mov	r3, r0
 800480a:	4619      	mov	r1, r3
 800480c:	2028      	movs	r0, #40	; 0x28
 800480e:	f7ff fd2f 	bl	8004270 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004812:	2028      	movs	r0, #40	; 0x28
 8004814:	f7ff fd0e 	bl	8004234 <__NVIC_EnableIRQ>

}
 8004818:	bf00      	nop
 800481a:	3728      	adds	r7, #40	; 0x28
 800481c:	46bd      	mov	sp, r7
 800481e:	e009      	b.n	8004834 <MX_GPIO_Init+0x3a0>
 8004820:	48000800 	.word	0x48000800
 8004824:	48000400 	.word	0x48000400
 8004828:	0f000003 	.word	0x0f000003
 800482c:	f0000003 	.word	0xf0000003
 8004830:	48001400 	.word	0x48001400
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop

08004838 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004840:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004844:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8004848:	f003 0301 	and.w	r3, r3, #1
 800484c:	2b00      	cmp	r3, #0
 800484e:	d013      	beq.n	8004878 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004850:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004854:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004858:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00b      	beq.n	8004878 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004860:	e000      	b.n	8004864 <ITM_SendChar+0x2c>
    {
      __NOP();
 8004862:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004864:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0f9      	beq.n	8004862 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800486e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	b2d2      	uxtb	r2, r2
 8004876:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004878:	687b      	ldr	r3, [r7, #4]
}
 800487a:	4618      	mov	r0, r3
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b086      	sub	sp, #24
 800488a:	af00      	add	r7, sp, #0
 800488c:	60f8      	str	r0, [r7, #12]
 800488e:	60b9      	str	r1, [r7, #8]
 8004890:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8004892:	2300      	movs	r3, #0
 8004894:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8004896:	2300      	movs	r3, #0
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	e009      	b.n	80048b0 <_write+0x2a>
    ITM_SendChar((*ptr++));
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	60ba      	str	r2, [r7, #8]
 80048a2:	781b      	ldrb	r3, [r3, #0]
 80048a4:	4618      	mov	r0, r3
 80048a6:	f7ff ffc7 	bl	8004838 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	3301      	adds	r3, #1
 80048ae:	617b      	str	r3, [r7, #20]
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	dbf1      	blt.n	800489c <_write+0x16>
  return len;
 80048b8:	687b      	ldr	r3, [r7, #4]
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_DAC_ErrorCallbackCh1>:

void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80048c2:	b480      	push	{r7}
 80048c4:	b083      	sub	sp, #12
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
	// do something
}
 80048ca:	bf00      	nop
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d4:	4770      	bx	lr
	...

080048d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80048de:	f000 ff62 	bl	80057a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80048e2:	f000 f88f 	bl	8004a04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80048e6:	f7ff fdd5 	bl	8004494 <MX_GPIO_Init>
  MX_DMA_Init();
 80048ea:	f7ff fc0f 	bl	800410c <MX_DMA_Init>
  MX_DAC1_Init();
 80048ee:	f7ff fabf 	bl	8003e70 <MX_DAC1_Init>
  MX_DAC2_Init();
 80048f2:	f7ff fb07 	bl	8003f04 <MX_DAC2_Init>
  MX_ADC1_Init();
 80048f6:	f7ff f97d 	bl	8003bf4 <MX_ADC1_Init>
  MX_COMP1_Init();
 80048fa:	f7ff fa5f 	bl	8003dbc <MX_COMP1_Init>
  MX_TIM2_Init();
 80048fe:	f000 fc47 	bl	8005190 <MX_TIM2_Init>
  MX_TIM17_Init();
 8004902:	f000 fde1 	bl	80054c8 <MX_TIM17_Init>
  MX_SPI3_Init();
 8004906:	f000 f929 	bl	8004b5c <MX_SPI3_Init>
  MX_RNG_Init();
 800490a:	f000 f919 	bl	8004b40 <MX_RNG_Init>
  MX_TIM1_Init();
 800490e:	f000 fbcf 	bl	80050b0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8004912:	f000 fcf7 	bl	8005304 <MX_TIM8_Init>
  MX_TIM16_Init();
 8004916:	f000 fdaf 	bl	8005478 <MX_TIM16_Init>
  MX_TIM15_Init();
 800491a:	f000 fd5b 	bl	80053d4 <MX_TIM15_Init>
  MX_TIM5_Init();
 800491e:	f000 fca1 	bl	8005264 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  DT_InitRegister();
 8004922:	f7fe fcc1 	bl	80032a8 <DT_InitRegister>

  // main signal function output (external)
  FuncO_ApplyPreset_Fast(eDefaultFuncPreset);
 8004926:	2000      	movs	r0, #0
 8004928:	f7fe ff00 	bl	800372c <FuncO_ApplyPreset_Fast>
  //HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //TIM8->ARR = sin1_max_arr;

  // DC bias output (internal)
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 800492c:	2110      	movs	r1, #16
 800492e:	482b      	ldr	r0, [pc, #172]	; (80049dc <main+0x104>)
 8004930:	f002 fc3d 	bl	80071ae <HAL_DAC_Start>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, sine_data_table, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, square_data_table, SQUARE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, unitimpulse_data_table, UNITIMPULSE_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_data_table, SAW_DATA_SIZE, DAC_ALIGN_12B_R);
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, saw_rev_data_table, SAW_REV_DATA_SIZE, DAC_ALIGN_12B_R);
  HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, triangle_data_table, TRIANGLE_DATA_SIZE, DAC_ALIGN_12B_R);
 8004934:	2300      	movs	r3, #0
 8004936:	9300      	str	r3, [sp, #0]
 8004938:	2378      	movs	r3, #120	; 0x78
 800493a:	4a29      	ldr	r2, [pc, #164]	; (80049e0 <main+0x108>)
 800493c:	2100      	movs	r1, #0
 800493e:	4829      	ldr	r0, [pc, #164]	; (80049e4 <main+0x10c>)
 8004940:	f002 fc88 	bl	8007254 <HAL_DAC_Start_DMA>
  //HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

#ifndef DISABLE_ALL_TIMERS

  // single clock to run all DAC channels. TODO add independent clocks
  HAL_TIM_Base_Start(&htim8);
 8004944:	4828      	ldr	r0, [pc, #160]	; (80049e8 <main+0x110>)
 8004946:	f004 ffef 	bl	8009928 <HAL_TIM_Base_Start>
  FreqO_ApplyPreset(eDefaultFreqPreset);
 800494a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800494e:	f7fe fe29 	bl	80035a4 <FreqO_ApplyPreset>

#endif //DISABLE_ALL_TIMERS

  // DC bias inversion
  HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 8004952:	2201      	movs	r2, #1
 8004954:	2108      	movs	r1, #8
 8004956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800495a:	f003 fc69 	bl	8008230 <HAL_GPIO_WritePin>

  // PGA gain
  GO_ApplyPreset_Fast(eDefaultGainPreset);
 800495e:	2003      	movs	r0, #3
 8004960:	f7ff f802 	bl	8003968 <GO_ApplyPreset_Fast>
  //HAL_TIM_Base_Start_IT(&htim17);
#endif	//DISABLE_ALL_TIMERS


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 8004964:	2200      	movs	r2, #0
 8004966:	f44f 7180 	mov.w	r1, #256	; 0x100
 800496a:	4820      	ldr	r0, [pc, #128]	; (80049ec <main+0x114>)
 800496c:	f003 fc60 	bl	8008230 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 8004970:	2200      	movs	r2, #0
 8004972:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004976:	481d      	ldr	r0, [pc, #116]	; (80049ec <main+0x114>)
 8004978:	f003 fc5a 	bl	8008230 <HAL_GPIO_WritePin>

#ifdef TIM_TRIGGER_MODE
  // input capture on in TIM2 slave-mode TF1FP1

  // set HW switch to direct ext. trigger input to TIM pin
  HAL_GPIO_WritePin(TRIGMODE_GPIO_Port, TRIGMODE_Pin, GPIO_PIN_SET);
 800497c:	2201      	movs	r2, #1
 800497e:	2108      	movs	r1, #8
 8004980:	481a      	ldr	r0, [pc, #104]	; (80049ec <main+0x114>)
 8004982:	f003 fc55 	bl	8008230 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_SET);	// TS5A3357 Pin6
  //HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET); // TS5A3357 Pin5

  // clear slave mode select reg
  TIM2->SMCR &= ~(TIM_SMCR_SMS_0 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2);
 8004986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004990:	f023 0307 	bic.w	r3, r3, #7
 8004994:	6093      	str	r3, [r2, #8]

  // slave mode
  //TIM2->SMCR |= TIM_SMCR_SMS_2;						// SLAVE MODE: RESET
  TIM2->SMCR |= TIM_SMCR_SMS_0 | TIM_SMCR_SMS_2;	// SLAVE MODE: GATED
 8004996:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049a0:	f043 0305 	orr.w	r3, r3, #5
 80049a4:	6093      	str	r3, [r2, #8]
  //TIM2->SMCR |= TIM_SMCR_SMS_1 | TIM_SMCR_SMS_2;	// SLAVE MODE: TRIGGER

#ifndef DISABLE_ALL_TIMERS
  HAL_TIM_Base_Start_IT(&htim2);
 80049a6:	4812      	ldr	r0, [pc, #72]	; (80049f0 <main+0x118>)
 80049a8:	f004 ffec 	bl	8009984 <HAL_TIM_Base_Start_IT>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 80049ac:	4811      	ldr	r0, [pc, #68]	; (80049f4 <main+0x11c>)
 80049ae:	f004 ffbb 	bl	8009928 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 80049b2:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <main+0x120>)
 80049b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049b8:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 80049ba:	4b0f      	ldr	r3, [pc, #60]	; (80049f8 <main+0x120>)
 80049bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049c0:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 80049c2:	f7fc f919 	bl	8000bf8 <DM_Init>
  DM_PostInit();
 80049c6:	f7fc f925 	bl	8000c14 <DM_PostInit>

  // DM_UpdateDisplay()
  HAL_TIM_Base_Start_IT(&htim15);
 80049ca:	480c      	ldr	r0, [pc, #48]	; (80049fc <main+0x124>)
 80049cc:	f004 ffda 	bl	8009984 <HAL_TIM_Base_Start_IT>

  //HAL_TIM_Base_Start_IT(&htim16);

  // debounce timer
  HAL_TIM_Base_Start(&htim5);
 80049d0:	480b      	ldr	r0, [pc, #44]	; (8004a00 <main+0x128>)
 80049d2:	f004 ffa9 	bl	8009928 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	EM_ProcessEvent();
 80049d6:	f7fe f8ff 	bl	8002bd8 <EM_ProcessEvent>
 80049da:	e7fc      	b.n	80049d6 <main+0xfe>
 80049dc:	20001530 	.word	0x20001530
 80049e0:	20000e68 	.word	0x20000e68
 80049e4:	2000151c 	.word	0x2000151c
 80049e8:	20001668 	.word	0x20001668
 80049ec:	48000800 	.word	0x48000800
 80049f0:	200017e4 	.word	0x200017e4
 80049f4:	20001798 	.word	0x20001798
 80049f8:	40001000 	.word	0x40001000
 80049fc:	200016b4 	.word	0x200016b4
 8004a00:	2000174c 	.word	0x2000174c

08004a04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b0a8      	sub	sp, #160	; 0xa0
 8004a08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a0a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004a0e:	2238      	movs	r2, #56	; 0x38
 8004a10:	2100      	movs	r1, #0
 8004a12:	4618      	mov	r0, r3
 8004a14:	f007 fa58 	bl	800bec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a18:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]
 8004a20:	605a      	str	r2, [r3, #4]
 8004a22:	609a      	str	r2, [r3, #8]
 8004a24:	60da      	str	r2, [r3, #12]
 8004a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a28:	463b      	mov	r3, r7
 8004a2a:	2254      	movs	r2, #84	; 0x54
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f007 fa4a 	bl	800bec8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004a34:	2000      	movs	r0, #0
 8004a36:	f003 fc13 	bl	8008260 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8004a3a:	2322      	movs	r3, #34	; 0x22
 8004a3c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004a3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a42:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004a44:	2340      	movs	r3, #64	; 0x40
 8004a46:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a4e:	2302      	movs	r3, #2
 8004a50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004a54:	2302      	movs	r3, #2
 8004a56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8004a5a:	2302      	movs	r3, #2
 8004a5c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8004a60:	232a      	movs	r3, #42	; 0x2a
 8004a62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004a66:	2302      	movs	r3, #2
 8004a68:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8004a6c:	2304      	movs	r3, #4
 8004a6e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004a72:	2302      	movs	r3, #2
 8004a74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a78:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f003 fc93 	bl	80083a8 <HAL_RCC_OscConfig>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8004a88:	f000 f82a 	bl	8004ae0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004a8c:	230f      	movs	r3, #15
 8004a8e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004a90:	2303      	movs	r3, #3
 8004a92:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004a94:	2300      	movs	r3, #0
 8004a96:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8004aa0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004aa4:	2108      	movs	r1, #8
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f003 ff96 	bl	80089d8 <HAL_RCC_ClockConfig>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8004ab2:	f000 f815 	bl	8004ae0 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 8004ab6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004aba:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8004abc:	2300      	movs	r3, #0
 8004abe:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004ac0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8004ac4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ac6:	463b      	mov	r3, r7
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f004 f975 	bl	8008db8 <HAL_RCCEx_PeriphCLKConfig>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004ad4:	f000 f804 	bl	8004ae0 <Error_Handler>
  }
}
 8004ad8:	bf00      	nop
 8004ada:	37a0      	adds	r7, #160	; 0xa0
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004ae4:	bf00      	nop
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f043 0204 	orr.w	r2, r3, #4
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	601a      	str	r2, [r3, #0]
}
 8004b02:	bf00      	nop
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
	...

08004b10 <LL_AHB2_GRP1_EnableClock>:
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004b18:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004b1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b1c:	4907      	ldr	r1, [pc, #28]	; (8004b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004b24:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
}
 8004b30:	bf00      	nop
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40021000 	.word	0x40021000

08004b40 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 8004b44:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8004b48:	f7ff ffe2 	bl	8004b10 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 8004b4c:	4802      	ldr	r0, [pc, #8]	; (8004b58 <MX_RNG_Init+0x18>)
 8004b4e:	f7ff ffce 	bl	8004aee <LL_RNG_Enable>

}
 8004b52:	bf00      	nop
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	50060800 	.word	0x50060800

08004b5c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8004b60:	4b1b      	ldr	r3, [pc, #108]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b62:	4a1c      	ldr	r2, [pc, #112]	; (8004bd4 <MX_SPI3_Init+0x78>)
 8004b64:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004b66:	4b1a      	ldr	r3, [pc, #104]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004b6c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004b6e:	4b18      	ldr	r3, [pc, #96]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b74:	4b16      	ldr	r3, [pc, #88]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b76:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004b7a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b7c:	4b14      	ldr	r3, [pc, #80]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004b82:	4b13      	ldr	r3, [pc, #76]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b84:	2200      	movs	r2, #0
 8004b86:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004b88:	4b11      	ldr	r3, [pc, #68]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b8e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004b90:	4b0f      	ldr	r3, [pc, #60]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b92:	2210      	movs	r2, #16
 8004b94:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004b96:	4b0e      	ldr	r3, [pc, #56]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004b9c:	4b0c      	ldr	r3, [pc, #48]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ba2:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004ba8:	4b09      	ldr	r3, [pc, #36]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004baa:	2207      	movs	r2, #7
 8004bac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004bae:	4b08      	ldr	r3, [pc, #32]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004bb4:	4b06      	ldr	r3, [pc, #24]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004bb6:	2208      	movs	r2, #8
 8004bb8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004bba:	4805      	ldr	r0, [pc, #20]	; (8004bd0 <MX_SPI3_Init+0x74>)
 8004bbc:	f004 fb48 	bl	8009250 <HAL_SPI_Init>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d001      	beq.n	8004bca <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8004bc6:	f7ff ff8b 	bl	8004ae0 <Error_Handler>
  }

}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	20001604 	.word	0x20001604
 8004bd4:	40003c00 	.word	0x40003c00

08004bd8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b08a      	sub	sp, #40	; 0x28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be0:	f107 0314 	add.w	r3, r7, #20
 8004be4:	2200      	movs	r2, #0
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	605a      	str	r2, [r3, #4]
 8004bea:	609a      	str	r2, [r3, #8]
 8004bec:	60da      	str	r2, [r3, #12]
 8004bee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a17      	ldr	r2, [pc, #92]	; (8004c54 <HAL_SPI_MspInit+0x7c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d128      	bne.n	8004c4c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004bfa:	4b17      	ldr	r3, [pc, #92]	; (8004c58 <HAL_SPI_MspInit+0x80>)
 8004bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfe:	4a16      	ldr	r2, [pc, #88]	; (8004c58 <HAL_SPI_MspInit+0x80>)
 8004c00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c04:	6593      	str	r3, [r2, #88]	; 0x58
 8004c06:	4b14      	ldr	r3, [pc, #80]	; (8004c58 <HAL_SPI_MspInit+0x80>)
 8004c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c0e:	613b      	str	r3, [r7, #16]
 8004c10:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c12:	4b11      	ldr	r3, [pc, #68]	; (8004c58 <HAL_SPI_MspInit+0x80>)
 8004c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c16:	4a10      	ldr	r2, [pc, #64]	; (8004c58 <HAL_SPI_MspInit+0x80>)
 8004c18:	f043 0304 	orr.w	r3, r3, #4
 8004c1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c1e:	4b0e      	ldr	r3, [pc, #56]	; (8004c58 <HAL_SPI_MspInit+0x80>)
 8004c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c22:	f003 0304 	and.w	r3, r3, #4
 8004c26:	60fb      	str	r3, [r7, #12]
 8004c28:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004c2a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c30:	2302      	movs	r3, #2
 8004c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c34:	2300      	movs	r3, #0
 8004c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004c3c:	2306      	movs	r3, #6
 8004c3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c40:	f107 0314 	add.w	r3, r7, #20
 8004c44:	4619      	mov	r1, r3
 8004c46:	4805      	ldr	r0, [pc, #20]	; (8004c5c <HAL_SPI_MspInit+0x84>)
 8004c48:	f003 f970 	bl	8007f2c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8004c4c:	bf00      	nop
 8004c4e:	3728      	adds	r7, #40	; 0x28
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40003c00 	.word	0x40003c00
 8004c58:	40021000 	.word	0x40021000
 8004c5c:	48000800 	.word	0x48000800

08004c60 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004c64:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	4a04      	ldr	r2, [pc, #16]	; (8004c7c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8004c6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c6e:	6093      	str	r3, [r2, #8]
}
 8004c70:	bf00      	nop
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
 8004c7a:	bf00      	nop
 8004c7c:	40007000 	.word	0x40007000

08004c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c86:	4b0f      	ldr	r3, [pc, #60]	; (8004cc4 <HAL_MspInit+0x44>)
 8004c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c8a:	4a0e      	ldr	r2, [pc, #56]	; (8004cc4 <HAL_MspInit+0x44>)
 8004c8c:	f043 0301 	orr.w	r3, r3, #1
 8004c90:	6613      	str	r3, [r2, #96]	; 0x60
 8004c92:	4b0c      	ldr	r3, [pc, #48]	; (8004cc4 <HAL_MspInit+0x44>)
 8004c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	607b      	str	r3, [r7, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c9e:	4b09      	ldr	r3, [pc, #36]	; (8004cc4 <HAL_MspInit+0x44>)
 8004ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca2:	4a08      	ldr	r2, [pc, #32]	; (8004cc4 <HAL_MspInit+0x44>)
 8004ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca8:	6593      	str	r3, [r2, #88]	; 0x58
 8004caa:	4b06      	ldr	r3, [pc, #24]	; (8004cc4 <HAL_MspInit+0x44>)
 8004cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb2:	603b      	str	r3, [r7, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8004cb6:	f7ff ffd3 	bl	8004c60 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	40021000 	.word	0x40021000

08004cc8 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8004cd0:	4b07      	ldr	r3, [pc, #28]	; (8004cf0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8004cd2:	695a      	ldr	r2, [r3, #20]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	687a      	ldr	r2, [r7, #4]
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d101      	bne.n	8004ce2 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e000      	b.n	8004ce4 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004ce2:	2300      	movs	r3, #0
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	40010400 	.word	0x40010400

08004cf4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004cfc:	4a04      	ldr	r2, [pc, #16]	; (8004d10 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6153      	str	r3, [r2, #20]
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	40010400 	.word	0x40010400

08004d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004d18:	bf00      	nop
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr

08004d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d22:	b480      	push	{r7}
 8004d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d26:	e7fe      	b.n	8004d26 <HardFault_Handler+0x4>

08004d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d2c:	e7fe      	b.n	8004d2c <MemManage_Handler+0x4>

08004d2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d32:	e7fe      	b.n	8004d32 <BusFault_Handler+0x4>

08004d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d38:	e7fe      	b.n	8004d38 <UsageFault_Handler+0x4>

08004d3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d3e:	bf00      	nop
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d4c:	bf00      	nop
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d56:	b480      	push	{r7}
 8004d58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d5a:	bf00      	nop
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d68:	f000 fd70 	bl	800584c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d6c:	bf00      	nop
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004d74:	2001      	movs	r0, #1
 8004d76:	f7ff ffa7 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <EXTI0_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evRedBtn);
 8004d80:	2004      	movs	r0, #4
 8004d82:	f7fe fa07 	bl	8003194 <EM_SetNewEvent>
		printf("'Red' BTN3_EXTI0_Pin\n");
 8004d86:	4807      	ldr	r0, [pc, #28]	; (8004da4 <EXTI0_IRQHandler+0x34>)
 8004d88:	f007 fd5e 	bl	800c848 <puts>
	}

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8004d8c:	2001      	movs	r0, #1
 8004d8e:	f7ff ff9b 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d002      	beq.n	8004d9e <EXTI0_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8004d98:	2001      	movs	r0, #1
 8004d9a:	f7ff ffab 	bl	8004cf4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004d9e:	bf00      	nop
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	0800eb8c 	.word	0x0800eb8c

08004da8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004dac:	2002      	movs	r0, #2
 8004dae:	f7ff ff8b 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d005      	beq.n	8004dc4 <EXTI1_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evGreenBtn);
 8004db8:	2002      	movs	r0, #2
 8004dba:	f7fe f9eb 	bl	8003194 <EM_SetNewEvent>
		printf("'Green' BTN4_EXTI1_Pin\n");
 8004dbe:	4807      	ldr	r0, [pc, #28]	; (8004ddc <EXTI1_IRQHandler+0x34>)
 8004dc0:	f007 fd42 	bl	800c848 <puts>
	}


  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8004dc4:	2002      	movs	r0, #2
 8004dc6:	f7ff ff7f 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <EXTI1_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8004dd0:	2002      	movs	r0, #2
 8004dd2:	f7ff ff8f 	bl	8004cf4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	0800eba4 	.word	0x0800eba4

08004de0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8004de4:	2004      	movs	r0, #4
 8004de6:	f7ff ff6f 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d005      	beq.n	8004dfc <EXTI2_IRQHandler+0x1c>
	{
		EM_SetNewEvent(evEncoderPush);
 8004df0:	2006      	movs	r0, #6
 8004df2:	f7fe f9cf 	bl	8003194 <EM_SetNewEvent>
		printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8004df6:	4807      	ldr	r0, [pc, #28]	; (8004e14 <EXTI2_IRQHandler+0x34>)
 8004df8:	f007 fd26 	bl	800c848 <puts>
	}


  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8004dfc:	2004      	movs	r0, #4
 8004dfe:	f7ff ff63 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <EXTI2_IRQHandler+0x2e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8004e08:	2004      	movs	r0, #4
 8004e0a:	f7ff ff73 	bl	8004cf4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	0800ebbc 	.word	0x0800ebbc

08004e18 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	//printf("Test\n");
	//printf("%lu\n", trigger_input[0]);
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004e1c:	4802      	ldr	r0, [pc, #8]	; (8004e28 <DMA1_Channel1_IRQHandler+0x10>)
 8004e1e:	f002 ff35 	bl	8007c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	20001498 	.word	0x20001498

08004e2c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8004e30:	4802      	ldr	r0, [pc, #8]	; (8004e3c <DMA1_Channel2_IRQHandler+0x10>)
 8004e32:	f002 ff2b 	bl	8007c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20001544 	.word	0x20001544

08004e40 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8004e44:	4802      	ldr	r0, [pc, #8]	; (8004e50 <DMA1_Channel3_IRQHandler+0x10>)
 8004e46:	f002 ff21 	bl	8007c8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	200015a4 	.word	0x200015a4

08004e54 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
	DM_UpdateDisplay();
 8004e58:	f7fb fff0 	bl	8000e3c <DM_UpdateDisplay>
		EM_SetNewEvent(evEncoderSet);

	}
	EM_SetLastEncoderValue(TIM1->CNT);
*/
	if((TIM1->SR & TIM_SR_IDXF) == TIM_SR_IDXF)
 8004e5c:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <TIM1_BRK_TIM15_IRQHandler+0x60>)
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e68:	d108      	bne.n	8004e7c <TIM1_BRK_TIM15_IRQHandler+0x28>
	{
		printf("Encoder turned\n");
 8004e6a:	4813      	ldr	r0, [pc, #76]	; (8004eb8 <TIM1_BRK_TIM15_IRQHandler+0x64>)
 8004e6c:	f007 fcec 	bl	800c848 <puts>
		TIM1->SR &= ~(TIM_SR_IDXF);
 8004e70:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <TIM1_BRK_TIM15_IRQHandler+0x60>)
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	4a0f      	ldr	r2, [pc, #60]	; (8004eb4 <TIM1_BRK_TIM15_IRQHandler+0x60>)
 8004e76:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004e7a:	6113      	str	r3, [r2, #16]
	}

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8004e7c:	4b0d      	ldr	r3, [pc, #52]	; (8004eb4 <TIM1_BRK_TIM15_IRQHandler+0x60>)
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e88:	d10b      	bne.n	8004ea2 <TIM1_BRK_TIM15_IRQHandler+0x4e>
	{
		EM_SetNewEvent(evEncoderSet);
 8004e8a:	2005      	movs	r0, #5
 8004e8c:	f7fe f982 	bl	8003194 <EM_SetNewEvent>
		printf("Encoder new direction\n");
 8004e90:	480a      	ldr	r0, [pc, #40]	; (8004ebc <TIM1_BRK_TIM15_IRQHandler+0x68>)
 8004e92:	f007 fcd9 	bl	800c848 <puts>
		TIM1->SR &= ~(TIM_SR_DIRF);
 8004e96:	4b07      	ldr	r3, [pc, #28]	; (8004eb4 <TIM1_BRK_TIM15_IRQHandler+0x60>)
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	4a06      	ldr	r2, [pc, #24]	; (8004eb4 <TIM1_BRK_TIM15_IRQHandler+0x60>)
 8004e9c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ea0:	6113      	str	r3, [r2, #16]
	}
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ea2:	4807      	ldr	r0, [pc, #28]	; (8004ec0 <TIM1_BRK_TIM15_IRQHandler+0x6c>)
 8004ea4:	f004 fe79 	bl	8009b9a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8004ea8:	4806      	ldr	r0, [pc, #24]	; (8004ec4 <TIM1_BRK_TIM15_IRQHandler+0x70>)
 8004eaa:	f004 fe76 	bl	8009b9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	40012c00 	.word	0x40012c00
 8004eb8:	0800ebd8 	.word	0x0800ebd8
 8004ebc:	0800ebe8 	.word	0x0800ebe8
 8004ec0:	20001798 	.word	0x20001798
 8004ec4:	200016b4 	.word	0x200016b4

08004ec8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	//snprintf(control_pressed, sizeof(control_pressed), " ");
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ecc:	4803      	ldr	r0, [pc, #12]	; (8004edc <TIM1_UP_TIM16_IRQHandler+0x14>)
 8004ece:	f004 fe64 	bl	8009b9a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8004ed2:	4803      	ldr	r0, [pc, #12]	; (8004ee0 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8004ed4:	f004 fe61 	bl	8009b9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004ed8:	bf00      	nop
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	20001798 	.word	0x20001798
 8004ee0:	20001830 	.word	0x20001830

08004ee4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	update_dc_bias_sweep();
 8004ee8:	f7ff f94a 	bl	8004180 <update_dc_bias_sweep>




  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004eec:	4803      	ldr	r0, [pc, #12]	; (8004efc <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 8004eee:	f004 fe54 	bl	8009b9a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 8004ef2:	4803      	ldr	r0, [pc, #12]	; (8004f00 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 8004ef4:	f004 fe51 	bl	8009b9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8004ef8:	bf00      	nop
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	20001798 	.word	0x20001798
 8004f00:	20001700 	.word	0x20001700

08004f04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004f08:	4802      	ldr	r0, [pc, #8]	; (8004f14 <TIM2_IRQHandler+0x10>)
 8004f0a:	f004 fe46 	bl	8009b9a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004f0e:	bf00      	nop
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	200017e4 	.word	0x200017e4

08004f18 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004f1c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004f20:	f7ff fed2 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d005      	beq.n	8004f36 <EXTI15_10_IRQHandler+0x1e>
	{

		EM_SetNewEvent(evBlueBtn);
 8004f2a:	2001      	movs	r0, #1
 8004f2c:	f7fe f932 	bl	8003194 <EM_SetNewEvent>
		printf("'Blue' BTN1_EXTI14_Pin\n");
 8004f30:	4813      	ldr	r0, [pc, #76]	; (8004f80 <EXTI15_10_IRQHandler+0x68>)
 8004f32:	f007 fc89 	bl	800c848 <puts>
	}
	if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004f36:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004f3a:	f7ff fec5 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d005      	beq.n	8004f50 <EXTI15_10_IRQHandler+0x38>
	{
		EM_SetNewEvent(evYellowBtn);
 8004f44:	2003      	movs	r0, #3
 8004f46:	f7fe f925 	bl	8003194 <EM_SetNewEvent>
		printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004f4a:	480e      	ldr	r0, [pc, #56]	; (8004f84 <EXTI15_10_IRQHandler+0x6c>)
 8004f4c:	f007 fc7c 	bl	800c848 <puts>
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8004f50:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004f54:	f7ff feb8 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <EXTI15_10_IRQHandler+0x4e>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8004f5e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004f62:	f7ff fec7 	bl	8004cf4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8004f66:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004f6a:	f7ff fead 	bl	8004cc8 <LL_EXTI_IsActiveFlag_0_31>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <EXTI15_10_IRQHandler+0x64>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8004f74:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004f78:	f7ff febc 	bl	8004cf4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f7c:	bf00      	nop
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	0800ec00 	.word	0x0800ec00
 8004f84:	0800ec18 	.word	0x0800ec18

08004f88 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f94:	2300      	movs	r3, #0
 8004f96:	617b      	str	r3, [r7, #20]
 8004f98:	e00a      	b.n	8004fb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004f9a:	f3af 8000 	nop.w
 8004f9e:	4601      	mov	r1, r0
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	1c5a      	adds	r2, r3, #1
 8004fa4:	60ba      	str	r2, [r7, #8]
 8004fa6:	b2ca      	uxtb	r2, r1
 8004fa8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	3301      	adds	r3, #1
 8004fae:	617b      	str	r3, [r7, #20]
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	dbf0      	blt.n	8004f9a <_read+0x12>
	}

return len;
 8004fb8:	687b      	ldr	r3, [r7, #4]
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3718      	adds	r7, #24
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004fc2:	b480      	push	{r7}
 8004fc4:	b083      	sub	sp, #12
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
	return -1;
 8004fca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b083      	sub	sp, #12
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
 8004fe2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004fea:	605a      	str	r2, [r3, #4]
	return 0;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr

08004ffa <_isatty>:

int _isatty(int file)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
	return 1;
 8005002:	2301      	movs	r3, #1
}
 8005004:	4618      	mov	r0, r3
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
	return 0;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
	...

0800502c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005034:	4b11      	ldr	r3, [pc, #68]	; (800507c <_sbrk+0x50>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d102      	bne.n	8005042 <_sbrk+0x16>
		heap_end = &end;
 800503c:	4b0f      	ldr	r3, [pc, #60]	; (800507c <_sbrk+0x50>)
 800503e:	4a10      	ldr	r2, [pc, #64]	; (8005080 <_sbrk+0x54>)
 8005040:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005042:	4b0e      	ldr	r3, [pc, #56]	; (800507c <_sbrk+0x50>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005048:	4b0c      	ldr	r3, [pc, #48]	; (800507c <_sbrk+0x50>)
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4413      	add	r3, r2
 8005050:	466a      	mov	r2, sp
 8005052:	4293      	cmp	r3, r2
 8005054:	d907      	bls.n	8005066 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005056:	f006 ff0d 	bl	800be74 <__errno>
 800505a:	4602      	mov	r2, r0
 800505c:	230c      	movs	r3, #12
 800505e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005060:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005064:	e006      	b.n	8005074 <_sbrk+0x48>
	}

	heap_end += incr;
 8005066:	4b05      	ldr	r3, [pc, #20]	; (800507c <_sbrk+0x50>)
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4413      	add	r3, r2
 800506e:	4a03      	ldr	r2, [pc, #12]	; (800507c <_sbrk+0x50>)
 8005070:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005072:	68fb      	ldr	r3, [r7, #12]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20001420 	.word	0x20001420
 8005080:	20001888 	.word	0x20001888

08005084 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005088:	4b08      	ldr	r3, [pc, #32]	; (80050ac <SystemInit+0x28>)
 800508a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800508e:	4a07      	ldr	r2, [pc, #28]	; (80050ac <SystemInit+0x28>)
 8005090:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005094:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005098:	4b04      	ldr	r3, [pc, #16]	; (80050ac <SystemInit+0x28>)
 800509a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800509e:	609a      	str	r2, [r3, #8]
#endif
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	e000ed00 	.word	0xe000ed00

080050b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b09a      	sub	sp, #104	; 0x68
 80050b4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80050b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80050ba:	2224      	movs	r2, #36	; 0x24
 80050bc:	2100      	movs	r1, #0
 80050be:	4618      	mov	r0, r3
 80050c0:	f006 ff02 	bl	800bec8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	605a      	str	r2, [r3, #4]
 80050ce:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80050d0:	1d3b      	adds	r3, r7, #4
 80050d2:	2234      	movs	r2, #52	; 0x34
 80050d4:	2100      	movs	r1, #0
 80050d6:	4618      	mov	r0, r3
 80050d8:	f006 fef6 	bl	800bec8 <memset>

  htim1.Instance = TIM1;
 80050dc:	4b2a      	ldr	r3, [pc, #168]	; (8005188 <MX_TIM1_Init+0xd8>)
 80050de:	4a2b      	ldr	r2, [pc, #172]	; (800518c <MX_TIM1_Init+0xdc>)
 80050e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80050e2:	4b29      	ldr	r3, [pc, #164]	; (8005188 <MX_TIM1_Init+0xd8>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80050e8:	4b27      	ldr	r3, [pc, #156]	; (8005188 <MX_TIM1_Init+0xd8>)
 80050ea:	2240      	movs	r2, #64	; 0x40
 80050ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80050ee:	4b26      	ldr	r3, [pc, #152]	; (8005188 <MX_TIM1_Init+0xd8>)
 80050f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050f6:	4b24      	ldr	r3, [pc, #144]	; (8005188 <MX_TIM1_Init+0xd8>)
 80050f8:	2200      	movs	r2, #0
 80050fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80050fc:	4b22      	ldr	r3, [pc, #136]	; (8005188 <MX_TIM1_Init+0xd8>)
 80050fe:	2200      	movs	r2, #0
 8005100:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005102:	4b21      	ldr	r3, [pc, #132]	; (8005188 <MX_TIM1_Init+0xd8>)
 8005104:	2200      	movs	r2, #0
 8005106:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005108:	2303      	movs	r3, #3
 800510a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800510c:	2300      	movs	r3, #0
 800510e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005110:	2301      	movs	r3, #1
 8005112:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005114:	2300      	movs	r3, #0
 8005116:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8005118:	2300      	movs	r3, #0
 800511a:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800511c:	2300      	movs	r3, #0
 800511e:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005120:	2301      	movs	r3, #1
 8005122:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005124:	2300      	movs	r3, #0
 8005126:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8005128:	2300      	movs	r3, #0
 800512a:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800512c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005130:	4619      	mov	r1, r3
 8005132:	4815      	ldr	r0, [pc, #84]	; (8005188 <MX_TIM1_Init+0xd8>)
 8005134:	f004 fc8b 	bl	8009a4e <HAL_TIM_Encoder_Init>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800513e:	f7ff fccf 	bl	8004ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005142:	2320      	movs	r3, #32
 8005144:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005146:	2300      	movs	r3, #0
 8005148:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800514a:	2300      	movs	r3, #0
 800514c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800514e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005152:	4619      	mov	r1, r3
 8005154:	480c      	ldr	r0, [pc, #48]	; (8005188 <MX_TIM1_Init+0xd8>)
 8005156:	f005 fa03 	bl	800a560 <HAL_TIMEx_MasterConfigSynchronization>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d001      	beq.n	8005164 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8005160:	f7ff fcbe 	bl	8004ae0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005164:	2300      	movs	r3, #0
 8005166:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005168:	2300      	movs	r3, #0
 800516a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800516c:	1d3b      	adds	r3, r7, #4
 800516e:	4619      	mov	r1, r3
 8005170:	4805      	ldr	r0, [pc, #20]	; (8005188 <MX_TIM1_Init+0xd8>)
 8005172:	f005 fa8b 	bl	800a68c <HAL_TIMEx_ConfigBreakDeadTime>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 800517c:	f7ff fcb0 	bl	8004ae0 <Error_Handler>
  }

}
 8005180:	bf00      	nop
 8005182:	3768      	adds	r7, #104	; 0x68
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	20001798 	.word	0x20001798
 800518c:	40012c00 	.word	0x40012c00

08005190 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b08c      	sub	sp, #48	; 0x30
 8005194:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005196:	f107 0320 	add.w	r3, r7, #32
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	605a      	str	r2, [r3, #4]
 80051a0:	609a      	str	r2, [r3, #8]
 80051a2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80051a4:	f107 030c 	add.w	r3, r7, #12
 80051a8:	2200      	movs	r2, #0
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	605a      	str	r2, [r3, #4]
 80051ae:	609a      	str	r2, [r3, #8]
 80051b0:	60da      	str	r2, [r3, #12]
 80051b2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051b4:	463b      	mov	r3, r7
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	605a      	str	r2, [r3, #4]
 80051bc:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80051be:	4b28      	ldr	r3, [pc, #160]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80051c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2047;
 80051c6:	4b26      	ldr	r3, [pc, #152]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051c8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80051cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051ce:	4b24      	ldr	r3, [pc, #144]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1024;
 80051d4:	4b22      	ldr	r3, [pc, #136]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051dc:	4b20      	ldr	r3, [pc, #128]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051de:	2200      	movs	r2, #0
 80051e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051e2:	4b1f      	ldr	r3, [pc, #124]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80051e8:	481d      	ldr	r0, [pc, #116]	; (8005260 <MX_TIM2_Init+0xd0>)
 80051ea:	f004 fb46 	bl	800987a <HAL_TIM_Base_Init>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d001      	beq.n	80051f8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80051f4:	f7ff fc74 	bl	8004ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80051f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80051fe:	f107 0320 	add.w	r3, r7, #32
 8005202:	4619      	mov	r1, r3
 8005204:	4816      	ldr	r0, [pc, #88]	; (8005260 <MX_TIM2_Init+0xd0>)
 8005206:	f004 fe47 	bl	8009e98 <HAL_TIM_ConfigClockSource>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8005210:	f7ff fc66 	bl	8004ae0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8005214:	2305      	movs	r3, #5
 8005216:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8005218:	2350      	movs	r3, #80	; 0x50
 800521a:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 800521c:	2300      	movs	r3, #0
 800521e:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8005220:	2300      	movs	r3, #0
 8005222:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8005224:	f107 030c 	add.w	r3, r7, #12
 8005228:	4619      	mov	r1, r3
 800522a:	480d      	ldr	r0, [pc, #52]	; (8005260 <MX_TIM2_Init+0xd0>)
 800522c:	f004 ff24 	bl	800a078 <HAL_TIM_SlaveConfigSynchro>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8005236:	f7ff fc53 	bl	8004ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800523a:	2300      	movs	r3, #0
 800523c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800523e:	2300      	movs	r3, #0
 8005240:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005242:	463b      	mov	r3, r7
 8005244:	4619      	mov	r1, r3
 8005246:	4806      	ldr	r0, [pc, #24]	; (8005260 <MX_TIM2_Init+0xd0>)
 8005248:	f005 f98a 	bl	800a560 <HAL_TIMEx_MasterConfigSynchronization>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d001      	beq.n	8005256 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8005252:	f7ff fc45 	bl	8004ae0 <Error_Handler>
  }

}
 8005256:	bf00      	nop
 8005258:	3730      	adds	r7, #48	; 0x30
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	200017e4 	.word	0x200017e4

08005264 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b088      	sub	sp, #32
 8005268:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800526a:	f107 0310 	add.w	r3, r7, #16
 800526e:	2200      	movs	r2, #0
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	605a      	str	r2, [r3, #4]
 8005274:	609a      	str	r2, [r3, #8]
 8005276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005278:	1d3b      	adds	r3, r7, #4
 800527a:	2200      	movs	r2, #0
 800527c:	601a      	str	r2, [r3, #0]
 800527e:	605a      	str	r2, [r3, #4]
 8005280:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8005282:	4b1e      	ldr	r3, [pc, #120]	; (80052fc <MX_TIM5_Init+0x98>)
 8005284:	4a1e      	ldr	r2, [pc, #120]	; (8005300 <MX_TIM5_Init+0x9c>)
 8005286:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 65535;
 8005288:	4b1c      	ldr	r3, [pc, #112]	; (80052fc <MX_TIM5_Init+0x98>)
 800528a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800528e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005290:	4b1a      	ldr	r3, [pc, #104]	; (80052fc <MX_TIM5_Init+0x98>)
 8005292:	2200      	movs	r2, #0
 8005294:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8005296:	4b19      	ldr	r3, [pc, #100]	; (80052fc <MX_TIM5_Init+0x98>)
 8005298:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800529c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800529e:	4b17      	ldr	r3, [pc, #92]	; (80052fc <MX_TIM5_Init+0x98>)
 80052a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052a4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052a6:	4b15      	ldr	r3, [pc, #84]	; (80052fc <MX_TIM5_Init+0x98>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80052ac:	4813      	ldr	r0, [pc, #76]	; (80052fc <MX_TIM5_Init+0x98>)
 80052ae:	f004 fae4 	bl	800987a <HAL_TIM_Base_Init>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d001      	beq.n	80052bc <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80052b8:	f7ff fc12 	bl	8004ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052c0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80052c2:	f107 0310 	add.w	r3, r7, #16
 80052c6:	4619      	mov	r1, r3
 80052c8:	480c      	ldr	r0, [pc, #48]	; (80052fc <MX_TIM5_Init+0x98>)
 80052ca:	f004 fde5 	bl	8009e98 <HAL_TIM_ConfigClockSource>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80052d4:	f7ff fc04 	bl	8004ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052d8:	2300      	movs	r3, #0
 80052da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052dc:	2300      	movs	r3, #0
 80052de:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80052e0:	1d3b      	adds	r3, r7, #4
 80052e2:	4619      	mov	r1, r3
 80052e4:	4805      	ldr	r0, [pc, #20]	; (80052fc <MX_TIM5_Init+0x98>)
 80052e6:	f005 f93b 	bl	800a560 <HAL_TIMEx_MasterConfigSynchronization>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 80052f0:	f7ff fbf6 	bl	8004ae0 <Error_Handler>
  }

}
 80052f4:	bf00      	nop
 80052f6:	3720      	adds	r7, #32
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	2000174c 	.word	0x2000174c
 8005300:	40000c00 	.word	0x40000c00

08005304 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b094      	sub	sp, #80	; 0x50
 8005308:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800530a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	605a      	str	r2, [r3, #4]
 8005314:	609a      	str	r2, [r3, #8]
 8005316:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005318:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800531c:	2200      	movs	r2, #0
 800531e:	601a      	str	r2, [r3, #0]
 8005320:	605a      	str	r2, [r3, #4]
 8005322:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005324:	463b      	mov	r3, r7
 8005326:	2234      	movs	r2, #52	; 0x34
 8005328:	2100      	movs	r1, #0
 800532a:	4618      	mov	r0, r3
 800532c:	f006 fdcc 	bl	800bec8 <memset>

  htim8.Instance = TIM8;
 8005330:	4b26      	ldr	r3, [pc, #152]	; (80053cc <MX_TIM8_Init+0xc8>)
 8005332:	4a27      	ldr	r2, [pc, #156]	; (80053d0 <MX_TIM8_Init+0xcc>)
 8005334:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005336:	4b25      	ldr	r3, [pc, #148]	; (80053cc <MX_TIM8_Init+0xc8>)
 8005338:	2200      	movs	r2, #0
 800533a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800533c:	4b23      	ldr	r3, [pc, #140]	; (80053cc <MX_TIM8_Init+0xc8>)
 800533e:	2200      	movs	r2, #0
 8005340:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8005342:	4b22      	ldr	r3, [pc, #136]	; (80053cc <MX_TIM8_Init+0xc8>)
 8005344:	2201      	movs	r2, #1
 8005346:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005348:	4b20      	ldr	r3, [pc, #128]	; (80053cc <MX_TIM8_Init+0xc8>)
 800534a:	2200      	movs	r2, #0
 800534c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800534e:	4b1f      	ldr	r3, [pc, #124]	; (80053cc <MX_TIM8_Init+0xc8>)
 8005350:	2200      	movs	r2, #0
 8005352:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005354:	4b1d      	ldr	r3, [pc, #116]	; (80053cc <MX_TIM8_Init+0xc8>)
 8005356:	2200      	movs	r2, #0
 8005358:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800535a:	481c      	ldr	r0, [pc, #112]	; (80053cc <MX_TIM8_Init+0xc8>)
 800535c:	f004 fa8d 	bl	800987a <HAL_TIM_Base_Init>
 8005360:	4603      	mov	r3, r0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d001      	beq.n	800536a <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8005366:	f7ff fbbb 	bl	8004ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800536a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800536e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005370:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005374:	4619      	mov	r1, r3
 8005376:	4815      	ldr	r0, [pc, #84]	; (80053cc <MX_TIM8_Init+0xc8>)
 8005378:	f004 fd8e 	bl	8009e98 <HAL_TIM_ConfigClockSource>
 800537c:	4603      	mov	r3, r0
 800537e:	2b00      	cmp	r3, #0
 8005380:	d001      	beq.n	8005386 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8005382:	f7ff fbad 	bl	8004ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005386:	2320      	movs	r3, #32
 8005388:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800538a:	2300      	movs	r3, #0
 800538c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800538e:	2300      	movs	r3, #0
 8005390:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005392:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005396:	4619      	mov	r1, r3
 8005398:	480c      	ldr	r0, [pc, #48]	; (80053cc <MX_TIM8_Init+0xc8>)
 800539a:	f005 f8e1 	bl	800a560 <HAL_TIMEx_MasterConfigSynchronization>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80053a4:	f7ff fb9c 	bl	8004ae0 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80053a8:	2300      	movs	r3, #0
 80053aa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80053ac:	2300      	movs	r3, #0
 80053ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80053b0:	463b      	mov	r3, r7
 80053b2:	4619      	mov	r1, r3
 80053b4:	4805      	ldr	r0, [pc, #20]	; (80053cc <MX_TIM8_Init+0xc8>)
 80053b6:	f005 f969 	bl	800a68c <HAL_TIMEx_ConfigBreakDeadTime>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 80053c0:	f7ff fb8e 	bl	8004ae0 <Error_Handler>
  }

}
 80053c4:	bf00      	nop
 80053c6:	3750      	adds	r7, #80	; 0x50
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	20001668 	.word	0x20001668
 80053d0:	40013400 	.word	0x40013400

080053d4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b088      	sub	sp, #32
 80053d8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80053da:	f107 0310 	add.w	r3, r7, #16
 80053de:	2200      	movs	r2, #0
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	605a      	str	r2, [r3, #4]
 80053e4:	609a      	str	r2, [r3, #8]
 80053e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80053e8:	1d3b      	adds	r3, r7, #4
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	605a      	str	r2, [r3, #4]
 80053f0:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 80053f2:	4b1f      	ldr	r3, [pc, #124]	; (8005470 <MX_TIM15_Init+0x9c>)
 80053f4:	4a1f      	ldr	r2, [pc, #124]	; (8005474 <MX_TIM15_Init+0xa0>)
 80053f6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 80053f8:	4b1d      	ldr	r3, [pc, #116]	; (8005470 <MX_TIM15_Init+0x9c>)
 80053fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053fe:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005400:	4b1b      	ldr	r3, [pc, #108]	; (8005470 <MX_TIM15_Init+0x9c>)
 8005402:	2200      	movs	r2, #0
 8005404:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8005406:	4b1a      	ldr	r3, [pc, #104]	; (8005470 <MX_TIM15_Init+0x9c>)
 8005408:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800540c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800540e:	4b18      	ldr	r3, [pc, #96]	; (8005470 <MX_TIM15_Init+0x9c>)
 8005410:	2200      	movs	r2, #0
 8005412:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8005414:	4b16      	ldr	r3, [pc, #88]	; (8005470 <MX_TIM15_Init+0x9c>)
 8005416:	2200      	movs	r2, #0
 8005418:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800541a:	4b15      	ldr	r3, [pc, #84]	; (8005470 <MX_TIM15_Init+0x9c>)
 800541c:	2200      	movs	r2, #0
 800541e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8005420:	4813      	ldr	r0, [pc, #76]	; (8005470 <MX_TIM15_Init+0x9c>)
 8005422:	f004 fa2a 	bl	800987a <HAL_TIM_Base_Init>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 800542c:	f7ff fb58 	bl	8004ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005430:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005434:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8005436:	f107 0310 	add.w	r3, r7, #16
 800543a:	4619      	mov	r1, r3
 800543c:	480c      	ldr	r0, [pc, #48]	; (8005470 <MX_TIM15_Init+0x9c>)
 800543e:	f004 fd2b 	bl	8009e98 <HAL_TIM_ConfigClockSource>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8005448:	f7ff fb4a 	bl	8004ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800544c:	2300      	movs	r3, #0
 800544e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005450:	2300      	movs	r3, #0
 8005452:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8005454:	1d3b      	adds	r3, r7, #4
 8005456:	4619      	mov	r1, r3
 8005458:	4805      	ldr	r0, [pc, #20]	; (8005470 <MX_TIM15_Init+0x9c>)
 800545a:	f005 f881 	bl	800a560 <HAL_TIMEx_MasterConfigSynchronization>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8005464:	f7ff fb3c 	bl	8004ae0 <Error_Handler>
  }

}
 8005468:	bf00      	nop
 800546a:	3720      	adds	r7, #32
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	200016b4 	.word	0x200016b4
 8005474:	40014000 	.word	0x40014000

08005478 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 800547c:	4b10      	ldr	r3, [pc, #64]	; (80054c0 <MX_TIM16_Init+0x48>)
 800547e:	4a11      	ldr	r2, [pc, #68]	; (80054c4 <MX_TIM16_Init+0x4c>)
 8005480:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1024;
 8005482:	4b0f      	ldr	r3, [pc, #60]	; (80054c0 <MX_TIM16_Init+0x48>)
 8005484:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005488:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800548a:	4b0d      	ldr	r3, [pc, #52]	; (80054c0 <MX_TIM16_Init+0x48>)
 800548c:	2200      	movs	r2, #0
 800548e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1024;
 8005490:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <MX_TIM16_Init+0x48>)
 8005492:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005496:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005498:	4b09      	ldr	r3, [pc, #36]	; (80054c0 <MX_TIM16_Init+0x48>)
 800549a:	2200      	movs	r2, #0
 800549c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800549e:	4b08      	ldr	r3, [pc, #32]	; (80054c0 <MX_TIM16_Init+0x48>)
 80054a0:	2200      	movs	r2, #0
 80054a2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054a4:	4b06      	ldr	r3, [pc, #24]	; (80054c0 <MX_TIM16_Init+0x48>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80054aa:	4805      	ldr	r0, [pc, #20]	; (80054c0 <MX_TIM16_Init+0x48>)
 80054ac:	f004 f9e5 	bl	800987a <HAL_TIM_Base_Init>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d001      	beq.n	80054ba <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80054b6:	f7ff fb13 	bl	8004ae0 <Error_Handler>
  }

}
 80054ba:	bf00      	nop
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	20001830 	.word	0x20001830
 80054c4:	40014400 	.word	0x40014400

080054c8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 80054cc:	4b0f      	ldr	r3, [pc, #60]	; (800550c <MX_TIM17_Init+0x44>)
 80054ce:	4a10      	ldr	r2, [pc, #64]	; (8005510 <MX_TIM17_Init+0x48>)
 80054d0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1023;
 80054d2:	4b0e      	ldr	r3, [pc, #56]	; (800550c <MX_TIM17_Init+0x44>)
 80054d4:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80054d8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054da:	4b0c      	ldr	r3, [pc, #48]	; (800550c <MX_TIM17_Init+0x44>)
 80054dc:	2200      	movs	r2, #0
 80054de:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 64;
 80054e0:	4b0a      	ldr	r3, [pc, #40]	; (800550c <MX_TIM17_Init+0x44>)
 80054e2:	2240      	movs	r2, #64	; 0x40
 80054e4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054e6:	4b09      	ldr	r3, [pc, #36]	; (800550c <MX_TIM17_Init+0x44>)
 80054e8:	2200      	movs	r2, #0
 80054ea:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80054ec:	4b07      	ldr	r3, [pc, #28]	; (800550c <MX_TIM17_Init+0x44>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054f2:	4b06      	ldr	r3, [pc, #24]	; (800550c <MX_TIM17_Init+0x44>)
 80054f4:	2200      	movs	r2, #0
 80054f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80054f8:	4804      	ldr	r0, [pc, #16]	; (800550c <MX_TIM17_Init+0x44>)
 80054fa:	f004 f9be 	bl	800987a <HAL_TIM_Base_Init>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8005504:	f7ff faec 	bl	8004ae0 <Error_Handler>
  }

}
 8005508:	bf00      	nop
 800550a:	bd80      	pop	{r7, pc}
 800550c:	20001700 	.word	0x20001700
 8005510:	40014800 	.word	0x40014800

08005514 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b08a      	sub	sp, #40	; 0x28
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800551c:	f107 0314 	add.w	r3, r7, #20
 8005520:	2200      	movs	r2, #0
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	605a      	str	r2, [r3, #4]
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	60da      	str	r2, [r3, #12]
 800552a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a23      	ldr	r2, [pc, #140]	; (80055c0 <HAL_TIM_Encoder_MspInit+0xac>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d13f      	bne.n	80055b6 <HAL_TIM_Encoder_MspInit+0xa2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005536:	4b23      	ldr	r3, [pc, #140]	; (80055c4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800553a:	4a22      	ldr	r2, [pc, #136]	; (80055c4 <HAL_TIM_Encoder_MspInit+0xb0>)
 800553c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005540:	6613      	str	r3, [r2, #96]	; 0x60
 8005542:	4b20      	ldr	r3, [pc, #128]	; (80055c4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005544:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800554e:	4b1d      	ldr	r3, [pc, #116]	; (80055c4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005552:	4a1c      	ldr	r2, [pc, #112]	; (80055c4 <HAL_TIM_Encoder_MspInit+0xb0>)
 8005554:	f043 0304 	orr.w	r3, r3, #4
 8005558:	64d3      	str	r3, [r2, #76]	; 0x4c
 800555a:	4b1a      	ldr	r3, [pc, #104]	; (80055c4 <HAL_TIM_Encoder_MspInit+0xb0>)
 800555c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005566:	2303      	movs	r3, #3
 8005568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800556a:	2302      	movs	r3, #2
 800556c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800556e:	2300      	movs	r3, #0
 8005570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005572:	2300      	movs	r3, #0
 8005574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8005576:	2302      	movs	r3, #2
 8005578:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800557a:	f107 0314 	add.w	r3, r7, #20
 800557e:	4619      	mov	r1, r3
 8005580:	4811      	ldr	r0, [pc, #68]	; (80055c8 <HAL_TIM_Encoder_MspInit+0xb4>)
 8005582:	f002 fcd3 	bl	8007f2c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005586:	2200      	movs	r2, #0
 8005588:	2100      	movs	r1, #0
 800558a:	2018      	movs	r0, #24
 800558c:	f001 fdb9 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005590:	2018      	movs	r0, #24
 8005592:	f001 fdd0 	bl	8007136 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8005596:	2200      	movs	r2, #0
 8005598:	2101      	movs	r1, #1
 800559a:	2019      	movs	r0, #25
 800559c:	f001 fdb1 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80055a0:	2019      	movs	r0, #25
 80055a2:	f001 fdc8 	bl	8007136 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 80055a6:	2200      	movs	r2, #0
 80055a8:	2101      	movs	r1, #1
 80055aa:	201a      	movs	r0, #26
 80055ac:	f001 fda9 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80055b0:	201a      	movs	r0, #26
 80055b2:	f001 fdc0 	bl	8007136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80055b6:	bf00      	nop
 80055b8:	3728      	adds	r7, #40	; 0x28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	40012c00 	.word	0x40012c00
 80055c4:	40021000 	.word	0x40021000
 80055c8:	48000800 	.word	0x48000800

080055cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b08e      	sub	sp, #56	; 0x38
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055d8:	2200      	movs	r2, #0
 80055da:	601a      	str	r2, [r3, #0]
 80055dc:	605a      	str	r2, [r3, #4]
 80055de:	609a      	str	r2, [r3, #8]
 80055e0:	60da      	str	r2, [r3, #12]
 80055e2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ec:	d131      	bne.n	8005652 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80055ee:	4b53      	ldr	r3, [pc, #332]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80055f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f2:	4a52      	ldr	r2, [pc, #328]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80055f4:	f043 0301 	orr.w	r3, r3, #1
 80055f8:	6593      	str	r3, [r2, #88]	; 0x58
 80055fa:	4b50      	ldr	r3, [pc, #320]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80055fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	623b      	str	r3, [r7, #32]
 8005604:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005606:	4b4d      	ldr	r3, [pc, #308]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 8005608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800560a:	4a4c      	ldr	r2, [pc, #304]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 800560c:	f043 0301 	orr.w	r3, r3, #1
 8005610:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005612:	4b4a      	ldr	r3, [pc, #296]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 8005614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	61fb      	str	r3, [r7, #28]
 800561c:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800561e:	2301      	movs	r3, #1
 8005620:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005622:	2302      	movs	r3, #2
 8005624:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005626:	2300      	movs	r3, #0
 8005628:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800562a:	2300      	movs	r3, #0
 800562c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800562e:	2301      	movs	r3, #1
 8005630:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005632:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005636:	4619      	mov	r1, r3
 8005638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800563c:	f002 fc76 	bl	8007f2c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8005640:	2200      	movs	r2, #0
 8005642:	2101      	movs	r1, #1
 8005644:	201c      	movs	r0, #28
 8005646:	f001 fd5c 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800564a:	201c      	movs	r0, #28
 800564c:	f001 fd73 	bl	8007136 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8005650:	e070      	b.n	8005734 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM5)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a3a      	ldr	r2, [pc, #232]	; (8005740 <HAL_TIM_Base_MspInit+0x174>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d10c      	bne.n	8005676 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800565c:	4b37      	ldr	r3, [pc, #220]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 800565e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005660:	4a36      	ldr	r2, [pc, #216]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 8005662:	f043 0308 	orr.w	r3, r3, #8
 8005666:	6593      	str	r3, [r2, #88]	; 0x58
 8005668:	4b34      	ldr	r3, [pc, #208]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 800566a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800566c:	f003 0308 	and.w	r3, r3, #8
 8005670:	61bb      	str	r3, [r7, #24]
 8005672:	69bb      	ldr	r3, [r7, #24]
}
 8005674:	e05e      	b.n	8005734 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM8)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a32      	ldr	r2, [pc, #200]	; (8005744 <HAL_TIM_Base_MspInit+0x178>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d10c      	bne.n	800569a <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005680:	4b2e      	ldr	r3, [pc, #184]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 8005682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005684:	4a2d      	ldr	r2, [pc, #180]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 8005686:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800568a:	6613      	str	r3, [r2, #96]	; 0x60
 800568c:	4b2b      	ldr	r3, [pc, #172]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 800568e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005690:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005694:	617b      	str	r3, [r7, #20]
 8005696:	697b      	ldr	r3, [r7, #20]
}
 8005698:	e04c      	b.n	8005734 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM15)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a2a      	ldr	r2, [pc, #168]	; (8005748 <HAL_TIM_Base_MspInit+0x17c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d114      	bne.n	80056ce <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80056a4:	4b25      	ldr	r3, [pc, #148]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80056a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056a8:	4a24      	ldr	r2, [pc, #144]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80056aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ae:	6613      	str	r3, [r2, #96]	; 0x60
 80056b0:	4b22      	ldr	r3, [pc, #136]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80056b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80056bc:	2200      	movs	r2, #0
 80056be:	2100      	movs	r1, #0
 80056c0:	2018      	movs	r0, #24
 80056c2:	f001 fd1e 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80056c6:	2018      	movs	r0, #24
 80056c8:	f001 fd35 	bl	8007136 <HAL_NVIC_EnableIRQ>
}
 80056cc:	e032      	b.n	8005734 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM16)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a1e      	ldr	r2, [pc, #120]	; (800574c <HAL_TIM_Base_MspInit+0x180>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d114      	bne.n	8005702 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80056d8:	4b18      	ldr	r3, [pc, #96]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80056da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056dc:	4a17      	ldr	r2, [pc, #92]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80056de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056e2:	6613      	str	r3, [r2, #96]	; 0x60
 80056e4:	4b15      	ldr	r3, [pc, #84]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 80056e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ec:	60fb      	str	r3, [r7, #12]
 80056ee:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 80056f0:	2200      	movs	r2, #0
 80056f2:	2101      	movs	r1, #1
 80056f4:	2019      	movs	r0, #25
 80056f6:	f001 fd04 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80056fa:	2019      	movs	r0, #25
 80056fc:	f001 fd1b 	bl	8007136 <HAL_NVIC_EnableIRQ>
}
 8005700:	e018      	b.n	8005734 <HAL_TIM_Base_MspInit+0x168>
  else if(tim_baseHandle->Instance==TIM17)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a12      	ldr	r2, [pc, #72]	; (8005750 <HAL_TIM_Base_MspInit+0x184>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d113      	bne.n	8005734 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800570c:	4b0b      	ldr	r3, [pc, #44]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 800570e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005710:	4a0a      	ldr	r2, [pc, #40]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 8005712:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005716:	6613      	str	r3, [r2, #96]	; 0x60
 8005718:	4b08      	ldr	r3, [pc, #32]	; (800573c <HAL_TIM_Base_MspInit+0x170>)
 800571a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800571c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005720:	60bb      	str	r3, [r7, #8]
 8005722:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8005724:	2200      	movs	r2, #0
 8005726:	2101      	movs	r1, #1
 8005728:	201a      	movs	r0, #26
 800572a:	f001 fcea 	bl	8007102 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800572e:	201a      	movs	r0, #26
 8005730:	f001 fd01 	bl	8007136 <HAL_NVIC_EnableIRQ>
}
 8005734:	bf00      	nop
 8005736:	3738      	adds	r7, #56	; 0x38
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	40021000 	.word	0x40021000
 8005740:	40000c00 	.word	0x40000c00
 8005744:	40013400 	.word	0x40013400
 8005748:	40014000 	.word	0x40014000
 800574c:	40014400 	.word	0x40014400
 8005750:	40014800 	.word	0x40014800

08005754 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005754:	480d      	ldr	r0, [pc, #52]	; (800578c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005756:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005758:	480d      	ldr	r0, [pc, #52]	; (8005790 <LoopForever+0x6>)
  ldr r1, =_edata
 800575a:	490e      	ldr	r1, [pc, #56]	; (8005794 <LoopForever+0xa>)
  ldr r2, =_sidata
 800575c:	4a0e      	ldr	r2, [pc, #56]	; (8005798 <LoopForever+0xe>)
  movs r3, #0
 800575e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005760:	e002      	b.n	8005768 <LoopCopyDataInit>

08005762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005766:	3304      	adds	r3, #4

08005768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800576a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800576c:	d3f9      	bcc.n	8005762 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800576e:	4a0b      	ldr	r2, [pc, #44]	; (800579c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005770:	4c0b      	ldr	r4, [pc, #44]	; (80057a0 <LoopForever+0x16>)
  movs r3, #0
 8005772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005774:	e001      	b.n	800577a <LoopFillZerobss>

08005776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005778:	3204      	adds	r2, #4

0800577a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800577a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800577c:	d3fb      	bcc.n	8005776 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800577e:	f7ff fc81 	bl	8005084 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005782:	f006 fb7d 	bl	800be80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005786:	f7ff f8a7 	bl	80048d8 <main>

0800578a <LoopForever>:

LoopForever:
    b LoopForever
 800578a:	e7fe      	b.n	800578a <LoopForever>
  ldr   r0, =_estack
 800578c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005790:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005794:	200013f8 	.word	0x200013f8
  ldr r2, =_sidata
 8005798:	0800f150 	.word	0x0800f150
  ldr r2, =_sbss
 800579c:	200013f8 	.word	0x200013f8
  ldr r4, =_ebss
 80057a0:	20001884 	.word	0x20001884

080057a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80057a4:	e7fe      	b.n	80057a4 <ADC1_2_IRQHandler>

080057a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80057ac:	2300      	movs	r3, #0
 80057ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057b0:	2003      	movs	r0, #3
 80057b2:	f001 fc9b 	bl	80070ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80057b6:	2000      	movs	r0, #0
 80057b8:	f000 f80e 	bl	80057d8 <HAL_InitTick>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	71fb      	strb	r3, [r7, #7]
 80057c6:	e001      	b.n	80057cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80057c8:	f7ff fa5a 	bl	8004c80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80057cc:	79fb      	ldrb	r3, [r7, #7]

}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3708      	adds	r7, #8
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
	...

080057d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80057e0:	2300      	movs	r3, #0
 80057e2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80057e4:	4b16      	ldr	r3, [pc, #88]	; (8005840 <HAL_InitTick+0x68>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d022      	beq.n	8005832 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80057ec:	4b15      	ldr	r3, [pc, #84]	; (8005844 <HAL_InitTick+0x6c>)
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	4b13      	ldr	r3, [pc, #76]	; (8005840 <HAL_InitTick+0x68>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80057f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80057fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005800:	4618      	mov	r0, r3
 8005802:	f001 fca6 	bl	8007152 <HAL_SYSTICK_Config>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10f      	bne.n	800582c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b0f      	cmp	r3, #15
 8005810:	d809      	bhi.n	8005826 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005812:	2200      	movs	r2, #0
 8005814:	6879      	ldr	r1, [r7, #4]
 8005816:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800581a:	f001 fc72 	bl	8007102 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800581e:	4a0a      	ldr	r2, [pc, #40]	; (8005848 <HAL_InitTick+0x70>)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6013      	str	r3, [r2, #0]
 8005824:	e007      	b.n	8005836 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	73fb      	strb	r3, [r7, #15]
 800582a:	e004      	b.n	8005836 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	73fb      	strb	r3, [r7, #15]
 8005830:	e001      	b.n	8005836 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005836:	7bfb      	ldrb	r3, [r7, #15]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	200001dc 	.word	0x200001dc
 8005844:	200001d4 	.word	0x200001d4
 8005848:	200001d8 	.word	0x200001d8

0800584c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005850:	4b05      	ldr	r3, [pc, #20]	; (8005868 <HAL_IncTick+0x1c>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4b05      	ldr	r3, [pc, #20]	; (800586c <HAL_IncTick+0x20>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4413      	add	r3, r2
 800585a:	4a03      	ldr	r2, [pc, #12]	; (8005868 <HAL_IncTick+0x1c>)
 800585c:	6013      	str	r3, [r2, #0]
}
 800585e:	bf00      	nop
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	2000187c 	.word	0x2000187c
 800586c:	200001dc 	.word	0x200001dc

08005870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005870:	b480      	push	{r7}
 8005872:	af00      	add	r7, sp, #0
  return uwTick;
 8005874:	4b03      	ldr	r3, [pc, #12]	; (8005884 <HAL_GetTick+0x14>)
 8005876:	681b      	ldr	r3, [r3, #0]
}
 8005878:	4618      	mov	r0, r3
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
 8005882:	bf00      	nop
 8005884:	2000187c 	.word	0x2000187c

08005888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005890:	f7ff ffee 	bl	8005870 <HAL_GetTick>
 8005894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058a0:	d004      	beq.n	80058ac <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80058a2:	4b09      	ldr	r3, [pc, #36]	; (80058c8 <HAL_Delay+0x40>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	4413      	add	r3, r2
 80058aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80058ac:	bf00      	nop
 80058ae:	f7ff ffdf 	bl	8005870 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d8f7      	bhi.n	80058ae <HAL_Delay+0x26>
  {
  }
}
 80058be:	bf00      	nop
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	200001dc 	.word	0x200001dc

080058cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	431a      	orrs	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	609a      	str	r2, [r3, #8]
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr

080058f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80058f2:	b480      	push	{r7}
 80058f4:	b083      	sub	sp, #12
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
 80058fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	431a      	orrs	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	609a      	str	r2, [r3, #8]
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005928:	4618      	mov	r0, r3
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005934:	b490      	push	{r4, r7}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
 8005940:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3360      	adds	r3, #96	; 0x60
 8005946:	461a      	mov	r2, r3
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	009b      	lsls	r3, r3, #2
 800594c:	4413      	add	r3, r2
 800594e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005950:	6822      	ldr	r2, [r4, #0]
 8005952:	4b08      	ldr	r3, [pc, #32]	; (8005974 <LL_ADC_SetOffset+0x40>)
 8005954:	4013      	ands	r3, r2
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	4313      	orrs	r3, r2
 8005962:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005966:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005968:	bf00      	nop
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bc90      	pop	{r4, r7}
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	03fff000 	.word	0x03fff000

08005978 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005978:	b490      	push	{r4, r7}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	3360      	adds	r3, #96	; 0x60
 8005986:	461a      	mov	r2, r3
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	4413      	add	r3, r2
 800598e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005996:	4618      	mov	r0, r3
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bc90      	pop	{r4, r7}
 800599e:	4770      	bx	lr

080059a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80059a0:	b490      	push	{r4, r7}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	3360      	adds	r3, #96	; 0x60
 80059b0:	461a      	mov	r2, r3
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	4413      	add	r3, r2
 80059b8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80059c6:	bf00      	nop
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bc90      	pop	{r4, r7}
 80059ce:	4770      	bx	lr

080059d0 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80059d0:	b490      	push	{r4, r7}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	3360      	adds	r3, #96	; 0x60
 80059e0:	461a      	mov	r2, r3
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80059f6:	bf00      	nop
 80059f8:	3710      	adds	r7, #16
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc90      	pop	{r4, r7}
 80059fe:	4770      	bx	lr

08005a00 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005a00:	b490      	push	{r4, r7}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	3360      	adds	r3, #96	; 0x60
 8005a10:	461a      	mov	r2, r3
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4413      	add	r3, r2
 8005a18:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005a26:	bf00      	nop
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bc90      	pop	{r4, r7}
 8005a2e:	4770      	bx	lr

08005a30 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	431a      	orrs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	615a      	str	r2, [r3, #20]
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005a56:	b490      	push	{r4, r7}
 8005a58:	b084      	sub	sp, #16
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	60f8      	str	r0, [r7, #12]
 8005a5e:	60b9      	str	r1, [r7, #8]
 8005a60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	3330      	adds	r3, #48	; 0x30
 8005a66:	461a      	mov	r2, r3
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	0a1b      	lsrs	r3, r3, #8
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	f003 030c 	and.w	r3, r3, #12
 8005a72:	4413      	add	r3, r2
 8005a74:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005a76:	6822      	ldr	r2, [r4, #0]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 031f 	and.w	r3, r3, #31
 8005a7e:	211f      	movs	r1, #31
 8005a80:	fa01 f303 	lsl.w	r3, r1, r3
 8005a84:	43db      	mvns	r3, r3
 8005a86:	401a      	ands	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	0e9b      	lsrs	r3, r3, #26
 8005a8c:	f003 011f 	and.w	r1, r3, #31
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f003 031f 	and.w	r3, r3, #31
 8005a96:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005a9e:	bf00      	nop
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bc90      	pop	{r4, r7}
 8005aa6:	4770      	bx	lr

08005aa8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005aa8:	b490      	push	{r4, r7}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3314      	adds	r3, #20
 8005ab8:	461a      	mov	r2, r3
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	0e5b      	lsrs	r3, r3, #25
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	f003 0304 	and.w	r3, r3, #4
 8005ac4:	4413      	add	r3, r2
 8005ac6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8005ac8:	6822      	ldr	r2, [r4, #0]
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	0d1b      	lsrs	r3, r3, #20
 8005ace:	f003 031f 	and.w	r3, r3, #31
 8005ad2:	2107      	movs	r1, #7
 8005ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad8:	43db      	mvns	r3, r3
 8005ada:	401a      	ands	r2, r3
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	0d1b      	lsrs	r3, r3, #20
 8005ae0:	f003 031f 	and.w	r3, r3, #31
 8005ae4:	6879      	ldr	r1, [r7, #4]
 8005ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aea:	4313      	orrs	r3, r2
 8005aec:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005aee:	bf00      	nop
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bc90      	pop	{r4, r7}
 8005af6:	4770      	bx	lr

08005af8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b10:	43db      	mvns	r3, r3
 8005b12:	401a      	ands	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f003 0318 	and.w	r3, r3, #24
 8005b1a:	4908      	ldr	r1, [pc, #32]	; (8005b3c <LL_ADC_SetChannelSingleDiff+0x44>)
 8005b1c:	40d9      	lsrs	r1, r3
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	400b      	ands	r3, r1
 8005b22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b26:	431a      	orrs	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005b2e:	bf00      	nop
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	0007ffff 	.word	0x0007ffff

08005b40 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005b50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6093      	str	r3, [r2, #8]
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b78:	d101      	bne.n	8005b7e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e000      	b.n	8005b80 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005b9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005ba0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bc4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005bc8:	d101      	bne.n	8005bce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e000      	b.n	8005bd0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f003 0301 	and.w	r3, r3, #1
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d101      	bne.n	8005bf4 <LL_ADC_IsEnabled+0x18>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e000      	b.n	8005bf6 <LL_ADC_IsEnabled+0x1a>
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b083      	sub	sp, #12
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 0304 	and.w	r3, r3, #4
 8005c12:	2b04      	cmp	r3, #4
 8005c14:	d101      	bne.n	8005c1a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e000      	b.n	8005c1c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f003 0308 	and.w	r3, r3, #8
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d101      	bne.n	8005c40 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e000      	b.n	8005c42 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr
	...

08005c50 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005c50:	b590      	push	{r4, r7, lr}
 8005c52:	b089      	sub	sp, #36	; 0x24
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e1ad      	b.n	8005fc6 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d109      	bne.n	8005c8c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f7fe f833 	bl	8003ce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7ff ff67 	bl	8005b64 <LL_ADC_IsDeepPowerDownEnabled>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d004      	beq.n	8005ca6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7ff ff4d 	bl	8005b40 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7ff ff82 	bl	8005bb4 <LL_ADC_IsInternalRegulatorEnabled>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d113      	bne.n	8005cde <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7ff ff66 	bl	8005b8c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8005cc0:	4b9e      	ldr	r3, [pc, #632]	; (8005f3c <HAL_ADC_Init+0x2ec>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	099b      	lsrs	r3, r3, #6
 8005cc6:	4a9e      	ldr	r2, [pc, #632]	; (8005f40 <HAL_ADC_Init+0x2f0>)
 8005cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ccc:	099b      	lsrs	r3, r3, #6
 8005cce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005cd0:	e002      	b.n	8005cd8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1f9      	bne.n	8005cd2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff ff66 	bl	8005bb4 <LL_ADC_IsInternalRegulatorEnabled>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10d      	bne.n	8005d0a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf2:	f043 0210 	orr.w	r2, r3, #16
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cfe:	f043 0201 	orr.w	r2, r3, #1
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff ff77 	bl	8005c02 <LL_ADC_REG_IsConversionOngoing>
 8005d14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d1a:	f003 0310 	and.w	r3, r3, #16
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f040 8148 	bne.w	8005fb4 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f040 8144 	bne.w	8005fb4 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005d34:	f043 0202 	orr.w	r2, r3, #2
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff ff4b 	bl	8005bdc <LL_ADC_IsEnabled>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d141      	bne.n	8005dd0 <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005d54:	d004      	beq.n	8005d60 <HAL_ADC_Init+0x110>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a7a      	ldr	r2, [pc, #488]	; (8005f44 <HAL_ADC_Init+0x2f4>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d10f      	bne.n	8005d80 <HAL_ADC_Init+0x130>
 8005d60:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005d64:	f7ff ff3a 	bl	8005bdc <LL_ADC_IsEnabled>
 8005d68:	4604      	mov	r4, r0
 8005d6a:	4876      	ldr	r0, [pc, #472]	; (8005f44 <HAL_ADC_Init+0x2f4>)
 8005d6c:	f7ff ff36 	bl	8005bdc <LL_ADC_IsEnabled>
 8005d70:	4603      	mov	r3, r0
 8005d72:	4323      	orrs	r3, r4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	bf0c      	ite	eq
 8005d78:	2301      	moveq	r3, #1
 8005d7a:	2300      	movne	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	e012      	b.n	8005da6 <HAL_ADC_Init+0x156>
 8005d80:	4871      	ldr	r0, [pc, #452]	; (8005f48 <HAL_ADC_Init+0x2f8>)
 8005d82:	f7ff ff2b 	bl	8005bdc <LL_ADC_IsEnabled>
 8005d86:	4604      	mov	r4, r0
 8005d88:	4870      	ldr	r0, [pc, #448]	; (8005f4c <HAL_ADC_Init+0x2fc>)
 8005d8a:	f7ff ff27 	bl	8005bdc <LL_ADC_IsEnabled>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	431c      	orrs	r4, r3
 8005d92:	486f      	ldr	r0, [pc, #444]	; (8005f50 <HAL_ADC_Init+0x300>)
 8005d94:	f7ff ff22 	bl	8005bdc <LL_ADC_IsEnabled>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	4323      	orrs	r3, r4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bf0c      	ite	eq
 8005da0:	2301      	moveq	r3, #1
 8005da2:	2300      	movne	r3, #0
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d012      	beq.n	8005dd0 <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005db2:	d004      	beq.n	8005dbe <HAL_ADC_Init+0x16e>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a62      	ldr	r2, [pc, #392]	; (8005f44 <HAL_ADC_Init+0x2f4>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d101      	bne.n	8005dc2 <HAL_ADC_Init+0x172>
 8005dbe:	4a65      	ldr	r2, [pc, #404]	; (8005f54 <HAL_ADC_Init+0x304>)
 8005dc0:	e000      	b.n	8005dc4 <HAL_ADC_Init+0x174>
 8005dc2:	4a65      	ldr	r2, [pc, #404]	; (8005f58 <HAL_ADC_Init+0x308>)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4610      	mov	r0, r2
 8005dcc:	f7ff fd7e 	bl	80058cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	7f5b      	ldrb	r3, [r3, #29]
 8005dd4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005dda:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005de0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005de6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005dee:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005df0:	4313      	orrs	r3, r2
 8005df2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d106      	bne.n	8005e0c <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e02:	3b01      	subs	r3, #1
 8005e04:	045b      	lsls	r3, r3, #17
 8005e06:	69ba      	ldr	r2, [r7, #24]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d009      	beq.n	8005e28 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e18:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e20:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	4b4b      	ldr	r3, [pc, #300]	; (8005f5c <HAL_ADC_Init+0x30c>)
 8005e30:	4013      	ands	r3, r2
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6812      	ldr	r2, [r2, #0]
 8005e36:	69b9      	ldr	r1, [r7, #24]
 8005e38:	430b      	orrs	r3, r1
 8005e3a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7ff fed3 	bl	8005c02 <LL_ADC_REG_IsConversionOngoing>
 8005e5c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff fee0 	bl	8005c28 <LL_ADC_INJ_IsConversionOngoing>
 8005e68:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d17f      	bne.n	8005f70 <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d17c      	bne.n	8005f70 <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005e7a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e82:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005e84:	4313      	orrs	r3, r2
 8005e86:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e92:	f023 0302 	bic.w	r3, r3, #2
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	69b9      	ldr	r1, [r7, #24]
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d017      	beq.n	8005ed8 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	691a      	ldr	r2, [r3, #16]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005eb6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ec0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005ec4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005ec8:	687a      	ldr	r2, [r7, #4]
 8005eca:	6911      	ldr	r1, [r2, #16]
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	6812      	ldr	r2, [r2, #0]
 8005ed0:	430b      	orrs	r3, r1
 8005ed2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8005ed6:	e013      	b.n	8005f00 <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	691a      	ldr	r2, [r3, #16]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005ee6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	6812      	ldr	r2, [r2, #0]
 8005ef4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005ef8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005efc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d12a      	bne.n	8005f60 <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005f14:	f023 0304 	bic.w	r3, r3, #4
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005f20:	4311      	orrs	r1, r2
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005f26:	4311      	orrs	r1, r2
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	431a      	orrs	r2, r3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f042 0201 	orr.w	r2, r2, #1
 8005f38:	611a      	str	r2, [r3, #16]
 8005f3a:	e019      	b.n	8005f70 <HAL_ADC_Init+0x320>
 8005f3c:	200001d4 	.word	0x200001d4
 8005f40:	053e2d63 	.word	0x053e2d63
 8005f44:	50000100 	.word	0x50000100
 8005f48:	50000400 	.word	0x50000400
 8005f4c:	50000500 	.word	0x50000500
 8005f50:	50000600 	.word	0x50000600
 8005f54:	50000300 	.word	0x50000300
 8005f58:	50000700 	.word	0x50000700
 8005f5c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 0201 	bic.w	r2, r2, #1
 8005f6e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d10c      	bne.n	8005f92 <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f7e:	f023 010f 	bic.w	r1, r3, #15
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	1e5a      	subs	r2, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	631a      	str	r2, [r3, #48]	; 0x30
 8005f90:	e007      	b.n	8005fa2 <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 020f 	bic.w	r2, r2, #15
 8005fa0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fa6:	f023 0303 	bic.w	r3, r3, #3
 8005faa:	f043 0201 	orr.w	r2, r3, #1
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	65da      	str	r2, [r3, #92]	; 0x5c
 8005fb2:	e007      	b.n	8005fc4 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fb8:	f043 0210 	orr.w	r2, r3, #16
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005fc4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3724      	adds	r7, #36	; 0x24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd90      	pop	{r4, r7, pc}
 8005fce:	bf00      	nop

08005fd0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b0a6      	sub	sp, #152	; 0x98
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d101      	bne.n	8005ff2 <HAL_ADC_ConfigChannel+0x22>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	e38e      	b.n	8006710 <HAL_ADC_ConfigChannel+0x740>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7ff fdff 	bl	8005c02 <LL_ADC_REG_IsConversionOngoing>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	f040 836f 	bne.w	80066ea <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6818      	ldr	r0, [r3, #0]
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	6859      	ldr	r1, [r3, #4]
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	461a      	mov	r2, r3
 800601a:	f7ff fd1c 	bl	8005a56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4618      	mov	r0, r3
 8006024:	f7ff fded 	bl	8005c02 <LL_ADC_REG_IsConversionOngoing>
 8006028:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	f7ff fdf9 	bl	8005c28 <LL_ADC_INJ_IsConversionOngoing>
 8006036:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800603a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800603e:	2b00      	cmp	r3, #0
 8006040:	f040 817b 	bne.w	800633a <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006044:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006048:	2b00      	cmp	r3, #0
 800604a:	f040 8176 	bne.w	800633a <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006056:	d10f      	bne.n	8006078 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6818      	ldr	r0, [r3, #0]
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2200      	movs	r2, #0
 8006062:	4619      	mov	r1, r3
 8006064:	f7ff fd20 	bl	8005aa8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff fcdd 	bl	8005a30 <LL_ADC_SetSamplingTimeCommonConfig>
 8006076:	e00e      	b.n	8006096 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6818      	ldr	r0, [r3, #0]
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	6819      	ldr	r1, [r3, #0]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	461a      	mov	r2, r3
 8006086:	f7ff fd0f 	bl	8005aa8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2100      	movs	r1, #0
 8006090:	4618      	mov	r0, r3
 8006092:	f7ff fccd 	bl	8005a30 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	695a      	ldr	r2, [r3, #20]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	08db      	lsrs	r3, r3, #3
 80060a2:	f003 0303 	and.w	r3, r3, #3
 80060a6:	005b      	lsls	r3, r3, #1
 80060a8:	fa02 f303 	lsl.w	r3, r2, r3
 80060ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	d022      	beq.n	80060fe <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6818      	ldr	r0, [r3, #0]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	6919      	ldr	r1, [r3, #16]
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80060c8:	f7ff fc34 	bl	8005934 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6818      	ldr	r0, [r3, #0]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	6919      	ldr	r1, [r3, #16]
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	461a      	mov	r2, r3
 80060da:	f7ff fc79 	bl	80059d0 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6818      	ldr	r0, [r3, #0]
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	6919      	ldr	r1, [r3, #16]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	7f1b      	ldrb	r3, [r3, #28]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d102      	bne.n	80060f4 <HAL_ADC_ConfigChannel+0x124>
 80060ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060f2:	e000      	b.n	80060f6 <HAL_ADC_ConfigChannel+0x126>
 80060f4:	2300      	movs	r3, #0
 80060f6:	461a      	mov	r2, r3
 80060f8:	f7ff fc82 	bl	8005a00 <LL_ADC_SetOffsetSaturation>
 80060fc:	e11d      	b.n	800633a <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2100      	movs	r1, #0
 8006104:	4618      	mov	r0, r3
 8006106:	f7ff fc37 	bl	8005978 <LL_ADC_GetOffsetChannel>
 800610a:	4603      	mov	r3, r0
 800610c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10a      	bne.n	800612a <HAL_ADC_ConfigChannel+0x15a>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2100      	movs	r1, #0
 800611a:	4618      	mov	r0, r3
 800611c:	f7ff fc2c 	bl	8005978 <LL_ADC_GetOffsetChannel>
 8006120:	4603      	mov	r3, r0
 8006122:	0e9b      	lsrs	r3, r3, #26
 8006124:	f003 021f 	and.w	r2, r3, #31
 8006128:	e012      	b.n	8006150 <HAL_ADC_ConfigChannel+0x180>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2100      	movs	r1, #0
 8006130:	4618      	mov	r0, r3
 8006132:	f7ff fc21 	bl	8005978 <LL_ADC_GetOffsetChannel>
 8006136:	4603      	mov	r3, r0
 8006138:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800613c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006140:	fa93 f3a3 	rbit	r3, r3
 8006144:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8006146:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006148:	fab3 f383 	clz	r3, r3
 800614c:	b2db      	uxtb	r3, r3
 800614e:	461a      	mov	r2, r3
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006158:	2b00      	cmp	r3, #0
 800615a:	d105      	bne.n	8006168 <HAL_ADC_ConfigChannel+0x198>
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	0e9b      	lsrs	r3, r3, #26
 8006162:	f003 031f 	and.w	r3, r3, #31
 8006166:	e00a      	b.n	800617e <HAL_ADC_ConfigChannel+0x1ae>
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800616e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006170:	fa93 f3a3 	rbit	r3, r3
 8006174:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8006176:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006178:	fab3 f383 	clz	r3, r3
 800617c:	b2db      	uxtb	r3, r3
 800617e:	429a      	cmp	r2, r3
 8006180:	d106      	bne.n	8006190 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2200      	movs	r2, #0
 8006188:	2100      	movs	r1, #0
 800618a:	4618      	mov	r0, r3
 800618c:	f7ff fc08 	bl	80059a0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2101      	movs	r1, #1
 8006196:	4618      	mov	r0, r3
 8006198:	f7ff fbee 	bl	8005978 <LL_ADC_GetOffsetChannel>
 800619c:	4603      	mov	r3, r0
 800619e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d10a      	bne.n	80061bc <HAL_ADC_ConfigChannel+0x1ec>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2101      	movs	r1, #1
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7ff fbe3 	bl	8005978 <LL_ADC_GetOffsetChannel>
 80061b2:	4603      	mov	r3, r0
 80061b4:	0e9b      	lsrs	r3, r3, #26
 80061b6:	f003 021f 	and.w	r2, r3, #31
 80061ba:	e010      	b.n	80061de <HAL_ADC_ConfigChannel+0x20e>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2101      	movs	r1, #1
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7ff fbd8 	bl	8005978 <LL_ADC_GetOffsetChannel>
 80061c8:	4603      	mov	r3, r0
 80061ca:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061ce:	fa93 f3a3 	rbit	r3, r3
 80061d2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80061d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061d6:	fab3 f383 	clz	r3, r3
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	461a      	mov	r2, r3
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d105      	bne.n	80061f6 <HAL_ADC_ConfigChannel+0x226>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	0e9b      	lsrs	r3, r3, #26
 80061f0:	f003 031f 	and.w	r3, r3, #31
 80061f4:	e00a      	b.n	800620c <HAL_ADC_ConfigChannel+0x23c>
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061fe:	fa93 f3a3 	rbit	r3, r3
 8006202:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006204:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006206:	fab3 f383 	clz	r3, r3
 800620a:	b2db      	uxtb	r3, r3
 800620c:	429a      	cmp	r2, r3
 800620e:	d106      	bne.n	800621e <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2200      	movs	r2, #0
 8006216:	2101      	movs	r1, #1
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff fbc1 	bl	80059a0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2102      	movs	r1, #2
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff fba7 	bl	8005978 <LL_ADC_GetOffsetChannel>
 800622a:	4603      	mov	r3, r0
 800622c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10a      	bne.n	800624a <HAL_ADC_ConfigChannel+0x27a>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	2102      	movs	r1, #2
 800623a:	4618      	mov	r0, r3
 800623c:	f7ff fb9c 	bl	8005978 <LL_ADC_GetOffsetChannel>
 8006240:	4603      	mov	r3, r0
 8006242:	0e9b      	lsrs	r3, r3, #26
 8006244:	f003 021f 	and.w	r2, r3, #31
 8006248:	e010      	b.n	800626c <HAL_ADC_ConfigChannel+0x29c>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2102      	movs	r1, #2
 8006250:	4618      	mov	r0, r3
 8006252:	f7ff fb91 	bl	8005978 <LL_ADC_GetOffsetChannel>
 8006256:	4603      	mov	r3, r0
 8006258:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800625c:	fa93 f3a3 	rbit	r3, r3
 8006260:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8006262:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006264:	fab3 f383 	clz	r3, r3
 8006268:	b2db      	uxtb	r3, r3
 800626a:	461a      	mov	r2, r3
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006274:	2b00      	cmp	r3, #0
 8006276:	d105      	bne.n	8006284 <HAL_ADC_ConfigChannel+0x2b4>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	0e9b      	lsrs	r3, r3, #26
 800627e:	f003 031f 	and.w	r3, r3, #31
 8006282:	e00a      	b.n	800629a <HAL_ADC_ConfigChannel+0x2ca>
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800628a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800628c:	fa93 f3a3 	rbit	r3, r3
 8006290:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006292:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006294:	fab3 f383 	clz	r3, r3
 8006298:	b2db      	uxtb	r3, r3
 800629a:	429a      	cmp	r2, r3
 800629c:	d106      	bne.n	80062ac <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2200      	movs	r2, #0
 80062a4:	2102      	movs	r1, #2
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7ff fb7a 	bl	80059a0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2103      	movs	r1, #3
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7ff fb60 	bl	8005978 <LL_ADC_GetOffsetChannel>
 80062b8:	4603      	mov	r3, r0
 80062ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10a      	bne.n	80062d8 <HAL_ADC_ConfigChannel+0x308>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2103      	movs	r1, #3
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7ff fb55 	bl	8005978 <LL_ADC_GetOffsetChannel>
 80062ce:	4603      	mov	r3, r0
 80062d0:	0e9b      	lsrs	r3, r3, #26
 80062d2:	f003 021f 	and.w	r2, r3, #31
 80062d6:	e010      	b.n	80062fa <HAL_ADC_ConfigChannel+0x32a>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2103      	movs	r1, #3
 80062de:	4618      	mov	r0, r3
 80062e0:	f7ff fb4a 	bl	8005978 <LL_ADC_GetOffsetChannel>
 80062e4:	4603      	mov	r3, r0
 80062e6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062ea:	fa93 f3a3 	rbit	r3, r3
 80062ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80062f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062f2:	fab3 f383 	clz	r3, r3
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	461a      	mov	r2, r3
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006302:	2b00      	cmp	r3, #0
 8006304:	d105      	bne.n	8006312 <HAL_ADC_ConfigChannel+0x342>
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	0e9b      	lsrs	r3, r3, #26
 800630c:	f003 031f 	and.w	r3, r3, #31
 8006310:	e00a      	b.n	8006328 <HAL_ADC_ConfigChannel+0x358>
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006318:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800631a:	fa93 f3a3 	rbit	r3, r3
 800631e:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8006320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006322:	fab3 f383 	clz	r3, r3
 8006326:	b2db      	uxtb	r3, r3
 8006328:	429a      	cmp	r2, r3
 800632a:	d106      	bne.n	800633a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2200      	movs	r2, #0
 8006332:	2103      	movs	r1, #3
 8006334:	4618      	mov	r0, r3
 8006336:	f7ff fb33 	bl	80059a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff fc4c 	bl	8005bdc <LL_ADC_IsEnabled>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	f040 810c 	bne.w	8006564 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6818      	ldr	r0, [r3, #0]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	6819      	ldr	r1, [r3, #0]
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	461a      	mov	r2, r3
 800635a:	f7ff fbcd 	bl	8005af8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	4aaf      	ldr	r2, [pc, #700]	; (8006620 <HAL_ADC_ConfigChannel+0x650>)
 8006364:	4293      	cmp	r3, r2
 8006366:	f040 80fd 	bne.w	8006564 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10b      	bne.n	8006392 <HAL_ADC_ConfigChannel+0x3c2>
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	0e9b      	lsrs	r3, r3, #26
 8006380:	3301      	adds	r3, #1
 8006382:	f003 031f 	and.w	r3, r3, #31
 8006386:	2b09      	cmp	r3, #9
 8006388:	bf94      	ite	ls
 800638a:	2301      	movls	r3, #1
 800638c:	2300      	movhi	r3, #0
 800638e:	b2db      	uxtb	r3, r3
 8006390:	e012      	b.n	80063b8 <HAL_ADC_ConfigChannel+0x3e8>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800639a:	fa93 f3a3 	rbit	r3, r3
 800639e:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80063a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063a2:	fab3 f383 	clz	r3, r3
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	3301      	adds	r3, #1
 80063aa:	f003 031f 	and.w	r3, r3, #31
 80063ae:	2b09      	cmp	r3, #9
 80063b0:	bf94      	ite	ls
 80063b2:	2301      	movls	r3, #1
 80063b4:	2300      	movhi	r3, #0
 80063b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d064      	beq.n	8006486 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d107      	bne.n	80063d8 <HAL_ADC_ConfigChannel+0x408>
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	0e9b      	lsrs	r3, r3, #26
 80063ce:	3301      	adds	r3, #1
 80063d0:	069b      	lsls	r3, r3, #26
 80063d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063d6:	e00e      	b.n	80063f6 <HAL_ADC_ConfigChannel+0x426>
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e0:	fa93 f3a3 	rbit	r3, r3
 80063e4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80063e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063e8:	fab3 f383 	clz	r3, r3
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	3301      	adds	r3, #1
 80063f0:	069b      	lsls	r3, r3, #26
 80063f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d109      	bne.n	8006416 <HAL_ADC_ConfigChannel+0x446>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	0e9b      	lsrs	r3, r3, #26
 8006408:	3301      	adds	r3, #1
 800640a:	f003 031f 	and.w	r3, r3, #31
 800640e:	2101      	movs	r1, #1
 8006410:	fa01 f303 	lsl.w	r3, r1, r3
 8006414:	e010      	b.n	8006438 <HAL_ADC_ConfigChannel+0x468>
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800641c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641e:	fa93 f3a3 	rbit	r3, r3
 8006422:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006426:	fab3 f383 	clz	r3, r3
 800642a:	b2db      	uxtb	r3, r3
 800642c:	3301      	adds	r3, #1
 800642e:	f003 031f 	and.w	r3, r3, #31
 8006432:	2101      	movs	r1, #1
 8006434:	fa01 f303 	lsl.w	r3, r1, r3
 8006438:	ea42 0103 	orr.w	r1, r2, r3
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006444:	2b00      	cmp	r3, #0
 8006446:	d10a      	bne.n	800645e <HAL_ADC_ConfigChannel+0x48e>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	0e9b      	lsrs	r3, r3, #26
 800644e:	3301      	adds	r3, #1
 8006450:	f003 021f 	and.w	r2, r3, #31
 8006454:	4613      	mov	r3, r2
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	4413      	add	r3, r2
 800645a:	051b      	lsls	r3, r3, #20
 800645c:	e011      	b.n	8006482 <HAL_ADC_ConfigChannel+0x4b2>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006466:	fa93 f3a3 	rbit	r3, r3
 800646a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	fab3 f383 	clz	r3, r3
 8006472:	b2db      	uxtb	r3, r3
 8006474:	3301      	adds	r3, #1
 8006476:	f003 021f 	and.w	r2, r3, #31
 800647a:	4613      	mov	r3, r2
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	4413      	add	r3, r2
 8006480:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006482:	430b      	orrs	r3, r1
 8006484:	e069      	b.n	800655a <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800648e:	2b00      	cmp	r3, #0
 8006490:	d107      	bne.n	80064a2 <HAL_ADC_ConfigChannel+0x4d2>
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	0e9b      	lsrs	r3, r3, #26
 8006498:	3301      	adds	r3, #1
 800649a:	069b      	lsls	r3, r3, #26
 800649c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80064a0:	e00e      	b.n	80064c0 <HAL_ADC_ConfigChannel+0x4f0>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	fa93 f3a3 	rbit	r3, r3
 80064ae:	61fb      	str	r3, [r7, #28]
  return result;
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	fab3 f383 	clz	r3, r3
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	3301      	adds	r3, #1
 80064ba:	069b      	lsls	r3, r3, #26
 80064bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d109      	bne.n	80064e0 <HAL_ADC_ConfigChannel+0x510>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	0e9b      	lsrs	r3, r3, #26
 80064d2:	3301      	adds	r3, #1
 80064d4:	f003 031f 	and.w	r3, r3, #31
 80064d8:	2101      	movs	r1, #1
 80064da:	fa01 f303 	lsl.w	r3, r1, r3
 80064de:	e010      	b.n	8006502 <HAL_ADC_ConfigChannel+0x532>
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	fa93 f3a3 	rbit	r3, r3
 80064ec:	617b      	str	r3, [r7, #20]
  return result;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	fab3 f383 	clz	r3, r3
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	3301      	adds	r3, #1
 80064f8:	f003 031f 	and.w	r3, r3, #31
 80064fc:	2101      	movs	r1, #1
 80064fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006502:	ea42 0103 	orr.w	r1, r2, r3
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800650e:	2b00      	cmp	r3, #0
 8006510:	d10d      	bne.n	800652e <HAL_ADC_ConfigChannel+0x55e>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	0e9b      	lsrs	r3, r3, #26
 8006518:	3301      	adds	r3, #1
 800651a:	f003 021f 	and.w	r2, r3, #31
 800651e:	4613      	mov	r3, r2
 8006520:	005b      	lsls	r3, r3, #1
 8006522:	4413      	add	r3, r2
 8006524:	3b1e      	subs	r3, #30
 8006526:	051b      	lsls	r3, r3, #20
 8006528:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800652c:	e014      	b.n	8006558 <HAL_ADC_ConfigChannel+0x588>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	fa93 f3a3 	rbit	r3, r3
 800653a:	60fb      	str	r3, [r7, #12]
  return result;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	fab3 f383 	clz	r3, r3
 8006542:	b2db      	uxtb	r3, r3
 8006544:	3301      	adds	r3, #1
 8006546:	f003 021f 	and.w	r2, r3, #31
 800654a:	4613      	mov	r3, r2
 800654c:	005b      	lsls	r3, r3, #1
 800654e:	4413      	add	r3, r2
 8006550:	3b1e      	subs	r3, #30
 8006552:	051b      	lsls	r3, r3, #20
 8006554:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006558:	430b      	orrs	r3, r1
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	6892      	ldr	r2, [r2, #8]
 800655e:	4619      	mov	r1, r3
 8006560:	f7ff faa2 	bl	8005aa8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	4b2e      	ldr	r3, [pc, #184]	; (8006624 <HAL_ADC_ConfigChannel+0x654>)
 800656a:	4013      	ands	r3, r2
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 80c9 	beq.w	8006704 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800657a:	d004      	beq.n	8006586 <HAL_ADC_ConfigChannel+0x5b6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a29      	ldr	r2, [pc, #164]	; (8006628 <HAL_ADC_ConfigChannel+0x658>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d101      	bne.n	800658a <HAL_ADC_ConfigChannel+0x5ba>
 8006586:	4b29      	ldr	r3, [pc, #164]	; (800662c <HAL_ADC_ConfigChannel+0x65c>)
 8006588:	e000      	b.n	800658c <HAL_ADC_ConfigChannel+0x5bc>
 800658a:	4b29      	ldr	r3, [pc, #164]	; (8006630 <HAL_ADC_ConfigChannel+0x660>)
 800658c:	4618      	mov	r0, r3
 800658e:	f7ff f9c3 	bl	8005918 <LL_ADC_GetCommonPathInternalCh>
 8006592:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a26      	ldr	r2, [pc, #152]	; (8006634 <HAL_ADC_ConfigChannel+0x664>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d004      	beq.n	80065aa <HAL_ADC_ConfigChannel+0x5da>
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a24      	ldr	r2, [pc, #144]	; (8006638 <HAL_ADC_ConfigChannel+0x668>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d14e      	bne.n	8006648 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80065aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d148      	bne.n	8006648 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065be:	d005      	beq.n	80065cc <HAL_ADC_ConfigChannel+0x5fc>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a1d      	ldr	r2, [pc, #116]	; (800663c <HAL_ADC_ConfigChannel+0x66c>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	f040 8099 	bne.w	80066fe <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80065d4:	d004      	beq.n	80065e0 <HAL_ADC_ConfigChannel+0x610>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a13      	ldr	r2, [pc, #76]	; (8006628 <HAL_ADC_ConfigChannel+0x658>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d101      	bne.n	80065e4 <HAL_ADC_ConfigChannel+0x614>
 80065e0:	4a12      	ldr	r2, [pc, #72]	; (800662c <HAL_ADC_ConfigChannel+0x65c>)
 80065e2:	e000      	b.n	80065e6 <HAL_ADC_ConfigChannel+0x616>
 80065e4:	4a12      	ldr	r2, [pc, #72]	; (8006630 <HAL_ADC_ConfigChannel+0x660>)
 80065e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80065ee:	4619      	mov	r1, r3
 80065f0:	4610      	mov	r0, r2
 80065f2:	f7ff f97e 	bl	80058f2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80065f6:	4b12      	ldr	r3, [pc, #72]	; (8006640 <HAL_ADC_ConfigChannel+0x670>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	099b      	lsrs	r3, r3, #6
 80065fc:	4a11      	ldr	r2, [pc, #68]	; (8006644 <HAL_ADC_ConfigChannel+0x674>)
 80065fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006602:	099a      	lsrs	r2, r3, #6
 8006604:	4613      	mov	r3, r2
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	4413      	add	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800660e:	e002      	b.n	8006616 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	3b01      	subs	r3, #1
 8006614:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1f9      	bne.n	8006610 <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800661c:	e06f      	b.n	80066fe <HAL_ADC_ConfigChannel+0x72e>
 800661e:	bf00      	nop
 8006620:	407f0000 	.word	0x407f0000
 8006624:	80080000 	.word	0x80080000
 8006628:	50000100 	.word	0x50000100
 800662c:	50000300 	.word	0x50000300
 8006630:	50000700 	.word	0x50000700
 8006634:	c3210000 	.word	0xc3210000
 8006638:	90c00010 	.word	0x90c00010
 800663c:	50000600 	.word	0x50000600
 8006640:	200001d4 	.word	0x200001d4
 8006644:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a32      	ldr	r2, [pc, #200]	; (8006718 <HAL_ADC_ConfigChannel+0x748>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d125      	bne.n	800669e <HAL_ADC_ConfigChannel+0x6ce>
 8006652:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006656:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d11f      	bne.n	800669e <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a2e      	ldr	r2, [pc, #184]	; (800671c <HAL_ADC_ConfigChannel+0x74c>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d104      	bne.n	8006672 <HAL_ADC_ConfigChannel+0x6a2>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a2c      	ldr	r2, [pc, #176]	; (8006720 <HAL_ADC_ConfigChannel+0x750>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d047      	beq.n	8006702 <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800667a:	d004      	beq.n	8006686 <HAL_ADC_ConfigChannel+0x6b6>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a26      	ldr	r2, [pc, #152]	; (800671c <HAL_ADC_ConfigChannel+0x74c>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d101      	bne.n	800668a <HAL_ADC_ConfigChannel+0x6ba>
 8006686:	4a27      	ldr	r2, [pc, #156]	; (8006724 <HAL_ADC_ConfigChannel+0x754>)
 8006688:	e000      	b.n	800668c <HAL_ADC_ConfigChannel+0x6bc>
 800668a:	4a27      	ldr	r2, [pc, #156]	; (8006728 <HAL_ADC_ConfigChannel+0x758>)
 800668c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006690:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006694:	4619      	mov	r1, r3
 8006696:	4610      	mov	r0, r2
 8006698:	f7ff f92b 	bl	80058f2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800669c:	e031      	b.n	8006702 <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a22      	ldr	r2, [pc, #136]	; (800672c <HAL_ADC_ConfigChannel+0x75c>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d12d      	bne.n	8006704 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80066a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d127      	bne.n	8006704 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a18      	ldr	r2, [pc, #96]	; (800671c <HAL_ADC_ConfigChannel+0x74c>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d022      	beq.n	8006704 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066c6:	d004      	beq.n	80066d2 <HAL_ADC_ConfigChannel+0x702>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a13      	ldr	r2, [pc, #76]	; (800671c <HAL_ADC_ConfigChannel+0x74c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d101      	bne.n	80066d6 <HAL_ADC_ConfigChannel+0x706>
 80066d2:	4a14      	ldr	r2, [pc, #80]	; (8006724 <HAL_ADC_ConfigChannel+0x754>)
 80066d4:	e000      	b.n	80066d8 <HAL_ADC_ConfigChannel+0x708>
 80066d6:	4a14      	ldr	r2, [pc, #80]	; (8006728 <HAL_ADC_ConfigChannel+0x758>)
 80066d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80066e0:	4619      	mov	r1, r3
 80066e2:	4610      	mov	r0, r2
 80066e4:	f7ff f905 	bl	80058f2 <LL_ADC_SetCommonPathInternalCh>
 80066e8:	e00c      	b.n	8006704 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ee:	f043 0220 	orr.w	r2, r3, #32
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80066fc:	e002      	b.n	8006704 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066fe:	bf00      	nop
 8006700:	e000      	b.n	8006704 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006702:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800670c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8006710:	4618      	mov	r0, r3
 8006712:	3798      	adds	r7, #152	; 0x98
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	c7520000 	.word	0xc7520000
 800671c:	50000100 	.word	0x50000100
 8006720:	50000500 	.word	0x50000500
 8006724:	50000300 	.word	0x50000300
 8006728:	50000700 	.word	0x50000700
 800672c:	cb840000 	.word	0xcb840000

08006730 <LL_ADC_IsEnabled>:
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b01      	cmp	r3, #1
 8006742:	d101      	bne.n	8006748 <LL_ADC_IsEnabled+0x18>
 8006744:	2301      	movs	r3, #1
 8006746:	e000      	b.n	800674a <LL_ADC_IsEnabled+0x1a>
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <LL_ADC_REG_IsConversionOngoing>:
{
 8006756:	b480      	push	{r7}
 8006758:	b083      	sub	sp, #12
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	f003 0304 	and.w	r3, r3, #4
 8006766:	2b04      	cmp	r3, #4
 8006768:	d101      	bne.n	800676e <LL_ADC_REG_IsConversionOngoing+0x18>
 800676a:	2301      	movs	r3, #1
 800676c:	e000      	b.n	8006770 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800677c:	b590      	push	{r4, r7, lr}
 800677e:	b0a1      	sub	sp, #132	; 0x84
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006792:	2b01      	cmp	r3, #1
 8006794:	d101      	bne.n	800679a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006796:	2302      	movs	r3, #2
 8006798:	e0e3      	b.n	8006962 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80067aa:	d102      	bne.n	80067b2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80067ac:	4b6f      	ldr	r3, [pc, #444]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80067ae:	60bb      	str	r3, [r7, #8]
 80067b0:	e009      	b.n	80067c6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a6e      	ldr	r2, [pc, #440]	; (8006970 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d102      	bne.n	80067c2 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80067bc:	4b6d      	ldr	r3, [pc, #436]	; (8006974 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80067be:	60bb      	str	r3, [r7, #8]
 80067c0:	e001      	b.n	80067c6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80067c2:	2300      	movs	r3, #0
 80067c4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10b      	bne.n	80067e4 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067d0:	f043 0220 	orr.w	r2, r3, #32
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e0be      	b.n	8006962 <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff ffb5 	bl	8006756 <LL_ADC_REG_IsConversionOngoing>
 80067ec:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff ffaf 	bl	8006756 <LL_ADC_REG_IsConversionOngoing>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f040 80a0 	bne.w	8006940 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006800:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006802:	2b00      	cmp	r3, #0
 8006804:	f040 809c 	bne.w	8006940 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006810:	d004      	beq.n	800681c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a55      	ldr	r2, [pc, #340]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d101      	bne.n	8006820 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 800681c:	4b56      	ldr	r3, [pc, #344]	; (8006978 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800681e:	e000      	b.n	8006822 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8006820:	4b56      	ldr	r3, [pc, #344]	; (800697c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006822:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d04b      	beq.n	80068c4 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800682c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	6859      	ldr	r1, [r3, #4]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800683e:	035b      	lsls	r3, r3, #13
 8006840:	430b      	orrs	r3, r1
 8006842:	431a      	orrs	r2, r3
 8006844:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006846:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006850:	d004      	beq.n	800685c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a45      	ldr	r2, [pc, #276]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d10f      	bne.n	800687c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800685c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8006860:	f7ff ff66 	bl	8006730 <LL_ADC_IsEnabled>
 8006864:	4604      	mov	r4, r0
 8006866:	4841      	ldr	r0, [pc, #260]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8006868:	f7ff ff62 	bl	8006730 <LL_ADC_IsEnabled>
 800686c:	4603      	mov	r3, r0
 800686e:	4323      	orrs	r3, r4
 8006870:	2b00      	cmp	r3, #0
 8006872:	bf0c      	ite	eq
 8006874:	2301      	moveq	r3, #1
 8006876:	2300      	movne	r3, #0
 8006878:	b2db      	uxtb	r3, r3
 800687a:	e012      	b.n	80068a2 <HAL_ADCEx_MultiModeConfigChannel+0x126>
 800687c:	483c      	ldr	r0, [pc, #240]	; (8006970 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800687e:	f7ff ff57 	bl	8006730 <LL_ADC_IsEnabled>
 8006882:	4604      	mov	r4, r0
 8006884:	483b      	ldr	r0, [pc, #236]	; (8006974 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006886:	f7ff ff53 	bl	8006730 <LL_ADC_IsEnabled>
 800688a:	4603      	mov	r3, r0
 800688c:	431c      	orrs	r4, r3
 800688e:	483c      	ldr	r0, [pc, #240]	; (8006980 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8006890:	f7ff ff4e 	bl	8006730 <LL_ADC_IsEnabled>
 8006894:	4603      	mov	r3, r0
 8006896:	4323      	orrs	r3, r4
 8006898:	2b00      	cmp	r3, #0
 800689a:	bf0c      	ite	eq
 800689c:	2301      	moveq	r3, #1
 800689e:	2300      	movne	r3, #0
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d056      	beq.n	8006954 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80068a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80068ae:	f023 030f 	bic.w	r3, r3, #15
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	6811      	ldr	r1, [r2, #0]
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	6892      	ldr	r2, [r2, #8]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	431a      	orrs	r2, r3
 80068be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068c0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80068c2:	e047      	b.n	8006954 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80068c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80068cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068ce:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068d8:	d004      	beq.n	80068e4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a23      	ldr	r2, [pc, #140]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d10f      	bne.n	8006904 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80068e4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80068e8:	f7ff ff22 	bl	8006730 <LL_ADC_IsEnabled>
 80068ec:	4604      	mov	r4, r0
 80068ee:	481f      	ldr	r0, [pc, #124]	; (800696c <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80068f0:	f7ff ff1e 	bl	8006730 <LL_ADC_IsEnabled>
 80068f4:	4603      	mov	r3, r0
 80068f6:	4323      	orrs	r3, r4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	bf0c      	ite	eq
 80068fc:	2301      	moveq	r3, #1
 80068fe:	2300      	movne	r3, #0
 8006900:	b2db      	uxtb	r3, r3
 8006902:	e012      	b.n	800692a <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8006904:	481a      	ldr	r0, [pc, #104]	; (8006970 <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8006906:	f7ff ff13 	bl	8006730 <LL_ADC_IsEnabled>
 800690a:	4604      	mov	r4, r0
 800690c:	4819      	ldr	r0, [pc, #100]	; (8006974 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800690e:	f7ff ff0f 	bl	8006730 <LL_ADC_IsEnabled>
 8006912:	4603      	mov	r3, r0
 8006914:	431c      	orrs	r4, r3
 8006916:	481a      	ldr	r0, [pc, #104]	; (8006980 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8006918:	f7ff ff0a 	bl	8006730 <LL_ADC_IsEnabled>
 800691c:	4603      	mov	r3, r0
 800691e:	4323      	orrs	r3, r4
 8006920:	2b00      	cmp	r3, #0
 8006922:	bf0c      	ite	eq
 8006924:	2301      	moveq	r3, #1
 8006926:	2300      	movne	r3, #0
 8006928:	b2db      	uxtb	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d012      	beq.n	8006954 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800692e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006936:	f023 030f 	bic.w	r3, r3, #15
 800693a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800693c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800693e:	e009      	b.n	8006954 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006944:	f043 0220 	orr.w	r2, r3, #32
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006952:	e000      	b.n	8006956 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006954:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800695e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006962:	4618      	mov	r0, r3
 8006964:	3784      	adds	r7, #132	; 0x84
 8006966:	46bd      	mov	sp, r7
 8006968:	bd90      	pop	{r4, r7, pc}
 800696a:	bf00      	nop
 800696c:	50000100 	.word	0x50000100
 8006970:	50000400 	.word	0x50000400
 8006974:	50000500 	.word	0x50000500
 8006978:	50000300 	.word	0x50000300
 800697c:	50000700 	.word	0x50000700
 8006980:	50000600 	.word	0x50000600

08006984 <LL_EXTI_EnableIT_0_31>:
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800698c:	4b05      	ldr	r3, [pc, #20]	; (80069a4 <LL_EXTI_EnableIT_0_31+0x20>)
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	4904      	ldr	r1, [pc, #16]	; (80069a4 <LL_EXTI_EnableIT_0_31+0x20>)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4313      	orrs	r3, r2
 8006996:	600b      	str	r3, [r1, #0]
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	40010400 	.word	0x40010400

080069a8 <LL_EXTI_EnableIT_32_63>:
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80069b0:	4b05      	ldr	r3, [pc, #20]	; (80069c8 <LL_EXTI_EnableIT_32_63+0x20>)
 80069b2:	6a1a      	ldr	r2, [r3, #32]
 80069b4:	4904      	ldr	r1, [pc, #16]	; (80069c8 <LL_EXTI_EnableIT_32_63+0x20>)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	620b      	str	r3, [r1, #32]
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	40010400 	.word	0x40010400

080069cc <LL_EXTI_DisableIT_0_31>:
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80069d4:	4b06      	ldr	r3, [pc, #24]	; (80069f0 <LL_EXTI_DisableIT_0_31+0x24>)
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	43db      	mvns	r3, r3
 80069dc:	4904      	ldr	r1, [pc, #16]	; (80069f0 <LL_EXTI_DisableIT_0_31+0x24>)
 80069de:	4013      	ands	r3, r2
 80069e0:	600b      	str	r3, [r1, #0]
}
 80069e2:	bf00      	nop
 80069e4:	370c      	adds	r7, #12
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	40010400 	.word	0x40010400

080069f4 <LL_EXTI_DisableIT_32_63>:
{
 80069f4:	b480      	push	{r7}
 80069f6:	b083      	sub	sp, #12
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80069fc:	4b06      	ldr	r3, [pc, #24]	; (8006a18 <LL_EXTI_DisableIT_32_63+0x24>)
 80069fe:	6a1a      	ldr	r2, [r3, #32]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	43db      	mvns	r3, r3
 8006a04:	4904      	ldr	r1, [pc, #16]	; (8006a18 <LL_EXTI_DisableIT_32_63+0x24>)
 8006a06:	4013      	ands	r3, r2
 8006a08:	620b      	str	r3, [r1, #32]
}
 8006a0a:	bf00      	nop
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40010400 	.word	0x40010400

08006a1c <LL_EXTI_EnableEvent_0_31>:
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8006a24:	4b05      	ldr	r3, [pc, #20]	; (8006a3c <LL_EXTI_EnableEvent_0_31+0x20>)
 8006a26:	685a      	ldr	r2, [r3, #4]
 8006a28:	4904      	ldr	r1, [pc, #16]	; (8006a3c <LL_EXTI_EnableEvent_0_31+0x20>)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	604b      	str	r3, [r1, #4]
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	40010400 	.word	0x40010400

08006a40 <LL_EXTI_EnableEvent_32_63>:
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8006a48:	4b05      	ldr	r3, [pc, #20]	; (8006a60 <LL_EXTI_EnableEvent_32_63+0x20>)
 8006a4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a4c:	4904      	ldr	r1, [pc, #16]	; (8006a60 <LL_EXTI_EnableEvent_32_63+0x20>)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr
 8006a60:	40010400 	.word	0x40010400

08006a64 <LL_EXTI_DisableEvent_0_31>:
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006a6c:	4b06      	ldr	r3, [pc, #24]	; (8006a88 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	43db      	mvns	r3, r3
 8006a74:	4904      	ldr	r1, [pc, #16]	; (8006a88 <LL_EXTI_DisableEvent_0_31+0x24>)
 8006a76:	4013      	ands	r3, r2
 8006a78:	604b      	str	r3, [r1, #4]
}
 8006a7a:	bf00      	nop
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	40010400 	.word	0x40010400

08006a8c <LL_EXTI_DisableEvent_32_63>:
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b083      	sub	sp, #12
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8006a94:	4b06      	ldr	r3, [pc, #24]	; (8006ab0 <LL_EXTI_DisableEvent_32_63+0x24>)
 8006a96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	43db      	mvns	r3, r3
 8006a9c:	4904      	ldr	r1, [pc, #16]	; (8006ab0 <LL_EXTI_DisableEvent_32_63+0x24>)
 8006a9e:	4013      	ands	r3, r2
 8006aa0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	40010400 	.word	0x40010400

08006ab4 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b083      	sub	sp, #12
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006abc:	4b05      	ldr	r3, [pc, #20]	; (8006ad4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006abe:	689a      	ldr	r2, [r3, #8]
 8006ac0:	4904      	ldr	r1, [pc, #16]	; (8006ad4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	608b      	str	r3, [r1, #8]
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	40010400 	.word	0x40010400

08006ad8 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8006ae0:	4b05      	ldr	r3, [pc, #20]	; (8006af8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006ae2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ae4:	4904      	ldr	r1, [pc, #16]	; (8006af8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	628b      	str	r3, [r1, #40]	; 0x28
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr
 8006af8:	40010400 	.word	0x40010400

08006afc <LL_EXTI_DisableRisingTrig_0_31>:
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006b04:	4b06      	ldr	r3, [pc, #24]	; (8006b20 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006b06:	689a      	ldr	r2, [r3, #8]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	43db      	mvns	r3, r3
 8006b0c:	4904      	ldr	r1, [pc, #16]	; (8006b20 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8006b0e:	4013      	ands	r3, r2
 8006b10:	608b      	str	r3, [r1, #8]
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	40010400 	.word	0x40010400

08006b24 <LL_EXTI_DisableRisingTrig_32_63>:
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8006b2c:	4b06      	ldr	r3, [pc, #24]	; (8006b48 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8006b2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	43db      	mvns	r3, r3
 8006b34:	4904      	ldr	r1, [pc, #16]	; (8006b48 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8006b36:	4013      	ands	r3, r2
 8006b38:	628b      	str	r3, [r1, #40]	; 0x28
}
 8006b3a:	bf00      	nop
 8006b3c:	370c      	adds	r7, #12
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	40010400 	.word	0x40010400

08006b4c <LL_EXTI_EnableFallingTrig_0_31>:
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006b54:	4b05      	ldr	r3, [pc, #20]	; (8006b6c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006b56:	68da      	ldr	r2, [r3, #12]
 8006b58:	4904      	ldr	r1, [pc, #16]	; (8006b6c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60cb      	str	r3, [r1, #12]
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	40010400 	.word	0x40010400

08006b70 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8006b78:	4b05      	ldr	r3, [pc, #20]	; (8006b90 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8006b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b7c:	4904      	ldr	r1, [pc, #16]	; (8006b90 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8006b84:	bf00      	nop
 8006b86:	370c      	adds	r7, #12
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr
 8006b90:	40010400 	.word	0x40010400

08006b94 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006b9c:	4b06      	ldr	r3, [pc, #24]	; (8006bb8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006b9e:	68da      	ldr	r2, [r3, #12]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	43db      	mvns	r3, r3
 8006ba4:	4904      	ldr	r1, [pc, #16]	; (8006bb8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	60cb      	str	r3, [r1, #12]
}
 8006baa:	bf00      	nop
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	40010400 	.word	0x40010400

08006bbc <LL_EXTI_DisableFallingTrig_32_63>:
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8006bc4:	4b06      	ldr	r3, [pc, #24]	; (8006be0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8006bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	43db      	mvns	r3, r3
 8006bcc:	4904      	ldr	r1, [pc, #16]	; (8006be0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8006bce:	4013      	ands	r3, r2
 8006bd0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8006bd2:	bf00      	nop
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr
 8006bde:	bf00      	nop
 8006be0:	40010400 	.word	0x40010400

08006be4 <LL_EXTI_ClearFlag_0_31>:
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006bec:	4a04      	ldr	r2, [pc, #16]	; (8006c00 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6153      	str	r3, [r2, #20]
}
 8006bf2:	bf00      	nop
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	40010400 	.word	0x40010400

08006c04 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8006c0c:	4a04      	ldr	r2, [pc, #16]	; (8006c20 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6353      	str	r3, [r2, #52]	; 0x34
}
 8006c12:	bf00      	nop
 8006c14:	370c      	adds	r7, #12
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	40010400 	.word	0x40010400

08006c24 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b088      	sub	sp, #32
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006c30:	2300      	movs	r3, #0
 8006c32:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d102      	bne.n	8006c40 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	77fb      	strb	r3, [r7, #31]
 8006c3e:	e180      	b.n	8006f42 <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c4e:	d102      	bne.n	8006c56 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e175      	b.n	8006f42 <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	7f5b      	ldrb	r3, [r3, #29]
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d108      	bne.n	8006c72 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f7fd f8cd 	bl	8003e0c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c7c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	695b      	ldr	r3, [r3, #20]
 8006c8c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	4b98      	ldr	r3, [pc, #608]	; (8006f04 <HAL_COMP_Init+0x2e0>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	6812      	ldr	r2, [r2, #0]
 8006caa:	6979      	ldr	r1, [r7, #20]
 8006cac:	430b      	orrs	r3, r1
 8006cae:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d015      	beq.n	8006cea <HAL_COMP_Init+0xc6>
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d112      	bne.n	8006cea <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8006cc4:	4b90      	ldr	r3, [pc, #576]	; (8006f08 <HAL_COMP_Init+0x2e4>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	099b      	lsrs	r3, r3, #6
 8006cca:	4a90      	ldr	r2, [pc, #576]	; (8006f0c <HAL_COMP_Init+0x2e8>)
 8006ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd0:	099a      	lsrs	r2, r3, #6
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8006cdc:	e002      	b.n	8006ce4 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	3b01      	subs	r3, #1
 8006ce2:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1f9      	bne.n	8006cde <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a88      	ldr	r2, [pc, #544]	; (8006f10 <HAL_COMP_Init+0x2ec>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d028      	beq.n	8006d46 <HAL_COMP_Init+0x122>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a86      	ldr	r2, [pc, #536]	; (8006f14 <HAL_COMP_Init+0x2f0>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d020      	beq.n	8006d40 <HAL_COMP_Init+0x11c>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a85      	ldr	r2, [pc, #532]	; (8006f18 <HAL_COMP_Init+0x2f4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d018      	beq.n	8006d3a <HAL_COMP_Init+0x116>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a83      	ldr	r2, [pc, #524]	; (8006f1c <HAL_COMP_Init+0x2f8>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d010      	beq.n	8006d34 <HAL_COMP_Init+0x110>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a82      	ldr	r2, [pc, #520]	; (8006f20 <HAL_COMP_Init+0x2fc>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d008      	beq.n	8006d2e <HAL_COMP_Init+0x10a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a80      	ldr	r2, [pc, #512]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d101      	bne.n	8006d2a <HAL_COMP_Init+0x106>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e00f      	b.n	8006d4a <HAL_COMP_Init+0x126>
 8006d2a:	2302      	movs	r3, #2
 8006d2c:	e00d      	b.n	8006d4a <HAL_COMP_Init+0x126>
 8006d2e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006d32:	e00a      	b.n	8006d4a <HAL_COMP_Init+0x126>
 8006d34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006d38:	e007      	b.n	8006d4a <HAL_COMP_Init+0x126>
 8006d3a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006d3e:	e004      	b.n	8006d4a <HAL_COMP_Init+0x126>
 8006d40:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d44:	e001      	b.n	8006d4a <HAL_COMP_Init+0x126>
 8006d46:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006d4a:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	f003 0303 	and.w	r3, r3, #3
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f000 80b6 	beq.w	8006ec6 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	f003 0310 	and.w	r3, r3, #16
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d011      	beq.n	8006d8a <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a6e      	ldr	r2, [pc, #440]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d004      	beq.n	8006d7a <HAL_COMP_Init+0x156>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a6c      	ldr	r2, [pc, #432]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d103      	bne.n	8006d82 <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8006d7a:	6938      	ldr	r0, [r7, #16]
 8006d7c:	f7ff feac 	bl	8006ad8 <LL_EXTI_EnableRisingTrig_32_63>
 8006d80:	e014      	b.n	8006dac <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8006d82:	6938      	ldr	r0, [r7, #16]
 8006d84:	f7ff fe96 	bl	8006ab4 <LL_EXTI_EnableRisingTrig_0_31>
 8006d88:	e010      	b.n	8006dac <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a65      	ldr	r2, [pc, #404]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d004      	beq.n	8006d9e <HAL_COMP_Init+0x17a>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a63      	ldr	r2, [pc, #396]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d103      	bne.n	8006da6 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8006d9e:	6938      	ldr	r0, [r7, #16]
 8006da0:	f7ff fec0 	bl	8006b24 <LL_EXTI_DisableRisingTrig_32_63>
 8006da4:	e002      	b.n	8006dac <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8006da6:	6938      	ldr	r0, [r7, #16]
 8006da8:	f7ff fea8 	bl	8006afc <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	699b      	ldr	r3, [r3, #24]
 8006db0:	f003 0320 	and.w	r3, r3, #32
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d011      	beq.n	8006ddc <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a59      	ldr	r2, [pc, #356]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d004      	beq.n	8006dcc <HAL_COMP_Init+0x1a8>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a58      	ldr	r2, [pc, #352]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d103      	bne.n	8006dd4 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8006dcc:	6938      	ldr	r0, [r7, #16]
 8006dce:	f7ff fecf 	bl	8006b70 <LL_EXTI_EnableFallingTrig_32_63>
 8006dd2:	e014      	b.n	8006dfe <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8006dd4:	6938      	ldr	r0, [r7, #16]
 8006dd6:	f7ff feb9 	bl	8006b4c <LL_EXTI_EnableFallingTrig_0_31>
 8006dda:	e010      	b.n	8006dfe <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a50      	ldr	r2, [pc, #320]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d004      	beq.n	8006df0 <HAL_COMP_Init+0x1cc>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a4f      	ldr	r2, [pc, #316]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d103      	bne.n	8006df8 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8006df0:	6938      	ldr	r0, [r7, #16]
 8006df2:	f7ff fee3 	bl	8006bbc <LL_EXTI_DisableFallingTrig_32_63>
 8006df6:	e002      	b.n	8006dfe <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8006df8:	6938      	ldr	r0, [r7, #16]
 8006dfa:	f7ff fecb 	bl	8006b94 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a48      	ldr	r2, [pc, #288]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d004      	beq.n	8006e12 <HAL_COMP_Init+0x1ee>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a46      	ldr	r2, [pc, #280]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d103      	bne.n	8006e1a <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8006e12:	6938      	ldr	r0, [r7, #16]
 8006e14:	f7ff fef6 	bl	8006c04 <LL_EXTI_ClearFlag_32_63>
 8006e18:	e002      	b.n	8006e20 <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8006e1a:	6938      	ldr	r0, [r7, #16]
 8006e1c:	f7ff fee2 	bl	8006be4 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	f003 0302 	and.w	r3, r3, #2
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d011      	beq.n	8006e50 <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a3c      	ldr	r2, [pc, #240]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d004      	beq.n	8006e40 <HAL_COMP_Init+0x21c>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a3b      	ldr	r2, [pc, #236]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d103      	bne.n	8006e48 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8006e40:	6938      	ldr	r0, [r7, #16]
 8006e42:	f7ff fdfd 	bl	8006a40 <LL_EXTI_EnableEvent_32_63>
 8006e46:	e014      	b.n	8006e72 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8006e48:	6938      	ldr	r0, [r7, #16]
 8006e4a:	f7ff fde7 	bl	8006a1c <LL_EXTI_EnableEvent_0_31>
 8006e4e:	e010      	b.n	8006e72 <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a33      	ldr	r2, [pc, #204]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d004      	beq.n	8006e64 <HAL_COMP_Init+0x240>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a32      	ldr	r2, [pc, #200]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d103      	bne.n	8006e6c <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8006e64:	6938      	ldr	r0, [r7, #16]
 8006e66:	f7ff fe11 	bl	8006a8c <LL_EXTI_DisableEvent_32_63>
 8006e6a:	e002      	b.n	8006e72 <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8006e6c:	6938      	ldr	r0, [r7, #16]
 8006e6e:	f7ff fdf9 	bl	8006a64 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d011      	beq.n	8006ea2 <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a28      	ldr	r2, [pc, #160]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d004      	beq.n	8006e92 <HAL_COMP_Init+0x26e>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a26      	ldr	r2, [pc, #152]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d103      	bne.n	8006e9a <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8006e92:	6938      	ldr	r0, [r7, #16]
 8006e94:	f7ff fd88 	bl	80069a8 <LL_EXTI_EnableIT_32_63>
 8006e98:	e04b      	b.n	8006f32 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8006e9a:	6938      	ldr	r0, [r7, #16]
 8006e9c:	f7ff fd72 	bl	8006984 <LL_EXTI_EnableIT_0_31>
 8006ea0:	e047      	b.n	8006f32 <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a1f      	ldr	r2, [pc, #124]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d004      	beq.n	8006eb6 <HAL_COMP_Init+0x292>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a1d      	ldr	r2, [pc, #116]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d103      	bne.n	8006ebe <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8006eb6:	6938      	ldr	r0, [r7, #16]
 8006eb8:	f7ff fd9c 	bl	80069f4 <LL_EXTI_DisableIT_32_63>
 8006ebc:	e039      	b.n	8006f32 <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8006ebe:	6938      	ldr	r0, [r7, #16]
 8006ec0:	f7ff fd84 	bl	80069cc <LL_EXTI_DisableIT_0_31>
 8006ec4:	e035      	b.n	8006f32 <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a16      	ldr	r2, [pc, #88]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d004      	beq.n	8006eda <HAL_COMP_Init+0x2b6>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a14      	ldr	r2, [pc, #80]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d103      	bne.n	8006ee2 <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8006eda:	6938      	ldr	r0, [r7, #16]
 8006edc:	f7ff fdd6 	bl	8006a8c <LL_EXTI_DisableEvent_32_63>
 8006ee0:	e002      	b.n	8006ee8 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8006ee2:	6938      	ldr	r0, [r7, #16]
 8006ee4:	f7ff fdbe 	bl	8006a64 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a0d      	ldr	r2, [pc, #52]	; (8006f24 <HAL_COMP_Init+0x300>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d004      	beq.n	8006efc <HAL_COMP_Init+0x2d8>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4a0c      	ldr	r2, [pc, #48]	; (8006f28 <HAL_COMP_Init+0x304>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d117      	bne.n	8006f2c <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8006efc:	6938      	ldr	r0, [r7, #16]
 8006efe:	f7ff fd79 	bl	80069f4 <LL_EXTI_DisableIT_32_63>
 8006f02:	e016      	b.n	8006f32 <HAL_COMP_Init+0x30e>
 8006f04:	ff007e0f 	.word	0xff007e0f
 8006f08:	200001d4 	.word	0x200001d4
 8006f0c:	053e2d63 	.word	0x053e2d63
 8006f10:	40010200 	.word	0x40010200
 8006f14:	40010204 	.word	0x40010204
 8006f18:	40010208 	.word	0x40010208
 8006f1c:	4001020c 	.word	0x4001020c
 8006f20:	40010210 	.word	0x40010210
 8006f24:	40010214 	.word	0x40010214
 8006f28:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8006f2c:	6938      	ldr	r0, [r7, #16]
 8006f2e:	f7ff fd4d 	bl	80069cc <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	7f5b      	ldrb	r3, [r3, #29]
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d102      	bne.n	8006f42 <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8006f42:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3720      	adds	r7, #32
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <__NVIC_SetPriorityGrouping>:
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b085      	sub	sp, #20
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f003 0307 	and.w	r3, r3, #7
 8006f5a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f5c:	4b0c      	ldr	r3, [pc, #48]	; (8006f90 <__NVIC_SetPriorityGrouping+0x44>)
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006f68:	4013      	ands	r3, r2
 8006f6a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006f74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006f78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006f7e:	4a04      	ldr	r2, [pc, #16]	; (8006f90 <__NVIC_SetPriorityGrouping+0x44>)
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	60d3      	str	r3, [r2, #12]
}
 8006f84:	bf00      	nop
 8006f86:	3714      	adds	r7, #20
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr
 8006f90:	e000ed00 	.word	0xe000ed00

08006f94 <__NVIC_GetPriorityGrouping>:
{
 8006f94:	b480      	push	{r7}
 8006f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006f98:	4b04      	ldr	r3, [pc, #16]	; (8006fac <__NVIC_GetPriorityGrouping+0x18>)
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	0a1b      	lsrs	r3, r3, #8
 8006f9e:	f003 0307 	and.w	r3, r3, #7
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr
 8006fac:	e000ed00 	.word	0xe000ed00

08006fb0 <__NVIC_EnableIRQ>:
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	db0b      	blt.n	8006fda <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006fc2:	79fb      	ldrb	r3, [r7, #7]
 8006fc4:	f003 021f 	and.w	r2, r3, #31
 8006fc8:	4907      	ldr	r1, [pc, #28]	; (8006fe8 <__NVIC_EnableIRQ+0x38>)
 8006fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fce:	095b      	lsrs	r3, r3, #5
 8006fd0:	2001      	movs	r0, #1
 8006fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8006fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006fda:	bf00      	nop
 8006fdc:	370c      	adds	r7, #12
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	e000e100 	.word	0xe000e100

08006fec <__NVIC_SetPriority>:
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	6039      	str	r1, [r7, #0]
 8006ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	db0a      	blt.n	8007016 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	b2da      	uxtb	r2, r3
 8007004:	490c      	ldr	r1, [pc, #48]	; (8007038 <__NVIC_SetPriority+0x4c>)
 8007006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800700a:	0112      	lsls	r2, r2, #4
 800700c:	b2d2      	uxtb	r2, r2
 800700e:	440b      	add	r3, r1
 8007010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007014:	e00a      	b.n	800702c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	b2da      	uxtb	r2, r3
 800701a:	4908      	ldr	r1, [pc, #32]	; (800703c <__NVIC_SetPriority+0x50>)
 800701c:	79fb      	ldrb	r3, [r7, #7]
 800701e:	f003 030f 	and.w	r3, r3, #15
 8007022:	3b04      	subs	r3, #4
 8007024:	0112      	lsls	r2, r2, #4
 8007026:	b2d2      	uxtb	r2, r2
 8007028:	440b      	add	r3, r1
 800702a:	761a      	strb	r2, [r3, #24]
}
 800702c:	bf00      	nop
 800702e:	370c      	adds	r7, #12
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr
 8007038:	e000e100 	.word	0xe000e100
 800703c:	e000ed00 	.word	0xe000ed00

08007040 <NVIC_EncodePriority>:
{
 8007040:	b480      	push	{r7}
 8007042:	b089      	sub	sp, #36	; 0x24
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f003 0307 	and.w	r3, r3, #7
 8007052:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	f1c3 0307 	rsb	r3, r3, #7
 800705a:	2b04      	cmp	r3, #4
 800705c:	bf28      	it	cs
 800705e:	2304      	movcs	r3, #4
 8007060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	3304      	adds	r3, #4
 8007066:	2b06      	cmp	r3, #6
 8007068:	d902      	bls.n	8007070 <NVIC_EncodePriority+0x30>
 800706a:	69fb      	ldr	r3, [r7, #28]
 800706c:	3b03      	subs	r3, #3
 800706e:	e000      	b.n	8007072 <NVIC_EncodePriority+0x32>
 8007070:	2300      	movs	r3, #0
 8007072:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007074:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	fa02 f303 	lsl.w	r3, r2, r3
 800707e:	43da      	mvns	r2, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	401a      	ands	r2, r3
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007088:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	fa01 f303 	lsl.w	r3, r1, r3
 8007092:	43d9      	mvns	r1, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007098:	4313      	orrs	r3, r2
}
 800709a:	4618      	mov	r0, r3
 800709c:	3724      	adds	r7, #36	; 0x24
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr
	...

080070a8 <SysTick_Config>:
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	3b01      	subs	r3, #1
 80070b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80070b8:	d301      	bcc.n	80070be <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80070ba:	2301      	movs	r3, #1
 80070bc:	e00f      	b.n	80070de <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80070be:	4a0a      	ldr	r2, [pc, #40]	; (80070e8 <SysTick_Config+0x40>)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3b01      	subs	r3, #1
 80070c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80070c6:	210f      	movs	r1, #15
 80070c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070cc:	f7ff ff8e 	bl	8006fec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80070d0:	4b05      	ldr	r3, [pc, #20]	; (80070e8 <SysTick_Config+0x40>)
 80070d2:	2200      	movs	r2, #0
 80070d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80070d6:	4b04      	ldr	r3, [pc, #16]	; (80070e8 <SysTick_Config+0x40>)
 80070d8:	2207      	movs	r2, #7
 80070da:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80070dc:	2300      	movs	r3, #0
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3708      	adds	r7, #8
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}
 80070e6:	bf00      	nop
 80070e8:	e000e010 	.word	0xe000e010

080070ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f7ff ff29 	bl	8006f4c <__NVIC_SetPriorityGrouping>
}
 80070fa:	bf00      	nop
 80070fc:	3708      	adds	r7, #8
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b086      	sub	sp, #24
 8007106:	af00      	add	r7, sp, #0
 8007108:	4603      	mov	r3, r0
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007110:	f7ff ff40 	bl	8006f94 <__NVIC_GetPriorityGrouping>
 8007114:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	68b9      	ldr	r1, [r7, #8]
 800711a:	6978      	ldr	r0, [r7, #20]
 800711c:	f7ff ff90 	bl	8007040 <NVIC_EncodePriority>
 8007120:	4602      	mov	r2, r0
 8007122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007126:	4611      	mov	r1, r2
 8007128:	4618      	mov	r0, r3
 800712a:	f7ff ff5f 	bl	8006fec <__NVIC_SetPriority>
}
 800712e:	bf00      	nop
 8007130:	3718      	adds	r7, #24
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b082      	sub	sp, #8
 800713a:	af00      	add	r7, sp, #0
 800713c:	4603      	mov	r3, r0
 800713e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007144:	4618      	mov	r0, r3
 8007146:	f7ff ff33 	bl	8006fb0 <__NVIC_EnableIRQ>
}
 800714a:	bf00      	nop
 800714c:	3708      	adds	r7, #8
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}

08007152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007152:	b580      	push	{r7, lr}
 8007154:	b082      	sub	sp, #8
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7ff ffa4 	bl	80070a8 <SysTick_Config>
 8007160:	4603      	mov	r3, r0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b082      	sub	sp, #8
 800716e:	af00      	add	r7, sp, #0
 8007170:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d101      	bne.n	800717c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e014      	b.n	80071a6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	791b      	ldrb	r3, [r3, #4]
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d105      	bne.n	8007192 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f7fc fef3 	bl	8003f78 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2202      	movs	r2, #2
 8007196:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2201      	movs	r2, #1
 80071a2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b082      	sub	sp, #8
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	795b      	ldrb	r3, [r3, #5]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d101      	bne.n	80071c4 <HAL_DAC_Start+0x16>
 80071c0:	2302      	movs	r3, #2
 80071c2:	e043      	b.n	800724c <HAL_DAC_Start+0x9e>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2202      	movs	r2, #2
 80071ce:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6819      	ldr	r1, [r3, #0]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	f003 0310 	and.w	r3, r3, #16
 80071dc:	2201      	movs	r2, #1
 80071de:	409a      	lsls	r2, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	430a      	orrs	r2, r1
 80071e6:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80071e8:	2001      	movs	r0, #1
 80071ea:	f7fe fb4d 	bl	8005888 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d10f      	bne.n	8007214 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80071fe:	2b02      	cmp	r3, #2
 8007200:	d11d      	bne.n	800723e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f042 0201 	orr.w	r2, r2, #1
 8007210:	605a      	str	r2, [r3, #4]
 8007212:	e014      	b.n	800723e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	f003 0310 	and.w	r3, r3, #16
 8007224:	2102      	movs	r1, #2
 8007226:	fa01 f303 	lsl.w	r3, r1, r3
 800722a:	429a      	cmp	r2, r3
 800722c:	d107      	bne.n	800723e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	685a      	ldr	r2, [r3, #4]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f042 0202 	orr.w	r2, r2, #2
 800723c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2201      	movs	r2, #1
 8007242:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	3708      	adds	r7, #8
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8007262:	2300      	movs	r3, #0
 8007264:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	795b      	ldrb	r3, [r3, #5]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d101      	bne.n	8007272 <HAL_DAC_Start_DMA+0x1e>
 800726e:	2302      	movs	r3, #2
 8007270:	e0a1      	b.n	80073b6 <HAL_DAC_Start_DMA+0x162>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2201      	movs	r2, #1
 8007276:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2202      	movs	r2, #2
 800727c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d12a      	bne.n	80072da <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	4a4d      	ldr	r2, [pc, #308]	; (80073c0 <HAL_DAC_Start_DMA+0x16c>)
 800728a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	4a4c      	ldr	r2, [pc, #304]	; (80073c4 <HAL_DAC_Start_DMA+0x170>)
 8007292:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	4a4b      	ldr	r2, [pc, #300]	; (80073c8 <HAL_DAC_Start_DMA+0x174>)
 800729a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80072aa:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80072ac:	6a3b      	ldr	r3, [r7, #32]
 80072ae:	2b04      	cmp	r3, #4
 80072b0:	d009      	beq.n	80072c6 <HAL_DAC_Start_DMA+0x72>
 80072b2:	2b08      	cmp	r3, #8
 80072b4:	d00c      	beq.n	80072d0 <HAL_DAC_Start_DMA+0x7c>
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d000      	beq.n	80072bc <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80072ba:	e039      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3308      	adds	r3, #8
 80072c2:	613b      	str	r3, [r7, #16]
        break;
 80072c4:	e034      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	330c      	adds	r3, #12
 80072cc:	613b      	str	r3, [r7, #16]
        break;
 80072ce:	e02f      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3310      	adds	r3, #16
 80072d6:	613b      	str	r3, [r7, #16]
        break;
 80072d8:	e02a      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	4a3b      	ldr	r2, [pc, #236]	; (80073cc <HAL_DAC_Start_DMA+0x178>)
 80072e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	4a3a      	ldr	r2, [pc, #232]	; (80073d0 <HAL_DAC_Start_DMA+0x17c>)
 80072e8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	4a39      	ldr	r2, [pc, #228]	; (80073d4 <HAL_DAC_Start_DMA+0x180>)
 80072f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007300:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	2b04      	cmp	r3, #4
 8007306:	d009      	beq.n	800731c <HAL_DAC_Start_DMA+0xc8>
 8007308:	2b08      	cmp	r3, #8
 800730a:	d00c      	beq.n	8007326 <HAL_DAC_Start_DMA+0xd2>
 800730c:	2b00      	cmp	r3, #0
 800730e:	d000      	beq.n	8007312 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8007310:	e00e      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3314      	adds	r3, #20
 8007318:	613b      	str	r3, [r7, #16]
        break;
 800731a:	e009      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	3318      	adds	r3, #24
 8007322:	613b      	str	r3, [r7, #16]
        break;
 8007324:	e004      	b.n	8007330 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	331c      	adds	r3, #28
 800732c:	613b      	str	r3, [r7, #16]
        break;
 800732e:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d111      	bne.n	800735a <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007344:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6898      	ldr	r0, [r3, #8]
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	693a      	ldr	r2, [r7, #16]
 8007350:	f000 fbc8 	bl	8007ae4 <HAL_DMA_Start_IT>
 8007354:	4603      	mov	r3, r0
 8007356:	75fb      	strb	r3, [r7, #23]
 8007358:	e010      	b.n	800737c <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007368:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	68d8      	ldr	r0, [r3, #12]
 800736e:	6879      	ldr	r1, [r7, #4]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	693a      	ldr	r2, [r7, #16]
 8007374:	f000 fbb6 	bl	8007ae4 <HAL_DMA_Start_IT>
 8007378:	4603      	mov	r3, r0
 800737a:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8007382:	7dfb      	ldrb	r3, [r7, #23]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10f      	bne.n	80073a8 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6819      	ldr	r1, [r3, #0]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	f003 0310 	and.w	r3, r3, #16
 8007394:	2201      	movs	r2, #1
 8007396:	409a      	lsls	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	430a      	orrs	r2, r1
 800739e:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 80073a0:	2001      	movs	r0, #1
 80073a2:	f7fe fa71 	bl	8005888 <HAL_Delay>
 80073a6:	e005      	b.n	80073b4 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	f043 0204 	orr.w	r2, r3, #4
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80073b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3718      	adds	r7, #24
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	08007881 	.word	0x08007881
 80073c4:	080078a3 	.word	0x080078a3
 80073c8:	080078bf 	.word	0x080078bf
 80073cc:	08007929 	.word	0x08007929
 80073d0:	0800794b 	.word	0x0800794b
 80073d4:	08007967 	.word	0x08007967

080073d8 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	6819      	ldr	r1, [r3, #0]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	f003 0310 	and.w	r3, r3, #16
 80073ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80073f2:	fa02 f303 	lsl.w	r3, r2, r3
 80073f6:	43da      	mvns	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	400a      	ands	r2, r1
 80073fe:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6819      	ldr	r1, [r3, #0]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	f003 0310 	and.w	r3, r3, #16
 800740c:	2201      	movs	r2, #1
 800740e:	fa02 f303 	lsl.w	r3, r2, r3
 8007412:	43da      	mvns	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	400a      	ands	r2, r1
 800741a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 800741c:	2001      	movs	r0, #1
 800741e:	f7fe fa33 	bl	8005888 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10f      	bne.n	8007448 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	4618      	mov	r0, r3
 800742e:	f000 fbd4 	bl	8007bda <HAL_DMA_Abort>
 8007432:	4603      	mov	r3, r0
 8007434:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007444:	601a      	str	r2, [r3, #0]
 8007446:	e00e      	b.n	8007466 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	4618      	mov	r0, r3
 800744e:	f000 fbc4 	bl	8007bda <HAL_DMA_Abort>
 8007452:	4603      	mov	r3, r0
 8007454:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007464:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8007466:	7bfb      	ldrb	r3, [r7, #15]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2204      	movs	r2, #4
 8007470:	711a      	strb	r2, [r3, #4]
 8007472:	e002      	b.n	800747a <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 800747a:	7bfb      	ldrb	r3, [r7, #15]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007484:	b480      	push	{r7}
 8007486:	b087      	sub	sp, #28
 8007488:	af00      	add	r7, sp, #0
 800748a:	60f8      	str	r0, [r7, #12]
 800748c:	60b9      	str	r1, [r7, #8]
 800748e:	607a      	str	r2, [r7, #4]
 8007490:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8007492:	2300      	movs	r3, #0
 8007494:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d105      	bne.n	80074b4 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80074a8:	697a      	ldr	r2, [r7, #20]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	4413      	add	r3, r2
 80074ae:	3308      	adds	r3, #8
 80074b0:	617b      	str	r3, [r7, #20]
 80074b2:	e004      	b.n	80074be <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80074b4:	697a      	ldr	r2, [r7, #20]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	4413      	add	r3, r2
 80074ba:	3314      	adds	r3, #20
 80074bc:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	461a      	mov	r2, r3
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80074c6:	2300      	movs	r3, #0
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	371c      	adds	r7, #28
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d103      	bne.n	8007514 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007512:	e002      	b.n	800751a <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 800751a:	4618      	mov	r0, r3
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
	...

08007528 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b08a      	sub	sp, #40	; 0x28
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8007534:	2300      	movs	r3, #0
 8007536:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	795b      	ldrb	r3, [r3, #5]
 800753c:	2b01      	cmp	r3, #1
 800753e:	d101      	bne.n	8007544 <HAL_DAC_ConfigChannel+0x1c>
 8007540:	2302      	movs	r3, #2
 8007542:	e194      	b.n	800786e <HAL_DAC_ConfigChannel+0x346>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2201      	movs	r2, #1
 8007548:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2202      	movs	r2, #2
 800754e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	2b04      	cmp	r3, #4
 8007556:	d174      	bne.n	8007642 <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d137      	bne.n	80075ce <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800755e:	f7fe f987 	bl	8005870 <HAL_GetTick>
 8007562:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007564:	e011      	b.n	800758a <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007566:	f7fe f983 	bl	8005870 <HAL_GetTick>
 800756a:	4602      	mov	r2, r0
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	2b01      	cmp	r3, #1
 8007572:	d90a      	bls.n	800758a <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	f043 0208 	orr.w	r2, r3, #8
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2203      	movs	r2, #3
 8007584:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e171      	b.n	800786e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007590:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1e6      	bne.n	8007566 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8007598:	2001      	movs	r0, #1
 800759a:	f7fe f975 	bl	8005888 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80075a6:	641a      	str	r2, [r3, #64]	; 0x40
 80075a8:	e01e      	b.n	80075e8 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80075aa:	f7fe f961 	bl	8005870 <HAL_GetTick>
 80075ae:	4602      	mov	r2, r0
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d90a      	bls.n	80075ce <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	f043 0208 	orr.w	r2, r3, #8
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2203      	movs	r2, #3
 80075c8:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e14f      	b.n	800786e <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	dbe8      	blt.n	80075aa <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80075d8:	2001      	movs	r0, #1
 80075da:	f7fe f955 	bl	8005888 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80075e6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f003 0310 	and.w	r3, r3, #16
 80075f4:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80075f8:	fa01 f303 	lsl.w	r3, r1, r3
 80075fc:	43db      	mvns	r3, r3
 80075fe:	ea02 0103 	and.w	r1, r2, r3
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f003 0310 	and.w	r3, r3, #16
 800760c:	409a      	lsls	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	430a      	orrs	r2, r1
 8007614:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f003 0310 	and.w	r3, r3, #16
 8007622:	21ff      	movs	r1, #255	; 0xff
 8007624:	fa01 f303 	lsl.w	r3, r1, r3
 8007628:	43db      	mvns	r3, r3
 800762a:	ea02 0103 	and.w	r1, r2, r3
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f003 0310 	and.w	r3, r3, #16
 8007638:	409a      	lsls	r2, r3
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d11d      	bne.n	8007686 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007650:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f003 0310 	and.w	r3, r3, #16
 8007658:	221f      	movs	r2, #31
 800765a:	fa02 f303 	lsl.w	r3, r2, r3
 800765e:	43db      	mvns	r3, r3
 8007660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007662:	4013      	ands	r3, r2
 8007664:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	6a1b      	ldr	r3, [r3, #32]
 800766a:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f003 0310 	and.w	r3, r3, #16
 8007672:	69ba      	ldr	r2, [r7, #24]
 8007674:	fa02 f303 	lsl.w	r3, r2, r3
 8007678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800767a:	4313      	orrs	r3, r2
 800767c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007684:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800768c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f003 0310 	and.w	r3, r3, #16
 8007694:	2207      	movs	r2, #7
 8007696:	fa02 f303 	lsl.w	r3, r2, r3
 800769a:	43db      	mvns	r3, r3
 800769c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800769e:	4013      	ands	r3, r2
 80076a0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	699b      	ldr	r3, [r3, #24]
 80076a6:	f003 0301 	and.w	r3, r3, #1
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d002      	beq.n	80076b4 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 80076ae:	2300      	movs	r3, #0
 80076b0:	623b      	str	r3, [r7, #32]
 80076b2:	e011      	b.n	80076d8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	f003 0302 	and.w	r3, r3, #2
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d002      	beq.n	80076c6 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80076c0:	2301      	movs	r3, #1
 80076c2:	623b      	str	r3, [r7, #32]
 80076c4:	e008      	b.n	80076d8 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	695b      	ldr	r3, [r3, #20]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d102      	bne.n	80076d4 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80076ce:	2301      	movs	r3, #1
 80076d0:	623b      	str	r3, [r7, #32]
 80076d2:	e001      	b.n	80076d8 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80076d4:	2300      	movs	r3, #0
 80076d6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	689a      	ldr	r2, [r3, #8]
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	695b      	ldr	r3, [r3, #20]
 80076e0:	4313      	orrs	r3, r2
 80076e2:	6a3a      	ldr	r2, [r7, #32]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f003 0310 	and.w	r3, r3, #16
 80076ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80076f2:	fa02 f303 	lsl.w	r3, r2, r3
 80076f6:	43db      	mvns	r3, r3
 80076f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076fa:	4013      	ands	r3, r2
 80076fc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	791b      	ldrb	r3, [r3, #4]
 8007702:	2b01      	cmp	r3, #1
 8007704:	d102      	bne.n	800770c <HAL_DAC_ConfigChannel+0x1e4>
 8007706:	f44f 7380 	mov.w	r3, #256	; 0x100
 800770a:	e000      	b.n	800770e <HAL_DAC_ConfigChannel+0x1e6>
 800770c:	2300      	movs	r3, #0
 800770e:	69ba      	ldr	r2, [r7, #24]
 8007710:	4313      	orrs	r3, r2
 8007712:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f003 0310 	and.w	r3, r3, #16
 800771a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800771e:	fa02 f303 	lsl.w	r3, r2, r3
 8007722:	43db      	mvns	r3, r3
 8007724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007726:	4013      	ands	r3, r2
 8007728:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	795b      	ldrb	r3, [r3, #5]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d102      	bne.n	8007738 <HAL_DAC_ConfigChannel+0x210>
 8007732:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007736:	e000      	b.n	800773a <HAL_DAC_ConfigChannel+0x212>
 8007738:	2300      	movs	r3, #0
 800773a:	69ba      	ldr	r2, [r7, #24]
 800773c:	4313      	orrs	r3, r2
 800773e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8007740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007742:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8007746:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2b02      	cmp	r3, #2
 800774e:	d114      	bne.n	800777a <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8007750:	f001 fae0 	bl	8008d14 <HAL_RCC_GetHCLKFreq>
 8007754:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	4a47      	ldr	r2, [pc, #284]	; (8007878 <HAL_DAC_ConfigChannel+0x350>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d904      	bls.n	8007768 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800775e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007760:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007764:	627b      	str	r3, [r7, #36]	; 0x24
 8007766:	e00d      	b.n	8007784 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	4a44      	ldr	r2, [pc, #272]	; (800787c <HAL_DAC_ConfigChannel+0x354>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d909      	bls.n	8007784 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007772:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007776:	627b      	str	r3, [r7, #36]	; 0x24
 8007778:	e004      	b.n	8007784 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007780:	4313      	orrs	r3, r2
 8007782:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f003 0310 	and.w	r3, r3, #16
 800778a:	69ba      	ldr	r2, [r7, #24]
 800778c:	fa02 f303 	lsl.w	r3, r2, r3
 8007790:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007792:	4313      	orrs	r3, r2
 8007794:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800779c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6819      	ldr	r1, [r3, #0]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f003 0310 	and.w	r3, r3, #16
 80077aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80077ae:	fa02 f303 	lsl.w	r3, r2, r3
 80077b2:	43da      	mvns	r2, r3
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	400a      	ands	r2, r1
 80077ba:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f003 0310 	and.w	r3, r3, #16
 80077ca:	f640 72fe 	movw	r2, #4094	; 0xffe
 80077ce:	fa02 f303 	lsl.w	r3, r2, r3
 80077d2:	43db      	mvns	r3, r3
 80077d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077d6:	4013      	ands	r3, r2
 80077d8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f003 0310 	and.w	r3, r3, #16
 80077e6:	69ba      	ldr	r2, [r7, #24]
 80077e8:	fa02 f303 	lsl.w	r3, r2, r3
 80077ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ee:	4313      	orrs	r3, r2
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077f8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	6819      	ldr	r1, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f003 0310 	and.w	r3, r3, #16
 8007806:	22c0      	movs	r2, #192	; 0xc0
 8007808:	fa02 f303 	lsl.w	r3, r2, r3
 800780c:	43da      	mvns	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	400a      	ands	r2, r1
 8007814:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	089b      	lsrs	r3, r3, #2
 800781c:	f003 030f 	and.w	r3, r3, #15
 8007820:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	089b      	lsrs	r3, r3, #2
 8007828:	021b      	lsls	r3, r3, #8
 800782a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800782e:	69ba      	ldr	r2, [r7, #24]
 8007830:	4313      	orrs	r3, r2
 8007832:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f003 0310 	and.w	r3, r3, #16
 8007840:	f640 710f 	movw	r1, #3855	; 0xf0f
 8007844:	fa01 f303 	lsl.w	r3, r1, r3
 8007848:	43db      	mvns	r3, r3
 800784a:	ea02 0103 	and.w	r1, r2, r3
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f003 0310 	and.w	r3, r3, #16
 8007854:	69ba      	ldr	r2, [r7, #24]
 8007856:	409a      	lsls	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2201      	movs	r2, #1
 8007864:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800786c:	2300      	movs	r3, #0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3728      	adds	r7, #40	; 0x28
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	09896800 	.word	0x09896800
 800787c:	04c4b400 	.word	0x04c4b400

08007880 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b084      	sub	sp, #16
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f7ff fe20 	bl	80074d4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2201      	movs	r2, #1
 8007898:	711a      	strb	r2, [r3, #4]
}
 800789a:	bf00      	nop
 800789c:	3710      	adds	r7, #16
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b084      	sub	sp, #16
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ae:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80078b0:	68f8      	ldr	r0, [r7, #12]
 80078b2:	f7ff fe19 	bl	80074e8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80078b6:	bf00      	nop
 80078b8:	3710      	adds	r7, #16
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}

080078be <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80078be:	b580      	push	{r7, lr}
 80078c0:	b084      	sub	sp, #16
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	f043 0204 	orr.w	r2, r3, #4
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f7fc fff2 	bl	80048c2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2201      	movs	r2, #1
 80078e2:	711a      	strb	r2, [r3, #4]
}
 80078e4:	bf00      	nop
 80078e6:	3710      	adds	r7, #16
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b083      	sub	sp, #12
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8007908:	bf00      	nop
 800790a:	370c      	adds	r7, #12
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800791c:	bf00      	nop
 800791e:	370c      	adds	r7, #12
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr

08007928 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007934:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	f7ff ffd8 	bl	80078ec <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2201      	movs	r2, #1
 8007940:	711a      	strb	r2, [r3, #4]
}
 8007942:	bf00      	nop
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}

0800794a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800794a:	b580      	push	{r7, lr}
 800794c:	b084      	sub	sp, #16
 800794e:	af00      	add	r7, sp, #0
 8007950:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007956:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8007958:	68f8      	ldr	r0, [r7, #12]
 800795a:	f7ff ffd1 	bl	8007900 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800795e:	bf00      	nop
 8007960:	3710      	adds	r7, #16
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}

08007966 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8007966:	b580      	push	{r7, lr}
 8007968:	b084      	sub	sp, #16
 800796a:	af00      	add	r7, sp, #0
 800796c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007972:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	f043 0204 	orr.w	r2, r3, #4
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f7ff ffc7 	bl	8007914 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2201      	movs	r2, #1
 800798a:	711a      	strb	r2, [r3, #4]
}
 800798c:	bf00      	nop
 800798e:	3710      	adds	r7, #16
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}

08007994 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e08d      	b.n	8007ac2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	461a      	mov	r2, r3
 80079ac:	4b47      	ldr	r3, [pc, #284]	; (8007acc <HAL_DMA_Init+0x138>)
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d80f      	bhi.n	80079d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	461a      	mov	r2, r3
 80079b8:	4b45      	ldr	r3, [pc, #276]	; (8007ad0 <HAL_DMA_Init+0x13c>)
 80079ba:	4413      	add	r3, r2
 80079bc:	4a45      	ldr	r2, [pc, #276]	; (8007ad4 <HAL_DMA_Init+0x140>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	091b      	lsrs	r3, r3, #4
 80079c4:	009a      	lsls	r2, r3, #2
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a42      	ldr	r2, [pc, #264]	; (8007ad8 <HAL_DMA_Init+0x144>)
 80079ce:	641a      	str	r2, [r3, #64]	; 0x40
 80079d0:	e00e      	b.n	80079f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	461a      	mov	r2, r3
 80079d8:	4b40      	ldr	r3, [pc, #256]	; (8007adc <HAL_DMA_Init+0x148>)
 80079da:	4413      	add	r3, r2
 80079dc:	4a3d      	ldr	r2, [pc, #244]	; (8007ad4 <HAL_DMA_Init+0x140>)
 80079de:	fba2 2303 	umull	r2, r3, r2, r3
 80079e2:	091b      	lsrs	r3, r3, #4
 80079e4:	009a      	lsls	r2, r3, #2
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a3c      	ldr	r2, [pc, #240]	; (8007ae0 <HAL_DMA_Init+0x14c>)
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	691b      	ldr	r3, [r3, #16]
 8007a1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	699b      	ldr	r3, [r3, #24]
 8007a26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007a34:	68fa      	ldr	r2, [r7, #12]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 fa10 	bl	8007e68 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a50:	d102      	bne.n	8007a58 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685a      	ldr	r2, [r3, #4]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a60:	b2d2      	uxtb	r2, r2
 8007a62:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a6c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d010      	beq.n	8007a98 <HAL_DMA_Init+0x104>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	2b04      	cmp	r3, #4
 8007a7c:	d80c      	bhi.n	8007a98 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fa30 	bl	8007ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a88:	2200      	movs	r2, #0
 8007a8a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a94:	605a      	str	r2, [r3, #4]
 8007a96:	e008      	b.n	8007aaa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3710      	adds	r7, #16
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	bf00      	nop
 8007acc:	40020407 	.word	0x40020407
 8007ad0:	bffdfff8 	.word	0xbffdfff8
 8007ad4:	cccccccd 	.word	0xcccccccd
 8007ad8:	40020000 	.word	0x40020000
 8007adc:	bffdfbf8 	.word	0xbffdfbf8
 8007ae0:	40020400 	.word	0x40020400

08007ae4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b086      	sub	sp, #24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
 8007af0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007af2:	2300      	movs	r3, #0
 8007af4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d101      	bne.n	8007b04 <HAL_DMA_Start_IT+0x20>
 8007b00:	2302      	movs	r3, #2
 8007b02:	e066      	b.n	8007bd2 <HAL_DMA_Start_IT+0xee>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d155      	bne.n	8007bc4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2202      	movs	r2, #2
 8007b1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f022 0201 	bic.w	r2, r2, #1
 8007b34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	68b9      	ldr	r1, [r7, #8]
 8007b3c:	68f8      	ldr	r0, [r7, #12]
 8007b3e:	f000 f954 	bl	8007dea <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d008      	beq.n	8007b5c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f042 020e 	orr.w	r2, r2, #14
 8007b58:	601a      	str	r2, [r3, #0]
 8007b5a:	e00f      	b.n	8007b7c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f022 0204 	bic.w	r2, r2, #4
 8007b6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f042 020a 	orr.w	r2, r2, #10
 8007b7a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d007      	beq.n	8007b9a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b98:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d007      	beq.n	8007bb2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bb0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f042 0201 	orr.w	r2, r2, #1
 8007bc0:	601a      	str	r2, [r3, #0]
 8007bc2:	e005      	b.n	8007bd0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007bcc:	2302      	movs	r3, #2
 8007bce:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3718      	adds	r7, #24
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b085      	sub	sp, #20
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007be2:	2300      	movs	r3, #0
 8007be4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d005      	beq.n	8007bfe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2204      	movs	r2, #4
 8007bf6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	73fb      	strb	r3, [r7, #15]
 8007bfc:	e037      	b.n	8007c6e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f022 020e 	bic.w	r2, r2, #14
 8007c0c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c1c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f022 0201 	bic.w	r2, r2, #1
 8007c2c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c32:	f003 021f 	and.w	r2, r3, #31
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8007c40:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007c4a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00c      	beq.n	8007c6e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007c62:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007c6c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ca8:	f003 031f 	and.w	r3, r3, #31
 8007cac:	2204      	movs	r2, #4
 8007cae:	409a      	lsls	r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d026      	beq.n	8007d06 <HAL_DMA_IRQHandler+0x7a>
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	f003 0304 	and.w	r3, r3, #4
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d021      	beq.n	8007d06 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f003 0320 	and.w	r3, r3, #32
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d107      	bne.n	8007ce0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f022 0204 	bic.w	r2, r2, #4
 8007cde:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ce4:	f003 021f 	and.w	r2, r3, #31
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cec:	2104      	movs	r1, #4
 8007cee:	fa01 f202 	lsl.w	r2, r1, r2
 8007cf2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d071      	beq.n	8007de0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007d04:	e06c      	b.n	8007de0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d0a:	f003 031f 	and.w	r3, r3, #31
 8007d0e:	2202      	movs	r2, #2
 8007d10:	409a      	lsls	r2, r3
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	4013      	ands	r3, r2
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d02e      	beq.n	8007d78 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	f003 0302 	and.w	r3, r3, #2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d029      	beq.n	8007d78 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0320 	and.w	r3, r3, #32
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d10b      	bne.n	8007d4a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f022 020a 	bic.w	r2, r2, #10
 8007d40:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d4e:	f003 021f 	and.w	r2, r3, #31
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d56:	2102      	movs	r1, #2
 8007d58:	fa01 f202 	lsl.w	r2, r1, r2
 8007d5c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d038      	beq.n	8007de0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007d76:	e033      	b.n	8007de0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d7c:	f003 031f 	and.w	r3, r3, #31
 8007d80:	2208      	movs	r2, #8
 8007d82:	409a      	lsls	r2, r3
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4013      	ands	r3, r2
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d02a      	beq.n	8007de2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f003 0308 	and.w	r3, r3, #8
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d025      	beq.n	8007de2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f022 020e 	bic.w	r2, r2, #14
 8007da4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007daa:	f003 021f 	and.w	r2, r3, #31
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db2:	2101      	movs	r1, #1
 8007db4:	fa01 f202 	lsl.w	r2, r1, r2
 8007db8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d004      	beq.n	8007de2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007de0:	bf00      	nop
 8007de2:	bf00      	nop
}
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007dea:	b480      	push	{r7}
 8007dec:	b085      	sub	sp, #20
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	607a      	str	r2, [r7, #4]
 8007df6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007e00:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d004      	beq.n	8007e14 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007e12:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e18:	f003 021f 	and.w	r2, r3, #31
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e20:	2101      	movs	r1, #1
 8007e22:	fa01 f202 	lsl.w	r2, r1, r2
 8007e26:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	683a      	ldr	r2, [r7, #0]
 8007e2e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	2b10      	cmp	r3, #16
 8007e36:	d108      	bne.n	8007e4a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007e48:	e007      	b.n	8007e5a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68ba      	ldr	r2, [r7, #8]
 8007e50:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	60da      	str	r2, [r3, #12]
}
 8007e5a:	bf00      	nop
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
	...

08007e68 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	461a      	mov	r2, r3
 8007e76:	4b16      	ldr	r3, [pc, #88]	; (8007ed0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d802      	bhi.n	8007e82 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007e7c:	4b15      	ldr	r3, [pc, #84]	; (8007ed4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007e7e:	617b      	str	r3, [r7, #20]
 8007e80:	e001      	b.n	8007e86 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007e82:	4b15      	ldr	r3, [pc, #84]	; (8007ed8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007e84:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	3b08      	subs	r3, #8
 8007e92:	4a12      	ldr	r2, [pc, #72]	; (8007edc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007e94:	fba2 2303 	umull	r2, r3, r2, r3
 8007e98:	091b      	lsrs	r3, r3, #4
 8007e9a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ea0:	089b      	lsrs	r3, r3, #2
 8007ea2:	009a      	lsls	r2, r3, #2
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a0b      	ldr	r2, [pc, #44]	; (8007ee0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007eb2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f003 031f 	and.w	r3, r3, #31
 8007eba:	2201      	movs	r2, #1
 8007ebc:	409a      	lsls	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007ec2:	bf00      	nop
 8007ec4:	371c      	adds	r7, #28
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	40020407 	.word	0x40020407
 8007ed4:	40020800 	.word	0x40020800
 8007ed8:	40020820 	.word	0x40020820
 8007edc:	cccccccd 	.word	0xcccccccd
 8007ee0:	40020880 	.word	0x40020880

08007ee4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4b0b      	ldr	r3, [pc, #44]	; (8007f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007ef8:	4413      	add	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	461a      	mov	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a08      	ldr	r2, [pc, #32]	; (8007f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007f06:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	f003 031f 	and.w	r3, r3, #31
 8007f10:	2201      	movs	r2, #1
 8007f12:	409a      	lsls	r2, r3
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007f18:	bf00      	nop
 8007f1a:	3714      	adds	r7, #20
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr
 8007f24:	1000823f 	.word	0x1000823f
 8007f28:	40020940 	.word	0x40020940

08007f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007f3a:	e15a      	b.n	80081f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	2101      	movs	r1, #1
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	fa01 f303 	lsl.w	r3, r1, r3
 8007f48:	4013      	ands	r3, r2
 8007f4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f000 814c 	beq.w	80081ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d00b      	beq.n	8007f74 <HAL_GPIO_Init+0x48>
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d007      	beq.n	8007f74 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f68:	2b11      	cmp	r3, #17
 8007f6a:	d003      	beq.n	8007f74 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	2b12      	cmp	r3, #18
 8007f72:	d130      	bne.n	8007fd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	005b      	lsls	r3, r3, #1
 8007f7e:	2203      	movs	r2, #3
 8007f80:	fa02 f303 	lsl.w	r3, r2, r3
 8007f84:	43db      	mvns	r3, r3
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	4013      	ands	r3, r2
 8007f8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	68da      	ldr	r2, [r3, #12]
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	005b      	lsls	r3, r3, #1
 8007f94:	fa02 f303 	lsl.w	r3, r2, r3
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007faa:	2201      	movs	r2, #1
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb2:	43db      	mvns	r3, r3
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	091b      	lsrs	r3, r3, #4
 8007fc0:	f003 0201 	and.w	r2, r3, #1
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	693a      	ldr	r2, [r7, #16]
 8007fd4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	005b      	lsls	r3, r3, #1
 8007fe0:	2203      	movs	r2, #3
 8007fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe6:	43db      	mvns	r3, r3
 8007fe8:	693a      	ldr	r2, [r7, #16]
 8007fea:	4013      	ands	r3, r2
 8007fec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	689a      	ldr	r2, [r3, #8]
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	2b02      	cmp	r3, #2
 800800c:	d003      	beq.n	8008016 <HAL_GPIO_Init+0xea>
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	685b      	ldr	r3, [r3, #4]
 8008012:	2b12      	cmp	r3, #18
 8008014:	d123      	bne.n	800805e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	08da      	lsrs	r2, r3, #3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	3208      	adds	r2, #8
 800801e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008022:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f003 0307 	and.w	r3, r3, #7
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	220f      	movs	r2, #15
 800802e:	fa02 f303 	lsl.w	r3, r2, r3
 8008032:	43db      	mvns	r3, r3
 8008034:	693a      	ldr	r2, [r7, #16]
 8008036:	4013      	ands	r3, r2
 8008038:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	691a      	ldr	r2, [r3, #16]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	f003 0307 	and.w	r3, r3, #7
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	fa02 f303 	lsl.w	r3, r2, r3
 800804a:	693a      	ldr	r2, [r7, #16]
 800804c:	4313      	orrs	r3, r2
 800804e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	08da      	lsrs	r2, r3, #3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	3208      	adds	r2, #8
 8008058:	6939      	ldr	r1, [r7, #16]
 800805a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	2203      	movs	r2, #3
 800806a:	fa02 f303 	lsl.w	r3, r2, r3
 800806e:	43db      	mvns	r3, r3
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	4013      	ands	r3, r2
 8008074:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	f003 0203 	and.w	r2, r3, #3
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	fa02 f303 	lsl.w	r3, r2, r3
 8008086:	693a      	ldr	r2, [r7, #16]
 8008088:	4313      	orrs	r3, r2
 800808a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	693a      	ldr	r2, [r7, #16]
 8008090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800809a:	2b00      	cmp	r3, #0
 800809c:	f000 80a6 	beq.w	80081ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080a0:	4b5b      	ldr	r3, [pc, #364]	; (8008210 <HAL_GPIO_Init+0x2e4>)
 80080a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080a4:	4a5a      	ldr	r2, [pc, #360]	; (8008210 <HAL_GPIO_Init+0x2e4>)
 80080a6:	f043 0301 	orr.w	r3, r3, #1
 80080aa:	6613      	str	r3, [r2, #96]	; 0x60
 80080ac:	4b58      	ldr	r3, [pc, #352]	; (8008210 <HAL_GPIO_Init+0x2e4>)
 80080ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080b0:	f003 0301 	and.w	r3, r3, #1
 80080b4:	60bb      	str	r3, [r7, #8]
 80080b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80080b8:	4a56      	ldr	r2, [pc, #344]	; (8008214 <HAL_GPIO_Init+0x2e8>)
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	089b      	lsrs	r3, r3, #2
 80080be:	3302      	adds	r3, #2
 80080c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	f003 0303 	and.w	r3, r3, #3
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	220f      	movs	r2, #15
 80080d0:	fa02 f303 	lsl.w	r3, r2, r3
 80080d4:	43db      	mvns	r3, r3
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	4013      	ands	r3, r2
 80080da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80080e2:	d01f      	beq.n	8008124 <HAL_GPIO_Init+0x1f8>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	4a4c      	ldr	r2, [pc, #304]	; (8008218 <HAL_GPIO_Init+0x2ec>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d019      	beq.n	8008120 <HAL_GPIO_Init+0x1f4>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	4a4b      	ldr	r2, [pc, #300]	; (800821c <HAL_GPIO_Init+0x2f0>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d013      	beq.n	800811c <HAL_GPIO_Init+0x1f0>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	4a4a      	ldr	r2, [pc, #296]	; (8008220 <HAL_GPIO_Init+0x2f4>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d00d      	beq.n	8008118 <HAL_GPIO_Init+0x1ec>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4a49      	ldr	r2, [pc, #292]	; (8008224 <HAL_GPIO_Init+0x2f8>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d007      	beq.n	8008114 <HAL_GPIO_Init+0x1e8>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a48      	ldr	r2, [pc, #288]	; (8008228 <HAL_GPIO_Init+0x2fc>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d101      	bne.n	8008110 <HAL_GPIO_Init+0x1e4>
 800810c:	2305      	movs	r3, #5
 800810e:	e00a      	b.n	8008126 <HAL_GPIO_Init+0x1fa>
 8008110:	2306      	movs	r3, #6
 8008112:	e008      	b.n	8008126 <HAL_GPIO_Init+0x1fa>
 8008114:	2304      	movs	r3, #4
 8008116:	e006      	b.n	8008126 <HAL_GPIO_Init+0x1fa>
 8008118:	2303      	movs	r3, #3
 800811a:	e004      	b.n	8008126 <HAL_GPIO_Init+0x1fa>
 800811c:	2302      	movs	r3, #2
 800811e:	e002      	b.n	8008126 <HAL_GPIO_Init+0x1fa>
 8008120:	2301      	movs	r3, #1
 8008122:	e000      	b.n	8008126 <HAL_GPIO_Init+0x1fa>
 8008124:	2300      	movs	r3, #0
 8008126:	697a      	ldr	r2, [r7, #20]
 8008128:	f002 0203 	and.w	r2, r2, #3
 800812c:	0092      	lsls	r2, r2, #2
 800812e:	4093      	lsls	r3, r2
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	4313      	orrs	r3, r2
 8008134:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008136:	4937      	ldr	r1, [pc, #220]	; (8008214 <HAL_GPIO_Init+0x2e8>)
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	089b      	lsrs	r3, r3, #2
 800813c:	3302      	adds	r3, #2
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008144:	4b39      	ldr	r3, [pc, #228]	; (800822c <HAL_GPIO_Init+0x300>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	43db      	mvns	r3, r3
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	4013      	ands	r3, r2
 8008152:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800815c:	2b00      	cmp	r3, #0
 800815e:	d003      	beq.n	8008168 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	4313      	orrs	r3, r2
 8008166:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008168:	4a30      	ldr	r2, [pc, #192]	; (800822c <HAL_GPIO_Init+0x300>)
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800816e:	4b2f      	ldr	r3, [pc, #188]	; (800822c <HAL_GPIO_Init+0x300>)
 8008170:	685b      	ldr	r3, [r3, #4]
 8008172:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	43db      	mvns	r3, r3
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	4013      	ands	r3, r2
 800817c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800818a:	693a      	ldr	r2, [r7, #16]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	4313      	orrs	r3, r2
 8008190:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008192:	4a26      	ldr	r2, [pc, #152]	; (800822c <HAL_GPIO_Init+0x300>)
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008198:	4b24      	ldr	r3, [pc, #144]	; (800822c <HAL_GPIO_Init+0x300>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	43db      	mvns	r3, r3
 80081a2:	693a      	ldr	r2, [r7, #16]
 80081a4:	4013      	ands	r3, r2
 80081a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d003      	beq.n	80081bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	4313      	orrs	r3, r2
 80081ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80081bc:	4a1b      	ldr	r2, [pc, #108]	; (800822c <HAL_GPIO_Init+0x300>)
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80081c2:	4b1a      	ldr	r3, [pc, #104]	; (800822c <HAL_GPIO_Init+0x300>)
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	43db      	mvns	r3, r3
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	4013      	ands	r3, r2
 80081d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80081de:	693a      	ldr	r2, [r7, #16]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80081e6:	4a11      	ldr	r2, [pc, #68]	; (800822c <HAL_GPIO_Init+0x300>)
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	3301      	adds	r3, #1
 80081f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	fa22 f303 	lsr.w	r3, r2, r3
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	f47f ae9d 	bne.w	8007f3c <HAL_GPIO_Init+0x10>
  }
}
 8008202:	bf00      	nop
 8008204:	371c      	adds	r7, #28
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	40021000 	.word	0x40021000
 8008214:	40010000 	.word	0x40010000
 8008218:	48000400 	.word	0x48000400
 800821c:	48000800 	.word	0x48000800
 8008220:	48000c00 	.word	0x48000c00
 8008224:	48001000 	.word	0x48001000
 8008228:	48001400 	.word	0x48001400
 800822c:	40010400 	.word	0x40010400

08008230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	460b      	mov	r3, r1
 800823a:	807b      	strh	r3, [r7, #2]
 800823c:	4613      	mov	r3, r2
 800823e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008240:	787b      	ldrb	r3, [r7, #1]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d003      	beq.n	800824e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008246:	887a      	ldrh	r2, [r7, #2]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800824c:	e002      	b.n	8008254 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800824e:	887a      	ldrh	r2, [r7, #2]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d141      	bne.n	80082f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800826e:	4b4b      	ldr	r3, [pc, #300]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008276:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800827a:	d131      	bne.n	80082e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800827c:	4b47      	ldr	r3, [pc, #284]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800827e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008282:	4a46      	ldr	r2, [pc, #280]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008288:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800828c:	4b43      	ldr	r3, [pc, #268]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008294:	4a41      	ldr	r2, [pc, #260]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800829a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800829c:	4b40      	ldr	r3, [pc, #256]	; (80083a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2232      	movs	r2, #50	; 0x32
 80082a2:	fb02 f303 	mul.w	r3, r2, r3
 80082a6:	4a3f      	ldr	r2, [pc, #252]	; (80083a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80082a8:	fba2 2303 	umull	r2, r3, r2, r3
 80082ac:	0c9b      	lsrs	r3, r3, #18
 80082ae:	3301      	adds	r3, #1
 80082b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082b2:	e002      	b.n	80082ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80082ba:	4b38      	ldr	r3, [pc, #224]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082c6:	d102      	bne.n	80082ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1f2      	bne.n	80082b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80082ce:	4b33      	ldr	r3, [pc, #204]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082d0:	695b      	ldr	r3, [r3, #20]
 80082d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082da:	d158      	bne.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80082dc:	2303      	movs	r3, #3
 80082de:	e057      	b.n	8008390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80082e0:	4b2e      	ldr	r3, [pc, #184]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80082e6:	4a2d      	ldr	r2, [pc, #180]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80082f0:	e04d      	b.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082f8:	d141      	bne.n	800837e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80082fa:	4b28      	ldr	r3, [pc, #160]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008302:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008306:	d131      	bne.n	800836c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008308:	4b24      	ldr	r3, [pc, #144]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800830a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800830e:	4a23      	ldr	r2, [pc, #140]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008314:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008318:	4b20      	ldr	r3, [pc, #128]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008320:	4a1e      	ldr	r2, [pc, #120]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008326:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008328:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2232      	movs	r2, #50	; 0x32
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	4a1c      	ldr	r2, [pc, #112]	; (80083a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008334:	fba2 2303 	umull	r2, r3, r2, r3
 8008338:	0c9b      	lsrs	r3, r3, #18
 800833a:	3301      	adds	r3, #1
 800833c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800833e:	e002      	b.n	8008346 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	3b01      	subs	r3, #1
 8008344:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008346:	4b15      	ldr	r3, [pc, #84]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800834e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008352:	d102      	bne.n	800835a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1f2      	bne.n	8008340 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800835a:	4b10      	ldr	r3, [pc, #64]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800835c:	695b      	ldr	r3, [r3, #20]
 800835e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008366:	d112      	bne.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008368:	2303      	movs	r3, #3
 800836a:	e011      	b.n	8008390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800836c:	4b0b      	ldr	r3, [pc, #44]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800836e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008372:	4a0a      	ldr	r2, [pc, #40]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008378:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800837c:	e007      	b.n	800838e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800837e:	4b07      	ldr	r3, [pc, #28]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008386:	4a05      	ldr	r2, [pc, #20]	; (800839c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008388:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800838c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800838e:	2300      	movs	r3, #0
}
 8008390:	4618      	mov	r0, r3
 8008392:	3714      	adds	r7, #20
 8008394:	46bd      	mov	sp, r7
 8008396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839a:	4770      	bx	lr
 800839c:	40007000 	.word	0x40007000
 80083a0:	200001d4 	.word	0x200001d4
 80083a4:	431bde83 	.word	0x431bde83

080083a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b088      	sub	sp, #32
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d101      	bne.n	80083ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e308      	b.n	80089cc <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d075      	beq.n	80084b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083c6:	4ba3      	ldr	r3, [pc, #652]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f003 030c 	and.w	r3, r3, #12
 80083ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80083d0:	4ba0      	ldr	r3, [pc, #640]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	f003 0303 	and.w	r3, r3, #3
 80083d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	2b0c      	cmp	r3, #12
 80083de:	d102      	bne.n	80083e6 <HAL_RCC_OscConfig+0x3e>
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	2b03      	cmp	r3, #3
 80083e4:	d002      	beq.n	80083ec <HAL_RCC_OscConfig+0x44>
 80083e6:	69bb      	ldr	r3, [r7, #24]
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d10b      	bne.n	8008404 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083ec:	4b99      	ldr	r3, [pc, #612]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d05b      	beq.n	80084b0 <HAL_RCC_OscConfig+0x108>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d157      	bne.n	80084b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	e2e3      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800840c:	d106      	bne.n	800841c <HAL_RCC_OscConfig+0x74>
 800840e:	4b91      	ldr	r3, [pc, #580]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	4a90      	ldr	r2, [pc, #576]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008418:	6013      	str	r3, [r2, #0]
 800841a:	e01d      	b.n	8008458 <HAL_RCC_OscConfig+0xb0>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008424:	d10c      	bne.n	8008440 <HAL_RCC_OscConfig+0x98>
 8008426:	4b8b      	ldr	r3, [pc, #556]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a8a      	ldr	r2, [pc, #552]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800842c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008430:	6013      	str	r3, [r2, #0]
 8008432:	4b88      	ldr	r3, [pc, #544]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a87      	ldr	r2, [pc, #540]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800843c:	6013      	str	r3, [r2, #0]
 800843e:	e00b      	b.n	8008458 <HAL_RCC_OscConfig+0xb0>
 8008440:	4b84      	ldr	r3, [pc, #528]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a83      	ldr	r2, [pc, #524]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800844a:	6013      	str	r3, [r2, #0]
 800844c:	4b81      	ldr	r3, [pc, #516]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a80      	ldr	r2, [pc, #512]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d013      	beq.n	8008488 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008460:	f7fd fa06 	bl	8005870 <HAL_GetTick>
 8008464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008466:	e008      	b.n	800847a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008468:	f7fd fa02 	bl	8005870 <HAL_GetTick>
 800846c:	4602      	mov	r2, r0
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	2b64      	cmp	r3, #100	; 0x64
 8008474:	d901      	bls.n	800847a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e2a8      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800847a:	4b76      	ldr	r3, [pc, #472]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0f0      	beq.n	8008468 <HAL_RCC_OscConfig+0xc0>
 8008486:	e014      	b.n	80084b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008488:	f7fd f9f2 	bl	8005870 <HAL_GetTick>
 800848c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800848e:	e008      	b.n	80084a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008490:	f7fd f9ee 	bl	8005870 <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	2b64      	cmp	r3, #100	; 0x64
 800849c:	d901      	bls.n	80084a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e294      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80084a2:	4b6c      	ldr	r3, [pc, #432]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1f0      	bne.n	8008490 <HAL_RCC_OscConfig+0xe8>
 80084ae:	e000      	b.n	80084b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f003 0302 	and.w	r3, r3, #2
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d075      	beq.n	80085aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80084be:	4b65      	ldr	r3, [pc, #404]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	f003 030c 	and.w	r3, r3, #12
 80084c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80084c8:	4b62      	ldr	r3, [pc, #392]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	f003 0303 	and.w	r3, r3, #3
 80084d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	2b0c      	cmp	r3, #12
 80084d6:	d102      	bne.n	80084de <HAL_RCC_OscConfig+0x136>
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d002      	beq.n	80084e4 <HAL_RCC_OscConfig+0x13c>
 80084de:	69bb      	ldr	r3, [r7, #24]
 80084e0:	2b04      	cmp	r3, #4
 80084e2:	d11f      	bne.n	8008524 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80084e4:	4b5b      	ldr	r3, [pc, #364]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d005      	beq.n	80084fc <HAL_RCC_OscConfig+0x154>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d101      	bne.n	80084fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80084f8:	2301      	movs	r3, #1
 80084fa:	e267      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084fc:	4b55      	ldr	r3, [pc, #340]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	061b      	lsls	r3, r3, #24
 800850a:	4952      	ldr	r1, [pc, #328]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800850c:	4313      	orrs	r3, r2
 800850e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008510:	4b51      	ldr	r3, [pc, #324]	; (8008658 <HAL_RCC_OscConfig+0x2b0>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4618      	mov	r0, r3
 8008516:	f7fd f95f 	bl	80057d8 <HAL_InitTick>
 800851a:	4603      	mov	r3, r0
 800851c:	2b00      	cmp	r3, #0
 800851e:	d043      	beq.n	80085a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	e253      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d023      	beq.n	8008574 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800852c:	4b49      	ldr	r3, [pc, #292]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a48      	ldr	r2, [pc, #288]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008532:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008538:	f7fd f99a 	bl	8005870 <HAL_GetTick>
 800853c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800853e:	e008      	b.n	8008552 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008540:	f7fd f996 	bl	8005870 <HAL_GetTick>
 8008544:	4602      	mov	r2, r0
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	1ad3      	subs	r3, r2, r3
 800854a:	2b02      	cmp	r3, #2
 800854c:	d901      	bls.n	8008552 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800854e:	2303      	movs	r3, #3
 8008550:	e23c      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008552:	4b40      	ldr	r3, [pc, #256]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800855a:	2b00      	cmp	r3, #0
 800855c:	d0f0      	beq.n	8008540 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800855e:	4b3d      	ldr	r3, [pc, #244]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	061b      	lsls	r3, r3, #24
 800856c:	4939      	ldr	r1, [pc, #228]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800856e:	4313      	orrs	r3, r2
 8008570:	604b      	str	r3, [r1, #4]
 8008572:	e01a      	b.n	80085aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008574:	4b37      	ldr	r3, [pc, #220]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a36      	ldr	r2, [pc, #216]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800857a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800857e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008580:	f7fd f976 	bl	8005870 <HAL_GetTick>
 8008584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008586:	e008      	b.n	800859a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008588:	f7fd f972 	bl	8005870 <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	2b02      	cmp	r3, #2
 8008594:	d901      	bls.n	800859a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008596:	2303      	movs	r3, #3
 8008598:	e218      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800859a:	4b2e      	ldr	r3, [pc, #184]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1f0      	bne.n	8008588 <HAL_RCC_OscConfig+0x1e0>
 80085a6:	e000      	b.n	80085aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f003 0308 	and.w	r3, r3, #8
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d03c      	beq.n	8008630 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	695b      	ldr	r3, [r3, #20]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d01c      	beq.n	80085f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085be:	4b25      	ldr	r3, [pc, #148]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80085c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085c4:	4a23      	ldr	r2, [pc, #140]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80085c6:	f043 0301 	orr.w	r3, r3, #1
 80085ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085ce:	f7fd f94f 	bl	8005870 <HAL_GetTick>
 80085d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80085d4:	e008      	b.n	80085e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085d6:	f7fd f94b 	bl	8005870 <HAL_GetTick>
 80085da:	4602      	mov	r2, r0
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d901      	bls.n	80085e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80085e4:	2303      	movs	r3, #3
 80085e6:	e1f1      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80085e8:	4b1a      	ldr	r3, [pc, #104]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80085ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d0ef      	beq.n	80085d6 <HAL_RCC_OscConfig+0x22e>
 80085f6:	e01b      	b.n	8008630 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085f8:	4b16      	ldr	r3, [pc, #88]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 80085fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80085fe:	4a15      	ldr	r2, [pc, #84]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008600:	f023 0301 	bic.w	r3, r3, #1
 8008604:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008608:	f7fd f932 	bl	8005870 <HAL_GetTick>
 800860c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800860e:	e008      	b.n	8008622 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008610:	f7fd f92e 	bl	8005870 <HAL_GetTick>
 8008614:	4602      	mov	r2, r0
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	2b02      	cmp	r3, #2
 800861c:	d901      	bls.n	8008622 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e1d4      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008622:	4b0c      	ldr	r3, [pc, #48]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008624:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008628:	f003 0302 	and.w	r3, r3, #2
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1ef      	bne.n	8008610 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f003 0304 	and.w	r3, r3, #4
 8008638:	2b00      	cmp	r3, #0
 800863a:	f000 80ab 	beq.w	8008794 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800863e:	2300      	movs	r3, #0
 8008640:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008642:	4b04      	ldr	r3, [pc, #16]	; (8008654 <HAL_RCC_OscConfig+0x2ac>)
 8008644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800864a:	2b00      	cmp	r3, #0
 800864c:	d106      	bne.n	800865c <HAL_RCC_OscConfig+0x2b4>
 800864e:	2301      	movs	r3, #1
 8008650:	e005      	b.n	800865e <HAL_RCC_OscConfig+0x2b6>
 8008652:	bf00      	nop
 8008654:	40021000 	.word	0x40021000
 8008658:	200001d8 	.word	0x200001d8
 800865c:	2300      	movs	r3, #0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d00d      	beq.n	800867e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008662:	4baf      	ldr	r3, [pc, #700]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008666:	4aae      	ldr	r2, [pc, #696]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800866c:	6593      	str	r3, [r2, #88]	; 0x58
 800866e:	4bac      	ldr	r3, [pc, #688]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800867a:	2301      	movs	r3, #1
 800867c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800867e:	4ba9      	ldr	r3, [pc, #676]	; (8008924 <HAL_RCC_OscConfig+0x57c>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008686:	2b00      	cmp	r3, #0
 8008688:	d118      	bne.n	80086bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800868a:	4ba6      	ldr	r3, [pc, #664]	; (8008924 <HAL_RCC_OscConfig+0x57c>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4aa5      	ldr	r2, [pc, #660]	; (8008924 <HAL_RCC_OscConfig+0x57c>)
 8008690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008696:	f7fd f8eb 	bl	8005870 <HAL_GetTick>
 800869a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800869c:	e008      	b.n	80086b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800869e:	f7fd f8e7 	bl	8005870 <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d901      	bls.n	80086b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e18d      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80086b0:	4b9c      	ldr	r3, [pc, #624]	; (8008924 <HAL_RCC_OscConfig+0x57c>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d0f0      	beq.n	800869e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d108      	bne.n	80086d6 <HAL_RCC_OscConfig+0x32e>
 80086c4:	4b96      	ldr	r3, [pc, #600]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80086c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086ca:	4a95      	ldr	r2, [pc, #596]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80086cc:	f043 0301 	orr.w	r3, r3, #1
 80086d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086d4:	e024      	b.n	8008720 <HAL_RCC_OscConfig+0x378>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	2b05      	cmp	r3, #5
 80086dc:	d110      	bne.n	8008700 <HAL_RCC_OscConfig+0x358>
 80086de:	4b90      	ldr	r3, [pc, #576]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80086e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086e4:	4a8e      	ldr	r2, [pc, #568]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80086e6:	f043 0304 	orr.w	r3, r3, #4
 80086ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086ee:	4b8c      	ldr	r3, [pc, #560]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80086f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086f4:	4a8a      	ldr	r2, [pc, #552]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80086f6:	f043 0301 	orr.w	r3, r3, #1
 80086fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80086fe:	e00f      	b.n	8008720 <HAL_RCC_OscConfig+0x378>
 8008700:	4b87      	ldr	r3, [pc, #540]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008706:	4a86      	ldr	r2, [pc, #536]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008708:	f023 0301 	bic.w	r3, r3, #1
 800870c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008710:	4b83      	ldr	r3, [pc, #524]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008716:	4a82      	ldr	r2, [pc, #520]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008718:	f023 0304 	bic.w	r3, r3, #4
 800871c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d016      	beq.n	8008756 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008728:	f7fd f8a2 	bl	8005870 <HAL_GetTick>
 800872c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800872e:	e00a      	b.n	8008746 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008730:	f7fd f89e 	bl	8005870 <HAL_GetTick>
 8008734:	4602      	mov	r2, r0
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	f241 3288 	movw	r2, #5000	; 0x1388
 800873e:	4293      	cmp	r3, r2
 8008740:	d901      	bls.n	8008746 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008742:	2303      	movs	r3, #3
 8008744:	e142      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008746:	4b76      	ldr	r3, [pc, #472]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800874c:	f003 0302 	and.w	r3, r3, #2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d0ed      	beq.n	8008730 <HAL_RCC_OscConfig+0x388>
 8008754:	e015      	b.n	8008782 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008756:	f7fd f88b 	bl	8005870 <HAL_GetTick>
 800875a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800875c:	e00a      	b.n	8008774 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800875e:	f7fd f887 	bl	8005870 <HAL_GetTick>
 8008762:	4602      	mov	r2, r0
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	1ad3      	subs	r3, r2, r3
 8008768:	f241 3288 	movw	r2, #5000	; 0x1388
 800876c:	4293      	cmp	r3, r2
 800876e:	d901      	bls.n	8008774 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008770:	2303      	movs	r3, #3
 8008772:	e12b      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008774:	4b6a      	ldr	r3, [pc, #424]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800877a:	f003 0302 	and.w	r3, r3, #2
 800877e:	2b00      	cmp	r3, #0
 8008780:	d1ed      	bne.n	800875e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008782:	7ffb      	ldrb	r3, [r7, #31]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d105      	bne.n	8008794 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008788:	4b65      	ldr	r3, [pc, #404]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800878a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800878c:	4a64      	ldr	r2, [pc, #400]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800878e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008792:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f003 0320 	and.w	r3, r3, #32
 800879c:	2b00      	cmp	r3, #0
 800879e:	d03c      	beq.n	800881a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	699b      	ldr	r3, [r3, #24]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d01c      	beq.n	80087e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80087a8:	4b5d      	ldr	r3, [pc, #372]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80087aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087ae:	4a5c      	ldr	r2, [pc, #368]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80087b0:	f043 0301 	orr.w	r3, r3, #1
 80087b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087b8:	f7fd f85a 	bl	8005870 <HAL_GetTick>
 80087bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80087be:	e008      	b.n	80087d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087c0:	f7fd f856 	bl	8005870 <HAL_GetTick>
 80087c4:	4602      	mov	r2, r0
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	1ad3      	subs	r3, r2, r3
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d901      	bls.n	80087d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80087ce:	2303      	movs	r3, #3
 80087d0:	e0fc      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80087d2:	4b53      	ldr	r3, [pc, #332]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80087d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087d8:	f003 0302 	and.w	r3, r3, #2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d0ef      	beq.n	80087c0 <HAL_RCC_OscConfig+0x418>
 80087e0:	e01b      	b.n	800881a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80087e2:	4b4f      	ldr	r3, [pc, #316]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80087e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087e8:	4a4d      	ldr	r2, [pc, #308]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80087ea:	f023 0301 	bic.w	r3, r3, #1
 80087ee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087f2:	f7fd f83d 	bl	8005870 <HAL_GetTick>
 80087f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80087f8:	e008      	b.n	800880c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80087fa:	f7fd f839 	bl	8005870 <HAL_GetTick>
 80087fe:	4602      	mov	r2, r0
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	1ad3      	subs	r3, r2, r3
 8008804:	2b02      	cmp	r3, #2
 8008806:	d901      	bls.n	800880c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008808:	2303      	movs	r3, #3
 800880a:	e0df      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800880c:	4b44      	ldr	r3, [pc, #272]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800880e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008812:	f003 0302 	and.w	r3, r3, #2
 8008816:	2b00      	cmp	r3, #0
 8008818:	d1ef      	bne.n	80087fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	69db      	ldr	r3, [r3, #28]
 800881e:	2b00      	cmp	r3, #0
 8008820:	f000 80d3 	beq.w	80089ca <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008824:	4b3e      	ldr	r3, [pc, #248]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f003 030c 	and.w	r3, r3, #12
 800882c:	2b0c      	cmp	r3, #12
 800882e:	f000 808d 	beq.w	800894c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	69db      	ldr	r3, [r3, #28]
 8008836:	2b02      	cmp	r3, #2
 8008838:	d15a      	bne.n	80088f0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800883a:	4b39      	ldr	r3, [pc, #228]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a38      	ldr	r2, [pc, #224]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008840:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008846:	f7fd f813 	bl	8005870 <HAL_GetTick>
 800884a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800884c:	e008      	b.n	8008860 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800884e:	f7fd f80f 	bl	8005870 <HAL_GetTick>
 8008852:	4602      	mov	r2, r0
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	1ad3      	subs	r3, r2, r3
 8008858:	2b02      	cmp	r3, #2
 800885a:	d901      	bls.n	8008860 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800885c:	2303      	movs	r3, #3
 800885e:	e0b5      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008860:	4b2f      	ldr	r3, [pc, #188]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1f0      	bne.n	800884e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800886c:	4b2c      	ldr	r3, [pc, #176]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800886e:	68da      	ldr	r2, [r3, #12]
 8008870:	4b2d      	ldr	r3, [pc, #180]	; (8008928 <HAL_RCC_OscConfig+0x580>)
 8008872:	4013      	ands	r3, r2
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	6a11      	ldr	r1, [r2, #32]
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800887c:	3a01      	subs	r2, #1
 800887e:	0112      	lsls	r2, r2, #4
 8008880:	4311      	orrs	r1, r2
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008886:	0212      	lsls	r2, r2, #8
 8008888:	4311      	orrs	r1, r2
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800888e:	0852      	lsrs	r2, r2, #1
 8008890:	3a01      	subs	r2, #1
 8008892:	0552      	lsls	r2, r2, #21
 8008894:	4311      	orrs	r1, r2
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800889a:	0852      	lsrs	r2, r2, #1
 800889c:	3a01      	subs	r2, #1
 800889e:	0652      	lsls	r2, r2, #25
 80088a0:	4311      	orrs	r1, r2
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80088a6:	06d2      	lsls	r2, r2, #27
 80088a8:	430a      	orrs	r2, r1
 80088aa:	491d      	ldr	r1, [pc, #116]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088ac:	4313      	orrs	r3, r2
 80088ae:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088b0:	4b1b      	ldr	r3, [pc, #108]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a1a      	ldr	r2, [pc, #104]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088ba:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80088bc:	4b18      	ldr	r3, [pc, #96]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	4a17      	ldr	r2, [pc, #92]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088c6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c8:	f7fc ffd2 	bl	8005870 <HAL_GetTick>
 80088cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088ce:	e008      	b.n	80088e2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088d0:	f7fc ffce 	bl	8005870 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d901      	bls.n	80088e2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e074      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80088e2:	4b0f      	ldr	r3, [pc, #60]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d0f0      	beq.n	80088d0 <HAL_RCC_OscConfig+0x528>
 80088ee:	e06c      	b.n	80089ca <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088f0:	4b0b      	ldr	r3, [pc, #44]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a0a      	ldr	r2, [pc, #40]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088fa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80088fc:	4b08      	ldr	r3, [pc, #32]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	4a07      	ldr	r2, [pc, #28]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 8008902:	f023 0303 	bic.w	r3, r3, #3
 8008906:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008908:	4b05      	ldr	r3, [pc, #20]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	4a04      	ldr	r2, [pc, #16]	; (8008920 <HAL_RCC_OscConfig+0x578>)
 800890e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8008912:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008916:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008918:	f7fc ffaa 	bl	8005870 <HAL_GetTick>
 800891c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800891e:	e00e      	b.n	800893e <HAL_RCC_OscConfig+0x596>
 8008920:	40021000 	.word	0x40021000
 8008924:	40007000 	.word	0x40007000
 8008928:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800892c:	f7fc ffa0 	bl	8005870 <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	2b02      	cmp	r3, #2
 8008938:	d901      	bls.n	800893e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e046      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800893e:	4b25      	ldr	r3, [pc, #148]	; (80089d4 <HAL_RCC_OscConfig+0x62c>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d1f0      	bne.n	800892c <HAL_RCC_OscConfig+0x584>
 800894a:	e03e      	b.n	80089ca <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	69db      	ldr	r3, [r3, #28]
 8008950:	2b01      	cmp	r3, #1
 8008952:	d101      	bne.n	8008958 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8008954:	2301      	movs	r3, #1
 8008956:	e039      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008958:	4b1e      	ldr	r3, [pc, #120]	; (80089d4 <HAL_RCC_OscConfig+0x62c>)
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f003 0203 	and.w	r2, r3, #3
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6a1b      	ldr	r3, [r3, #32]
 8008968:	429a      	cmp	r2, r3
 800896a:	d12c      	bne.n	80089c6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008976:	3b01      	subs	r3, #1
 8008978:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800897a:	429a      	cmp	r2, r3
 800897c:	d123      	bne.n	80089c6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008988:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800898a:	429a      	cmp	r2, r3
 800898c:	d11b      	bne.n	80089c6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008998:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800899a:	429a      	cmp	r2, r3
 800899c:	d113      	bne.n	80089c6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089a8:	085b      	lsrs	r3, r3, #1
 80089aa:	3b01      	subs	r3, #1
 80089ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d109      	bne.n	80089c6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089bc:	085b      	lsrs	r3, r3, #1
 80089be:	3b01      	subs	r3, #1
 80089c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d001      	beq.n	80089ca <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e000      	b.n	80089cc <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3720      	adds	r7, #32
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}
 80089d4:	40021000 	.word	0x40021000

080089d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b086      	sub	sp, #24
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80089e2:	2300      	movs	r3, #0
 80089e4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d101      	bne.n	80089f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e11e      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80089f0:	4b91      	ldr	r3, [pc, #580]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f003 030f 	and.w	r3, r3, #15
 80089f8:	683a      	ldr	r2, [r7, #0]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d910      	bls.n	8008a20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089fe:	4b8e      	ldr	r3, [pc, #568]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f023 020f 	bic.w	r2, r3, #15
 8008a06:	498c      	ldr	r1, [pc, #560]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a0e:	4b8a      	ldr	r3, [pc, #552]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 030f 	and.w	r3, r3, #15
 8008a16:	683a      	ldr	r2, [r7, #0]
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d001      	beq.n	8008a20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e106      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 0301 	and.w	r3, r3, #1
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d073      	beq.n	8008b14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	2b03      	cmp	r3, #3
 8008a32:	d129      	bne.n	8008a88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a34:	4b81      	ldr	r3, [pc, #516]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d101      	bne.n	8008a44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008a40:	2301      	movs	r3, #1
 8008a42:	e0f4      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008a44:	f000 f972 	bl	8008d2c <RCC_GetSysClockFreqFromPLLSource>
 8008a48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	4a7c      	ldr	r2, [pc, #496]	; (8008c40 <HAL_RCC_ClockConfig+0x268>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d93f      	bls.n	8008ad2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008a52:	4b7a      	ldr	r3, [pc, #488]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d009      	beq.n	8008a72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d033      	beq.n	8008ad2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d12f      	bne.n	8008ad2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008a72:	4b72      	ldr	r3, [pc, #456]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a7a:	4a70      	ldr	r2, [pc, #448]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008a82:	2380      	movs	r3, #128	; 0x80
 8008a84:	617b      	str	r3, [r7, #20]
 8008a86:	e024      	b.n	8008ad2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	d107      	bne.n	8008aa0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a90:	4b6a      	ldr	r3, [pc, #424]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d109      	bne.n	8008ab0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	e0c6      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008aa0:	4b66      	ldr	r3, [pc, #408]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d101      	bne.n	8008ab0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e0be      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008ab0:	f000 f8ce 	bl	8008c50 <HAL_RCC_GetSysClockFreq>
 8008ab4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	4a61      	ldr	r2, [pc, #388]	; (8008c40 <HAL_RCC_ClockConfig+0x268>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d909      	bls.n	8008ad2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008abe:	4b5f      	ldr	r3, [pc, #380]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ac6:	4a5d      	ldr	r2, [pc, #372]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008acc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008ace:	2380      	movs	r3, #128	; 0x80
 8008ad0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008ad2:	4b5a      	ldr	r3, [pc, #360]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	f023 0203 	bic.w	r2, r3, #3
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	4957      	ldr	r1, [pc, #348]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ae4:	f7fc fec4 	bl	8005870 <HAL_GetTick>
 8008ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008aea:	e00a      	b.n	8008b02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008aec:	f7fc fec0 	bl	8005870 <HAL_GetTick>
 8008af0:	4602      	mov	r2, r0
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	1ad3      	subs	r3, r2, r3
 8008af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d901      	bls.n	8008b02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008afe:	2303      	movs	r3, #3
 8008b00:	e095      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008b02:	4b4e      	ldr	r3, [pc, #312]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b04:	689b      	ldr	r3, [r3, #8]
 8008b06:	f003 020c 	and.w	r2, r3, #12
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	429a      	cmp	r2, r3
 8008b12:	d1eb      	bne.n	8008aec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f003 0302 	and.w	r3, r3, #2
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d023      	beq.n	8008b68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f003 0304 	and.w	r3, r3, #4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d005      	beq.n	8008b38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008b2c:	4b43      	ldr	r3, [pc, #268]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	4a42      	ldr	r2, [pc, #264]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008b36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f003 0308 	and.w	r3, r3, #8
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d007      	beq.n	8008b54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008b44:	4b3d      	ldr	r3, [pc, #244]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008b4c:	4a3b      	ldr	r2, [pc, #236]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008b52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b54:	4b39      	ldr	r3, [pc, #228]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	4936      	ldr	r1, [pc, #216]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b62:	4313      	orrs	r3, r2
 8008b64:	608b      	str	r3, [r1, #8]
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	2b80      	cmp	r3, #128	; 0x80
 8008b6c:	d105      	bne.n	8008b7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008b6e:	4b33      	ldr	r3, [pc, #204]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	4a32      	ldr	r2, [pc, #200]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008b74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008b7a:	4b2f      	ldr	r3, [pc, #188]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 030f 	and.w	r3, r3, #15
 8008b82:	683a      	ldr	r2, [r7, #0]
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d21d      	bcs.n	8008bc4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b88:	4b2b      	ldr	r3, [pc, #172]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f023 020f 	bic.w	r2, r3, #15
 8008b90:	4929      	ldr	r1, [pc, #164]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008b98:	f7fc fe6a 	bl	8005870 <HAL_GetTick>
 8008b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b9e:	e00a      	b.n	8008bb6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ba0:	f7fc fe66 	bl	8005870 <HAL_GetTick>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	1ad3      	subs	r3, r2, r3
 8008baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d901      	bls.n	8008bb6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e03b      	b.n	8008c2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bb6:	4b20      	ldr	r3, [pc, #128]	; (8008c38 <HAL_RCC_ClockConfig+0x260>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f003 030f 	and.w	r3, r3, #15
 8008bbe:	683a      	ldr	r2, [r7, #0]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d1ed      	bne.n	8008ba0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f003 0304 	and.w	r3, r3, #4
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d008      	beq.n	8008be2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008bd0:	4b1a      	ldr	r3, [pc, #104]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	4917      	ldr	r1, [pc, #92]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008bde:	4313      	orrs	r3, r2
 8008be0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f003 0308 	and.w	r3, r3, #8
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d009      	beq.n	8008c02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008bee:	4b13      	ldr	r3, [pc, #76]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	00db      	lsls	r3, r3, #3
 8008bfc:	490f      	ldr	r1, [pc, #60]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008c02:	f000 f825 	bl	8008c50 <HAL_RCC_GetSysClockFreq>
 8008c06:	4601      	mov	r1, r0
 8008c08:	4b0c      	ldr	r3, [pc, #48]	; (8008c3c <HAL_RCC_ClockConfig+0x264>)
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	091b      	lsrs	r3, r3, #4
 8008c0e:	f003 030f 	and.w	r3, r3, #15
 8008c12:	4a0c      	ldr	r2, [pc, #48]	; (8008c44 <HAL_RCC_ClockConfig+0x26c>)
 8008c14:	5cd3      	ldrb	r3, [r2, r3]
 8008c16:	f003 031f 	and.w	r3, r3, #31
 8008c1a:	fa21 f303 	lsr.w	r3, r1, r3
 8008c1e:	4a0a      	ldr	r2, [pc, #40]	; (8008c48 <HAL_RCC_ClockConfig+0x270>)
 8008c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008c22:	4b0a      	ldr	r3, [pc, #40]	; (8008c4c <HAL_RCC_ClockConfig+0x274>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fc fdd6 	bl	80057d8 <HAL_InitTick>
 8008c2c:	4603      	mov	r3, r0
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3718      	adds	r7, #24
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	40022000 	.word	0x40022000
 8008c3c:	40021000 	.word	0x40021000
 8008c40:	04c4b400 	.word	0x04c4b400
 8008c44:	0800ec34 	.word	0x0800ec34
 8008c48:	200001d4 	.word	0x200001d4
 8008c4c:	200001d8 	.word	0x200001d8

08008c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b087      	sub	sp, #28
 8008c54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008c56:	4b2c      	ldr	r3, [pc, #176]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f003 030c 	and.w	r3, r3, #12
 8008c5e:	2b04      	cmp	r3, #4
 8008c60:	d102      	bne.n	8008c68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008c62:	4b2a      	ldr	r3, [pc, #168]	; (8008d0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008c64:	613b      	str	r3, [r7, #16]
 8008c66:	e047      	b.n	8008cf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008c68:	4b27      	ldr	r3, [pc, #156]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	f003 030c 	and.w	r3, r3, #12
 8008c70:	2b08      	cmp	r3, #8
 8008c72:	d102      	bne.n	8008c7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008c74:	4b26      	ldr	r3, [pc, #152]	; (8008d10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008c76:	613b      	str	r3, [r7, #16]
 8008c78:	e03e      	b.n	8008cf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008c7a:	4b23      	ldr	r3, [pc, #140]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c7c:	689b      	ldr	r3, [r3, #8]
 8008c7e:	f003 030c 	and.w	r3, r3, #12
 8008c82:	2b0c      	cmp	r3, #12
 8008c84:	d136      	bne.n	8008cf4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008c86:	4b20      	ldr	r3, [pc, #128]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c88:	68db      	ldr	r3, [r3, #12]
 8008c8a:	f003 0303 	and.w	r3, r3, #3
 8008c8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008c90:	4b1d      	ldr	r3, [pc, #116]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	091b      	lsrs	r3, r3, #4
 8008c96:	f003 030f 	and.w	r3, r3, #15
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2b03      	cmp	r3, #3
 8008ca2:	d10c      	bne.n	8008cbe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ca4:	4a1a      	ldr	r2, [pc, #104]	; (8008d10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cac:	4a16      	ldr	r2, [pc, #88]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008cae:	68d2      	ldr	r2, [r2, #12]
 8008cb0:	0a12      	lsrs	r2, r2, #8
 8008cb2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008cb6:	fb02 f303 	mul.w	r3, r2, r3
 8008cba:	617b      	str	r3, [r7, #20]
      break;
 8008cbc:	e00c      	b.n	8008cd8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008cbe:	4a13      	ldr	r2, [pc, #76]	; (8008d0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc6:	4a10      	ldr	r2, [pc, #64]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008cc8:	68d2      	ldr	r2, [r2, #12]
 8008cca:	0a12      	lsrs	r2, r2, #8
 8008ccc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008cd0:	fb02 f303 	mul.w	r3, r2, r3
 8008cd4:	617b      	str	r3, [r7, #20]
      break;
 8008cd6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008cd8:	4b0b      	ldr	r3, [pc, #44]	; (8008d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	0e5b      	lsrs	r3, r3, #25
 8008cde:	f003 0303 	and.w	r3, r3, #3
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	005b      	lsls	r3, r3, #1
 8008ce6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008ce8:	697a      	ldr	r2, [r7, #20]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cf0:	613b      	str	r3, [r7, #16]
 8008cf2:	e001      	b.n	8008cf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008cf8:	693b      	ldr	r3, [r7, #16]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	371c      	adds	r7, #28
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr
 8008d06:	bf00      	nop
 8008d08:	40021000 	.word	0x40021000
 8008d0c:	00f42400 	.word	0x00f42400
 8008d10:	007a1200 	.word	0x007a1200

08008d14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d14:	b480      	push	{r7}
 8008d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d18:	4b03      	ldr	r3, [pc, #12]	; (8008d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr
 8008d26:	bf00      	nop
 8008d28:	200001d4 	.word	0x200001d4

08008d2c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b087      	sub	sp, #28
 8008d30:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d32:	4b1e      	ldr	r3, [pc, #120]	; (8008dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d34:	68db      	ldr	r3, [r3, #12]
 8008d36:	f003 0303 	and.w	r3, r3, #3
 8008d3a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d3c:	4b1b      	ldr	r3, [pc, #108]	; (8008dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	091b      	lsrs	r3, r3, #4
 8008d42:	f003 030f 	and.w	r3, r3, #15
 8008d46:	3301      	adds	r3, #1
 8008d48:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	2b03      	cmp	r3, #3
 8008d4e:	d10c      	bne.n	8008d6a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d50:	4a17      	ldr	r2, [pc, #92]	; (8008db0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d58:	4a14      	ldr	r2, [pc, #80]	; (8008dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d5a:	68d2      	ldr	r2, [r2, #12]
 8008d5c:	0a12      	lsrs	r2, r2, #8
 8008d5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008d62:	fb02 f303 	mul.w	r3, r2, r3
 8008d66:	617b      	str	r3, [r7, #20]
    break;
 8008d68:	e00c      	b.n	8008d84 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d6a:	4a12      	ldr	r2, [pc, #72]	; (8008db4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d72:	4a0e      	ldr	r2, [pc, #56]	; (8008dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d74:	68d2      	ldr	r2, [r2, #12]
 8008d76:	0a12      	lsrs	r2, r2, #8
 8008d78:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008d7c:	fb02 f303 	mul.w	r3, r2, r3
 8008d80:	617b      	str	r3, [r7, #20]
    break;
 8008d82:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008d84:	4b09      	ldr	r3, [pc, #36]	; (8008dac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	0e5b      	lsrs	r3, r3, #25
 8008d8a:	f003 0303 	and.w	r3, r3, #3
 8008d8e:	3301      	adds	r3, #1
 8008d90:	005b      	lsls	r3, r3, #1
 8008d92:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008d94:	697a      	ldr	r2, [r7, #20]
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d9c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008d9e:	687b      	ldr	r3, [r7, #4]
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	371c      	adds	r7, #28
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr
 8008dac:	40021000 	.word	0x40021000
 8008db0:	007a1200 	.word	0x007a1200
 8008db4:	00f42400 	.word	0x00f42400

08008db8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b086      	sub	sp, #24
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f000 8098 	beq.w	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008dda:	4b43      	ldr	r3, [pc, #268]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10d      	bne.n	8008e02 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008de6:	4b40      	ldr	r3, [pc, #256]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008dea:	4a3f      	ldr	r2, [pc, #252]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008df0:	6593      	str	r3, [r2, #88]	; 0x58
 8008df2:	4b3d      	ldr	r3, [pc, #244]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dfa:	60bb      	str	r3, [r7, #8]
 8008dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e02:	4b3a      	ldr	r3, [pc, #232]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a39      	ldr	r2, [pc, #228]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e0c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008e0e:	f7fc fd2f 	bl	8005870 <HAL_GetTick>
 8008e12:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e14:	e009      	b.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e16:	f7fc fd2b 	bl	8005870 <HAL_GetTick>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d902      	bls.n	8008e2a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	74fb      	strb	r3, [r7, #19]
        break;
 8008e28:	e005      	b.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008e2a:	4b30      	ldr	r3, [pc, #192]	; (8008eec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d0ef      	beq.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008e36:	7cfb      	ldrb	r3, [r7, #19]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d159      	bne.n	8008ef0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008e3c:	4b2a      	ldr	r3, [pc, #168]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e46:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d01e      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e52:	697a      	ldr	r2, [r7, #20]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d019      	beq.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008e58:	4b23      	ldr	r3, [pc, #140]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008e64:	4b20      	ldr	r3, [pc, #128]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e6a:	4a1f      	ldr	r2, [pc, #124]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008e74:	4b1c      	ldr	r3, [pc, #112]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e7a:	4a1b      	ldr	r2, [pc, #108]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008e84:	4a18      	ldr	r2, [pc, #96]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	f003 0301 	and.w	r3, r3, #1
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d016      	beq.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e96:	f7fc fceb 	bl	8005870 <HAL_GetTick>
 8008e9a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008e9c:	e00b      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e9e:	f7fc fce7 	bl	8005870 <HAL_GetTick>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	1ad3      	subs	r3, r2, r3
 8008ea8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d902      	bls.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008eb0:	2303      	movs	r3, #3
 8008eb2:	74fb      	strb	r3, [r7, #19]
            break;
 8008eb4:	e006      	b.n	8008ec4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008eb6:	4b0c      	ldr	r3, [pc, #48]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ebc:	f003 0302 	and.w	r3, r3, #2
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d0ec      	beq.n	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008ec4:	7cfb      	ldrb	r3, [r7, #19]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10b      	bne.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008eca:	4b07      	ldr	r3, [pc, #28]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ed0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ed8:	4903      	ldr	r1, [pc, #12]	; (8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008eda:	4313      	orrs	r3, r2
 8008edc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008ee0:	e008      	b.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008ee2:	7cfb      	ldrb	r3, [r7, #19]
 8008ee4:	74bb      	strb	r3, [r7, #18]
 8008ee6:	e005      	b.n	8008ef4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008ee8:	40021000 	.word	0x40021000
 8008eec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ef0:	7cfb      	ldrb	r3, [r7, #19]
 8008ef2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008ef4:	7c7b      	ldrb	r3, [r7, #17]
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d105      	bne.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008efa:	4baf      	ldr	r3, [pc, #700]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008efe:	4aae      	ldr	r2, [pc, #696]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f04:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f003 0301 	and.w	r3, r3, #1
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00a      	beq.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008f12:	4ba9      	ldr	r3, [pc, #676]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f18:	f023 0203 	bic.w	r2, r3, #3
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	49a5      	ldr	r1, [pc, #660]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0302 	and.w	r3, r3, #2
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d00a      	beq.n	8008f4a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008f34:	4ba0      	ldr	r3, [pc, #640]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f3a:	f023 020c 	bic.w	r2, r3, #12
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	499d      	ldr	r1, [pc, #628]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f44:	4313      	orrs	r3, r2
 8008f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f003 0304 	and.w	r3, r3, #4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00a      	beq.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008f56:	4b98      	ldr	r3, [pc, #608]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f5c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	68db      	ldr	r3, [r3, #12]
 8008f64:	4994      	ldr	r1, [pc, #592]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f66:	4313      	orrs	r3, r2
 8008f68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f003 0308 	and.w	r3, r3, #8
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00a      	beq.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008f78:	4b8f      	ldr	r3, [pc, #572]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f7e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	691b      	ldr	r3, [r3, #16]
 8008f86:	498c      	ldr	r1, [pc, #560]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f003 0310 	and.w	r3, r3, #16
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00a      	beq.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008f9a:	4b87      	ldr	r3, [pc, #540]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	695b      	ldr	r3, [r3, #20]
 8008fa8:	4983      	ldr	r1, [pc, #524]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008faa:	4313      	orrs	r3, r2
 8008fac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 0320 	and.w	r3, r3, #32
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d00a      	beq.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008fbc:	4b7e      	ldr	r3, [pc, #504]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fc2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	497b      	ldr	r1, [pc, #492]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d00a      	beq.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008fde:	4b76      	ldr	r3, [pc, #472]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008fe4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	69db      	ldr	r3, [r3, #28]
 8008fec:	4972      	ldr	r1, [pc, #456]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00a      	beq.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009000:	4b6d      	ldr	r3, [pc, #436]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009006:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	496a      	ldr	r1, [pc, #424]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009010:	4313      	orrs	r3, r2
 8009012:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00a      	beq.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009022:	4b65      	ldr	r3, [pc, #404]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009028:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009030:	4961      	ldr	r1, [pc, #388]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009032:	4313      	orrs	r3, r2
 8009034:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00a      	beq.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009044:	4b5c      	ldr	r3, [pc, #368]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009046:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800904a:	f023 0203 	bic.w	r2, r3, #3
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009052:	4959      	ldr	r1, [pc, #356]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009054:	4313      	orrs	r3, r2
 8009056:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009062:	2b00      	cmp	r3, #0
 8009064:	d00a      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009066:	4b54      	ldr	r3, [pc, #336]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800906c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009074:	4950      	ldr	r1, [pc, #320]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009076:	4313      	orrs	r3, r2
 8009078:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009084:	2b00      	cmp	r3, #0
 8009086:	d015      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009088:	4b4b      	ldr	r3, [pc, #300]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800908a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800908e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009096:	4948      	ldr	r1, [pc, #288]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009098:	4313      	orrs	r3, r2
 800909a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090a6:	d105      	bne.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090a8:	4b43      	ldr	r3, [pc, #268]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090aa:	68db      	ldr	r3, [r3, #12]
 80090ac:	4a42      	ldr	r2, [pc, #264]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090b2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d015      	beq.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80090c0:	4b3d      	ldr	r3, [pc, #244]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ce:	493a      	ldr	r1, [pc, #232]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090d0:	4313      	orrs	r3, r2
 80090d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090de:	d105      	bne.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090e0:	4b35      	ldr	r3, [pc, #212]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	4a34      	ldr	r2, [pc, #208]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090ea:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d015      	beq.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80090f8:	4b2f      	ldr	r3, [pc, #188]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80090fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090fe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009106:	492c      	ldr	r1, [pc, #176]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009108:	4313      	orrs	r3, r2
 800910a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009112:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009116:	d105      	bne.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009118:	4b27      	ldr	r3, [pc, #156]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	4a26      	ldr	r2, [pc, #152]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800911e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009122:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800912c:	2b00      	cmp	r3, #0
 800912e:	d015      	beq.n	800915c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009130:	4b21      	ldr	r3, [pc, #132]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009136:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800913e:	491e      	ldr	r1, [pc, #120]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009140:	4313      	orrs	r3, r2
 8009142:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800914a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800914e:	d105      	bne.n	800915c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009150:	4b19      	ldr	r3, [pc, #100]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009152:	68db      	ldr	r3, [r3, #12]
 8009154:	4a18      	ldr	r2, [pc, #96]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009156:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800915a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009164:	2b00      	cmp	r3, #0
 8009166:	d015      	beq.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009168:	4b13      	ldr	r3, [pc, #76]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800916a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800916e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009176:	4910      	ldr	r1, [pc, #64]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009178:	4313      	orrs	r3, r2
 800917a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009182:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009186:	d105      	bne.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009188:	4b0b      	ldr	r3, [pc, #44]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	4a0a      	ldr	r2, [pc, #40]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800918e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009192:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800919c:	2b00      	cmp	r3, #0
 800919e:	d018      	beq.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80091a0:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80091a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091ae:	4902      	ldr	r1, [pc, #8]	; (80091b8 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80091b0:	4313      	orrs	r3, r2
 80091b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80091b6:	e001      	b.n	80091bc <HAL_RCCEx_PeriphCLKConfig+0x404>
 80091b8:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80091c4:	d105      	bne.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80091c6:	4b21      	ldr	r3, [pc, #132]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80091c8:	68db      	ldr	r3, [r3, #12]
 80091ca:	4a20      	ldr	r2, [pc, #128]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80091cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091d0:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d015      	beq.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80091de:	4b1b      	ldr	r3, [pc, #108]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80091e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091e4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091ec:	4917      	ldr	r1, [pc, #92]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80091ee:	4313      	orrs	r3, r2
 80091f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091fc:	d105      	bne.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80091fe:	4b13      	ldr	r3, [pc, #76]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	4a12      	ldr	r2, [pc, #72]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009208:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009212:	2b00      	cmp	r3, #0
 8009214:	d015      	beq.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009216:	4b0d      	ldr	r3, [pc, #52]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009218:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800921c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009224:	4909      	ldr	r1, [pc, #36]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009226:	4313      	orrs	r3, r2
 8009228:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009230:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009234:	d105      	bne.n	8009242 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009236:	4b05      	ldr	r3, [pc, #20]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	4a04      	ldr	r2, [pc, #16]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800923c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009240:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009242:	7cbb      	ldrb	r3, [r7, #18]
}
 8009244:	4618      	mov	r0, r3
 8009246:	3718      	adds	r7, #24
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	40021000 	.word	0x40021000

08009250 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d101      	bne.n	8009262 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	e084      	b.n	800936c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800926e:	b2db      	uxtb	r3, r3
 8009270:	2b00      	cmp	r3, #0
 8009272:	d106      	bne.n	8009282 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2200      	movs	r2, #0
 8009278:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7fb fcab 	bl	8004bd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2202      	movs	r2, #2
 8009286:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	681a      	ldr	r2, [r3, #0]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009298:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092a2:	d902      	bls.n	80092aa <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80092a4:	2300      	movs	r3, #0
 80092a6:	60fb      	str	r3, [r7, #12]
 80092a8:	e002      	b.n	80092b0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80092aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80092ae:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80092b8:	d007      	beq.n	80092ca <HAL_SPI_Init+0x7a>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	68db      	ldr	r3, [r3, #12]
 80092be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092c2:	d002      	beq.n	80092ca <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10b      	bne.n	80092ea <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	68db      	ldr	r3, [r3, #12]
 80092d6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092da:	d903      	bls.n	80092e4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2202      	movs	r2, #2
 80092e0:	631a      	str	r2, [r3, #48]	; 0x30
 80092e2:	e002      	b.n	80092ea <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2201      	movs	r2, #1
 80092e8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	685a      	ldr	r2, [r3, #4]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	689b      	ldr	r3, [r3, #8]
 80092f2:	431a      	orrs	r2, r3
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	431a      	orrs	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	695b      	ldr	r3, [r3, #20]
 80092fe:	431a      	orrs	r2, r3
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009308:	431a      	orrs	r2, r3
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	69db      	ldr	r3, [r3, #28]
 800930e:	431a      	orrs	r2, r3
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a1b      	ldr	r3, [r3, #32]
 8009314:	ea42 0103 	orr.w	r1, r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	430a      	orrs	r2, r1
 8009322:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	699b      	ldr	r3, [r3, #24]
 8009328:	0c1b      	lsrs	r3, r3, #16
 800932a:	f003 0204 	and.w	r2, r3, #4
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009332:	431a      	orrs	r2, r3
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009338:	431a      	orrs	r2, r3
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	ea42 0103 	orr.w	r1, r2, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	430a      	orrs	r2, r1
 800934a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	69da      	ldr	r2, [r3, #28]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800935a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800936a:	2300      	movs	r3, #0
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b088      	sub	sp, #32
 8009378:	af00      	add	r7, sp, #0
 800937a:	60f8      	str	r0, [r7, #12]
 800937c:	60b9      	str	r1, [r7, #8]
 800937e:	603b      	str	r3, [r7, #0]
 8009380:	4613      	mov	r3, r2
 8009382:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009384:	2300      	movs	r3, #0
 8009386:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800938e:	2b01      	cmp	r3, #1
 8009390:	d101      	bne.n	8009396 <HAL_SPI_Transmit+0x22>
 8009392:	2302      	movs	r3, #2
 8009394:	e150      	b.n	8009638 <HAL_SPI_Transmit+0x2c4>
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800939e:	f7fc fa67 	bl	8005870 <HAL_GetTick>
 80093a2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80093a4:	88fb      	ldrh	r3, [r7, #6]
 80093a6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d002      	beq.n	80093ba <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80093b4:	2302      	movs	r3, #2
 80093b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80093b8:	e135      	b.n	8009626 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d002      	beq.n	80093c6 <HAL_SPI_Transmit+0x52>
 80093c0:	88fb      	ldrh	r3, [r7, #6]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d102      	bne.n	80093cc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80093ca:	e12c      	b.n	8009626 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2203      	movs	r2, #3
 80093d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2200      	movs	r2, #0
 80093d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	68ba      	ldr	r2, [r7, #8]
 80093de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	88fa      	ldrh	r2, [r7, #6]
 80093e4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	88fa      	ldrh	r2, [r7, #6]
 80093ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2200      	movs	r2, #0
 80093f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2200      	movs	r2, #0
 80093f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2200      	movs	r2, #0
 80093fe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2200      	movs	r2, #0
 8009406:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009416:	d107      	bne.n	8009428 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	681a      	ldr	r2, [r3, #0]
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009426:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009432:	2b40      	cmp	r3, #64	; 0x40
 8009434:	d007      	beq.n	8009446 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009444:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800944e:	d94b      	bls.n	80094e8 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d002      	beq.n	800945e <HAL_SPI_Transmit+0xea>
 8009458:	8afb      	ldrh	r3, [r7, #22]
 800945a:	2b01      	cmp	r3, #1
 800945c:	d13e      	bne.n	80094dc <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009462:	881a      	ldrh	r2, [r3, #0]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800946e:	1c9a      	adds	r2, r3, #2
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009478:	b29b      	uxth	r3, r3
 800947a:	3b01      	subs	r3, #1
 800947c:	b29a      	uxth	r2, r3
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009482:	e02b      	b.n	80094dc <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	f003 0302 	and.w	r3, r3, #2
 800948e:	2b02      	cmp	r3, #2
 8009490:	d112      	bne.n	80094b8 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009496:	881a      	ldrh	r2, [r3, #0]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a2:	1c9a      	adds	r2, r3, #2
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094ac:	b29b      	uxth	r3, r3
 80094ae:	3b01      	subs	r3, #1
 80094b0:	b29a      	uxth	r2, r3
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80094b6:	e011      	b.n	80094dc <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094b8:	f7fc f9da 	bl	8005870 <HAL_GetTick>
 80094bc:	4602      	mov	r2, r0
 80094be:	69bb      	ldr	r3, [r7, #24]
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d803      	bhi.n	80094d0 <HAL_SPI_Transmit+0x15c>
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094ce:	d102      	bne.n	80094d6 <HAL_SPI_Transmit+0x162>
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d102      	bne.n	80094dc <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80094da:	e0a4      	b.n	8009626 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1ce      	bne.n	8009484 <HAL_SPI_Transmit+0x110>
 80094e6:	e07c      	b.n	80095e2 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d002      	beq.n	80094f6 <HAL_SPI_Transmit+0x182>
 80094f0:	8afb      	ldrh	r3, [r7, #22]
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d170      	bne.n	80095d8 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	2b01      	cmp	r3, #1
 80094fe:	d912      	bls.n	8009526 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009504:	881a      	ldrh	r2, [r3, #0]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009510:	1c9a      	adds	r2, r3, #2
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800951a:	b29b      	uxth	r3, r3
 800951c:	3b02      	subs	r3, #2
 800951e:	b29a      	uxth	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009524:	e058      	b.n	80095d8 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	330c      	adds	r3, #12
 8009530:	7812      	ldrb	r2, [r2, #0]
 8009532:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009538:	1c5a      	adds	r2, r3, #1
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009542:	b29b      	uxth	r3, r3
 8009544:	3b01      	subs	r3, #1
 8009546:	b29a      	uxth	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800954c:	e044      	b.n	80095d8 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	f003 0302 	and.w	r3, r3, #2
 8009558:	2b02      	cmp	r3, #2
 800955a:	d12b      	bne.n	80095b4 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009560:	b29b      	uxth	r3, r3
 8009562:	2b01      	cmp	r3, #1
 8009564:	d912      	bls.n	800958c <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800956a:	881a      	ldrh	r2, [r3, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009576:	1c9a      	adds	r2, r3, #2
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009580:	b29b      	uxth	r3, r3
 8009582:	3b02      	subs	r3, #2
 8009584:	b29a      	uxth	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	87da      	strh	r2, [r3, #62]	; 0x3e
 800958a:	e025      	b.n	80095d8 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	330c      	adds	r3, #12
 8009596:	7812      	ldrb	r2, [r2, #0]
 8009598:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800959e:	1c5a      	adds	r2, r3, #1
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	3b01      	subs	r3, #1
 80095ac:	b29a      	uxth	r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80095b2:	e011      	b.n	80095d8 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80095b4:	f7fc f95c 	bl	8005870 <HAL_GetTick>
 80095b8:	4602      	mov	r2, r0
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	1ad3      	subs	r3, r2, r3
 80095be:	683a      	ldr	r2, [r7, #0]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d803      	bhi.n	80095cc <HAL_SPI_Transmit+0x258>
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095ca:	d102      	bne.n	80095d2 <HAL_SPI_Transmit+0x25e>
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d102      	bne.n	80095d8 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80095d6:	e026      	b.n	8009626 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095dc:	b29b      	uxth	r3, r3
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1b5      	bne.n	800954e <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80095e2:	69ba      	ldr	r2, [r7, #24]
 80095e4:	6839      	ldr	r1, [r7, #0]
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f000 f901 	bl	80097ee <SPI_EndRxTxTransaction>
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d002      	beq.n	80095f8 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2220      	movs	r2, #32
 80095f6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	689b      	ldr	r3, [r3, #8]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d10a      	bne.n	8009616 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009600:	2300      	movs	r3, #0
 8009602:	613b      	str	r3, [r7, #16]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	613b      	str	r3, [r7, #16]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	613b      	str	r3, [r7, #16]
 8009614:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800961a:	2b00      	cmp	r3, #0
 800961c:	d002      	beq.n	8009624 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	77fb      	strb	r3, [r7, #31]
 8009622:	e000      	b.n	8009626 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8009624:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2201      	movs	r2, #1
 800962a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2200      	movs	r2, #0
 8009632:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009636:	7ffb      	ldrb	r3, [r7, #31]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3720      	adds	r7, #32
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	60b9      	str	r1, [r7, #8]
 800964a:	603b      	str	r3, [r7, #0]
 800964c:	4613      	mov	r3, r2
 800964e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009650:	e04c      	b.n	80096ec <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009658:	d048      	beq.n	80096ec <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800965a:	f7fc f909 	bl	8005870 <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	683a      	ldr	r2, [r7, #0]
 8009666:	429a      	cmp	r2, r3
 8009668:	d902      	bls.n	8009670 <SPI_WaitFlagStateUntilTimeout+0x30>
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d13d      	bne.n	80096ec <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	685a      	ldr	r2, [r3, #4]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800967e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009688:	d111      	bne.n	80096ae <SPI_WaitFlagStateUntilTimeout+0x6e>
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	689b      	ldr	r3, [r3, #8]
 800968e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009692:	d004      	beq.n	800969e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	689b      	ldr	r3, [r3, #8]
 8009698:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800969c:	d107      	bne.n	80096ae <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096b6:	d10f      	bne.n	80096d8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	681a      	ldr	r2, [r3, #0]
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80096c6:	601a      	str	r2, [r3, #0]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2201      	movs	r2, #1
 80096dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e00f      	b.n	800970c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	689a      	ldr	r2, [r3, #8]
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	4013      	ands	r3, r2
 80096f6:	68ba      	ldr	r2, [r7, #8]
 80096f8:	429a      	cmp	r2, r3
 80096fa:	bf0c      	ite	eq
 80096fc:	2301      	moveq	r3, #1
 80096fe:	2300      	movne	r3, #0
 8009700:	b2db      	uxtb	r3, r3
 8009702:	461a      	mov	r2, r3
 8009704:	79fb      	ldrb	r3, [r7, #7]
 8009706:	429a      	cmp	r2, r3
 8009708:	d1a3      	bne.n	8009652 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3710      	adds	r7, #16
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
 8009720:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8009722:	e057      	b.n	80097d4 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800972a:	d106      	bne.n	800973a <SPI_WaitFifoStateUntilTimeout+0x26>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d103      	bne.n	800973a <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	330c      	adds	r3, #12
 8009738:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009740:	d048      	beq.n	80097d4 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009742:	f7fc f895 	bl	8005870 <HAL_GetTick>
 8009746:	4602      	mov	r2, r0
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	1ad3      	subs	r3, r2, r3
 800974c:	683a      	ldr	r2, [r7, #0]
 800974e:	429a      	cmp	r2, r3
 8009750:	d902      	bls.n	8009758 <SPI_WaitFifoStateUntilTimeout+0x44>
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d13d      	bne.n	80097d4 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	685a      	ldr	r2, [r3, #4]
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009766:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009770:	d111      	bne.n	8009796 <SPI_WaitFifoStateUntilTimeout+0x82>
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800977a:	d004      	beq.n	8009786 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009784:	d107      	bne.n	8009796 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	681a      	ldr	r2, [r3, #0]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009794:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800979a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800979e:	d10f      	bne.n	80097c0 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80097ae:	601a      	str	r2, [r3, #0]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2201      	movs	r2, #1
 80097c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80097d0:	2303      	movs	r3, #3
 80097d2:	e008      	b.n	80097e6 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689a      	ldr	r2, [r3, #8]
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	4013      	ands	r3, r2
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d19f      	bne.n	8009724 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b086      	sub	sp, #24
 80097f2:	af02      	add	r7, sp, #8
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	60b9      	str	r1, [r7, #8]
 80097f8:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	9300      	str	r3, [sp, #0]
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	2200      	movs	r2, #0
 8009802:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009806:	68f8      	ldr	r0, [r7, #12]
 8009808:	f7ff ff84 	bl	8009714 <SPI_WaitFifoStateUntilTimeout>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d007      	beq.n	8009822 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009816:	f043 0220 	orr.w	r2, r3, #32
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800981e:	2303      	movs	r3, #3
 8009820:	e027      	b.n	8009872 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	9300      	str	r3, [sp, #0]
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	2200      	movs	r2, #0
 800982a:	2180      	movs	r1, #128	; 0x80
 800982c:	68f8      	ldr	r0, [r7, #12]
 800982e:	f7ff ff07 	bl	8009640 <SPI_WaitFlagStateUntilTimeout>
 8009832:	4603      	mov	r3, r0
 8009834:	2b00      	cmp	r3, #0
 8009836:	d007      	beq.n	8009848 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800983c:	f043 0220 	orr.w	r2, r3, #32
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009844:	2303      	movs	r3, #3
 8009846:	e014      	b.n	8009872 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	9300      	str	r3, [sp, #0]
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	2200      	movs	r2, #0
 8009850:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009854:	68f8      	ldr	r0, [r7, #12]
 8009856:	f7ff ff5d 	bl	8009714 <SPI_WaitFifoStateUntilTimeout>
 800985a:	4603      	mov	r3, r0
 800985c:	2b00      	cmp	r3, #0
 800985e:	d007      	beq.n	8009870 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009864:	f043 0220 	orr.w	r2, r3, #32
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800986c:	2303      	movs	r3, #3
 800986e:	e000      	b.n	8009872 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009870:	2300      	movs	r3, #0
}
 8009872:	4618      	mov	r0, r3
 8009874:	3710      	adds	r7, #16
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b082      	sub	sp, #8
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d101      	bne.n	800988c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009888:	2301      	movs	r3, #1
 800988a:	e049      	b.n	8009920 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009892:	b2db      	uxtb	r3, r3
 8009894:	2b00      	cmp	r3, #0
 8009896:	d106      	bne.n	80098a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f7fb fe93 	bl	80055cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2202      	movs	r2, #2
 80098aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	3304      	adds	r3, #4
 80098b6:	4619      	mov	r1, r3
 80098b8:	4610      	mov	r0, r2
 80098ba:	f000 fc51 	bl	800a160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2201      	movs	r2, #1
 80098c2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2201      	movs	r2, #1
 80098ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2201      	movs	r2, #1
 80098d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2201      	movs	r2, #1
 80098e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2201      	movs	r2, #1
 80098ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2201      	movs	r2, #1
 80098fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2201      	movs	r2, #1
 8009902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2201      	movs	r2, #1
 800990a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2201      	movs	r2, #1
 8009912:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2201      	movs	r2, #1
 800991a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	3708      	adds	r7, #8
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}

08009928 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009936:	b2db      	uxtb	r3, r3
 8009938:	2b01      	cmp	r3, #1
 800993a:	d001      	beq.n	8009940 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800993c:	2301      	movs	r3, #1
 800993e:	e019      	b.n	8009974 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2202      	movs	r2, #2
 8009944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	689a      	ldr	r2, [r3, #8]
 800994e:	4b0c      	ldr	r3, [pc, #48]	; (8009980 <HAL_TIM_Base_Start+0x58>)
 8009950:	4013      	ands	r3, r2
 8009952:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2b06      	cmp	r3, #6
 8009958:	d00b      	beq.n	8009972 <HAL_TIM_Base_Start+0x4a>
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009960:	d007      	beq.n	8009972 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f042 0201 	orr.w	r2, r2, #1
 8009970:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009972:	2300      	movs	r3, #0
}
 8009974:	4618      	mov	r0, r3
 8009976:	3714      	adds	r7, #20
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr
 8009980:	00010007 	.word	0x00010007

08009984 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009984:	b480      	push	{r7}
 8009986:	b085      	sub	sp, #20
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b01      	cmp	r3, #1
 8009996:	d001      	beq.n	800999c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009998:	2301      	movs	r3, #1
 800999a:	e021      	b.n	80099e0 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2202      	movs	r2, #2
 80099a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f042 0201 	orr.w	r2, r2, #1
 80099b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	689a      	ldr	r2, [r3, #8]
 80099ba:	4b0c      	ldr	r3, [pc, #48]	; (80099ec <HAL_TIM_Base_Start_IT+0x68>)
 80099bc:	4013      	ands	r3, r2
 80099be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2b06      	cmp	r3, #6
 80099c4:	d00b      	beq.n	80099de <HAL_TIM_Base_Start_IT+0x5a>
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099cc:	d007      	beq.n	80099de <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f042 0201 	orr.w	r2, r2, #1
 80099dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80099de:	2300      	movs	r3, #0
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3714      	adds	r7, #20
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr
 80099ec:	00010007 	.word	0x00010007

080099f0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	68da      	ldr	r2, [r3, #12]
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f022 0201 	bic.w	r2, r2, #1
 8009a06:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	6a1a      	ldr	r2, [r3, #32]
 8009a0e:	f241 1311 	movw	r3, #4369	; 0x1111
 8009a12:	4013      	ands	r3, r2
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10f      	bne.n	8009a38 <HAL_TIM_Base_Stop_IT+0x48>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	6a1a      	ldr	r2, [r3, #32]
 8009a1e:	f244 4344 	movw	r3, #17476	; 0x4444
 8009a22:	4013      	ands	r3, r2
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d107      	bne.n	8009a38 <HAL_TIM_Base_Stop_IT+0x48>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	681a      	ldr	r2, [r3, #0]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f022 0201 	bic.w	r2, r2, #1
 8009a36:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009a40:	2300      	movs	r3, #0
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	370c      	adds	r7, #12
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr

08009a4e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b086      	sub	sp, #24
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d101      	bne.n	8009a62 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e097      	b.n	8009b92 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d106      	bne.n	8009a7c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f7fb fd4c 	bl	8005514 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	6812      	ldr	r2, [r2, #0]
 8009a8e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8009a92:	f023 0307 	bic.w	r3, r3, #7
 8009a96:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	3304      	adds	r3, #4
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	4610      	mov	r0, r2
 8009aa4:	f000 fb5c 	bl	800a160 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	699b      	ldr	r3, [r3, #24]
 8009ab6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	6a1b      	ldr	r3, [r3, #32]
 8009abe:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	697a      	ldr	r2, [r7, #20]
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ad0:	f023 0303 	bic.w	r3, r3, #3
 8009ad4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	689a      	ldr	r2, [r3, #8]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	021b      	lsls	r3, r3, #8
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	693a      	ldr	r2, [r7, #16]
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009aee:	f023 030c 	bic.w	r3, r3, #12
 8009af2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009afa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009afe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	68da      	ldr	r2, [r3, #12]
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	69db      	ldr	r3, [r3, #28]
 8009b08:	021b      	lsls	r3, r3, #8
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	693a      	ldr	r2, [r7, #16]
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	691b      	ldr	r3, [r3, #16]
 8009b16:	011a      	lsls	r2, r3, #4
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	6a1b      	ldr	r3, [r3, #32]
 8009b1c:	031b      	lsls	r3, r3, #12
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	693a      	ldr	r2, [r7, #16]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009b2c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009b34:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	685a      	ldr	r2, [r3, #4]
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	011b      	lsls	r3, r3, #4
 8009b40:	4313      	orrs	r3, r2
 8009b42:	68fa      	ldr	r2, [r7, #12]
 8009b44:	4313      	orrs	r3, r2
 8009b46:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	697a      	ldr	r2, [r7, #20]
 8009b4e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	693a      	ldr	r2, [r7, #16]
 8009b56:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3718      	adds	r7, #24
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	691b      	ldr	r3, [r3, #16]
 8009ba8:	f003 0302 	and.w	r3, r3, #2
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d122      	bne.n	8009bf6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	68db      	ldr	r3, [r3, #12]
 8009bb6:	f003 0302 	and.w	r3, r3, #2
 8009bba:	2b02      	cmp	r3, #2
 8009bbc:	d11b      	bne.n	8009bf6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f06f 0202 	mvn.w	r2, #2
 8009bc6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2201      	movs	r2, #1
 8009bcc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	699b      	ldr	r3, [r3, #24]
 8009bd4:	f003 0303 	and.w	r3, r3, #3
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d003      	beq.n	8009be4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 faa1 	bl	800a124 <HAL_TIM_IC_CaptureCallback>
 8009be2:	e005      	b.n	8009bf0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f000 fa93 	bl	800a110 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 faa4 	bl	800a138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	691b      	ldr	r3, [r3, #16]
 8009bfc:	f003 0304 	and.w	r3, r3, #4
 8009c00:	2b04      	cmp	r3, #4
 8009c02:	d122      	bne.n	8009c4a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	f003 0304 	and.w	r3, r3, #4
 8009c0e:	2b04      	cmp	r3, #4
 8009c10:	d11b      	bne.n	8009c4a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f06f 0204 	mvn.w	r2, #4
 8009c1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	2202      	movs	r2, #2
 8009c20:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	699b      	ldr	r3, [r3, #24]
 8009c28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d003      	beq.n	8009c38 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fa77 	bl	800a124 <HAL_TIM_IC_CaptureCallback>
 8009c36:	e005      	b.n	8009c44 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 fa69 	bl	800a110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f000 fa7a 	bl	800a138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	691b      	ldr	r3, [r3, #16]
 8009c50:	f003 0308 	and.w	r3, r3, #8
 8009c54:	2b08      	cmp	r3, #8
 8009c56:	d122      	bne.n	8009c9e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	f003 0308 	and.w	r3, r3, #8
 8009c62:	2b08      	cmp	r3, #8
 8009c64:	d11b      	bne.n	8009c9e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f06f 0208 	mvn.w	r2, #8
 8009c6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2204      	movs	r2, #4
 8009c74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	69db      	ldr	r3, [r3, #28]
 8009c7c:	f003 0303 	and.w	r3, r3, #3
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d003      	beq.n	8009c8c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 fa4d 	bl	800a124 <HAL_TIM_IC_CaptureCallback>
 8009c8a:	e005      	b.n	8009c98 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 fa3f 	bl	800a110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f000 fa50 	bl	800a138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	691b      	ldr	r3, [r3, #16]
 8009ca4:	f003 0310 	and.w	r3, r3, #16
 8009ca8:	2b10      	cmp	r3, #16
 8009caa:	d122      	bne.n	8009cf2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	68db      	ldr	r3, [r3, #12]
 8009cb2:	f003 0310 	and.w	r3, r3, #16
 8009cb6:	2b10      	cmp	r3, #16
 8009cb8:	d11b      	bne.n	8009cf2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	f06f 0210 	mvn.w	r2, #16
 8009cc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2208      	movs	r2, #8
 8009cc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	69db      	ldr	r3, [r3, #28]
 8009cd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d003      	beq.n	8009ce0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 fa23 	bl	800a124 <HAL_TIM_IC_CaptureCallback>
 8009cde:	e005      	b.n	8009cec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f000 fa15 	bl	800a110 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f000 fa26 	bl	800a138 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2200      	movs	r2, #0
 8009cf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	f003 0301 	and.w	r3, r3, #1
 8009cfc:	2b01      	cmp	r3, #1
 8009cfe:	d10e      	bne.n	8009d1e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	68db      	ldr	r3, [r3, #12]
 8009d06:	f003 0301 	and.w	r3, r3, #1
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d107      	bne.n	8009d1e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f06f 0201 	mvn.w	r2, #1
 8009d16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 f9ef 	bl	800a0fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	691b      	ldr	r3, [r3, #16]
 8009d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d28:	2b80      	cmp	r3, #128	; 0x80
 8009d2a:	d10e      	bne.n	8009d4a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	68db      	ldr	r3, [r3, #12]
 8009d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d36:	2b80      	cmp	r3, #128	; 0x80
 8009d38:	d107      	bne.n	8009d4a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009d42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 fd5d 	bl	800a804 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	691b      	ldr	r3, [r3, #16]
 8009d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d58:	d10e      	bne.n	8009d78 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68db      	ldr	r3, [r3, #12]
 8009d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d64:	2b80      	cmp	r3, #128	; 0x80
 8009d66:	d107      	bne.n	8009d78 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 fd50 	bl	800a818 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	691b      	ldr	r3, [r3, #16]
 8009d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d82:	2b40      	cmp	r3, #64	; 0x40
 8009d84:	d10e      	bne.n	8009da4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	68db      	ldr	r3, [r3, #12]
 8009d8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d90:	2b40      	cmp	r3, #64	; 0x40
 8009d92:	d107      	bne.n	8009da4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f9d4 	bl	800a14c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	691b      	ldr	r3, [r3, #16]
 8009daa:	f003 0320 	and.w	r3, r3, #32
 8009dae:	2b20      	cmp	r3, #32
 8009db0:	d10e      	bne.n	8009dd0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	f003 0320 	and.w	r3, r3, #32
 8009dbc:	2b20      	cmp	r3, #32
 8009dbe:	d107      	bne.n	8009dd0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f06f 0220 	mvn.w	r2, #32
 8009dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 fd10 	bl	800a7f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	691b      	ldr	r3, [r3, #16]
 8009dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009dde:	d10f      	bne.n	8009e00 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	68db      	ldr	r3, [r3, #12]
 8009de6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009dea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009dee:	d107      	bne.n	8009e00 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8009df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 fd16 	bl	800a82c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009e0a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e0e:	d10f      	bne.n	8009e30 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009e1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e1e:	d107      	bne.n	8009e30 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8009e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 fd08 	bl	800a840 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	691b      	ldr	r3, [r3, #16]
 8009e36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e3e:	d10f      	bne.n	8009e60 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e4e:	d107      	bne.n	8009e60 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8009e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fcfa 	bl	800a854 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009e6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e6e:	d10f      	bne.n	8009e90 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009e7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e7e:	d107      	bne.n	8009e90 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8009e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 fcec 	bl	800a868 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e90:	bf00      	nop
 8009e92:	3708      	adds	r7, #8
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d101      	bne.n	8009eb0 <HAL_TIM_ConfigClockSource+0x18>
 8009eac:	2302      	movs	r3, #2
 8009eae:	e0d2      	b.n	800a056 <HAL_TIM_ConfigClockSource+0x1be>
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2202      	movs	r2, #2
 8009ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8009ece:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009ed2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009eda:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	68fa      	ldr	r2, [r7, #12]
 8009ee2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009eec:	f000 80a9 	beq.w	800a042 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ef0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ef4:	d81a      	bhi.n	8009f2c <HAL_TIM_ConfigClockSource+0x94>
 8009ef6:	2b30      	cmp	r3, #48	; 0x30
 8009ef8:	f000 809a 	beq.w	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009efc:	2b30      	cmp	r3, #48	; 0x30
 8009efe:	d809      	bhi.n	8009f14 <HAL_TIM_ConfigClockSource+0x7c>
 8009f00:	2b10      	cmp	r3, #16
 8009f02:	f000 8095 	beq.w	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f06:	2b20      	cmp	r3, #32
 8009f08:	f000 8092 	beq.w	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	f000 808f 	beq.w	800a030 <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009f12:	e097      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009f14:	2b50      	cmp	r3, #80	; 0x50
 8009f16:	d05b      	beq.n	8009fd0 <HAL_TIM_ConfigClockSource+0x138>
 8009f18:	2b50      	cmp	r3, #80	; 0x50
 8009f1a:	d802      	bhi.n	8009f22 <HAL_TIM_ConfigClockSource+0x8a>
 8009f1c:	2b40      	cmp	r3, #64	; 0x40
 8009f1e:	d077      	beq.n	800a010 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009f20:	e090      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009f22:	2b60      	cmp	r3, #96	; 0x60
 8009f24:	d064      	beq.n	8009ff0 <HAL_TIM_ConfigClockSource+0x158>
 8009f26:	2b70      	cmp	r3, #112	; 0x70
 8009f28:	d028      	beq.n	8009f7c <HAL_TIM_ConfigClockSource+0xe4>
      break;
 8009f2a:	e08b      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009f2c:	4a4c      	ldr	r2, [pc, #304]	; (800a060 <HAL_TIM_ConfigClockSource+0x1c8>)
 8009f2e:	4293      	cmp	r3, r2
 8009f30:	d07e      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f32:	4a4b      	ldr	r2, [pc, #300]	; (800a060 <HAL_TIM_ConfigClockSource+0x1c8>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d810      	bhi.n	8009f5a <HAL_TIM_ConfigClockSource+0xc2>
 8009f38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f3c:	d078      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f42:	d803      	bhi.n	8009f4c <HAL_TIM_ConfigClockSource+0xb4>
 8009f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f48:	d02f      	beq.n	8009faa <HAL_TIM_ConfigClockSource+0x112>
      break;
 8009f4a:	e07b      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009f4c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009f50:	d06e      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f52:	4a44      	ldr	r2, [pc, #272]	; (800a064 <HAL_TIM_ConfigClockSource+0x1cc>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d06b      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8009f58:	e074      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009f5a:	4a43      	ldr	r2, [pc, #268]	; (800a068 <HAL_TIM_ConfigClockSource+0x1d0>)
 8009f5c:	4293      	cmp	r3, r2
 8009f5e:	d067      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f60:	4a41      	ldr	r2, [pc, #260]	; (800a068 <HAL_TIM_ConfigClockSource+0x1d0>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d803      	bhi.n	8009f6e <HAL_TIM_ConfigClockSource+0xd6>
 8009f66:	4a41      	ldr	r2, [pc, #260]	; (800a06c <HAL_TIM_ConfigClockSource+0x1d4>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d061      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8009f6c:	e06a      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 8009f6e:	4a40      	ldr	r2, [pc, #256]	; (800a070 <HAL_TIM_ConfigClockSource+0x1d8>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d05d      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
 8009f74:	4a3f      	ldr	r2, [pc, #252]	; (800a074 <HAL_TIM_ConfigClockSource+0x1dc>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d05a      	beq.n	800a030 <HAL_TIM_ConfigClockSource+0x198>
      break;
 8009f7a:	e063      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6818      	ldr	r0, [r3, #0]
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	6899      	ldr	r1, [r3, #8]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	685a      	ldr	r2, [r3, #4]
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	f000 fac8 	bl	800a520 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009f9e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	68fa      	ldr	r2, [r7, #12]
 8009fa6:	609a      	str	r2, [r3, #8]
      break;
 8009fa8:	e04c      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6818      	ldr	r0, [r3, #0]
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	6899      	ldr	r1, [r3, #8]
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	685a      	ldr	r2, [r3, #4]
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	68db      	ldr	r3, [r3, #12]
 8009fba:	f000 fab1 	bl	800a520 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	689a      	ldr	r2, [r3, #8]
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009fcc:	609a      	str	r2, [r3, #8]
      break;
 8009fce:	e039      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6818      	ldr	r0, [r3, #0]
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	6859      	ldr	r1, [r3, #4]
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	68db      	ldr	r3, [r3, #12]
 8009fdc:	461a      	mov	r2, r3
 8009fde:	f000 fa23 	bl	800a428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2150      	movs	r1, #80	; 0x50
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f000 fa7c 	bl	800a4e6 <TIM_ITRx_SetConfig>
      break;
 8009fee:	e029      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6818      	ldr	r0, [r3, #0]
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	6859      	ldr	r1, [r3, #4]
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	68db      	ldr	r3, [r3, #12]
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	f000 fa42 	bl	800a486 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	2160      	movs	r1, #96	; 0x60
 800a008:	4618      	mov	r0, r3
 800a00a:	f000 fa6c 	bl	800a4e6 <TIM_ITRx_SetConfig>
      break;
 800a00e:	e019      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6818      	ldr	r0, [r3, #0]
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	6859      	ldr	r1, [r3, #4]
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	68db      	ldr	r3, [r3, #12]
 800a01c:	461a      	mov	r2, r3
 800a01e:	f000 fa03 	bl	800a428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2140      	movs	r1, #64	; 0x40
 800a028:	4618      	mov	r0, r3
 800a02a:	f000 fa5c 	bl	800a4e6 <TIM_ITRx_SetConfig>
      break;
 800a02e:	e009      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4619      	mov	r1, r3
 800a03a:	4610      	mov	r0, r2
 800a03c:	f000 fa53 	bl	800a4e6 <TIM_ITRx_SetConfig>
      break;
 800a040:	e000      	b.n	800a044 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800a042:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2201      	movs	r2, #1
 800a048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a054:	2300      	movs	r3, #0
}
 800a056:	4618      	mov	r0, r3
 800a058:	3710      	adds	r7, #16
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	00100030 	.word	0x00100030
 800a064:	00100020 	.word	0x00100020
 800a068:	00100050 	.word	0x00100050
 800a06c:	00100040 	.word	0x00100040
 800a070:	00100060 	.word	0x00100060
 800a074:	00100070 	.word	0x00100070

0800a078 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d101      	bne.n	800a090 <HAL_TIM_SlaveConfigSynchro+0x18>
 800a08c:	2302      	movs	r3, #2
 800a08e:	e031      	b.n	800a0f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2202      	movs	r2, #2
 800a09c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f904 	bl	800a2b0 <TIM_SlaveTimer_SetConfig>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d009      	beq.n	800a0c2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e018      	b.n	800a0f4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68da      	ldr	r2, [r3, #12]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0d0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	68da      	ldr	r2, [r3, #12]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a0e0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3708      	adds	r7, #8
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b083      	sub	sp, #12
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a104:	bf00      	nop
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a118:	bf00      	nop
 800a11a:	370c      	adds	r7, #12
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a12c:	bf00      	nop
 800a12e:	370c      	adds	r7, #12
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr

0800a138 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a154:	bf00      	nop
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a160:	b480      	push	{r7}
 800a162:	b085      	sub	sp, #20
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
 800a168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a46      	ldr	r2, [pc, #280]	; (800a28c <TIM_Base_SetConfig+0x12c>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d017      	beq.n	800a1a8 <TIM_Base_SetConfig+0x48>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a17e:	d013      	beq.n	800a1a8 <TIM_Base_SetConfig+0x48>
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	4a43      	ldr	r2, [pc, #268]	; (800a290 <TIM_Base_SetConfig+0x130>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d00f      	beq.n	800a1a8 <TIM_Base_SetConfig+0x48>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	4a42      	ldr	r2, [pc, #264]	; (800a294 <TIM_Base_SetConfig+0x134>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d00b      	beq.n	800a1a8 <TIM_Base_SetConfig+0x48>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	4a41      	ldr	r2, [pc, #260]	; (800a298 <TIM_Base_SetConfig+0x138>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d007      	beq.n	800a1a8 <TIM_Base_SetConfig+0x48>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	4a40      	ldr	r2, [pc, #256]	; (800a29c <TIM_Base_SetConfig+0x13c>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d003      	beq.n	800a1a8 <TIM_Base_SetConfig+0x48>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	4a3f      	ldr	r2, [pc, #252]	; (800a2a0 <TIM_Base_SetConfig+0x140>)
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d108      	bne.n	800a1ba <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	68fa      	ldr	r2, [r7, #12]
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a33      	ldr	r2, [pc, #204]	; (800a28c <TIM_Base_SetConfig+0x12c>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d023      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1c8:	d01f      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a30      	ldr	r2, [pc, #192]	; (800a290 <TIM_Base_SetConfig+0x130>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d01b      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a2f      	ldr	r2, [pc, #188]	; (800a294 <TIM_Base_SetConfig+0x134>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d017      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a2e      	ldr	r2, [pc, #184]	; (800a298 <TIM_Base_SetConfig+0x138>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d013      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a2d      	ldr	r2, [pc, #180]	; (800a29c <TIM_Base_SetConfig+0x13c>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d00f      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4a2d      	ldr	r2, [pc, #180]	; (800a2a4 <TIM_Base_SetConfig+0x144>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d00b      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a2c      	ldr	r2, [pc, #176]	; (800a2a8 <TIM_Base_SetConfig+0x148>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d007      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a2b      	ldr	r2, [pc, #172]	; (800a2ac <TIM_Base_SetConfig+0x14c>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d003      	beq.n	800a20a <TIM_Base_SetConfig+0xaa>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a26      	ldr	r2, [pc, #152]	; (800a2a0 <TIM_Base_SetConfig+0x140>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d108      	bne.n	800a21c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	68db      	ldr	r3, [r3, #12]
 800a216:	68fa      	ldr	r2, [r7, #12]
 800a218:	4313      	orrs	r3, r2
 800a21a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	695b      	ldr	r3, [r3, #20]
 800a226:	4313      	orrs	r3, r2
 800a228:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	689a      	ldr	r2, [r3, #8]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	4a12      	ldr	r2, [pc, #72]	; (800a28c <TIM_Base_SetConfig+0x12c>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d013      	beq.n	800a270 <TIM_Base_SetConfig+0x110>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	4a14      	ldr	r2, [pc, #80]	; (800a29c <TIM_Base_SetConfig+0x13c>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d00f      	beq.n	800a270 <TIM_Base_SetConfig+0x110>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	4a14      	ldr	r2, [pc, #80]	; (800a2a4 <TIM_Base_SetConfig+0x144>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d00b      	beq.n	800a270 <TIM_Base_SetConfig+0x110>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a13      	ldr	r2, [pc, #76]	; (800a2a8 <TIM_Base_SetConfig+0x148>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d007      	beq.n	800a270 <TIM_Base_SetConfig+0x110>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	4a12      	ldr	r2, [pc, #72]	; (800a2ac <TIM_Base_SetConfig+0x14c>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d003      	beq.n	800a270 <TIM_Base_SetConfig+0x110>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	4a0d      	ldr	r2, [pc, #52]	; (800a2a0 <TIM_Base_SetConfig+0x140>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d103      	bne.n	800a278 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	691a      	ldr	r2, [r3, #16]
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2201      	movs	r2, #1
 800a27c:	615a      	str	r2, [r3, #20]
}
 800a27e:	bf00      	nop
 800a280:	3714      	adds	r7, #20
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	40012c00 	.word	0x40012c00
 800a290:	40000400 	.word	0x40000400
 800a294:	40000800 	.word	0x40000800
 800a298:	40000c00 	.word	0x40000c00
 800a29c:	40013400 	.word	0x40013400
 800a2a0:	40015000 	.word	0x40015000
 800a2a4:	40014000 	.word	0x40014000
 800a2a8:	40014400 	.word	0x40014400
 800a2ac:	40014800 	.word	0x40014800

0800a2b0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	689b      	ldr	r3, [r3, #8]
 800a2c0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a2c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2cc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	697a      	ldr	r2, [r7, #20]
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a2de:	f023 0307 	bic.w	r3, r3, #7
 800a2e2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	697a      	ldr	r2, [r7, #20]
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	697a      	ldr	r2, [r7, #20]
 800a2f4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	2b70      	cmp	r3, #112	; 0x70
 800a2fc:	d034      	beq.n	800a368 <TIM_SlaveTimer_SetConfig+0xb8>
 800a2fe:	2b70      	cmp	r3, #112	; 0x70
 800a300:	d811      	bhi.n	800a326 <TIM_SlaveTimer_SetConfig+0x76>
 800a302:	2b30      	cmp	r3, #48	; 0x30
 800a304:	d07d      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a306:	2b30      	cmp	r3, #48	; 0x30
 800a308:	d806      	bhi.n	800a318 <TIM_SlaveTimer_SetConfig+0x68>
 800a30a:	2b10      	cmp	r3, #16
 800a30c:	d079      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a30e:	2b20      	cmp	r3, #32
 800a310:	d077      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a312:	2b00      	cmp	r3, #0
 800a314:	d075      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800a316:	e075      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a318:	2b50      	cmp	r3, #80	; 0x50
 800a31a:	d05e      	beq.n	800a3da <TIM_SlaveTimer_SetConfig+0x12a>
 800a31c:	2b60      	cmp	r3, #96	; 0x60
 800a31e:	d066      	beq.n	800a3ee <TIM_SlaveTimer_SetConfig+0x13e>
 800a320:	2b40      	cmp	r3, #64	; 0x40
 800a322:	d02c      	beq.n	800a37e <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800a324:	e06e      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a326:	4a3a      	ldr	r2, [pc, #232]	; (800a410 <TIM_SlaveTimer_SetConfig+0x160>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d06a      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a32c:	4a38      	ldr	r2, [pc, #224]	; (800a410 <TIM_SlaveTimer_SetConfig+0x160>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d809      	bhi.n	800a346 <TIM_SlaveTimer_SetConfig+0x96>
 800a332:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800a336:	d064      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a338:	4a36      	ldr	r2, [pc, #216]	; (800a414 <TIM_SlaveTimer_SetConfig+0x164>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d061      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a33e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a342:	d05e      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a344:	e05e      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a346:	4a34      	ldr	r2, [pc, #208]	; (800a418 <TIM_SlaveTimer_SetConfig+0x168>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d05a      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a34c:	4a32      	ldr	r2, [pc, #200]	; (800a418 <TIM_SlaveTimer_SetConfig+0x168>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d803      	bhi.n	800a35a <TIM_SlaveTimer_SetConfig+0xaa>
 800a352:	4a32      	ldr	r2, [pc, #200]	; (800a41c <TIM_SlaveTimer_SetConfig+0x16c>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d054      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a358:	e054      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800a35a:	4a31      	ldr	r2, [pc, #196]	; (800a420 <TIM_SlaveTimer_SetConfig+0x170>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d050      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
 800a360:	4a30      	ldr	r2, [pc, #192]	; (800a424 <TIM_SlaveTimer_SetConfig+0x174>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d04d      	beq.n	800a402 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800a366:	e04d      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6818      	ldr	r0, [r3, #0]
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	68d9      	ldr	r1, [r3, #12]
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	689a      	ldr	r2, [r3, #8]
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	691b      	ldr	r3, [r3, #16]
 800a378:	f000 f8d2 	bl	800a520 <TIM_ETR_SetConfig>
      break;
 800a37c:	e042      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	2b05      	cmp	r3, #5
 800a384:	d004      	beq.n	800a390 <TIM_SlaveTimer_SetConfig+0xe0>
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800a38e:	d101      	bne.n	800a394 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	e038      	b.n	800a406 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	6a1b      	ldr	r3, [r3, #32]
 800a39a:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	6a1a      	ldr	r2, [r3, #32]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f022 0201 	bic.w	r2, r2, #1
 800a3aa:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	699b      	ldr	r3, [r3, #24]
 800a3b2:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a3ba:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	011b      	lsls	r3, r3, #4
 800a3c2:	68fa      	ldr	r2, [r7, #12]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68fa      	ldr	r2, [r7, #12]
 800a3ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	693a      	ldr	r2, [r7, #16]
 800a3d6:	621a      	str	r2, [r3, #32]
      break;
 800a3d8:	e014      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6818      	ldr	r0, [r3, #0]
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	6899      	ldr	r1, [r3, #8]
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	691b      	ldr	r3, [r3, #16]
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	f000 f81e 	bl	800a428 <TIM_TI1_ConfigInputStage>
      break;
 800a3ec:	e00a      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6818      	ldr	r0, [r3, #0]
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	6899      	ldr	r1, [r3, #8]
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	691b      	ldr	r3, [r3, #16]
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	f000 f843 	bl	800a486 <TIM_TI2_ConfigInputStage>
      break;
 800a400:	e000      	b.n	800a404 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800a402:	bf00      	nop
  }
  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3718      	adds	r7, #24
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	00100030 	.word	0x00100030
 800a414:	00100020 	.word	0x00100020
 800a418:	00100050 	.word	0x00100050
 800a41c:	00100040 	.word	0x00100040
 800a420:	00100060 	.word	0x00100060
 800a424:	00100070 	.word	0x00100070

0800a428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a428:	b480      	push	{r7}
 800a42a:	b087      	sub	sp, #28
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6a1b      	ldr	r3, [r3, #32]
 800a438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6a1b      	ldr	r3, [r3, #32]
 800a43e:	f023 0201 	bic.w	r2, r3, #1
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	699b      	ldr	r3, [r3, #24]
 800a44a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	011b      	lsls	r3, r3, #4
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	f023 030a 	bic.w	r3, r3, #10
 800a464:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a466:	697a      	ldr	r2, [r7, #20]
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	4313      	orrs	r3, r2
 800a46c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	693a      	ldr	r2, [r7, #16]
 800a472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	697a      	ldr	r2, [r7, #20]
 800a478:	621a      	str	r2, [r3, #32]
}
 800a47a:	bf00      	nop
 800a47c:	371c      	adds	r7, #28
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr

0800a486 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a486:	b480      	push	{r7}
 800a488:	b087      	sub	sp, #28
 800a48a:	af00      	add	r7, sp, #0
 800a48c:	60f8      	str	r0, [r7, #12]
 800a48e:	60b9      	str	r1, [r7, #8]
 800a490:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6a1b      	ldr	r3, [r3, #32]
 800a496:	f023 0210 	bic.w	r2, r3, #16
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	699b      	ldr	r3, [r3, #24]
 800a4a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6a1b      	ldr	r3, [r3, #32]
 800a4a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a4aa:	697b      	ldr	r3, [r7, #20]
 800a4ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a4b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	031b      	lsls	r3, r3, #12
 800a4b6:	697a      	ldr	r2, [r7, #20]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a4c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	011b      	lsls	r3, r3, #4
 800a4c8:	693a      	ldr	r2, [r7, #16]
 800a4ca:	4313      	orrs	r3, r2
 800a4cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	697a      	ldr	r2, [r7, #20]
 800a4d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	693a      	ldr	r2, [r7, #16]
 800a4d8:	621a      	str	r2, [r3, #32]
}
 800a4da:	bf00      	nop
 800a4dc:	371c      	adds	r7, #28
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr

0800a4e6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a4e6:	b480      	push	{r7}
 800a4e8:	b085      	sub	sp, #20
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
 800a4ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a4fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	4313      	orrs	r3, r2
 800a508:	f043 0307 	orr.w	r3, r3, #7
 800a50c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	68fa      	ldr	r2, [r7, #12]
 800a512:	609a      	str	r2, [r3, #8]
}
 800a514:	bf00      	nop
 800a516:	3714      	adds	r7, #20
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr

0800a520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a520:	b480      	push	{r7}
 800a522:	b087      	sub	sp, #28
 800a524:	af00      	add	r7, sp, #0
 800a526:	60f8      	str	r0, [r7, #12]
 800a528:	60b9      	str	r1, [r7, #8]
 800a52a:	607a      	str	r2, [r7, #4]
 800a52c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	689b      	ldr	r3, [r3, #8]
 800a532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a53a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	021a      	lsls	r2, r3, #8
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	431a      	orrs	r2, r3
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	4313      	orrs	r3, r2
 800a548:	697a      	ldr	r2, [r7, #20]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	697a      	ldr	r2, [r7, #20]
 800a552:	609a      	str	r2, [r3, #8]
}
 800a554:	bf00      	nop
 800a556:	371c      	adds	r7, #28
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr

0800a560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
 800a568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a570:	2b01      	cmp	r3, #1
 800a572:	d101      	bne.n	800a578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a574:	2302      	movs	r3, #2
 800a576:	e074      	b.n	800a662 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2202      	movs	r2, #2
 800a584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4a34      	ldr	r2, [pc, #208]	; (800a670 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d009      	beq.n	800a5b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a33      	ldr	r2, [pc, #204]	; (800a674 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d004      	beq.n	800a5b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a31      	ldr	r2, [pc, #196]	; (800a678 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d108      	bne.n	800a5c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a5bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	68fa      	ldr	r2, [r7, #12]
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a5ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68fa      	ldr	r2, [r7, #12]
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a21      	ldr	r2, [pc, #132]	; (800a670 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d022      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5f8:	d01d      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a1f      	ldr	r2, [pc, #124]	; (800a67c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d018      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a1d      	ldr	r2, [pc, #116]	; (800a680 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d013      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a1c      	ldr	r2, [pc, #112]	; (800a684 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d00e      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a15      	ldr	r2, [pc, #84]	; (800a674 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d009      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a18      	ldr	r2, [pc, #96]	; (800a688 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d004      	beq.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	4a11      	ldr	r2, [pc, #68]	; (800a678 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d10c      	bne.n	800a650 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a63c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	689b      	ldr	r3, [r3, #8]
 800a642:	68ba      	ldr	r2, [r7, #8]
 800a644:	4313      	orrs	r3, r2
 800a646:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	68ba      	ldr	r2, [r7, #8]
 800a64e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2201      	movs	r2, #1
 800a654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	40012c00 	.word	0x40012c00
 800a674:	40013400 	.word	0x40013400
 800a678:	40015000 	.word	0x40015000
 800a67c:	40000400 	.word	0x40000400
 800a680:	40000800 	.word	0x40000800
 800a684:	40000c00 	.word	0x40000c00
 800a688:	40014000 	.word	0x40014000

0800a68c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b085      	sub	sp, #20
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
 800a694:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a696:	2300      	movs	r3, #0
 800a698:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d101      	bne.n	800a6a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	e096      	b.n	800a7d6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	4313      	orrs	r3, r2
 800a6bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	689b      	ldr	r3, [r3, #8]
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	691b      	ldr	r3, [r3, #16]
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	695b      	ldr	r3, [r3, #20]
 800a700:	4313      	orrs	r3, r2
 800a702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a70e:	4313      	orrs	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	699b      	ldr	r3, [r3, #24]
 800a71c:	041b      	lsls	r3, r3, #16
 800a71e:	4313      	orrs	r3, r2
 800a720:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4a2f      	ldr	r2, [pc, #188]	; (800a7e4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d009      	beq.n	800a740 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4a2d      	ldr	r2, [pc, #180]	; (800a7e8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d004      	beq.n	800a740 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a2c      	ldr	r2, [pc, #176]	; (800a7ec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d106      	bne.n	800a74e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	69db      	ldr	r3, [r3, #28]
 800a74a:	4313      	orrs	r3, r2
 800a74c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	4a24      	ldr	r2, [pc, #144]	; (800a7e4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a754:	4293      	cmp	r3, r2
 800a756:	d009      	beq.n	800a76c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4a22      	ldr	r2, [pc, #136]	; (800a7e8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d004      	beq.n	800a76c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	4a21      	ldr	r2, [pc, #132]	; (800a7ec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d12b      	bne.n	800a7c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a776:	051b      	lsls	r3, r3, #20
 800a778:	4313      	orrs	r3, r2
 800a77a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	4313      	orrs	r3, r2
 800a788:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a794:	4313      	orrs	r3, r2
 800a796:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a11      	ldr	r2, [pc, #68]	; (800a7e4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d009      	beq.n	800a7b6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a10      	ldr	r2, [pc, #64]	; (800a7e8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d004      	beq.n	800a7b6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a0e      	ldr	r2, [pc, #56]	; (800a7ec <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d106      	bne.n	800a7c4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	68fa      	ldr	r2, [r7, #12]
 800a7ca:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a7d4:	2300      	movs	r3, #0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	40012c00 	.word	0x40012c00
 800a7e8:	40013400 	.word	0x40013400
 800a7ec:	40015000 	.word	0x40015000

0800a7f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b083      	sub	sp, #12
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a7f8:	bf00      	nop
 800a7fa:	370c      	adds	r7, #12
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr

0800a804 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a804:	b480      	push	{r7}
 800a806:	b083      	sub	sp, #12
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a80c:	bf00      	nop
 800a80e:	370c      	adds	r7, #12
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a820:	bf00      	nop
 800a822:	370c      	adds	r7, #12
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b083      	sub	sp, #12
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a848:	bf00      	nop
 800a84a:	370c      	adds	r7, #12
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr

0800a854 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a854:	b480      	push	{r7}
 800a856:	b083      	sub	sp, #12
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a85c:	bf00      	nop
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr

0800a868 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a870:	bf00      	nop
 800a872:	370c      	adds	r7, #12
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <LL_EXTI_EnableIT_0_31>:
{
 800a87c:	b480      	push	{r7}
 800a87e:	b083      	sub	sp, #12
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800a884:	4b05      	ldr	r3, [pc, #20]	; (800a89c <LL_EXTI_EnableIT_0_31+0x20>)
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	4904      	ldr	r1, [pc, #16]	; (800a89c <LL_EXTI_EnableIT_0_31+0x20>)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4313      	orrs	r3, r2
 800a88e:	600b      	str	r3, [r1, #0]
}
 800a890:	bf00      	nop
 800a892:	370c      	adds	r7, #12
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr
 800a89c:	40010400 	.word	0x40010400

0800a8a0 <LL_EXTI_EnableIT_32_63>:
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800a8a8:	4b05      	ldr	r3, [pc, #20]	; (800a8c0 <LL_EXTI_EnableIT_32_63+0x20>)
 800a8aa:	6a1a      	ldr	r2, [r3, #32]
 800a8ac:	4904      	ldr	r1, [pc, #16]	; (800a8c0 <LL_EXTI_EnableIT_32_63+0x20>)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	620b      	str	r3, [r1, #32]
}
 800a8b4:	bf00      	nop
 800a8b6:	370c      	adds	r7, #12
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr
 800a8c0:	40010400 	.word	0x40010400

0800a8c4 <LL_EXTI_DisableIT_0_31>:
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800a8cc:	4b06      	ldr	r3, [pc, #24]	; (800a8e8 <LL_EXTI_DisableIT_0_31+0x24>)
 800a8ce:	681a      	ldr	r2, [r3, #0]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	43db      	mvns	r3, r3
 800a8d4:	4904      	ldr	r1, [pc, #16]	; (800a8e8 <LL_EXTI_DisableIT_0_31+0x24>)
 800a8d6:	4013      	ands	r3, r2
 800a8d8:	600b      	str	r3, [r1, #0]
}
 800a8da:	bf00      	nop
 800a8dc:	370c      	adds	r7, #12
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr
 800a8e6:	bf00      	nop
 800a8e8:	40010400 	.word	0x40010400

0800a8ec <LL_EXTI_DisableIT_32_63>:
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800a8f4:	4b06      	ldr	r3, [pc, #24]	; (800a910 <LL_EXTI_DisableIT_32_63+0x24>)
 800a8f6:	6a1a      	ldr	r2, [r3, #32]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	43db      	mvns	r3, r3
 800a8fc:	4904      	ldr	r1, [pc, #16]	; (800a910 <LL_EXTI_DisableIT_32_63+0x24>)
 800a8fe:	4013      	ands	r3, r2
 800a900:	620b      	str	r3, [r1, #32]
}
 800a902:	bf00      	nop
 800a904:	370c      	adds	r7, #12
 800a906:	46bd      	mov	sp, r7
 800a908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90c:	4770      	bx	lr
 800a90e:	bf00      	nop
 800a910:	40010400 	.word	0x40010400

0800a914 <LL_EXTI_EnableEvent_0_31>:
{
 800a914:	b480      	push	{r7}
 800a916:	b083      	sub	sp, #12
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800a91c:	4b05      	ldr	r3, [pc, #20]	; (800a934 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a91e:	685a      	ldr	r2, [r3, #4]
 800a920:	4904      	ldr	r1, [pc, #16]	; (800a934 <LL_EXTI_EnableEvent_0_31+0x20>)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	4313      	orrs	r3, r2
 800a926:	604b      	str	r3, [r1, #4]
}
 800a928:	bf00      	nop
 800a92a:	370c      	adds	r7, #12
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr
 800a934:	40010400 	.word	0x40010400

0800a938 <LL_EXTI_EnableEvent_32_63>:
{
 800a938:	b480      	push	{r7}
 800a93a:	b083      	sub	sp, #12
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800a940:	4b05      	ldr	r3, [pc, #20]	; (800a958 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a942:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a944:	4904      	ldr	r1, [pc, #16]	; (800a958 <LL_EXTI_EnableEvent_32_63+0x20>)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	4313      	orrs	r3, r2
 800a94a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a94c:	bf00      	nop
 800a94e:	370c      	adds	r7, #12
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr
 800a958:	40010400 	.word	0x40010400

0800a95c <LL_EXTI_DisableEvent_0_31>:
{
 800a95c:	b480      	push	{r7}
 800a95e:	b083      	sub	sp, #12
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800a964:	4b06      	ldr	r3, [pc, #24]	; (800a980 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a966:	685a      	ldr	r2, [r3, #4]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	43db      	mvns	r3, r3
 800a96c:	4904      	ldr	r1, [pc, #16]	; (800a980 <LL_EXTI_DisableEvent_0_31+0x24>)
 800a96e:	4013      	ands	r3, r2
 800a970:	604b      	str	r3, [r1, #4]
}
 800a972:	bf00      	nop
 800a974:	370c      	adds	r7, #12
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop
 800a980:	40010400 	.word	0x40010400

0800a984 <LL_EXTI_DisableEvent_32_63>:
{
 800a984:	b480      	push	{r7}
 800a986:	b083      	sub	sp, #12
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800a98c:	4b06      	ldr	r3, [pc, #24]	; (800a9a8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a98e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	43db      	mvns	r3, r3
 800a994:	4904      	ldr	r1, [pc, #16]	; (800a9a8 <LL_EXTI_DisableEvent_32_63+0x24>)
 800a996:	4013      	ands	r3, r2
 800a998:	624b      	str	r3, [r1, #36]	; 0x24
}
 800a99a:	bf00      	nop
 800a99c:	370c      	adds	r7, #12
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a4:	4770      	bx	lr
 800a9a6:	bf00      	nop
 800a9a8:	40010400 	.word	0x40010400

0800a9ac <LL_EXTI_EnableRisingTrig_0_31>:
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800a9b4:	4b05      	ldr	r3, [pc, #20]	; (800a9cc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a9b6:	689a      	ldr	r2, [r3, #8]
 800a9b8:	4904      	ldr	r1, [pc, #16]	; (800a9cc <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	608b      	str	r3, [r1, #8]
}
 800a9c0:	bf00      	nop
 800a9c2:	370c      	adds	r7, #12
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ca:	4770      	bx	lr
 800a9cc:	40010400 	.word	0x40010400

0800a9d0 <LL_EXTI_EnableRisingTrig_32_63>:
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b083      	sub	sp, #12
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a9d8:	4b05      	ldr	r3, [pc, #20]	; (800a9f0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a9da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9dc:	4904      	ldr	r1, [pc, #16]	; (800a9f0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	628b      	str	r3, [r1, #40]	; 0x28
}
 800a9e4:	bf00      	nop
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr
 800a9f0:	40010400 	.word	0x40010400

0800a9f4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800a9f4:	b480      	push	{r7}
 800a9f6:	b083      	sub	sp, #12
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800a9fc:	4b06      	ldr	r3, [pc, #24]	; (800aa18 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800a9fe:	689a      	ldr	r2, [r3, #8]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	43db      	mvns	r3, r3
 800aa04:	4904      	ldr	r1, [pc, #16]	; (800aa18 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800aa06:	4013      	ands	r3, r2
 800aa08:	608b      	str	r3, [r1, #8]
}
 800aa0a:	bf00      	nop
 800aa0c:	370c      	adds	r7, #12
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa14:	4770      	bx	lr
 800aa16:	bf00      	nop
 800aa18:	40010400 	.word	0x40010400

0800aa1c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800aa24:	4b06      	ldr	r3, [pc, #24]	; (800aa40 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800aa26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	43db      	mvns	r3, r3
 800aa2c:	4904      	ldr	r1, [pc, #16]	; (800aa40 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800aa2e:	4013      	ands	r3, r2
 800aa30:	628b      	str	r3, [r1, #40]	; 0x28
}
 800aa32:	bf00      	nop
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	40010400 	.word	0x40010400

0800aa44 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800aa44:	b480      	push	{r7}
 800aa46:	b083      	sub	sp, #12
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800aa4c:	4b05      	ldr	r3, [pc, #20]	; (800aa64 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800aa4e:	68da      	ldr	r2, [r3, #12]
 800aa50:	4904      	ldr	r1, [pc, #16]	; (800aa64 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	4313      	orrs	r3, r2
 800aa56:	60cb      	str	r3, [r1, #12]
}
 800aa58:	bf00      	nop
 800aa5a:	370c      	adds	r7, #12
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr
 800aa64:	40010400 	.word	0x40010400

0800aa68 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b083      	sub	sp, #12
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800aa70:	4b05      	ldr	r3, [pc, #20]	; (800aa88 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800aa72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa74:	4904      	ldr	r1, [pc, #16]	; (800aa88 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800aa7c:	bf00      	nop
 800aa7e:	370c      	adds	r7, #12
 800aa80:	46bd      	mov	sp, r7
 800aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa86:	4770      	bx	lr
 800aa88:	40010400 	.word	0x40010400

0800aa8c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800aa8c:	b480      	push	{r7}
 800aa8e:	b083      	sub	sp, #12
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800aa94:	4b06      	ldr	r3, [pc, #24]	; (800aab0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800aa96:	68da      	ldr	r2, [r3, #12]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	43db      	mvns	r3, r3
 800aa9c:	4904      	ldr	r1, [pc, #16]	; (800aab0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800aa9e:	4013      	ands	r3, r2
 800aaa0:	60cb      	str	r3, [r1, #12]
}
 800aaa2:	bf00      	nop
 800aaa4:	370c      	adds	r7, #12
 800aaa6:	46bd      	mov	sp, r7
 800aaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaac:	4770      	bx	lr
 800aaae:	bf00      	nop
 800aab0:	40010400 	.word	0x40010400

0800aab4 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800aabc:	4b06      	ldr	r3, [pc, #24]	; (800aad8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800aabe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	43db      	mvns	r3, r3
 800aac4:	4904      	ldr	r1, [pc, #16]	; (800aad8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800aac6:	4013      	ands	r3, r2
 800aac8:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800aaca:	bf00      	nop
 800aacc:	370c      	adds	r7, #12
 800aace:	46bd      	mov	sp, r7
 800aad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop
 800aad8:	40010400 	.word	0x40010400

0800aadc <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800aae4:	2300      	movs	r3, #0
 800aae6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	7a1b      	ldrb	r3, [r3, #8]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	f000 80c8 	beq.w	800ac82 <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d05d      	beq.n	800abb6 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	7a5b      	ldrb	r3, [r3, #9]
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d00e      	beq.n	800ab20 <LL_EXTI_Init+0x44>
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	d017      	beq.n	800ab36 <LL_EXTI_Init+0x5a>
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d120      	bne.n	800ab4c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7ff ff24 	bl	800a95c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4618      	mov	r0, r3
 800ab1a:	f7ff feaf 	bl	800a87c <LL_EXTI_EnableIT_0_31>
          break;
 800ab1e:	e018      	b.n	800ab52 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4618      	mov	r0, r3
 800ab26:	f7ff fecd 	bl	800a8c4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f7ff fef0 	bl	800a914 <LL_EXTI_EnableEvent_0_31>
          break;
 800ab34:	e00d      	b.n	800ab52 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f7ff fe9e 	bl	800a87c <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4618      	mov	r0, r3
 800ab46:	f7ff fee5 	bl	800a914 <LL_EXTI_EnableEvent_0_31>
          break;
 800ab4a:	e002      	b.n	800ab52 <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	60fb      	str	r3, [r7, #12]
          break;
 800ab50:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	7a9b      	ldrb	r3, [r3, #10]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d02d      	beq.n	800abb6 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	7a9b      	ldrb	r3, [r3, #10]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d00e      	beq.n	800ab80 <LL_EXTI_Init+0xa4>
 800ab62:	2b03      	cmp	r3, #3
 800ab64:	d017      	beq.n	800ab96 <LL_EXTI_Init+0xba>
 800ab66:	2b01      	cmp	r3, #1
 800ab68:	d120      	bne.n	800abac <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7ff ff8c 	bl	800aa8c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4618      	mov	r0, r3
 800ab7a:	f7ff ff17 	bl	800a9ac <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800ab7e:	e01b      	b.n	800abb8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	4618      	mov	r0, r3
 800ab86:	f7ff ff35 	bl	800a9f4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f7ff ff58 	bl	800aa44 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800ab94:	e010      	b.n	800abb8 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	f7ff ff06 	bl	800a9ac <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	4618      	mov	r0, r3
 800aba6:	f7ff ff4d 	bl	800aa44 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800abaa:	e005      	b.n	800abb8 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f043 0302 	orr.w	r3, r3, #2
 800abb2:	60fb      	str	r3, [r7, #12]
            break;
 800abb4:	e000      	b.n	800abb8 <LL_EXTI_Init+0xdc>
        }
      }
 800abb6:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d075      	beq.n	800acac <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	7a5b      	ldrb	r3, [r3, #9]
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	d00e      	beq.n	800abe6 <LL_EXTI_Init+0x10a>
 800abc8:	2b02      	cmp	r3, #2
 800abca:	d017      	beq.n	800abfc <LL_EXTI_Init+0x120>
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d120      	bne.n	800ac12 <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	685b      	ldr	r3, [r3, #4]
 800abd4:	4618      	mov	r0, r3
 800abd6:	f7ff fed5 	bl	800a984 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	685b      	ldr	r3, [r3, #4]
 800abde:	4618      	mov	r0, r3
 800abe0:	f7ff fe5e 	bl	800a8a0 <LL_EXTI_EnableIT_32_63>
          break;
 800abe4:	e01a      	b.n	800ac1c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	4618      	mov	r0, r3
 800abec:	f7ff fe7e 	bl	800a8ec <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7ff fe9f 	bl	800a938 <LL_EXTI_EnableEvent_32_63>
          break;
 800abfa:	e00f      	b.n	800ac1c <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	4618      	mov	r0, r3
 800ac02:	f7ff fe4d 	bl	800a8a0 <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7ff fe94 	bl	800a938 <LL_EXTI_EnableEvent_32_63>
          break;
 800ac10:	e004      	b.n	800ac1c <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	f043 0304 	orr.w	r3, r3, #4
 800ac18:	60fb      	str	r3, [r7, #12]
          break;
 800ac1a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	7a9b      	ldrb	r3, [r3, #10]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d043      	beq.n	800acac <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	7a9b      	ldrb	r3, [r3, #10]
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	d00e      	beq.n	800ac4a <LL_EXTI_Init+0x16e>
 800ac2c:	2b03      	cmp	r3, #3
 800ac2e:	d017      	beq.n	800ac60 <LL_EXTI_Init+0x184>
 800ac30:	2b01      	cmp	r3, #1
 800ac32:	d120      	bne.n	800ac76 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f7ff ff3b 	bl	800aab4 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7ff fec4 	bl	800a9d0 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800ac48:	e031      	b.n	800acae <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f7ff fee4 	bl	800aa1c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f7ff ff05 	bl	800aa68 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ac5e:	e026      	b.n	800acae <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	4618      	mov	r0, r3
 800ac66:	f7ff feb3 	bl	800a9d0 <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	685b      	ldr	r3, [r3, #4]
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f7ff fefa 	bl	800aa68 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800ac74:	e01b      	b.n	800acae <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f043 0305 	orr.w	r3, r3, #5
 800ac7c:	60fb      	str	r3, [r7, #12]
            break;
 800ac7e:	bf00      	nop
 800ac80:	e015      	b.n	800acae <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	4618      	mov	r0, r3
 800ac88:	f7ff fe1c 	bl	800a8c4 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4618      	mov	r0, r3
 800ac92:	f7ff fe63 	bl	800a95c <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7ff fe26 	bl	800a8ec <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7ff fe6d 	bl	800a984 <LL_EXTI_DisableEvent_32_63>
 800acaa:	e000      	b.n	800acae <LL_EXTI_Init+0x1d2>
      }
 800acac:	bf00      	nop
  }

  return status;
 800acae:	68fb      	ldr	r3, [r7, #12]
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	3710      	adds	r7, #16
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}

0800acb8 <LL_GPIO_SetPinMode>:
{
 800acb8:	b480      	push	{r7}
 800acba:	b089      	sub	sp, #36	; 0x24
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681a      	ldr	r2, [r3, #0]
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	fa93 f3a3 	rbit	r3, r3
 800acd2:	613b      	str	r3, [r7, #16]
  return result;
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	fab3 f383 	clz	r3, r3
 800acda:	b2db      	uxtb	r3, r3
 800acdc:	005b      	lsls	r3, r3, #1
 800acde:	2103      	movs	r1, #3
 800ace0:	fa01 f303 	lsl.w	r3, r1, r3
 800ace4:	43db      	mvns	r3, r3
 800ace6:	401a      	ands	r2, r3
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acec:	69fb      	ldr	r3, [r7, #28]
 800acee:	fa93 f3a3 	rbit	r3, r3
 800acf2:	61bb      	str	r3, [r7, #24]
  return result;
 800acf4:	69bb      	ldr	r3, [r7, #24]
 800acf6:	fab3 f383 	clz	r3, r3
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	005b      	lsls	r3, r3, #1
 800acfe:	6879      	ldr	r1, [r7, #4]
 800ad00:	fa01 f303 	lsl.w	r3, r1, r3
 800ad04:	431a      	orrs	r2, r3
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	601a      	str	r2, [r3, #0]
}
 800ad0a:	bf00      	nop
 800ad0c:	3724      	adds	r7, #36	; 0x24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad14:	4770      	bx	lr

0800ad16 <LL_GPIO_SetPinOutputType>:
{
 800ad16:	b480      	push	{r7}
 800ad18:	b085      	sub	sp, #20
 800ad1a:	af00      	add	r7, sp, #0
 800ad1c:	60f8      	str	r0, [r7, #12]
 800ad1e:	60b9      	str	r1, [r7, #8]
 800ad20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	685a      	ldr	r2, [r3, #4]
 800ad26:	68bb      	ldr	r3, [r7, #8]
 800ad28:	43db      	mvns	r3, r3
 800ad2a:	401a      	ands	r2, r3
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	6879      	ldr	r1, [r7, #4]
 800ad30:	fb01 f303 	mul.w	r3, r1, r3
 800ad34:	431a      	orrs	r2, r3
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	605a      	str	r2, [r3, #4]
}
 800ad3a:	bf00      	nop
 800ad3c:	3714      	adds	r7, #20
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr

0800ad46 <LL_GPIO_SetPinSpeed>:
{
 800ad46:	b480      	push	{r7}
 800ad48:	b089      	sub	sp, #36	; 0x24
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	60f8      	str	r0, [r7, #12]
 800ad4e:	60b9      	str	r1, [r7, #8]
 800ad50:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	689a      	ldr	r2, [r3, #8]
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	fa93 f3a3 	rbit	r3, r3
 800ad60:	613b      	str	r3, [r7, #16]
  return result;
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	fab3 f383 	clz	r3, r3
 800ad68:	b2db      	uxtb	r3, r3
 800ad6a:	005b      	lsls	r3, r3, #1
 800ad6c:	2103      	movs	r1, #3
 800ad6e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad72:	43db      	mvns	r3, r3
 800ad74:	401a      	ands	r2, r3
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	fa93 f3a3 	rbit	r3, r3
 800ad80:	61bb      	str	r3, [r7, #24]
  return result;
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	fab3 f383 	clz	r3, r3
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	005b      	lsls	r3, r3, #1
 800ad8c:	6879      	ldr	r1, [r7, #4]
 800ad8e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad92:	431a      	orrs	r2, r3
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	609a      	str	r2, [r3, #8]
}
 800ad98:	bf00      	nop
 800ad9a:	3724      	adds	r7, #36	; 0x24
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <LL_GPIO_SetPinPull>:
{
 800ada4:	b480      	push	{r7}
 800ada6:	b089      	sub	sp, #36	; 0x24
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	60f8      	str	r0, [r7, #12]
 800adac:	60b9      	str	r1, [r7, #8]
 800adae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	68da      	ldr	r2, [r3, #12]
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	fa93 f3a3 	rbit	r3, r3
 800adbe:	613b      	str	r3, [r7, #16]
  return result;
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	fab3 f383 	clz	r3, r3
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	005b      	lsls	r3, r3, #1
 800adca:	2103      	movs	r1, #3
 800adcc:	fa01 f303 	lsl.w	r3, r1, r3
 800add0:	43db      	mvns	r3, r3
 800add2:	401a      	ands	r2, r3
 800add4:	68bb      	ldr	r3, [r7, #8]
 800add6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800add8:	69fb      	ldr	r3, [r7, #28]
 800adda:	fa93 f3a3 	rbit	r3, r3
 800adde:	61bb      	str	r3, [r7, #24]
  return result;
 800ade0:	69bb      	ldr	r3, [r7, #24]
 800ade2:	fab3 f383 	clz	r3, r3
 800ade6:	b2db      	uxtb	r3, r3
 800ade8:	005b      	lsls	r3, r3, #1
 800adea:	6879      	ldr	r1, [r7, #4]
 800adec:	fa01 f303 	lsl.w	r3, r1, r3
 800adf0:	431a      	orrs	r2, r3
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	60da      	str	r2, [r3, #12]
}
 800adf6:	bf00      	nop
 800adf8:	3724      	adds	r7, #36	; 0x24
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr

0800ae02 <LL_GPIO_SetAFPin_0_7>:
{
 800ae02:	b480      	push	{r7}
 800ae04:	b089      	sub	sp, #36	; 0x24
 800ae06:	af00      	add	r7, sp, #0
 800ae08:	60f8      	str	r0, [r7, #12]
 800ae0a:	60b9      	str	r1, [r7, #8]
 800ae0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6a1a      	ldr	r2, [r3, #32]
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	fa93 f3a3 	rbit	r3, r3
 800ae1c:	613b      	str	r3, [r7, #16]
  return result;
 800ae1e:	693b      	ldr	r3, [r7, #16]
 800ae20:	fab3 f383 	clz	r3, r3
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	210f      	movs	r1, #15
 800ae2a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae2e:	43db      	mvns	r3, r3
 800ae30:	401a      	ands	r2, r3
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae36:	69fb      	ldr	r3, [r7, #28]
 800ae38:	fa93 f3a3 	rbit	r3, r3
 800ae3c:	61bb      	str	r3, [r7, #24]
  return result;
 800ae3e:	69bb      	ldr	r3, [r7, #24]
 800ae40:	fab3 f383 	clz	r3, r3
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	009b      	lsls	r3, r3, #2
 800ae48:	6879      	ldr	r1, [r7, #4]
 800ae4a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae4e:	431a      	orrs	r2, r3
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	621a      	str	r2, [r3, #32]
}
 800ae54:	bf00      	nop
 800ae56:	3724      	adds	r7, #36	; 0x24
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr

0800ae60 <LL_GPIO_SetAFPin_8_15>:
{
 800ae60:	b480      	push	{r7}
 800ae62:	b089      	sub	sp, #36	; 0x24
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	60b9      	str	r1, [r7, #8]
 800ae6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	0a1b      	lsrs	r3, r3, #8
 800ae74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	fa93 f3a3 	rbit	r3, r3
 800ae7c:	613b      	str	r3, [r7, #16]
  return result;
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	fab3 f383 	clz	r3, r3
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	009b      	lsls	r3, r3, #2
 800ae88:	210f      	movs	r1, #15
 800ae8a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae8e:	43db      	mvns	r3, r3
 800ae90:	401a      	ands	r2, r3
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	0a1b      	lsrs	r3, r3, #8
 800ae96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae98:	69fb      	ldr	r3, [r7, #28]
 800ae9a:	fa93 f3a3 	rbit	r3, r3
 800ae9e:	61bb      	str	r3, [r7, #24]
  return result;
 800aea0:	69bb      	ldr	r3, [r7, #24]
 800aea2:	fab3 f383 	clz	r3, r3
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	6879      	ldr	r1, [r7, #4]
 800aeac:	fa01 f303 	lsl.w	r3, r1, r3
 800aeb0:	431a      	orrs	r2, r3
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	625a      	str	r2, [r3, #36]	; 0x24
}
 800aeb6:	bf00      	nop
 800aeb8:	3724      	adds	r7, #36	; 0x24
 800aeba:	46bd      	mov	sp, r7
 800aebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec0:	4770      	bx	lr

0800aec2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b086      	sub	sp, #24
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	6078      	str	r0, [r7, #4]
 800aeca:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	fa93 f3a3 	rbit	r3, r3
 800aed8:	60bb      	str	r3, [r7, #8]
  return result;
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	fab3 f383 	clz	r3, r3
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800aee4:	e040      	b.n	800af68 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	2101      	movs	r1, #1
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	fa01 f303 	lsl.w	r3, r1, r3
 800aef2:	4013      	ands	r3, r2
 800aef4:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d032      	beq.n	800af62 <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	685b      	ldr	r3, [r3, #4]
 800af00:	461a      	mov	r2, r3
 800af02:	6939      	ldr	r1, [r7, #16]
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f7ff fed7 	bl	800acb8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d003      	beq.n	800af1a <LL_GPIO_Init+0x58>
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	2b02      	cmp	r3, #2
 800af18:	d106      	bne.n	800af28 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	461a      	mov	r2, r3
 800af20:	6939      	ldr	r1, [r7, #16]
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f7ff ff0f 	bl	800ad46 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	691b      	ldr	r3, [r3, #16]
 800af2c:	461a      	mov	r2, r3
 800af2e:	6939      	ldr	r1, [r7, #16]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f7ff ff37 	bl	800ada4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	2b02      	cmp	r3, #2
 800af3c:	d111      	bne.n	800af62 <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800af3e:	693b      	ldr	r3, [r7, #16]
 800af40:	2bff      	cmp	r3, #255	; 0xff
 800af42:	d807      	bhi.n	800af54 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	695b      	ldr	r3, [r3, #20]
 800af48:	461a      	mov	r2, r3
 800af4a:	6939      	ldr	r1, [r7, #16]
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f7ff ff58 	bl	800ae02 <LL_GPIO_SetAFPin_0_7>
 800af52:	e006      	b.n	800af62 <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	695b      	ldr	r3, [r3, #20]
 800af58:	461a      	mov	r2, r3
 800af5a:	6939      	ldr	r1, [r7, #16]
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f7ff ff7f 	bl	800ae60 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	3301      	adds	r3, #1
 800af66:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	681a      	ldr	r2, [r3, #0]
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	fa22 f303 	lsr.w	r3, r2, r3
 800af72:	2b00      	cmp	r3, #0
 800af74:	d1b7      	bne.n	800aee6 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	685b      	ldr	r3, [r3, #4]
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d003      	beq.n	800af86 <LL_GPIO_Init+0xc4>
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	685b      	ldr	r3, [r3, #4]
 800af82:	2b02      	cmp	r3, #2
 800af84:	d107      	bne.n	800af96 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	6819      	ldr	r1, [r3, #0]
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	68db      	ldr	r3, [r3, #12]
 800af8e:	461a      	mov	r2, r3
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f7ff fec0 	bl	800ad16 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800af96:	2300      	movs	r3, #0
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3718      	adds	r7, #24
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 */

void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint8_t border_colour)
{
 800afa0:	b590      	push	{r4, r7, lr}
 800afa2:	b087      	sub	sp, #28
 800afa4:	af02      	add	r7, sp, #8
 800afa6:	4604      	mov	r4, r0
 800afa8:	4608      	mov	r0, r1
 800afaa:	4611      	mov	r1, r2
 800afac:	461a      	mov	r2, r3
 800afae:	4623      	mov	r3, r4
 800afb0:	80fb      	strh	r3, [r7, #6]
 800afb2:	4603      	mov	r3, r0
 800afb4:	80bb      	strh	r3, [r7, #4]
 800afb6:	460b      	mov	r3, r1
 800afb8:	807b      	strh	r3, [r7, #2]
 800afba:	4613      	mov	r3, r2
 800afbc:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800afbe:	2300      	movs	r3, #0
 800afc0:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800afc2:	7bfa      	ldrb	r2, [r7, #15]
 800afc4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800afc8:	429a      	cmp	r2, r3
 800afca:	d93a      	bls.n	800b042 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa2>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800afcc:	88ba      	ldrh	r2, [r7, #4]
 800afce:	7bfb      	ldrb	r3, [r7, #15]
 800afd0:	441a      	add	r2, r3
 800afd2:	88b9      	ldrh	r1, [r7, #4]
 800afd4:	883b      	ldrh	r3, [r7, #0]
 800afd6:	4419      	add	r1, r3
 800afd8:	7bfb      	ldrb	r3, [r7, #15]
 800afda:	1acb      	subs	r3, r1, r3
 800afdc:	429a      	cmp	r2, r3
 800afde:	f000 8090 	beq.w	800b102 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
 800afe2:	88fa      	ldrh	r2, [r7, #6]
 800afe4:	7bfb      	ldrb	r3, [r7, #15]
 800afe6:	441a      	add	r2, r3
 800afe8:	88f9      	ldrh	r1, [r7, #6]
 800afea:	887b      	ldrh	r3, [r7, #2]
 800afec:	4419      	add	r1, r3
 800afee:	7bfb      	ldrb	r3, [r7, #15]
 800aff0:	1acb      	subs	r3, r1, r3
 800aff2:	429a      	cmp	r2, r3
 800aff4:	f000 8085 	beq.w	800b102 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x162>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
 800affa:	b29a      	uxth	r2, r3
 800affc:	88fb      	ldrh	r3, [r7, #6]
 800affe:	4413      	add	r3, r2
 800b000:	b298      	uxth	r0, r3
 800b002:	7bfb      	ldrb	r3, [r7, #15]
 800b004:	b29a      	uxth	r2, r3
 800b006:	88bb      	ldrh	r3, [r7, #4]
 800b008:	4413      	add	r3, r2
 800b00a:	b299      	uxth	r1, r3
 800b00c:	7bfb      	ldrb	r3, [r7, #15]
 800b00e:	b29b      	uxth	r3, r3
 800b010:	005b      	lsls	r3, r3, #1
 800b012:	b29b      	uxth	r3, r3
 800b014:	887a      	ldrh	r2, [r7, #2]
 800b016:	1ad3      	subs	r3, r2, r3
 800b018:	b29b      	uxth	r3, r3
 800b01a:	3301      	adds	r3, #1
 800b01c:	b29c      	uxth	r4, r3
 800b01e:	7bfb      	ldrb	r3, [r7, #15]
 800b020:	b29b      	uxth	r3, r3
 800b022:	005b      	lsls	r3, r3, #1
 800b024:	b29b      	uxth	r3, r3
 800b026:	883a      	ldrh	r2, [r7, #0]
 800b028:	1ad3      	subs	r3, r2, r3
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	3301      	adds	r3, #1
 800b02e:	b29a      	uxth	r2, r3
 800b030:	2304      	movs	r3, #4
 800b032:	9301      	str	r3, [sp, #4]
 800b034:	8c3b      	ldrh	r3, [r7, #32]
 800b036:	9300      	str	r3, [sp, #0]
 800b038:	4613      	mov	r3, r2
 800b03a:	4622      	mov	r2, r4
 800b03c:	f000 fcd6 	bl	800b9ec <ILI9341_Draw_Rectangle>
				goto finish;
 800b040:	e060      	b.n	800b104 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x164>
			}
		}

		// Horizontal lines
		ILI9341_Draw_Horizontal_Line(	x + b,
 800b042:	7bfb      	ldrb	r3, [r7, #15]
 800b044:	b29a      	uxth	r2, r3
 800b046:	88fb      	ldrh	r3, [r7, #6]
 800b048:	4413      	add	r3, r2
 800b04a:	b298      	uxth	r0, r3
 800b04c:	7bfb      	ldrb	r3, [r7, #15]
 800b04e:	b29a      	uxth	r2, r3
 800b050:	88bb      	ldrh	r3, [r7, #4]
 800b052:	4413      	add	r3, r2
 800b054:	b299      	uxth	r1, r3
 800b056:	7bfb      	ldrb	r3, [r7, #15]
 800b058:	b29b      	uxth	r3, r3
 800b05a:	005b      	lsls	r3, r3, #1
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	887a      	ldrh	r2, [r7, #2]
 800b060:	1ad3      	subs	r3, r2, r3
 800b062:	b29a      	uxth	r2, r3
 800b064:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b068:	b29b      	uxth	r3, r3
 800b06a:	f000 fa81 	bl	800b570 <ILI9341_Draw_Horizontal_Line>
										y + b,
										w - (2*b),
										border_colour);

		ILI9341_Draw_Horizontal_Line(	x + b,
 800b06e:	7bfb      	ldrb	r3, [r7, #15]
 800b070:	b29a      	uxth	r2, r3
 800b072:	88fb      	ldrh	r3, [r7, #6]
 800b074:	4413      	add	r3, r2
 800b076:	b298      	uxth	r0, r3
										(y + h) - b,
 800b078:	88ba      	ldrh	r2, [r7, #4]
 800b07a:	883b      	ldrh	r3, [r7, #0]
 800b07c:	4413      	add	r3, r2
 800b07e:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800b080:	7bfb      	ldrb	r3, [r7, #15]
 800b082:	b29b      	uxth	r3, r3
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	b299      	uxth	r1, r3
 800b088:	7bfb      	ldrb	r3, [r7, #15]
 800b08a:	b29b      	uxth	r3, r3
 800b08c:	887a      	ldrh	r2, [r7, #2]
 800b08e:	1ad3      	subs	r3, r2, r3
 800b090:	b29a      	uxth	r2, r3
 800b092:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b096:	b29b      	uxth	r3, r3
 800b098:	f000 fa6a 	bl	800b570 <ILI9341_Draw_Horizontal_Line>
										w - (b),
										border_colour);


		// Vertical lines
		ILI9341_Draw_Vertical_Line(		x + b,
 800b09c:	7bfb      	ldrb	r3, [r7, #15]
 800b09e:	b29a      	uxth	r2, r3
 800b0a0:	88fb      	ldrh	r3, [r7, #6]
 800b0a2:	4413      	add	r3, r2
 800b0a4:	b298      	uxth	r0, r3
 800b0a6:	7bfb      	ldrb	r3, [r7, #15]
 800b0a8:	b29a      	uxth	r2, r3
 800b0aa:	88bb      	ldrh	r3, [r7, #4]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	b299      	uxth	r1, r3
 800b0b0:	7bfb      	ldrb	r3, [r7, #15]
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	005b      	lsls	r3, r3, #1
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	883a      	ldrh	r2, [r7, #0]
 800b0ba:	1ad3      	subs	r3, r2, r3
 800b0bc:	b29a      	uxth	r2, r3
 800b0be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b0c2:	b29b      	uxth	r3, r3
 800b0c4:	f000 fa9c 	bl	800b600 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);

		ILI9341_Draw_Vertical_Line(		(x + w) - b,
 800b0c8:	88fa      	ldrh	r2, [r7, #6]
 800b0ca:	887b      	ldrh	r3, [r7, #2]
 800b0cc:	4413      	add	r3, r2
 800b0ce:	b29a      	uxth	r2, r3
 800b0d0:	7bfb      	ldrb	r3, [r7, #15]
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	1ad3      	subs	r3, r2, r3
 800b0d6:	b298      	uxth	r0, r3
 800b0d8:	7bfb      	ldrb	r3, [r7, #15]
 800b0da:	b29a      	uxth	r2, r3
 800b0dc:	88bb      	ldrh	r3, [r7, #4]
 800b0de:	4413      	add	r3, r2
 800b0e0:	b299      	uxth	r1, r3
 800b0e2:	7bfb      	ldrb	r3, [r7, #15]
 800b0e4:	b29b      	uxth	r3, r3
 800b0e6:	005b      	lsls	r3, r3, #1
 800b0e8:	b29b      	uxth	r3, r3
 800b0ea:	883a      	ldrh	r2, [r7, #0]
 800b0ec:	1ad3      	subs	r3, r2, r3
 800b0ee:	b29a      	uxth	r2, r3
 800b0f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	f000 fa83 	bl	800b600 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800b0fa:	7bfb      	ldrb	r3, [r7, #15]
 800b0fc:	3301      	adds	r3, #1
 800b0fe:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800b100:	e75f      	b.n	800afc2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800b102:	bf00      	nop
	// done
	return;
 800b104:	bf00      	nop
}
 800b106:	3714      	adds	r7, #20
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd90      	pop	{r4, r7, pc}

0800b10c <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800b10c:	b590      	push	{r4, r7, lr}
 800b10e:	b089      	sub	sp, #36	; 0x24
 800b110:	af02      	add	r7, sp, #8
 800b112:	4604      	mov	r4, r0
 800b114:	4608      	mov	r0, r1
 800b116:	4611      	mov	r1, r2
 800b118:	461a      	mov	r2, r3
 800b11a:	4623      	mov	r3, r4
 800b11c:	71fb      	strb	r3, [r7, #7]
 800b11e:	4603      	mov	r3, r0
 800b120:	80bb      	strh	r3, [r7, #4]
 800b122:	460b      	mov	r3, r1
 800b124:	807b      	strh	r3, [r7, #2]
 800b126:	4613      	mov	r3, r2
 800b128:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800b12a:	79fb      	ldrb	r3, [r7, #7]
 800b12c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800b12e:	7dfb      	ldrb	r3, [r7, #23]
 800b130:	2b1f      	cmp	r3, #31
 800b132:	d802      	bhi.n	800b13a <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800b134:	2300      	movs	r3, #0
 800b136:	71fb      	strb	r3, [r7, #7]
 800b138:	e002      	b.n	800b140 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800b13a:	7dfb      	ldrb	r3, [r7, #23]
 800b13c:	3b20      	subs	r3, #32
 800b13e:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800b140:	2300      	movs	r3, #0
 800b142:	753b      	strb	r3, [r7, #20]
 800b144:	e012      	b.n	800b16c <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800b146:	7dfa      	ldrb	r2, [r7, #23]
 800b148:	7d38      	ldrb	r0, [r7, #20]
 800b14a:	7d39      	ldrb	r1, [r7, #20]
 800b14c:	4c48      	ldr	r4, [pc, #288]	; (800b270 <ILI9341_Draw_Char+0x164>)
 800b14e:	4613      	mov	r3, r2
 800b150:	005b      	lsls	r3, r3, #1
 800b152:	4413      	add	r3, r2
 800b154:	005b      	lsls	r3, r3, #1
 800b156:	4423      	add	r3, r4
 800b158:	4403      	add	r3, r0
 800b15a:	781a      	ldrb	r2, [r3, #0]
 800b15c:	f107 0318 	add.w	r3, r7, #24
 800b160:	440b      	add	r3, r1
 800b162:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800b166:	7d3b      	ldrb	r3, [r7, #20]
 800b168:	3301      	adds	r3, #1
 800b16a:	753b      	strb	r3, [r7, #20]
 800b16c:	7d3b      	ldrb	r3, [r7, #20]
 800b16e:	2b05      	cmp	r3, #5
 800b170:	d9e9      	bls.n	800b146 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800b172:	2300      	movs	r3, #0
 800b174:	757b      	strb	r3, [r7, #21]
 800b176:	e074      	b.n	800b262 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800b178:	2300      	movs	r3, #0
 800b17a:	75bb      	strb	r3, [r7, #22]
 800b17c:	e06b      	b.n	800b256 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800b17e:	7d7b      	ldrb	r3, [r7, #21]
 800b180:	f107 0218 	add.w	r2, r7, #24
 800b184:	4413      	add	r3, r2
 800b186:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800b18a:	461a      	mov	r2, r3
 800b18c:	7dbb      	ldrb	r3, [r7, #22]
 800b18e:	fa42 f303 	asr.w	r3, r2, r3
 800b192:	f003 0301 	and.w	r3, r3, #1
 800b196:	2b00      	cmp	r3, #0
 800b198:	d02d      	beq.n	800b1f6 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800b19a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d10e      	bne.n	800b1be <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800b1a0:	7d7b      	ldrb	r3, [r7, #21]
 800b1a2:	b29a      	uxth	r2, r3
 800b1a4:	88bb      	ldrh	r3, [r7, #4]
 800b1a6:	4413      	add	r3, r2
 800b1a8:	b298      	uxth	r0, r3
 800b1aa:	7dbb      	ldrb	r3, [r7, #22]
 800b1ac:	b29a      	uxth	r2, r3
 800b1ae:	887b      	ldrh	r3, [r7, #2]
 800b1b0:	4413      	add	r3, r2
 800b1b2:	b29b      	uxth	r3, r3
 800b1b4:	883a      	ldrh	r2, [r7, #0]
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	f000 fae0 	bl	800b77c <ILI9341_Draw_Pixel>
 800b1bc:	e048      	b.n	800b250 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800b1be:	7d7b      	ldrb	r3, [r7, #21]
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b1c4:	fb12 f303 	smulbb	r3, r2, r3
 800b1c8:	b29a      	uxth	r2, r3
 800b1ca:	88bb      	ldrh	r3, [r7, #4]
 800b1cc:	4413      	add	r3, r2
 800b1ce:	b298      	uxth	r0, r3
 800b1d0:	7dbb      	ldrb	r3, [r7, #22]
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b1d6:	fb12 f303 	smulbb	r3, r2, r3
 800b1da:	b29a      	uxth	r2, r3
 800b1dc:	887b      	ldrh	r3, [r7, #2]
 800b1de:	4413      	add	r3, r2
 800b1e0:	b299      	uxth	r1, r3
 800b1e2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800b1e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	9301      	str	r3, [sp, #4]
 800b1ea:	883b      	ldrh	r3, [r7, #0]
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	4623      	mov	r3, r4
 800b1f0:	f000 fbfc 	bl	800b9ec <ILI9341_Draw_Rectangle>
 800b1f4:	e02c      	b.n	800b250 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800b1f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d10e      	bne.n	800b21a <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800b1fc:	7d7b      	ldrb	r3, [r7, #21]
 800b1fe:	b29a      	uxth	r2, r3
 800b200:	88bb      	ldrh	r3, [r7, #4]
 800b202:	4413      	add	r3, r2
 800b204:	b298      	uxth	r0, r3
 800b206:	7dbb      	ldrb	r3, [r7, #22]
 800b208:	b29a      	uxth	r2, r3
 800b20a:	887b      	ldrh	r3, [r7, #2]
 800b20c:	4413      	add	r3, r2
 800b20e:	b29b      	uxth	r3, r3
 800b210:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b212:	4619      	mov	r1, r3
 800b214:	f000 fab2 	bl	800b77c <ILI9341_Draw_Pixel>
 800b218:	e01a      	b.n	800b250 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800b21a:	7d7b      	ldrb	r3, [r7, #21]
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b220:	fb12 f303 	smulbb	r3, r2, r3
 800b224:	b29a      	uxth	r2, r3
 800b226:	88bb      	ldrh	r3, [r7, #4]
 800b228:	4413      	add	r3, r2
 800b22a:	b298      	uxth	r0, r3
 800b22c:	7dbb      	ldrb	r3, [r7, #22]
 800b22e:	b29b      	uxth	r3, r3
 800b230:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b232:	fb12 f303 	smulbb	r3, r2, r3
 800b236:	b29a      	uxth	r2, r3
 800b238:	887b      	ldrh	r3, [r7, #2]
 800b23a:	4413      	add	r3, r2
 800b23c:	b299      	uxth	r1, r3
 800b23e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800b240:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b242:	2301      	movs	r3, #1
 800b244:	9301      	str	r3, [sp, #4]
 800b246:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b248:	9300      	str	r3, [sp, #0]
 800b24a:	4623      	mov	r3, r4
 800b24c:	f000 fbce 	bl	800b9ec <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800b250:	7dbb      	ldrb	r3, [r7, #22]
 800b252:	3301      	adds	r3, #1
 800b254:	75bb      	strb	r3, [r7, #22]
 800b256:	7dbb      	ldrb	r3, [r7, #22]
 800b258:	2b07      	cmp	r3, #7
 800b25a:	d990      	bls.n	800b17e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800b25c:	7d7b      	ldrb	r3, [r7, #21]
 800b25e:	3301      	adds	r3, #1
 800b260:	757b      	strb	r3, [r7, #21]
 800b262:	7d7b      	ldrb	r3, [r7, #21]
 800b264:	2b05      	cmp	r3, #5
 800b266:	d987      	bls.n	800b178 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800b268:	bf00      	nop
 800b26a:	371c      	adds	r7, #28
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd90      	pop	{r4, r7, pc}
 800b270:	0800ec44 	.word	0x0800ec44

0800b274 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at x,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800b274:	b590      	push	{r4, r7, lr}
 800b276:	b087      	sub	sp, #28
 800b278:	af02      	add	r7, sp, #8
 800b27a:	60f8      	str	r0, [r7, #12]
 800b27c:	4608      	mov	r0, r1
 800b27e:	4611      	mov	r1, r2
 800b280:	461a      	mov	r2, r3
 800b282:	4603      	mov	r3, r0
 800b284:	817b      	strh	r3, [r7, #10]
 800b286:	460b      	mov	r3, r1
 800b288:	813b      	strh	r3, [r7, #8]
 800b28a:	4613      	mov	r3, r2
 800b28c:	80fb      	strh	r3, [r7, #6]
    /*if(size & 1)
    {
    	size = ((size >> 1) * 2);
    }*/

    while (*Text) {
 800b28e:	e016      	b.n	800b2be <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	1c5a      	adds	r2, r3, #1
 800b294:	60fa      	str	r2, [r7, #12]
 800b296:	7818      	ldrb	r0, [r3, #0]
 800b298:	88fc      	ldrh	r4, [r7, #6]
 800b29a:	893a      	ldrh	r2, [r7, #8]
 800b29c:	8979      	ldrh	r1, [r7, #10]
 800b29e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b2a0:	9301      	str	r3, [sp, #4]
 800b2a2:	8c3b      	ldrh	r3, [r7, #32]
 800b2a4:	9300      	str	r3, [sp, #0]
 800b2a6:	4623      	mov	r3, r4
 800b2a8:	f7ff ff30 	bl	800b10c <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800b2ac:	8c3b      	ldrh	r3, [r7, #32]
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	0052      	lsls	r2, r2, #1
 800b2b2:	4413      	add	r3, r2
 800b2b4:	005b      	lsls	r3, r3, #1
 800b2b6:	b29a      	uxth	r2, r3
 800b2b8:	897b      	ldrh	r3, [r7, #10]
 800b2ba:	4413      	add	r3, r2
 800b2bc:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d1e4      	bne.n	800b290 <ILI9341_Draw_Text+0x1c>
    }


}
 800b2c6:	bf00      	nop
 800b2c8:	3714      	adds	r7, #20
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd90      	pop	{r4, r7, pc}
	...

0800b2d0 <ILI9341_FillScreenGradient>:
		GPIOC->ODR |= CS_Pin;
	}
}

void ILI9341_FillScreenGradient()
{
 800b2d0:	b580      	push	{r7, lr}
 800b2d2:	b084      	sub	sp, #16
 800b2d4:	af02      	add	r7, sp, #8
	uint16_t x = 0;
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	80bb      	strh	r3, [r7, #4]
	//ILI9341_Draw_Text("Colour gradient", 10, 10, BLACK, 1, WHITE);
	//ILI9341_Draw_Text("Grayscale", 10, 20, BLACK, 1, WHITE);



	for(uint16_t i = 0; i <= (320); i++)
 800b2da:	2300      	movs	r3, #0
 800b2dc:	80fb      	strh	r3, [r7, #6]
 800b2de:	e010      	b.n	800b302 <ILI9341_FillScreenGradient+0x32>

		uint16_t RGB_color = Red + Green + Blue;
		ILI9341_Draw_Rectangle(i, x, 1, 240, RGB_color, AREA_CHUNK);
*/

	ILI9341_Draw_Rectangle(i, x, 1, 240, (uint16_t)fade_log_seq_data_table[i], AREA_CHUNK);
 800b2e0:	88fb      	ldrh	r3, [r7, #6]
 800b2e2:	4a0c      	ldr	r2, [pc, #48]	; (800b314 <ILI9341_FillScreenGradient+0x44>)
 800b2e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	88b9      	ldrh	r1, [r7, #4]
 800b2ec:	88f8      	ldrh	r0, [r7, #6]
 800b2ee:	2204      	movs	r2, #4
 800b2f0:	9201      	str	r2, [sp, #4]
 800b2f2:	9300      	str	r3, [sp, #0]
 800b2f4:	23f0      	movs	r3, #240	; 0xf0
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f000 fb78 	bl	800b9ec <ILI9341_Draw_Rectangle>
	for(uint16_t i = 0; i <= (320); i++)
 800b2fc:	88fb      	ldrh	r3, [r7, #6]
 800b2fe:	3301      	adds	r3, #1
 800b300:	80fb      	strh	r3, [r7, #6]
 800b302:	88fb      	ldrh	r3, [r7, #6]
 800b304:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800b308:	d9ea      	bls.n	800b2e0 <ILI9341_FillScreenGradient+0x10>

	}
}
 800b30a:	bf00      	nop
 800b30c:	3708      	adds	r7, #8
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}
 800b312:	bf00      	nop
 800b314:	200001e8 	.word	0x200001e8

0800b318 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800b31c:	f000 fc3a 	bl	800bb94 <_LCD_Enable>
	ILI9341_SPI_Init();
 800b320:	f000 f908 	bl	800b534 <ILI9341_SPI_Init>
	_LCD_Reset();
 800b324:	f000 fc46 	bl	800bbb4 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800b328:	2001      	movs	r0, #1
 800b32a:	f000 fd11 	bl	800bd50 <_LCD_SendCommand>
	HAL_Delay(2000);
 800b32e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800b332:	f7fa faa9 	bl	8005888 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800b336:	20cb      	movs	r0, #203	; 0xcb
 800b338:	f000 fd0a 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800b33c:	2039      	movs	r0, #57	; 0x39
 800b33e:	f000 fd39 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800b342:	202c      	movs	r0, #44	; 0x2c
 800b344:	f000 fd36 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b348:	2000      	movs	r0, #0
 800b34a:	f000 fd33 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x34);
 800b34e:	2034      	movs	r0, #52	; 0x34
 800b350:	f000 fd30 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x02);
 800b354:	2002      	movs	r0, #2
 800b356:	f000 fd2d 	bl	800bdb4 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800b35a:	20cf      	movs	r0, #207	; 0xcf
 800b35c:	f000 fcf8 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b360:	2000      	movs	r0, #0
 800b362:	f000 fd27 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800b366:	20c1      	movs	r0, #193	; 0xc1
 800b368:	f000 fd24 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x30);
 800b36c:	2030      	movs	r0, #48	; 0x30
 800b36e:	f000 fd21 	bl	800bdb4 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800b372:	20e8      	movs	r0, #232	; 0xe8
 800b374:	f000 fcec 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800b378:	2085      	movs	r0, #133	; 0x85
 800b37a:	f000 fd1b 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b37e:	2000      	movs	r0, #0
 800b380:	f000 fd18 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x78);
 800b384:	2078      	movs	r0, #120	; 0x78
 800b386:	f000 fd15 	bl	800bdb4 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800b38a:	20ea      	movs	r0, #234	; 0xea
 800b38c:	f000 fce0 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b390:	2000      	movs	r0, #0
 800b392:	f000 fd0f 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b396:	2000      	movs	r0, #0
 800b398:	f000 fd0c 	bl	800bdb4 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800b39c:	20ed      	movs	r0, #237	; 0xed
 800b39e:	f000 fcd7 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800b3a2:	2064      	movs	r0, #100	; 0x64
 800b3a4:	f000 fd06 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800b3a8:	2003      	movs	r0, #3
 800b3aa:	f000 fd03 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x12);
 800b3ae:	2012      	movs	r0, #18
 800b3b0:	f000 fd00 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x81);
 800b3b4:	2081      	movs	r0, #129	; 0x81
 800b3b6:	f000 fcfd 	bl	800bdb4 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800b3ba:	20f7      	movs	r0, #247	; 0xf7
 800b3bc:	f000 fcc8 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800b3c0:	2020      	movs	r0, #32
 800b3c2:	f000 fcf7 	bl	800bdb4 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800b3c6:	20c0      	movs	r0, #192	; 0xc0
 800b3c8:	f000 fcc2 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800b3cc:	2023      	movs	r0, #35	; 0x23
 800b3ce:	f000 fcf1 	bl	800bdb4 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800b3d2:	20c1      	movs	r0, #193	; 0xc1
 800b3d4:	f000 fcbc 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800b3d8:	2010      	movs	r0, #16
 800b3da:	f000 fceb 	bl	800bdb4 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800b3de:	20c5      	movs	r0, #197	; 0xc5
 800b3e0:	f000 fcb6 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800b3e4:	203e      	movs	r0, #62	; 0x3e
 800b3e6:	f000 fce5 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x28);
 800b3ea:	2028      	movs	r0, #40	; 0x28
 800b3ec:	f000 fce2 	bl	800bdb4 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800b3f0:	20c7      	movs	r0, #199	; 0xc7
 800b3f2:	f000 fcad 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800b3f6:	2086      	movs	r0, #134	; 0x86
 800b3f8:	f000 fcdc 	bl	800bdb4 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800b3fc:	2036      	movs	r0, #54	; 0x36
 800b3fe:	f000 fca7 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800b402:	2048      	movs	r0, #72	; 0x48
 800b404:	f000 fcd6 	bl	800bdb4 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800b408:	203a      	movs	r0, #58	; 0x3a
 800b40a:	f000 fca1 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800b40e:	2055      	movs	r0, #85	; 0x55
 800b410:	f000 fcd0 	bl	800bdb4 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800b414:	20b1      	movs	r0, #177	; 0xb1
 800b416:	f000 fc9b 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b41a:	2000      	movs	r0, #0
 800b41c:	f000 fcca 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x18);
 800b420:	2018      	movs	r0, #24
 800b422:	f000 fcc7 	bl	800bdb4 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800b426:	20b6      	movs	r0, #182	; 0xb6
 800b428:	f000 fc92 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800b42c:	2008      	movs	r0, #8
 800b42e:	f000 fcc1 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x82);
 800b432:	2082      	movs	r0, #130	; 0x82
 800b434:	f000 fcbe 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x27);
 800b438:	2027      	movs	r0, #39	; 0x27
 800b43a:	f000 fcbb 	bl	800bdb4 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800b43e:	20f2      	movs	r0, #242	; 0xf2
 800b440:	f000 fc86 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b444:	2000      	movs	r0, #0
 800b446:	f000 fcb5 	bl	800bdb4 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800b44a:	2026      	movs	r0, #38	; 0x26
 800b44c:	f000 fc80 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800b450:	2001      	movs	r0, #1
 800b452:	f000 fcaf 	bl	800bdb4 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800b456:	20e0      	movs	r0, #224	; 0xe0
 800b458:	f000 fc7a 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800b45c:	200f      	movs	r0, #15
 800b45e:	f000 fca9 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800b462:	2031      	movs	r0, #49	; 0x31
 800b464:	f000 fca6 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800b468:	202b      	movs	r0, #43	; 0x2b
 800b46a:	f000 fca3 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800b46e:	200c      	movs	r0, #12
 800b470:	f000 fca0 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b474:	200e      	movs	r0, #14
 800b476:	f000 fc9d 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x08);
 800b47a:	2008      	movs	r0, #8
 800b47c:	f000 fc9a 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800b480:	204e      	movs	r0, #78	; 0x4e
 800b482:	f000 fc97 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800b486:	20f1      	movs	r0, #241	; 0xf1
 800b488:	f000 fc94 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x37);
 800b48c:	2037      	movs	r0, #55	; 0x37
 800b48e:	f000 fc91 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x07);
 800b492:	2007      	movs	r0, #7
 800b494:	f000 fc8e 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x10);
 800b498:	2010      	movs	r0, #16
 800b49a:	f000 fc8b 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800b49e:	2003      	movs	r0, #3
 800b4a0:	f000 fc88 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b4a4:	200e      	movs	r0, #14
 800b4a6:	f000 fc85 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x09);
 800b4aa:	2009      	movs	r0, #9
 800b4ac:	f000 fc82 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x00);
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	f000 fc7f 	bl	800bdb4 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800b4b6:	20e1      	movs	r0, #225	; 0xe1
 800b4b8:	f000 fc4a 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800b4bc:	2000      	movs	r0, #0
 800b4be:	f000 fc79 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800b4c2:	200e      	movs	r0, #14
 800b4c4:	f000 fc76 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x14);
 800b4c8:	2014      	movs	r0, #20
 800b4ca:	f000 fc73 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x03);
 800b4ce:	2003      	movs	r0, #3
 800b4d0:	f000 fc70 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x11);
 800b4d4:	2011      	movs	r0, #17
 800b4d6:	f000 fc6d 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x07);
 800b4da:	2007      	movs	r0, #7
 800b4dc:	f000 fc6a 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800b4e0:	2031      	movs	r0, #49	; 0x31
 800b4e2:	f000 fc67 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800b4e6:	20c1      	movs	r0, #193	; 0xc1
 800b4e8:	f000 fc64 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x48);
 800b4ec:	2048      	movs	r0, #72	; 0x48
 800b4ee:	f000 fc61 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x08);
 800b4f2:	2008      	movs	r0, #8
 800b4f4:	f000 fc5e 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800b4f8:	200f      	movs	r0, #15
 800b4fa:	f000 fc5b 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800b4fe:	200c      	movs	r0, #12
 800b500:	f000 fc58 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x31);
 800b504:	2031      	movs	r0, #49	; 0x31
 800b506:	f000 fc55 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x36);
 800b50a:	2036      	movs	r0, #54	; 0x36
 800b50c:	f000 fc52 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800b510:	200f      	movs	r0, #15
 800b512:	f000 fc4f 	bl	800bdb4 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800b516:	2011      	movs	r0, #17
 800b518:	f000 fc1a 	bl	800bd50 <_LCD_SendCommand>
	HAL_Delay(240);
 800b51c:	20f0      	movs	r0, #240	; 0xf0
 800b51e:	f7fa f9b3 	bl	8005888 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800b522:	2029      	movs	r0, #41	; 0x29
 800b524:	f000 fc14 	bl	800bd50 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800b528:	2000      	movs	r0, #0
 800b52a:	f000 fae5 	bl	800baf8 <ILI9341_Set_Rotation>
}
 800b52e:	bf00      	nop
 800b530:	bd80      	pop	{r7, pc}
	...

0800b534 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800b534:	b480      	push	{r7}
 800b536:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b538:	4b0b      	ldr	r3, [pc, #44]	; (800b568 <ILI9341_SPI_Init+0x34>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b540:	2b40      	cmp	r3, #64	; 0x40
 800b542:	d005      	beq.n	800b550 <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800b544:	4b08      	ldr	r3, [pc, #32]	; (800b568 <ILI9341_SPI_Init+0x34>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a07      	ldr	r2, [pc, #28]	; (800b568 <ILI9341_SPI_Init+0x34>)
 800b54a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b54e:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b550:	4b06      	ldr	r3, [pc, #24]	; (800b56c <ILI9341_SPI_Init+0x38>)
 800b552:	695b      	ldr	r3, [r3, #20]
 800b554:	4a05      	ldr	r2, [pc, #20]	; (800b56c <ILI9341_SPI_Init+0x38>)
 800b556:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b55a:	6153      	str	r3, [r2, #20]
}
 800b55c:	bf00      	nop
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	40003c00 	.word	0x40003c00
 800b56c:	48000400 	.word	0x48000400

0800b570 <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800b570:	b590      	push	{r4, r7, lr}
 800b572:	b085      	sub	sp, #20
 800b574:	af02      	add	r7, sp, #8
 800b576:	4604      	mov	r4, r0
 800b578:	4608      	mov	r0, r1
 800b57a:	4611      	mov	r1, r2
 800b57c:	461a      	mov	r2, r3
 800b57e:	4623      	mov	r3, r4
 800b580:	80fb      	strh	r3, [r7, #6]
 800b582:	4603      	mov	r3, r0
 800b584:	80bb      	strh	r3, [r7, #4]
 800b586:	460b      	mov	r3, r1
 800b588:	807b      	strh	r3, [r7, #2]
 800b58a:	4613      	mov	r3, r2
 800b58c:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800b58e:	4b1a      	ldr	r3, [pc, #104]	; (800b5f8 <ILI9341_Draw_Horizontal_Line+0x88>)
 800b590:	881b      	ldrh	r3, [r3, #0]
 800b592:	b29b      	uxth	r3, r3
 800b594:	88fa      	ldrh	r2, [r7, #6]
 800b596:	429a      	cmp	r2, r3
 800b598:	d229      	bcs.n	800b5ee <ILI9341_Draw_Horizontal_Line+0x7e>
 800b59a:	4b18      	ldr	r3, [pc, #96]	; (800b5fc <ILI9341_Draw_Horizontal_Line+0x8c>)
 800b59c:	881b      	ldrh	r3, [r3, #0]
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	88ba      	ldrh	r2, [r7, #4]
 800b5a2:	429a      	cmp	r2, r3
 800b5a4:	d223      	bcs.n	800b5ee <ILI9341_Draw_Horizontal_Line+0x7e>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800b5a6:	88fa      	ldrh	r2, [r7, #6]
 800b5a8:	887b      	ldrh	r3, [r7, #2]
 800b5aa:	4413      	add	r3, r2
 800b5ac:	3b01      	subs	r3, #1
 800b5ae:	4a12      	ldr	r2, [pc, #72]	; (800b5f8 <ILI9341_Draw_Horizontal_Line+0x88>)
 800b5b0:	8812      	ldrh	r2, [r2, #0]
 800b5b2:	b292      	uxth	r2, r2
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	db05      	blt.n	800b5c4 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800b5b8:	4b0f      	ldr	r3, [pc, #60]	; (800b5f8 <ILI9341_Draw_Horizontal_Line+0x88>)
 800b5ba:	881b      	ldrh	r3, [r3, #0]
 800b5bc:	b29a      	uxth	r2, r3
 800b5be:	88fb      	ldrh	r3, [r7, #6]
 800b5c0:	1ad3      	subs	r3, r2, r3
 800b5c2:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800b5c4:	88fa      	ldrh	r2, [r7, #6]
 800b5c6:	887b      	ldrh	r3, [r7, #2]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800b5cc:	3b01      	subs	r3, #1
 800b5ce:	b29a      	uxth	r2, r3
 800b5d0:	88bb      	ldrh	r3, [r7, #4]
 800b5d2:	88b9      	ldrh	r1, [r7, #4]
 800b5d4:	88f8      	ldrh	r0, [r7, #6]
 800b5d6:	f000 f85b 	bl	800b690 <ILI9341_Set_Frame>
							ypos);

	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800b5da:	887c      	ldrh	r4, [r7, #2]
 800b5dc:	883a      	ldrh	r2, [r7, #0]
 800b5de:	88b9      	ldrh	r1, [r7, #4]
 800b5e0:	88f8      	ldrh	r0, [r7, #6]
 800b5e2:	2303      	movs	r3, #3
 800b5e4:	9300      	str	r3, [sp, #0]
 800b5e6:	4623      	mov	r3, r4
 800b5e8:	f000 fb02 	bl	800bbf0 <_LCD_Write_Frame>
 800b5ec:	e000      	b.n	800b5f0 <ILI9341_Draw_Horizontal_Line+0x80>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800b5ee:	bf00      	nop
}
 800b5f0:	370c      	adds	r7, #12
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd90      	pop	{r4, r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	200001e2 	.word	0x200001e2
 800b5fc:	200001e0 	.word	0x200001e0

0800b600 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800b600:	b590      	push	{r4, r7, lr}
 800b602:	b085      	sub	sp, #20
 800b604:	af02      	add	r7, sp, #8
 800b606:	4604      	mov	r4, r0
 800b608:	4608      	mov	r0, r1
 800b60a:	4611      	mov	r1, r2
 800b60c:	461a      	mov	r2, r3
 800b60e:	4623      	mov	r3, r4
 800b610:	80fb      	strh	r3, [r7, #6]
 800b612:	4603      	mov	r3, r0
 800b614:	80bb      	strh	r3, [r7, #4]
 800b616:	460b      	mov	r3, r1
 800b618:	807b      	strh	r3, [r7, #2]
 800b61a:	4613      	mov	r3, r2
 800b61c:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800b61e:	4b1a      	ldr	r3, [pc, #104]	; (800b688 <ILI9341_Draw_Vertical_Line+0x88>)
 800b620:	881b      	ldrh	r3, [r3, #0]
 800b622:	b29b      	uxth	r3, r3
 800b624:	88fa      	ldrh	r2, [r7, #6]
 800b626:	429a      	cmp	r2, r3
 800b628:	d229      	bcs.n	800b67e <ILI9341_Draw_Vertical_Line+0x7e>
 800b62a:	4b18      	ldr	r3, [pc, #96]	; (800b68c <ILI9341_Draw_Vertical_Line+0x8c>)
 800b62c:	881b      	ldrh	r3, [r3, #0]
 800b62e:	b29b      	uxth	r3, r3
 800b630:	88ba      	ldrh	r2, [r7, #4]
 800b632:	429a      	cmp	r2, r3
 800b634:	d223      	bcs.n	800b67e <ILI9341_Draw_Vertical_Line+0x7e>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800b636:	88ba      	ldrh	r2, [r7, #4]
 800b638:	887b      	ldrh	r3, [r7, #2]
 800b63a:	4413      	add	r3, r2
 800b63c:	3b01      	subs	r3, #1
 800b63e:	4a13      	ldr	r2, [pc, #76]	; (800b68c <ILI9341_Draw_Vertical_Line+0x8c>)
 800b640:	8812      	ldrh	r2, [r2, #0]
 800b642:	b292      	uxth	r2, r2
 800b644:	4293      	cmp	r3, r2
 800b646:	db05      	blt.n	800b654 <ILI9341_Draw_Vertical_Line+0x54>
		{
			height= LCD_HEIGHT - ypos;
 800b648:	4b10      	ldr	r3, [pc, #64]	; (800b68c <ILI9341_Draw_Vertical_Line+0x8c>)
 800b64a:	881b      	ldrh	r3, [r3, #0]
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	88bb      	ldrh	r3, [r7, #4]
 800b650:	1ad3      	subs	r3, r2, r3
 800b652:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800b654:	88ba      	ldrh	r2, [r7, #4]
 800b656:	887b      	ldrh	r3, [r7, #2]
 800b658:	4413      	add	r3, r2
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	3b01      	subs	r3, #1
 800b65e:	b29b      	uxth	r3, r3
 800b660:	88fa      	ldrh	r2, [r7, #6]
 800b662:	88b9      	ldrh	r1, [r7, #4]
 800b664:	88f8      	ldrh	r0, [r7, #6]
 800b666:	f000 f813 	bl	800b690 <ILI9341_Set_Frame>
	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800b66a:	887c      	ldrh	r4, [r7, #2]
 800b66c:	883a      	ldrh	r2, [r7, #0]
 800b66e:	88b9      	ldrh	r1, [r7, #4]
 800b670:	88f8      	ldrh	r0, [r7, #6]
 800b672:	2303      	movs	r3, #3
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	4623      	mov	r3, r4
 800b678:	f000 faba 	bl	800bbf0 <_LCD_Write_Frame>
 800b67c:	e000      	b.n	800b680 <ILI9341_Draw_Vertical_Line+0x80>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800b67e:	bf00      	nop
}
 800b680:	370c      	adds	r7, #12
 800b682:	46bd      	mov	sp, r7
 800b684:	bd90      	pop	{r4, r7, pc}
 800b686:	bf00      	nop
 800b688:	200001e2 	.word	0x200001e2
 800b68c:	200001e0 	.word	0x200001e0

0800b690 <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800b690:	b590      	push	{r4, r7, lr}
 800b692:	b083      	sub	sp, #12
 800b694:	af00      	add	r7, sp, #0
 800b696:	4604      	mov	r4, r0
 800b698:	4608      	mov	r0, r1
 800b69a:	4611      	mov	r1, r2
 800b69c:	461a      	mov	r2, r3
 800b69e:	4623      	mov	r3, r4
 800b6a0:	80fb      	strh	r3, [r7, #6]
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	80bb      	strh	r3, [r7, #4]
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	807b      	strh	r3, [r7, #2]
 800b6aa:	4613      	mov	r3, r2
 800b6ac:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800b6ae:	202a      	movs	r0, #42	; 0x2a
 800b6b0:	f000 fb4e 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800b6b4:	88fb      	ldrh	r3, [r7, #6]
 800b6b6:	0a1b      	lsrs	r3, r3, #8
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	b2db      	uxtb	r3, r3
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f000 fb79 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(sc);
 800b6c2:	88fb      	ldrh	r3, [r7, #6]
 800b6c4:	b2db      	uxtb	r3, r3
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f000 fb74 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800b6cc:	887b      	ldrh	r3, [r7, #2]
 800b6ce:	0a1b      	lsrs	r3, r3, #8
 800b6d0:	b29b      	uxth	r3, r3
 800b6d2:	b2db      	uxtb	r3, r3
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f000 fb6d 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(ec);
 800b6da:	887b      	ldrh	r3, [r7, #2]
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f000 fb68 	bl	800bdb4 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800b6e4:	202b      	movs	r0, #43	; 0x2b
 800b6e6:	f000 fb33 	bl	800bd50 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800b6ea:	88bb      	ldrh	r3, [r7, #4]
 800b6ec:	0a1b      	lsrs	r3, r3, #8
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	b2db      	uxtb	r3, r3
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f000 fb5e 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(sp);
 800b6f8:	88bb      	ldrh	r3, [r7, #4]
 800b6fa:	b2db      	uxtb	r3, r3
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f000 fb59 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800b702:	883b      	ldrh	r3, [r7, #0]
 800b704:	0a1b      	lsrs	r3, r3, #8
 800b706:	b29b      	uxth	r3, r3
 800b708:	b2db      	uxtb	r3, r3
 800b70a:	4618      	mov	r0, r3
 800b70c:	f000 fb52 	bl	800bdb4 <_LCD_SendData>
	_LCD_SendData(ep);
 800b710:	883b      	ldrh	r3, [r7, #0]
 800b712:	b2db      	uxtb	r3, r3
 800b714:	4618      	mov	r0, r3
 800b716:	f000 fb4d 	bl	800bdb4 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800b71a:	202c      	movs	r0, #44	; 0x2c
 800b71c:	f000 fb18 	bl	800bd50 <_LCD_SendCommand>
}
 800b720:	bf00      	nop
 800b722:	370c      	adds	r7, #12
 800b724:	46bd      	mov	sp, r7
 800b726:	bd90      	pop	{r4, r7, pc}

0800b728 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b084      	sub	sp, #16
 800b72c:	af02      	add	r7, sp, #8
 800b72e:	4603      	mov	r3, r0
 800b730:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800b732:	4b10      	ldr	r3, [pc, #64]	; (800b774 <ILI9341_Fill_Screen+0x4c>)
 800b734:	881b      	ldrh	r3, [r3, #0]
 800b736:	b29a      	uxth	r2, r3
 800b738:	4b0f      	ldr	r3, [pc, #60]	; (800b778 <ILI9341_Fill_Screen+0x50>)
 800b73a:	881b      	ldrh	r3, [r3, #0]
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	2100      	movs	r1, #0
 800b740:	2000      	movs	r0, #0
 800b742:	f7ff ffa5 	bl	800b690 <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800b746:	4b0b      	ldr	r3, [pc, #44]	; (800b774 <ILI9341_Fill_Screen+0x4c>)
 800b748:	881b      	ldrh	r3, [r3, #0]
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	461a      	mov	r2, r3
 800b74e:	4b0a      	ldr	r3, [pc, #40]	; (800b778 <ILI9341_Fill_Screen+0x50>)
 800b750:	881b      	ldrh	r3, [r3, #0]
 800b752:	b29b      	uxth	r3, r3
 800b754:	fb03 f302 	mul.w	r3, r3, r2
 800b758:	4619      	mov	r1, r3
 800b75a:	88fa      	ldrh	r2, [r7, #6]
 800b75c:	2304      	movs	r3, #4
 800b75e:	9300      	str	r3, [sp, #0]
 800b760:	460b      	mov	r3, r1
 800b762:	2100      	movs	r1, #0
 800b764:	2000      	movs	r0, #0
 800b766:	f000 fa43 	bl	800bbf0 <_LCD_Write_Frame>
}
 800b76a:	bf00      	nop
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
 800b772:	bf00      	nop
 800b774:	200001e2 	.word	0x200001e2
 800b778:	200001e0 	.word	0x200001e0

0800b77c <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b08c      	sub	sp, #48	; 0x30
 800b780:	af00      	add	r7, sp, #0
 800b782:	4603      	mov	r3, r0
 800b784:	80fb      	strh	r3, [r7, #6]
 800b786:	460b      	mov	r3, r1
 800b788:	80bb      	strh	r3, [r7, #4]
 800b78a:	4613      	mov	r3, r2
 800b78c:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800b78e:	4b94      	ldr	r3, [pc, #592]	; (800b9e0 <ILI9341_Draw_Pixel+0x264>)
 800b790:	881b      	ldrh	r3, [r3, #0]
 800b792:	b29b      	uxth	r3, r3
 800b794:	88fa      	ldrh	r2, [r7, #6]
 800b796:	429a      	cmp	r2, r3
 800b798:	f080 811e 	bcs.w	800b9d8 <ILI9341_Draw_Pixel+0x25c>
 800b79c:	4b91      	ldr	r3, [pc, #580]	; (800b9e4 <ILI9341_Draw_Pixel+0x268>)
 800b79e:	881b      	ldrh	r3, [r3, #0]
 800b7a0:	b29b      	uxth	r3, r3
 800b7a2:	88ba      	ldrh	r2, [r7, #4]
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	f080 8117 	bcs.w	800b9d8 <ILI9341_Draw_Pixel+0x25c>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800b7aa:	4b8f      	ldr	r3, [pc, #572]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7ac:	695b      	ldr	r3, [r3, #20]
 800b7ae:	4a8e      	ldr	r2, [pc, #568]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b7b4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b7b6:	4b8c      	ldr	r3, [pc, #560]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7b8:	695b      	ldr	r3, [r3, #20]
 800b7ba:	4a8b      	ldr	r2, [pc, #556]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b7c0:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2A, 0, 0);
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	2100      	movs	r1, #0
 800b7c6:	202a      	movs	r0, #42	; 0x2a
 800b7c8:	f000 fb26 	bl	800be18 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7d0:	e008      	b.n	800b7e4 <ILI9341_Draw_Pixel+0x68>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b7d2:	4b85      	ldr	r3, [pc, #532]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7d4:	695b      	ldr	r3, [r3, #20]
 800b7d6:	4a84      	ldr	r2, [pc, #528]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b7dc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e0:	3301      	adds	r3, #1
 800b7e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e6:	2b02      	cmp	r3, #2
 800b7e8:	ddf3      	ble.n	800b7d2 <ILI9341_Draw_Pixel+0x56>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800b7ea:	4b7f      	ldr	r3, [pc, #508]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7ec:	695b      	ldr	r3, [r3, #20]
 800b7ee:	4a7e      	ldr	r2, [pc, #504]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7f4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b7f6:	4b7c      	ldr	r3, [pc, #496]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7f8:	695b      	ldr	r3, [r3, #20]
 800b7fa:	4a7b      	ldr	r2, [pc, #492]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b7fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b800:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b802:	4b79      	ldr	r3, [pc, #484]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b804:	695b      	ldr	r3, [r3, #20]
 800b806:	4a78      	ldr	r2, [pc, #480]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b808:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b80c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] =
 800b80e:	88fb      	ldrh	r3, [r7, #6]
 800b810:	0a1b      	lsrs	r3, r3, #8
 800b812:	b29b      	uxth	r3, r3
 800b814:	b2db      	uxtb	r3, r3
 800b816:	753b      	strb	r3, [r7, #20]
 800b818:	88fb      	ldrh	r3, [r7, #6]
 800b81a:	b2db      	uxtb	r3, r3
 800b81c:	757b      	strb	r3, [r7, #21]
	{
			x >> 8,
			x,
			(x + 1) >> 8,
 800b81e:	88fb      	ldrh	r3, [r7, #6]
 800b820:	3301      	adds	r3, #1
 800b822:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer[4] =
 800b824:	b2db      	uxtb	r3, r3
 800b826:	75bb      	strb	r3, [r7, #22]
			(x + 1)
 800b828:	88fb      	ldrh	r3, [r7, #6]
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	3301      	adds	r3, #1
 800b82e:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer[4] =
 800b830:	75fb      	strb	r3, [r7, #23]
	};

	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 9);
 800b832:	f107 0014 	add.w	r0, r7, #20
 800b836:	2309      	movs	r3, #9
 800b838:	2200      	movs	r2, #0
 800b83a:	2104      	movs	r1, #4
 800b83c:	f000 fb02 	bl	800be44 <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b840:	2300      	movs	r3, #0
 800b842:	62bb      	str	r3, [r7, #40]	; 0x28
 800b844:	e008      	b.n	800b858 <ILI9341_Draw_Pixel+0xdc>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b846:	4b68      	ldr	r3, [pc, #416]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b848:	695b      	ldr	r3, [r3, #20]
 800b84a:	4a67      	ldr	r2, [pc, #412]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b84c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b850:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b854:	3301      	adds	r3, #1
 800b856:	62bb      	str	r3, [r7, #40]	; 0x28
 800b858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85a:	2b02      	cmp	r3, #2
 800b85c:	ddf3      	ble.n	800b846 <ILI9341_Draw_Pixel+0xca>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b85e:	4b62      	ldr	r3, [pc, #392]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b860:	695b      	ldr	r3, [r3, #20]
 800b862:	4a61      	ldr	r2, [pc, #388]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b868:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800b86a:	4b5f      	ldr	r3, [pc, #380]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b86c:	695b      	ldr	r3, [r3, #20]
 800b86e:	4a5e      	ldr	r2, [pc, #376]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b874:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b876:	4b5c      	ldr	r3, [pc, #368]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b878:	695b      	ldr	r3, [r3, #20]
 800b87a:	4a5b      	ldr	r2, [pc, #364]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b87c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b880:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2B, 0, 0);
 800b882:	2200      	movs	r2, #0
 800b884:	2100      	movs	r1, #0
 800b886:	202b      	movs	r0, #43	; 0x2b
 800b888:	f000 fac6 	bl	800be18 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b88c:	2300      	movs	r3, #0
 800b88e:	627b      	str	r3, [r7, #36]	; 0x24
 800b890:	e008      	b.n	800b8a4 <ILI9341_Draw_Pixel+0x128>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b892:	4b55      	ldr	r3, [pc, #340]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b894:	695b      	ldr	r3, [r3, #20]
 800b896:	4a54      	ldr	r2, [pc, #336]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b898:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b89c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b89e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8a0:	3301      	adds	r3, #1
 800b8a2:	627b      	str	r3, [r7, #36]	; 0x24
 800b8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8a6:	2b02      	cmp	r3, #2
 800b8a8:	ddf3      	ble.n	800b892 <ILI9341_Draw_Pixel+0x116>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800b8aa:	4b4f      	ldr	r3, [pc, #316]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b8ac:	695b      	ldr	r3, [r3, #20]
 800b8ae:	4a4e      	ldr	r2, [pc, #312]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b8b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8b4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b8b6:	4b4c      	ldr	r3, [pc, #304]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b8b8:	695b      	ldr	r3, [r3, #20]
 800b8ba:	4a4b      	ldr	r2, [pc, #300]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b8bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8c0:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b8c2:	4b49      	ldr	r3, [pc, #292]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b8c4:	695b      	ldr	r3, [r3, #20]
 800b8c6:	4a48      	ldr	r2, [pc, #288]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b8c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b8cc:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] =
 800b8ce:	88bb      	ldrh	r3, [r7, #4]
 800b8d0:	0a1b      	lsrs	r3, r3, #8
 800b8d2:	b29b      	uxth	r3, r3
 800b8d4:	b2db      	uxtb	r3, r3
 800b8d6:	743b      	strb	r3, [r7, #16]
 800b8d8:	88bb      	ldrh	r3, [r7, #4]
 800b8da:	b2db      	uxtb	r3, r3
 800b8dc:	747b      	strb	r3, [r7, #17]
	{
			y >> 8,
			y,
			(y + 1) >> 8,
 800b8de:	88bb      	ldrh	r3, [r7, #4]
 800b8e0:	3301      	adds	r3, #1
 800b8e2:	121b      	asrs	r3, r3, #8
	unsigned char Temp_Buffer1[4] =
 800b8e4:	b2db      	uxtb	r3, r3
 800b8e6:	74bb      	strb	r3, [r7, #18]
			(y + 1)
 800b8e8:	88bb      	ldrh	r3, [r7, #4]
 800b8ea:	b2db      	uxtb	r3, r3
 800b8ec:	3301      	adds	r3, #1
 800b8ee:	b2db      	uxtb	r3, r3
	unsigned char Temp_Buffer1[4] =
 800b8f0:	74fb      	strb	r3, [r7, #19]
	};

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 9);
 800b8f2:	f107 0010 	add.w	r0, r7, #16
 800b8f6:	2309      	movs	r3, #9
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	2104      	movs	r1, #4
 800b8fc:	f000 faa2 	bl	800be44 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b900:	2300      	movs	r3, #0
 800b902:	623b      	str	r3, [r7, #32]
 800b904:	e008      	b.n	800b918 <ILI9341_Draw_Pixel+0x19c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b906:	4b38      	ldr	r3, [pc, #224]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b908:	695b      	ldr	r3, [r3, #20]
 800b90a:	4a37      	ldr	r2, [pc, #220]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b90c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b910:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b912:	6a3b      	ldr	r3, [r7, #32]
 800b914:	3301      	adds	r3, #1
 800b916:	623b      	str	r3, [r7, #32]
 800b918:	6a3b      	ldr	r3, [r7, #32]
 800b91a:	2b02      	cmp	r3, #2
 800b91c:	ddf3      	ble.n	800b906 <ILI9341_Draw_Pixel+0x18a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b91e:	4b32      	ldr	r3, [pc, #200]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b920:	695b      	ldr	r3, [r3, #20]
 800b922:	4a31      	ldr	r2, [pc, #196]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b928:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800b92a:	4b2f      	ldr	r3, [pc, #188]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b92c:	695b      	ldr	r3, [r3, #20]
 800b92e:	4a2e      	ldr	r2, [pc, #184]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b930:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b934:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b936:	4b2c      	ldr	r3, [pc, #176]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b938:	695b      	ldr	r3, [r3, #20]
 800b93a:	4a2b      	ldr	r2, [pc, #172]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b93c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b940:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(0x2C, 0, 0);
 800b942:	2200      	movs	r2, #0
 800b944:	2100      	movs	r1, #0
 800b946:	202c      	movs	r0, #44	; 0x2c
 800b948:	f000 fa66 	bl	800be18 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b94c:	2300      	movs	r3, #0
 800b94e:	61fb      	str	r3, [r7, #28]
 800b950:	e008      	b.n	800b964 <ILI9341_Draw_Pixel+0x1e8>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b952:	4b25      	ldr	r3, [pc, #148]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b954:	695b      	ldr	r3, [r3, #20]
 800b956:	4a24      	ldr	r2, [pc, #144]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b958:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b95c:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	3301      	adds	r3, #1
 800b962:	61fb      	str	r3, [r7, #28]
 800b964:	69fb      	ldr	r3, [r7, #28]
 800b966:	2b02      	cmp	r3, #2
 800b968:	ddf3      	ble.n	800b952 <ILI9341_Draw_Pixel+0x1d6>

	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800b96a:	4b1f      	ldr	r3, [pc, #124]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b96c:	695b      	ldr	r3, [r3, #20]
 800b96e:	4a1e      	ldr	r2, [pc, #120]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b974:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b976:	4b1c      	ldr	r3, [pc, #112]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b978:	695b      	ldr	r3, [r3, #20]
 800b97a:	4a1b      	ldr	r2, [pc, #108]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b97c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b980:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b982:	4b19      	ldr	r3, [pc, #100]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b984:	695b      	ldr	r3, [r3, #20]
 800b986:	4a18      	ldr	r2, [pc, #96]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b98c:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800b98e:	887b      	ldrh	r3, [r7, #2]
 800b990:	0a1b      	lsrs	r3, r3, #8
 800b992:	b29b      	uxth	r3, r3
 800b994:	b2db      	uxtb	r3, r3
 800b996:	733b      	strb	r3, [r7, #12]
 800b998:	887b      	ldrh	r3, [r7, #2]
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	737b      	strb	r3, [r7, #13]

	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 4, 0, 9);
 800b99e:	f107 000c 	add.w	r0, r7, #12
 800b9a2:	2309      	movs	r3, #9
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	2104      	movs	r1, #4
 800b9a8:	f000 fa4c 	bl	800be44 <_SPI_SendByteMultiByte>

	// Additional SPI CS "low" hold
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	61bb      	str	r3, [r7, #24]
 800b9b0:	e008      	b.n	800b9c4 <ILI9341_Draw_Pixel+0x248>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800b9b2:	4b0d      	ldr	r3, [pc, #52]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b9b4:	695b      	ldr	r3, [r3, #20]
 800b9b6:	4a0c      	ldr	r2, [pc, #48]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b9b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b9bc:	6153      	str	r3, [r2, #20]
	for(int s=0; s < SPI_DELAY_HOLD; s++)
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	61bb      	str	r3, [r7, #24]
 800b9c4:	69bb      	ldr	r3, [r7, #24]
 800b9c6:	2b02      	cmp	r3, #2
 800b9c8:	ddf3      	ble.n	800b9b2 <ILI9341_Draw_Pixel+0x236>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800b9ca:	4b07      	ldr	r3, [pc, #28]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b9cc:	695b      	ldr	r3, [r3, #20]
 800b9ce:	4a06      	ldr	r2, [pc, #24]	; (800b9e8 <ILI9341_Draw_Pixel+0x26c>)
 800b9d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9d4:	6153      	str	r3, [r2, #20]
 800b9d6:	e000      	b.n	800b9da <ILI9341_Draw_Pixel+0x25e>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800b9d8:	bf00      	nop


}
 800b9da:	3730      	adds	r7, #48	; 0x30
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	200001e2 	.word	0x200001e2
 800b9e4:	200001e0 	.word	0x200001e0
 800b9e8:	48000400 	.word	0x48000400

0800b9ec <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800b9ec:	b590      	push	{r4, r7, lr}
 800b9ee:	b087      	sub	sp, #28
 800b9f0:	af02      	add	r7, sp, #8
 800b9f2:	4604      	mov	r4, r0
 800b9f4:	4608      	mov	r0, r1
 800b9f6:	4611      	mov	r1, r2
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	4623      	mov	r3, r4
 800b9fc:	80fb      	strh	r3, [r7, #6]
 800b9fe:	4603      	mov	r3, r0
 800ba00:	80bb      	strh	r3, [r7, #4]
 800ba02:	460b      	mov	r3, r1
 800ba04:	807b      	strh	r3, [r7, #2]
 800ba06:	4613      	mov	r3, r2
 800ba08:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800ba0a:	4b39      	ldr	r3, [pc, #228]	; (800baf0 <ILI9341_Draw_Rectangle+0x104>)
 800ba0c:	881b      	ldrh	r3, [r3, #0]
 800ba0e:	b29b      	uxth	r3, r3
 800ba10:	88fa      	ldrh	r2, [r7, #6]
 800ba12:	429a      	cmp	r2, r3
 800ba14:	d268      	bcs.n	800bae8 <ILI9341_Draw_Rectangle+0xfc>
 800ba16:	4b37      	ldr	r3, [pc, #220]	; (800baf4 <ILI9341_Draw_Rectangle+0x108>)
 800ba18:	881b      	ldrh	r3, [r3, #0]
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	88ba      	ldrh	r2, [r7, #4]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d262      	bcs.n	800bae8 <ILI9341_Draw_Rectangle+0xfc>
	if((xpos+width-1)>=LCD_WIDTH)
 800ba22:	88fa      	ldrh	r2, [r7, #6]
 800ba24:	887b      	ldrh	r3, [r7, #2]
 800ba26:	4413      	add	r3, r2
 800ba28:	3b01      	subs	r3, #1
 800ba2a:	4a31      	ldr	r2, [pc, #196]	; (800baf0 <ILI9341_Draw_Rectangle+0x104>)
 800ba2c:	8812      	ldrh	r2, [r2, #0]
 800ba2e:	b292      	uxth	r2, r2
 800ba30:	4293      	cmp	r3, r2
 800ba32:	db05      	blt.n	800ba40 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800ba34:	4b2e      	ldr	r3, [pc, #184]	; (800baf0 <ILI9341_Draw_Rectangle+0x104>)
 800ba36:	881b      	ldrh	r3, [r3, #0]
 800ba38:	b29a      	uxth	r2, r3
 800ba3a:	88fb      	ldrh	r3, [r7, #6]
 800ba3c:	1ad3      	subs	r3, r2, r3
 800ba3e:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800ba40:	88ba      	ldrh	r2, [r7, #4]
 800ba42:	883b      	ldrh	r3, [r7, #0]
 800ba44:	4413      	add	r3, r2
 800ba46:	3b01      	subs	r3, #1
 800ba48:	4a2a      	ldr	r2, [pc, #168]	; (800baf4 <ILI9341_Draw_Rectangle+0x108>)
 800ba4a:	8812      	ldrh	r2, [r2, #0]
 800ba4c:	b292      	uxth	r2, r2
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	db05      	blt.n	800ba5e <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800ba52:	4b28      	ldr	r3, [pc, #160]	; (800baf4 <ILI9341_Draw_Rectangle+0x108>)
 800ba54:	881b      	ldrh	r3, [r3, #0]
 800ba56:	b29a      	uxth	r2, r3
 800ba58:	88bb      	ldrh	r3, [r7, #4]
 800ba5a:	1ad3      	subs	r3, r2, r3
 800ba5c:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800ba5e:	88fa      	ldrh	r2, [r7, #6]
 800ba60:	887b      	ldrh	r3, [r7, #2]
 800ba62:	4413      	add	r3, r2
 800ba64:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800ba66:	3b01      	subs	r3, #1
 800ba68:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800ba6a:	88ba      	ldrh	r2, [r7, #4]
 800ba6c:	883b      	ldrh	r3, [r7, #0]
 800ba6e:	4413      	add	r3, r2
 800ba70:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800ba72:	3b01      	subs	r3, #1
 800ba74:	b29b      	uxth	r3, r3
 800ba76:	88b9      	ldrh	r1, [r7, #4]
 800ba78:	88f8      	ldrh	r0, [r7, #6]
 800ba7a:	4622      	mov	r2, r4
 800ba7c:	f7ff fe08 	bl	800b690 <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800ba80:	883a      	ldrh	r2, [r7, #0]
 800ba82:	887b      	ldrh	r3, [r7, #2]
 800ba84:	fb12 f303 	smulbb	r3, r2, r3
 800ba88:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800ba8e:	89fb      	ldrh	r3, [r7, #14]
 800ba90:	f003 0301 	and.w	r3, r3, #1
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d009      	beq.n	800baac <ILI9341_Draw_Rectangle+0xc0>
 800ba98:	89fb      	ldrh	r3, [r7, #14]
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d906      	bls.n	800baac <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800ba9e:	2301      	movs	r3, #1
 800baa0:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800baa2:	89fb      	ldrh	r3, [r7, #14]
 800baa4:	085b      	lsrs	r3, r3, #1
 800baa6:	b29b      	uxth	r3, r3
 800baa8:	005b      	lsls	r3, r3, #1
 800baaa:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800baac:	89fc      	ldrh	r4, [r7, #14]
 800baae:	8c3a      	ldrh	r2, [r7, #32]
 800bab0:	88b9      	ldrh	r1, [r7, #4]
 800bab2:	88f8      	ldrh	r0, [r7, #6]
 800bab4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bab8:	9300      	str	r3, [sp, #0]
 800baba:	4623      	mov	r3, r4
 800babc:	f000 f898 	bl	800bbf0 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800bac0:	7b7b      	ldrb	r3, [r7, #13]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d011      	beq.n	800baea <ILI9341_Draw_Rectangle+0xfe>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800bac6:	88fa      	ldrh	r2, [r7, #6]
 800bac8:	887b      	ldrh	r3, [r7, #2]
 800baca:	4413      	add	r3, r2
 800bacc:	b29b      	uxth	r3, r3
 800bace:	3b01      	subs	r3, #1
 800bad0:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800bad2:	88ba      	ldrh	r2, [r7, #4]
 800bad4:	883b      	ldrh	r3, [r7, #0]
 800bad6:	4413      	add	r3, r2
 800bad8:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800bada:	3b01      	subs	r3, #1
 800badc:	b29b      	uxth	r3, r3
 800bade:	8c3a      	ldrh	r2, [r7, #32]
 800bae0:	4619      	mov	r1, r3
 800bae2:	f7ff fe4b 	bl	800b77c <ILI9341_Draw_Pixel>
 800bae6:	e000      	b.n	800baea <ILI9341_Draw_Rectangle+0xfe>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800bae8:	bf00      	nop
							colour);
	}
}
 800baea:	3714      	adds	r7, #20
 800baec:	46bd      	mov	sp, r7
 800baee:	bd90      	pop	{r4, r7, pc}
 800baf0:	200001e2 	.word	0x200001e2
 800baf4:	200001e0 	.word	0x200001e0

0800baf8 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b084      	sub	sp, #16
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	4603      	mov	r3, r0
 800bb00:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800bb02:	79fb      	ldrb	r3, [r7, #7]
 800bb04:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800bb06:	2036      	movs	r0, #54	; 0x36
 800bb08:	f000 f922 	bl	800bd50 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800bb0c:	7bfb      	ldrb	r3, [r7, #15]
 800bb0e:	2b03      	cmp	r3, #3
 800bb10:	d836      	bhi.n	800bb80 <ILI9341_Set_Rotation+0x88>
 800bb12:	a201      	add	r2, pc, #4	; (adr r2, 800bb18 <ILI9341_Set_Rotation+0x20>)
 800bb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb18:	0800bb29 	.word	0x0800bb29
 800bb1c:	0800bb3f 	.word	0x0800bb3f
 800bb20:	0800bb55 	.word	0x0800bb55
 800bb24:	0800bb6b 	.word	0x0800bb6b
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800bb28:	2048      	movs	r0, #72	; 0x48
 800bb2a:	f000 f943 	bl	800bdb4 <_LCD_SendData>
			LCD_WIDTH = 240;
 800bb2e:	4b17      	ldr	r3, [pc, #92]	; (800bb8c <ILI9341_Set_Rotation+0x94>)
 800bb30:	22f0      	movs	r2, #240	; 0xf0
 800bb32:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800bb34:	4b16      	ldr	r3, [pc, #88]	; (800bb90 <ILI9341_Set_Rotation+0x98>)
 800bb36:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800bb3a:	801a      	strh	r2, [r3, #0]
			break;
 800bb3c:	e021      	b.n	800bb82 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800bb3e:	2028      	movs	r0, #40	; 0x28
 800bb40:	f000 f938 	bl	800bdb4 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800bb44:	4b11      	ldr	r3, [pc, #68]	; (800bb8c <ILI9341_Set_Rotation+0x94>)
 800bb46:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800bb4a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800bb4c:	4b10      	ldr	r3, [pc, #64]	; (800bb90 <ILI9341_Set_Rotation+0x98>)
 800bb4e:	22f0      	movs	r2, #240	; 0xf0
 800bb50:	801a      	strh	r2, [r3, #0]
			break;
 800bb52:	e016      	b.n	800bb82 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800bb54:	2088      	movs	r0, #136	; 0x88
 800bb56:	f000 f92d 	bl	800bdb4 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800bb5a:	4b0c      	ldr	r3, [pc, #48]	; (800bb8c <ILI9341_Set_Rotation+0x94>)
 800bb5c:	22f0      	movs	r2, #240	; 0xf0
 800bb5e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800bb60:	4b0b      	ldr	r3, [pc, #44]	; (800bb90 <ILI9341_Set_Rotation+0x98>)
 800bb62:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800bb66:	801a      	strh	r2, [r3, #0]
			break;
 800bb68:	e00b      	b.n	800bb82 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800bb6a:	20e8      	movs	r0, #232	; 0xe8
 800bb6c:	f000 f922 	bl	800bdb4 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800bb70:	4b06      	ldr	r3, [pc, #24]	; (800bb8c <ILI9341_Set_Rotation+0x94>)
 800bb72:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800bb76:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800bb78:	4b05      	ldr	r3, [pc, #20]	; (800bb90 <ILI9341_Set_Rotation+0x98>)
 800bb7a:	22f0      	movs	r2, #240	; 0xf0
 800bb7c:	801a      	strh	r2, [r3, #0]
			break;
 800bb7e:	e000      	b.n	800bb82 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800bb80:	bf00      	nop
	}
}
 800bb82:	bf00      	nop
 800bb84:	3710      	adds	r7, #16
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	200001e2 	.word	0x200001e2
 800bb90:	200001e0 	.word	0x200001e0

0800bb94 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800bb94:	b480      	push	{r7}
 800bb96:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800bb98:	4b05      	ldr	r3, [pc, #20]	; (800bbb0 <_LCD_Enable+0x1c>)
 800bb9a:	695b      	ldr	r3, [r3, #20]
 800bb9c:	4a04      	ldr	r2, [pc, #16]	; (800bbb0 <_LCD_Enable+0x1c>)
 800bb9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bba2:	6153      	str	r3, [r2, #20]
}
 800bba4:	bf00      	nop
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr
 800bbae:	bf00      	nop
 800bbb0:	48000400 	.word	0x48000400

0800bbb4 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800bbb8:	4b0c      	ldr	r3, [pc, #48]	; (800bbec <_LCD_Reset+0x38>)
 800bbba:	695b      	ldr	r3, [r3, #20]
 800bbbc:	4a0b      	ldr	r2, [pc, #44]	; (800bbec <_LCD_Reset+0x38>)
 800bbbe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bbc2:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800bbc4:	20c8      	movs	r0, #200	; 0xc8
 800bbc6:	f7f9 fe5f 	bl	8005888 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bbca:	4b08      	ldr	r3, [pc, #32]	; (800bbec <_LCD_Reset+0x38>)
 800bbcc:	695b      	ldr	r3, [r3, #20]
 800bbce:	4a07      	ldr	r2, [pc, #28]	; (800bbec <_LCD_Reset+0x38>)
 800bbd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bbd4:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800bbd6:	20c8      	movs	r0, #200	; 0xc8
 800bbd8:	f7f9 fe56 	bl	8005888 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800bbdc:	4b03      	ldr	r3, [pc, #12]	; (800bbec <_LCD_Reset+0x38>)
 800bbde:	695b      	ldr	r3, [r3, #20]
 800bbe0:	4a02      	ldr	r2, [pc, #8]	; (800bbec <_LCD_Reset+0x38>)
 800bbe2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bbe6:	6153      	str	r3, [r2, #20]
}
 800bbe8:	bf00      	nop
 800bbea:	bd80      	pop	{r7, pc}
 800bbec:	48000400 	.word	0x48000400

0800bbf0 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800bbf0:	b5b0      	push	{r4, r5, r7, lr}
 800bbf2:	b08e      	sub	sp, #56	; 0x38
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	607b      	str	r3, [r7, #4]
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	81fb      	strh	r3, [r7, #14]
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	81bb      	strh	r3, [r7, #12]
 800bc00:	4613      	mov	r3, r2
 800bc02:	817b      	strh	r3, [r7, #10]
 800bc04:	466b      	mov	r3, sp
 800bc06:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800bc08:	2300      	movs	r3, #0
 800bc0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	005b      	lsls	r3, r3, #1
 800bc10:	4a4d      	ldr	r2, [pc, #308]	; (800bd48 <_LCD_Write_Frame+0x158>)
 800bc12:	8812      	ldrh	r2, [r2, #0]
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d202      	bcs.n	800bc1e <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bc1c:	e002      	b.n	800bc24 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800bc1e:	4b4a      	ldr	r3, [pc, #296]	; (800bd48 <_LCD_Write_Frame+0x158>)
 800bc20:	881b      	ldrh	r3, [r3, #0]
 800bc22:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800bc24:	897b      	ldrh	r3, [r7, #10]
 800bc26:	0a1b      	lsrs	r3, r3, #8
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800bc2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bc2e:	4603      	mov	r3, r0
 800bc30:	3b01      	subs	r3, #1
 800bc32:	61bb      	str	r3, [r7, #24]
 800bc34:	4601      	mov	r1, r0
 800bc36:	f04f 0200 	mov.w	r2, #0
 800bc3a:	f04f 0300 	mov.w	r3, #0
 800bc3e:	f04f 0400 	mov.w	r4, #0
 800bc42:	00d4      	lsls	r4, r2, #3
 800bc44:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800bc48:	00cb      	lsls	r3, r1, #3
 800bc4a:	4601      	mov	r1, r0
 800bc4c:	f04f 0200 	mov.w	r2, #0
 800bc50:	f04f 0300 	mov.w	r3, #0
 800bc54:	f04f 0400 	mov.w	r4, #0
 800bc58:	00d4      	lsls	r4, r2, #3
 800bc5a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800bc5e:	00cb      	lsls	r3, r1, #3
 800bc60:	1dc3      	adds	r3, r0, #7
 800bc62:	08db      	lsrs	r3, r3, #3
 800bc64:	00db      	lsls	r3, r3, #3
 800bc66:	ebad 0d03 	sub.w	sp, sp, r3
 800bc6a:	466b      	mov	r3, sp
 800bc6c:	3300      	adds	r3, #0
 800bc6e:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800bc70:	2300      	movs	r3, #0
 800bc72:	633b      	str	r3, [r7, #48]	; 0x30
 800bc74:	e00d      	b.n	800bc92 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800bc76:	697a      	ldr	r2, [r7, #20]
 800bc78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7a:	4413      	add	r3, r2
 800bc7c:	7ffa      	ldrb	r2, [r7, #31]
 800bc7e:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800bc80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc82:	3301      	adds	r3, #1
 800bc84:	897a      	ldrh	r2, [r7, #10]
 800bc86:	b2d1      	uxtb	r1, r2
 800bc88:	697a      	ldr	r2, [r7, #20]
 800bc8a:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc8e:	3302      	adds	r3, #2
 800bc90:	633b      	str	r3, [r7, #48]	; 0x30
 800bc92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d3ed      	bcc.n	800bc76 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	005b      	lsls	r3, r3, #1
 800bc9e:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800bca0:	2301      	movs	r3, #1
 800bca2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800bca4:	2300      	movs	r3, #0
 800bca6:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d00d      	beq.n	800bcca <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800bcae:	693a      	ldr	r2, [r7, #16]
 800bcb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcb6:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bcbc:	fbb3 f2f2 	udiv	r2, r3, r2
 800bcc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bcc2:	fb01 f202 	mul.w	r2, r1, r2
 800bcc6:	1a9b      	subs	r3, r3, r2
 800bcc8:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800bcca:	4b20      	ldr	r3, [pc, #128]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	4a1f      	ldr	r2, [pc, #124]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bcd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcd4:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bcd6:	4b1d      	ldr	r3, [pc, #116]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bcd8:	695b      	ldr	r3, [r3, #20]
 800bcda:	4a1c      	ldr	r2, [pc, #112]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bcdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bce0:	6153      	str	r3, [r2, #20]

	if(Sending_in_Block != 0)
 800bce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d00f      	beq.n	800bd08 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800bce8:	2300      	movs	r3, #0
 800bcea:	627b      	str	r3, [r7, #36]	; 0x24
 800bcec:	e008      	b.n	800bd00 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 9);
 800bcee:	6978      	ldr	r0, [r7, #20]
 800bcf0:	2309      	movs	r3, #9
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bcf6:	f000 f8a5 	bl	800be44 <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800bcfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcfc:	3301      	adds	r3, #1
 800bcfe:	627b      	str	r3, [r7, #36]	; 0x24
 800bd00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd04:	429a      	cmp	r2, r3
 800bd06:	d3f2      	bcc.n	800bcee <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 9);
 800bd08:	6978      	ldr	r0, [r7, #20]
 800bd0a:	2309      	movs	r3, #9
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bd10:	f000 f898 	bl	800be44 <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bd14:	2300      	movs	r3, #0
 800bd16:	623b      	str	r3, [r7, #32]
 800bd18:	e008      	b.n	800bd2c <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bd1a:	4b0c      	ldr	r3, [pc, #48]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bd1c:	695b      	ldr	r3, [r3, #20]
 800bd1e:	4a0b      	ldr	r2, [pc, #44]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bd20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd24:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bd26:	6a3b      	ldr	r3, [r7, #32]
 800bd28:	3301      	adds	r3, #1
 800bd2a:	623b      	str	r3, [r7, #32]
 800bd2c:	6a3b      	ldr	r3, [r7, #32]
 800bd2e:	2b02      	cmp	r3, #2
 800bd30:	ddf3      	ble.n	800bd1a <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bd32:	4b06      	ldr	r3, [pc, #24]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bd34:	695b      	ldr	r3, [r3, #20]
 800bd36:	4a05      	ldr	r2, [pc, #20]	; (800bd4c <_LCD_Write_Frame+0x15c>)
 800bd38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd3c:	6153      	str	r3, [r2, #20]
 800bd3e:	46ad      	mov	sp, r5

}
 800bd40:	bf00      	nop
 800bd42:	3738      	adds	r7, #56	; 0x38
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bdb0      	pop	{r4, r5, r7, pc}
 800bd48:	200001e4 	.word	0x200001e4
 800bd4c:	48000400 	.word	0x48000400

0800bd50 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	4603      	mov	r3, r0
 800bd58:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bd5a:	4b15      	ldr	r3, [pc, #84]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd5c:	695b      	ldr	r3, [r3, #20]
 800bd5e:	4a14      	ldr	r2, [pc, #80]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd64:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800bd66:	4b12      	ldr	r3, [pc, #72]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd68:	695b      	ldr	r3, [r3, #20]
 800bd6a:	4a11      	ldr	r2, [pc, #68]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bd70:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800bd72:	79fb      	ldrb	r3, [r7, #7]
 800bd74:	2200      	movs	r2, #0
 800bd76:	2100      	movs	r1, #0
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f000 f84d 	bl	800be18 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bd7e:	2300      	movs	r3, #0
 800bd80:	60fb      	str	r3, [r7, #12]
 800bd82:	e008      	b.n	800bd96 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bd84:	4b0a      	ldr	r3, [pc, #40]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd86:	695b      	ldr	r3, [r3, #20]
 800bd88:	4a09      	ldr	r2, [pc, #36]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd8e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	3301      	adds	r3, #1
 800bd94:	60fb      	str	r3, [r7, #12]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	2b02      	cmp	r3, #2
 800bd9a:	ddf3      	ble.n	800bd84 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800bd9c:	4b04      	ldr	r3, [pc, #16]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bd9e:	695b      	ldr	r3, [r3, #20]
 800bda0:	4a03      	ldr	r2, [pc, #12]	; (800bdb0 <_LCD_SendCommand+0x60>)
 800bda2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bda6:	6153      	str	r3, [r2, #20]
}
 800bda8:	bf00      	nop
 800bdaa:	3710      	adds	r7, #16
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}
 800bdb0:	48000400 	.word	0x48000400

0800bdb4 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	4603      	mov	r3, r0
 800bdbc:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800bdbe:	4b15      	ldr	r3, [pc, #84]	; (800be14 <_LCD_SendData+0x60>)
 800bdc0:	695b      	ldr	r3, [r3, #20]
 800bdc2:	4a14      	ldr	r2, [pc, #80]	; (800be14 <_LCD_SendData+0x60>)
 800bdc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdc8:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bdca:	4b12      	ldr	r3, [pc, #72]	; (800be14 <_LCD_SendData+0x60>)
 800bdcc:	695b      	ldr	r3, [r3, #20]
 800bdce:	4a11      	ldr	r2, [pc, #68]	; (800be14 <_LCD_SendData+0x60>)
 800bdd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdd4:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800bdd6:	79fb      	ldrb	r3, [r7, #7]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	2100      	movs	r1, #0
 800bddc:	4618      	mov	r0, r3
 800bdde:	f000 f81b 	bl	800be18 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bde2:	2300      	movs	r3, #0
 800bde4:	60fb      	str	r3, [r7, #12]
 800bde6:	e008      	b.n	800bdfa <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800bde8:	4b0a      	ldr	r3, [pc, #40]	; (800be14 <_LCD_SendData+0x60>)
 800bdea:	695b      	ldr	r3, [r3, #20]
 800bdec:	4a09      	ldr	r2, [pc, #36]	; (800be14 <_LCD_SendData+0x60>)
 800bdee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdf2:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	60fb      	str	r3, [r7, #12]
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2b02      	cmp	r3, #2
 800bdfe:	ddf3      	ble.n	800bde8 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800be00:	4b04      	ldr	r3, [pc, #16]	; (800be14 <_LCD_SendData+0x60>)
 800be02:	695b      	ldr	r3, [r3, #20]
 800be04:	4a03      	ldr	r2, [pc, #12]	; (800be14 <_LCD_SendData+0x60>)
 800be06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be0a:	6153      	str	r3, [r2, #20]
}
 800be0c:	bf00      	nop
 800be0e:	3710      	adds	r7, #16
 800be10:	46bd      	mov	sp, r7
 800be12:	bd80      	pop	{r7, pc}
 800be14:	48000400 	.word	0x48000400

0800be18 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	4603      	mov	r3, r0
 800be20:	71fb      	strb	r3, [r7, #7]
 800be22:	460b      	mov	r3, r1
 800be24:	71bb      	strb	r3, [r7, #6]
 800be26:	4613      	mov	r3, r2
 800be28:	717b      	strb	r3, [r7, #5]

#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, &data_buffer, 1, 1);
 800be2a:	1df9      	adds	r1, r7, #7
 800be2c:	2301      	movs	r3, #1
 800be2e:	2201      	movs	r2, #1
 800be30:	4803      	ldr	r0, [pc, #12]	; (800be40 <_SPI_SendByte+0x28>)
 800be32:	f7fd fa9f 	bl	8009374 <HAL_SPI_Transmit>
   	for(int d = 0; d < post_frame_delay ; d++)
   		asm("nop");

#endif

}
 800be36:	bf00      	nop
 800be38:	3708      	adds	r7, #8
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop
 800be40:	20001604 	.word	0x20001604

0800be44 <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b084      	sub	sp, #16
 800be48:	af00      	add	r7, sp, #0
 800be4a:	60f8      	str	r0, [r7, #12]
 800be4c:	60b9      	str	r1, [r7, #8]
 800be4e:	4611      	mov	r1, r2
 800be50:	461a      	mov	r2, r3
 800be52:	460b      	mov	r3, r1
 800be54:	71fb      	strb	r3, [r7, #7]
 800be56:	4613      	mov	r3, r2
 800be58:	71bb      	strb	r3, [r7, #6]

#ifdef USE_HAL_SPI
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)data_buffer, buffer_size, 2 );
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	b29a      	uxth	r2, r3
 800be5e:	2302      	movs	r3, #2
 800be60:	68f9      	ldr	r1, [r7, #12]
 800be62:	4803      	ldr	r0, [pc, #12]	; (800be70 <_SPI_SendByteMultiByte+0x2c>)
 800be64:	f7fd fa86 	bl	8009374 <HAL_SPI_Transmit>
   	for(int d = 0; d < post_frame_delay ; d++)
   		asm("nop");

#endif

}
 800be68:	bf00      	nop
 800be6a:	3710      	adds	r7, #16
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}
 800be70:	20001604 	.word	0x20001604

0800be74 <__errno>:
 800be74:	4b01      	ldr	r3, [pc, #4]	; (800be7c <__errno+0x8>)
 800be76:	6818      	ldr	r0, [r3, #0]
 800be78:	4770      	bx	lr
 800be7a:	bf00      	nop
 800be7c:	20001228 	.word	0x20001228

0800be80 <__libc_init_array>:
 800be80:	b570      	push	{r4, r5, r6, lr}
 800be82:	4e0d      	ldr	r6, [pc, #52]	; (800beb8 <__libc_init_array+0x38>)
 800be84:	4c0d      	ldr	r4, [pc, #52]	; (800bebc <__libc_init_array+0x3c>)
 800be86:	1ba4      	subs	r4, r4, r6
 800be88:	10a4      	asrs	r4, r4, #2
 800be8a:	2500      	movs	r5, #0
 800be8c:	42a5      	cmp	r5, r4
 800be8e:	d109      	bne.n	800bea4 <__libc_init_array+0x24>
 800be90:	4e0b      	ldr	r6, [pc, #44]	; (800bec0 <__libc_init_array+0x40>)
 800be92:	4c0c      	ldr	r4, [pc, #48]	; (800bec4 <__libc_init_array+0x44>)
 800be94:	f002 fc30 	bl	800e6f8 <_init>
 800be98:	1ba4      	subs	r4, r4, r6
 800be9a:	10a4      	asrs	r4, r4, #2
 800be9c:	2500      	movs	r5, #0
 800be9e:	42a5      	cmp	r5, r4
 800bea0:	d105      	bne.n	800beae <__libc_init_array+0x2e>
 800bea2:	bd70      	pop	{r4, r5, r6, pc}
 800bea4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bea8:	4798      	blx	r3
 800beaa:	3501      	adds	r5, #1
 800beac:	e7ee      	b.n	800be8c <__libc_init_array+0xc>
 800beae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800beb2:	4798      	blx	r3
 800beb4:	3501      	adds	r5, #1
 800beb6:	e7f2      	b.n	800be9e <__libc_init_array+0x1e>
 800beb8:	0800f148 	.word	0x0800f148
 800bebc:	0800f148 	.word	0x0800f148
 800bec0:	0800f148 	.word	0x0800f148
 800bec4:	0800f14c 	.word	0x0800f14c

0800bec8 <memset>:
 800bec8:	4402      	add	r2, r0
 800beca:	4603      	mov	r3, r0
 800becc:	4293      	cmp	r3, r2
 800bece:	d100      	bne.n	800bed2 <memset+0xa>
 800bed0:	4770      	bx	lr
 800bed2:	f803 1b01 	strb.w	r1, [r3], #1
 800bed6:	e7f9      	b.n	800becc <memset+0x4>

0800bed8 <__cvt>:
 800bed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bedc:	ec55 4b10 	vmov	r4, r5, d0
 800bee0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800bee2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bee6:	2d00      	cmp	r5, #0
 800bee8:	460e      	mov	r6, r1
 800beea:	4691      	mov	r9, r2
 800beec:	4619      	mov	r1, r3
 800beee:	bfb8      	it	lt
 800bef0:	4622      	movlt	r2, r4
 800bef2:	462b      	mov	r3, r5
 800bef4:	f027 0720 	bic.w	r7, r7, #32
 800bef8:	bfbb      	ittet	lt
 800befa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800befe:	461d      	movlt	r5, r3
 800bf00:	2300      	movge	r3, #0
 800bf02:	232d      	movlt	r3, #45	; 0x2d
 800bf04:	bfb8      	it	lt
 800bf06:	4614      	movlt	r4, r2
 800bf08:	2f46      	cmp	r7, #70	; 0x46
 800bf0a:	700b      	strb	r3, [r1, #0]
 800bf0c:	d004      	beq.n	800bf18 <__cvt+0x40>
 800bf0e:	2f45      	cmp	r7, #69	; 0x45
 800bf10:	d100      	bne.n	800bf14 <__cvt+0x3c>
 800bf12:	3601      	adds	r6, #1
 800bf14:	2102      	movs	r1, #2
 800bf16:	e000      	b.n	800bf1a <__cvt+0x42>
 800bf18:	2103      	movs	r1, #3
 800bf1a:	ab03      	add	r3, sp, #12
 800bf1c:	9301      	str	r3, [sp, #4]
 800bf1e:	ab02      	add	r3, sp, #8
 800bf20:	9300      	str	r3, [sp, #0]
 800bf22:	4632      	mov	r2, r6
 800bf24:	4653      	mov	r3, sl
 800bf26:	ec45 4b10 	vmov	d0, r4, r5
 800bf2a:	f000 fe25 	bl	800cb78 <_dtoa_r>
 800bf2e:	2f47      	cmp	r7, #71	; 0x47
 800bf30:	4680      	mov	r8, r0
 800bf32:	d102      	bne.n	800bf3a <__cvt+0x62>
 800bf34:	f019 0f01 	tst.w	r9, #1
 800bf38:	d026      	beq.n	800bf88 <__cvt+0xb0>
 800bf3a:	2f46      	cmp	r7, #70	; 0x46
 800bf3c:	eb08 0906 	add.w	r9, r8, r6
 800bf40:	d111      	bne.n	800bf66 <__cvt+0x8e>
 800bf42:	f898 3000 	ldrb.w	r3, [r8]
 800bf46:	2b30      	cmp	r3, #48	; 0x30
 800bf48:	d10a      	bne.n	800bf60 <__cvt+0x88>
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	4620      	mov	r0, r4
 800bf50:	4629      	mov	r1, r5
 800bf52:	f7f4 fde1 	bl	8000b18 <__aeabi_dcmpeq>
 800bf56:	b918      	cbnz	r0, 800bf60 <__cvt+0x88>
 800bf58:	f1c6 0601 	rsb	r6, r6, #1
 800bf5c:	f8ca 6000 	str.w	r6, [sl]
 800bf60:	f8da 3000 	ldr.w	r3, [sl]
 800bf64:	4499      	add	r9, r3
 800bf66:	2200      	movs	r2, #0
 800bf68:	2300      	movs	r3, #0
 800bf6a:	4620      	mov	r0, r4
 800bf6c:	4629      	mov	r1, r5
 800bf6e:	f7f4 fdd3 	bl	8000b18 <__aeabi_dcmpeq>
 800bf72:	b938      	cbnz	r0, 800bf84 <__cvt+0xac>
 800bf74:	2230      	movs	r2, #48	; 0x30
 800bf76:	9b03      	ldr	r3, [sp, #12]
 800bf78:	454b      	cmp	r3, r9
 800bf7a:	d205      	bcs.n	800bf88 <__cvt+0xb0>
 800bf7c:	1c59      	adds	r1, r3, #1
 800bf7e:	9103      	str	r1, [sp, #12]
 800bf80:	701a      	strb	r2, [r3, #0]
 800bf82:	e7f8      	b.n	800bf76 <__cvt+0x9e>
 800bf84:	f8cd 900c 	str.w	r9, [sp, #12]
 800bf88:	9b03      	ldr	r3, [sp, #12]
 800bf8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf8c:	eba3 0308 	sub.w	r3, r3, r8
 800bf90:	4640      	mov	r0, r8
 800bf92:	6013      	str	r3, [r2, #0]
 800bf94:	b004      	add	sp, #16
 800bf96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bf9a <__exponent>:
 800bf9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf9c:	2900      	cmp	r1, #0
 800bf9e:	4604      	mov	r4, r0
 800bfa0:	bfba      	itte	lt
 800bfa2:	4249      	neglt	r1, r1
 800bfa4:	232d      	movlt	r3, #45	; 0x2d
 800bfa6:	232b      	movge	r3, #43	; 0x2b
 800bfa8:	2909      	cmp	r1, #9
 800bfaa:	f804 2b02 	strb.w	r2, [r4], #2
 800bfae:	7043      	strb	r3, [r0, #1]
 800bfb0:	dd20      	ble.n	800bff4 <__exponent+0x5a>
 800bfb2:	f10d 0307 	add.w	r3, sp, #7
 800bfb6:	461f      	mov	r7, r3
 800bfb8:	260a      	movs	r6, #10
 800bfba:	fb91 f5f6 	sdiv	r5, r1, r6
 800bfbe:	fb06 1115 	mls	r1, r6, r5, r1
 800bfc2:	3130      	adds	r1, #48	; 0x30
 800bfc4:	2d09      	cmp	r5, #9
 800bfc6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bfca:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800bfce:	4629      	mov	r1, r5
 800bfd0:	dc09      	bgt.n	800bfe6 <__exponent+0x4c>
 800bfd2:	3130      	adds	r1, #48	; 0x30
 800bfd4:	3b02      	subs	r3, #2
 800bfd6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bfda:	42bb      	cmp	r3, r7
 800bfdc:	4622      	mov	r2, r4
 800bfde:	d304      	bcc.n	800bfea <__exponent+0x50>
 800bfe0:	1a10      	subs	r0, r2, r0
 800bfe2:	b003      	add	sp, #12
 800bfe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	e7e7      	b.n	800bfba <__exponent+0x20>
 800bfea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bfee:	f804 2b01 	strb.w	r2, [r4], #1
 800bff2:	e7f2      	b.n	800bfda <__exponent+0x40>
 800bff4:	2330      	movs	r3, #48	; 0x30
 800bff6:	4419      	add	r1, r3
 800bff8:	7083      	strb	r3, [r0, #2]
 800bffa:	1d02      	adds	r2, r0, #4
 800bffc:	70c1      	strb	r1, [r0, #3]
 800bffe:	e7ef      	b.n	800bfe0 <__exponent+0x46>

0800c000 <_printf_float>:
 800c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c004:	b08d      	sub	sp, #52	; 0x34
 800c006:	460c      	mov	r4, r1
 800c008:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800c00c:	4616      	mov	r6, r2
 800c00e:	461f      	mov	r7, r3
 800c010:	4605      	mov	r5, r0
 800c012:	f001 fce3 	bl	800d9dc <_localeconv_r>
 800c016:	6803      	ldr	r3, [r0, #0]
 800c018:	9304      	str	r3, [sp, #16]
 800c01a:	4618      	mov	r0, r3
 800c01c:	f7f4 f900 	bl	8000220 <strlen>
 800c020:	2300      	movs	r3, #0
 800c022:	930a      	str	r3, [sp, #40]	; 0x28
 800c024:	f8d8 3000 	ldr.w	r3, [r8]
 800c028:	9005      	str	r0, [sp, #20]
 800c02a:	3307      	adds	r3, #7
 800c02c:	f023 0307 	bic.w	r3, r3, #7
 800c030:	f103 0208 	add.w	r2, r3, #8
 800c034:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c038:	f8d4 b000 	ldr.w	fp, [r4]
 800c03c:	f8c8 2000 	str.w	r2, [r8]
 800c040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c044:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c048:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c04c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c050:	9307      	str	r3, [sp, #28]
 800c052:	f8cd 8018 	str.w	r8, [sp, #24]
 800c056:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c05a:	4ba7      	ldr	r3, [pc, #668]	; (800c2f8 <_printf_float+0x2f8>)
 800c05c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c060:	f7f4 fd8c 	bl	8000b7c <__aeabi_dcmpun>
 800c064:	bb70      	cbnz	r0, 800c0c4 <_printf_float+0xc4>
 800c066:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c06a:	4ba3      	ldr	r3, [pc, #652]	; (800c2f8 <_printf_float+0x2f8>)
 800c06c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c070:	f7f4 fd66 	bl	8000b40 <__aeabi_dcmple>
 800c074:	bb30      	cbnz	r0, 800c0c4 <_printf_float+0xc4>
 800c076:	2200      	movs	r2, #0
 800c078:	2300      	movs	r3, #0
 800c07a:	4640      	mov	r0, r8
 800c07c:	4649      	mov	r1, r9
 800c07e:	f7f4 fd55 	bl	8000b2c <__aeabi_dcmplt>
 800c082:	b110      	cbz	r0, 800c08a <_printf_float+0x8a>
 800c084:	232d      	movs	r3, #45	; 0x2d
 800c086:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c08a:	4a9c      	ldr	r2, [pc, #624]	; (800c2fc <_printf_float+0x2fc>)
 800c08c:	4b9c      	ldr	r3, [pc, #624]	; (800c300 <_printf_float+0x300>)
 800c08e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c092:	bf8c      	ite	hi
 800c094:	4690      	movhi	r8, r2
 800c096:	4698      	movls	r8, r3
 800c098:	2303      	movs	r3, #3
 800c09a:	f02b 0204 	bic.w	r2, fp, #4
 800c09e:	6123      	str	r3, [r4, #16]
 800c0a0:	6022      	str	r2, [r4, #0]
 800c0a2:	f04f 0900 	mov.w	r9, #0
 800c0a6:	9700      	str	r7, [sp, #0]
 800c0a8:	4633      	mov	r3, r6
 800c0aa:	aa0b      	add	r2, sp, #44	; 0x2c
 800c0ac:	4621      	mov	r1, r4
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	f000 f9e6 	bl	800c480 <_printf_common>
 800c0b4:	3001      	adds	r0, #1
 800c0b6:	f040 808d 	bne.w	800c1d4 <_printf_float+0x1d4>
 800c0ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c0be:	b00d      	add	sp, #52	; 0x34
 800c0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c4:	4642      	mov	r2, r8
 800c0c6:	464b      	mov	r3, r9
 800c0c8:	4640      	mov	r0, r8
 800c0ca:	4649      	mov	r1, r9
 800c0cc:	f7f4 fd56 	bl	8000b7c <__aeabi_dcmpun>
 800c0d0:	b110      	cbz	r0, 800c0d8 <_printf_float+0xd8>
 800c0d2:	4a8c      	ldr	r2, [pc, #560]	; (800c304 <_printf_float+0x304>)
 800c0d4:	4b8c      	ldr	r3, [pc, #560]	; (800c308 <_printf_float+0x308>)
 800c0d6:	e7da      	b.n	800c08e <_printf_float+0x8e>
 800c0d8:	6861      	ldr	r1, [r4, #4]
 800c0da:	1c4b      	adds	r3, r1, #1
 800c0dc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c0e0:	a80a      	add	r0, sp, #40	; 0x28
 800c0e2:	d13e      	bne.n	800c162 <_printf_float+0x162>
 800c0e4:	2306      	movs	r3, #6
 800c0e6:	6063      	str	r3, [r4, #4]
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c0ee:	ab09      	add	r3, sp, #36	; 0x24
 800c0f0:	9300      	str	r3, [sp, #0]
 800c0f2:	ec49 8b10 	vmov	d0, r8, r9
 800c0f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c0fa:	6022      	str	r2, [r4, #0]
 800c0fc:	f8cd a004 	str.w	sl, [sp, #4]
 800c100:	6861      	ldr	r1, [r4, #4]
 800c102:	4628      	mov	r0, r5
 800c104:	f7ff fee8 	bl	800bed8 <__cvt>
 800c108:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c10c:	2b47      	cmp	r3, #71	; 0x47
 800c10e:	4680      	mov	r8, r0
 800c110:	d109      	bne.n	800c126 <_printf_float+0x126>
 800c112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c114:	1cd8      	adds	r0, r3, #3
 800c116:	db02      	blt.n	800c11e <_printf_float+0x11e>
 800c118:	6862      	ldr	r2, [r4, #4]
 800c11a:	4293      	cmp	r3, r2
 800c11c:	dd47      	ble.n	800c1ae <_printf_float+0x1ae>
 800c11e:	f1aa 0a02 	sub.w	sl, sl, #2
 800c122:	fa5f fa8a 	uxtb.w	sl, sl
 800c126:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c12a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c12c:	d824      	bhi.n	800c178 <_printf_float+0x178>
 800c12e:	3901      	subs	r1, #1
 800c130:	4652      	mov	r2, sl
 800c132:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c136:	9109      	str	r1, [sp, #36]	; 0x24
 800c138:	f7ff ff2f 	bl	800bf9a <__exponent>
 800c13c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c13e:	1813      	adds	r3, r2, r0
 800c140:	2a01      	cmp	r2, #1
 800c142:	4681      	mov	r9, r0
 800c144:	6123      	str	r3, [r4, #16]
 800c146:	dc02      	bgt.n	800c14e <_printf_float+0x14e>
 800c148:	6822      	ldr	r2, [r4, #0]
 800c14a:	07d1      	lsls	r1, r2, #31
 800c14c:	d501      	bpl.n	800c152 <_printf_float+0x152>
 800c14e:	3301      	adds	r3, #1
 800c150:	6123      	str	r3, [r4, #16]
 800c152:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c156:	2b00      	cmp	r3, #0
 800c158:	d0a5      	beq.n	800c0a6 <_printf_float+0xa6>
 800c15a:	232d      	movs	r3, #45	; 0x2d
 800c15c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c160:	e7a1      	b.n	800c0a6 <_printf_float+0xa6>
 800c162:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c166:	f000 8177 	beq.w	800c458 <_printf_float+0x458>
 800c16a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c16e:	d1bb      	bne.n	800c0e8 <_printf_float+0xe8>
 800c170:	2900      	cmp	r1, #0
 800c172:	d1b9      	bne.n	800c0e8 <_printf_float+0xe8>
 800c174:	2301      	movs	r3, #1
 800c176:	e7b6      	b.n	800c0e6 <_printf_float+0xe6>
 800c178:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c17c:	d119      	bne.n	800c1b2 <_printf_float+0x1b2>
 800c17e:	2900      	cmp	r1, #0
 800c180:	6863      	ldr	r3, [r4, #4]
 800c182:	dd0c      	ble.n	800c19e <_printf_float+0x19e>
 800c184:	6121      	str	r1, [r4, #16]
 800c186:	b913      	cbnz	r3, 800c18e <_printf_float+0x18e>
 800c188:	6822      	ldr	r2, [r4, #0]
 800c18a:	07d2      	lsls	r2, r2, #31
 800c18c:	d502      	bpl.n	800c194 <_printf_float+0x194>
 800c18e:	3301      	adds	r3, #1
 800c190:	440b      	add	r3, r1
 800c192:	6123      	str	r3, [r4, #16]
 800c194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c196:	65a3      	str	r3, [r4, #88]	; 0x58
 800c198:	f04f 0900 	mov.w	r9, #0
 800c19c:	e7d9      	b.n	800c152 <_printf_float+0x152>
 800c19e:	b913      	cbnz	r3, 800c1a6 <_printf_float+0x1a6>
 800c1a0:	6822      	ldr	r2, [r4, #0]
 800c1a2:	07d0      	lsls	r0, r2, #31
 800c1a4:	d501      	bpl.n	800c1aa <_printf_float+0x1aa>
 800c1a6:	3302      	adds	r3, #2
 800c1a8:	e7f3      	b.n	800c192 <_printf_float+0x192>
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	e7f1      	b.n	800c192 <_printf_float+0x192>
 800c1ae:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c1b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	db05      	blt.n	800c1c6 <_printf_float+0x1c6>
 800c1ba:	6822      	ldr	r2, [r4, #0]
 800c1bc:	6123      	str	r3, [r4, #16]
 800c1be:	07d1      	lsls	r1, r2, #31
 800c1c0:	d5e8      	bpl.n	800c194 <_printf_float+0x194>
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	e7e5      	b.n	800c192 <_printf_float+0x192>
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	bfd4      	ite	le
 800c1ca:	f1c3 0302 	rsble	r3, r3, #2
 800c1ce:	2301      	movgt	r3, #1
 800c1d0:	4413      	add	r3, r2
 800c1d2:	e7de      	b.n	800c192 <_printf_float+0x192>
 800c1d4:	6823      	ldr	r3, [r4, #0]
 800c1d6:	055a      	lsls	r2, r3, #21
 800c1d8:	d407      	bmi.n	800c1ea <_printf_float+0x1ea>
 800c1da:	6923      	ldr	r3, [r4, #16]
 800c1dc:	4642      	mov	r2, r8
 800c1de:	4631      	mov	r1, r6
 800c1e0:	4628      	mov	r0, r5
 800c1e2:	47b8      	blx	r7
 800c1e4:	3001      	adds	r0, #1
 800c1e6:	d12b      	bne.n	800c240 <_printf_float+0x240>
 800c1e8:	e767      	b.n	800c0ba <_printf_float+0xba>
 800c1ea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c1ee:	f240 80dc 	bls.w	800c3aa <_printf_float+0x3aa>
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c1fa:	f7f4 fc8d 	bl	8000b18 <__aeabi_dcmpeq>
 800c1fe:	2800      	cmp	r0, #0
 800c200:	d033      	beq.n	800c26a <_printf_float+0x26a>
 800c202:	2301      	movs	r3, #1
 800c204:	4a41      	ldr	r2, [pc, #260]	; (800c30c <_printf_float+0x30c>)
 800c206:	4631      	mov	r1, r6
 800c208:	4628      	mov	r0, r5
 800c20a:	47b8      	blx	r7
 800c20c:	3001      	adds	r0, #1
 800c20e:	f43f af54 	beq.w	800c0ba <_printf_float+0xba>
 800c212:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c216:	429a      	cmp	r2, r3
 800c218:	db02      	blt.n	800c220 <_printf_float+0x220>
 800c21a:	6823      	ldr	r3, [r4, #0]
 800c21c:	07d8      	lsls	r0, r3, #31
 800c21e:	d50f      	bpl.n	800c240 <_printf_float+0x240>
 800c220:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c224:	4631      	mov	r1, r6
 800c226:	4628      	mov	r0, r5
 800c228:	47b8      	blx	r7
 800c22a:	3001      	adds	r0, #1
 800c22c:	f43f af45 	beq.w	800c0ba <_printf_float+0xba>
 800c230:	f04f 0800 	mov.w	r8, #0
 800c234:	f104 091a 	add.w	r9, r4, #26
 800c238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c23a:	3b01      	subs	r3, #1
 800c23c:	4543      	cmp	r3, r8
 800c23e:	dc09      	bgt.n	800c254 <_printf_float+0x254>
 800c240:	6823      	ldr	r3, [r4, #0]
 800c242:	079b      	lsls	r3, r3, #30
 800c244:	f100 8103 	bmi.w	800c44e <_printf_float+0x44e>
 800c248:	68e0      	ldr	r0, [r4, #12]
 800c24a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c24c:	4298      	cmp	r0, r3
 800c24e:	bfb8      	it	lt
 800c250:	4618      	movlt	r0, r3
 800c252:	e734      	b.n	800c0be <_printf_float+0xbe>
 800c254:	2301      	movs	r3, #1
 800c256:	464a      	mov	r2, r9
 800c258:	4631      	mov	r1, r6
 800c25a:	4628      	mov	r0, r5
 800c25c:	47b8      	blx	r7
 800c25e:	3001      	adds	r0, #1
 800c260:	f43f af2b 	beq.w	800c0ba <_printf_float+0xba>
 800c264:	f108 0801 	add.w	r8, r8, #1
 800c268:	e7e6      	b.n	800c238 <_printf_float+0x238>
 800c26a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	dc2b      	bgt.n	800c2c8 <_printf_float+0x2c8>
 800c270:	2301      	movs	r3, #1
 800c272:	4a26      	ldr	r2, [pc, #152]	; (800c30c <_printf_float+0x30c>)
 800c274:	4631      	mov	r1, r6
 800c276:	4628      	mov	r0, r5
 800c278:	47b8      	blx	r7
 800c27a:	3001      	adds	r0, #1
 800c27c:	f43f af1d 	beq.w	800c0ba <_printf_float+0xba>
 800c280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c282:	b923      	cbnz	r3, 800c28e <_printf_float+0x28e>
 800c284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c286:	b913      	cbnz	r3, 800c28e <_printf_float+0x28e>
 800c288:	6823      	ldr	r3, [r4, #0]
 800c28a:	07d9      	lsls	r1, r3, #31
 800c28c:	d5d8      	bpl.n	800c240 <_printf_float+0x240>
 800c28e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c292:	4631      	mov	r1, r6
 800c294:	4628      	mov	r0, r5
 800c296:	47b8      	blx	r7
 800c298:	3001      	adds	r0, #1
 800c29a:	f43f af0e 	beq.w	800c0ba <_printf_float+0xba>
 800c29e:	f04f 0900 	mov.w	r9, #0
 800c2a2:	f104 0a1a 	add.w	sl, r4, #26
 800c2a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2a8:	425b      	negs	r3, r3
 800c2aa:	454b      	cmp	r3, r9
 800c2ac:	dc01      	bgt.n	800c2b2 <_printf_float+0x2b2>
 800c2ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2b0:	e794      	b.n	800c1dc <_printf_float+0x1dc>
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	4652      	mov	r2, sl
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	47b8      	blx	r7
 800c2bc:	3001      	adds	r0, #1
 800c2be:	f43f aefc 	beq.w	800c0ba <_printf_float+0xba>
 800c2c2:	f109 0901 	add.w	r9, r9, #1
 800c2c6:	e7ee      	b.n	800c2a6 <_printf_float+0x2a6>
 800c2c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	bfa8      	it	ge
 800c2d0:	461a      	movge	r2, r3
 800c2d2:	2a00      	cmp	r2, #0
 800c2d4:	4691      	mov	r9, r2
 800c2d6:	dd07      	ble.n	800c2e8 <_printf_float+0x2e8>
 800c2d8:	4613      	mov	r3, r2
 800c2da:	4631      	mov	r1, r6
 800c2dc:	4642      	mov	r2, r8
 800c2de:	4628      	mov	r0, r5
 800c2e0:	47b8      	blx	r7
 800c2e2:	3001      	adds	r0, #1
 800c2e4:	f43f aee9 	beq.w	800c0ba <_printf_float+0xba>
 800c2e8:	f104 031a 	add.w	r3, r4, #26
 800c2ec:	f04f 0b00 	mov.w	fp, #0
 800c2f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c2f4:	9306      	str	r3, [sp, #24]
 800c2f6:	e015      	b.n	800c324 <_printf_float+0x324>
 800c2f8:	7fefffff 	.word	0x7fefffff
 800c2fc:	0800ee8c 	.word	0x0800ee8c
 800c300:	0800ee88 	.word	0x0800ee88
 800c304:	0800ee94 	.word	0x0800ee94
 800c308:	0800ee90 	.word	0x0800ee90
 800c30c:	0800ee98 	.word	0x0800ee98
 800c310:	2301      	movs	r3, #1
 800c312:	9a06      	ldr	r2, [sp, #24]
 800c314:	4631      	mov	r1, r6
 800c316:	4628      	mov	r0, r5
 800c318:	47b8      	blx	r7
 800c31a:	3001      	adds	r0, #1
 800c31c:	f43f aecd 	beq.w	800c0ba <_printf_float+0xba>
 800c320:	f10b 0b01 	add.w	fp, fp, #1
 800c324:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c328:	ebaa 0309 	sub.w	r3, sl, r9
 800c32c:	455b      	cmp	r3, fp
 800c32e:	dcef      	bgt.n	800c310 <_printf_float+0x310>
 800c330:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c334:	429a      	cmp	r2, r3
 800c336:	44d0      	add	r8, sl
 800c338:	db15      	blt.n	800c366 <_printf_float+0x366>
 800c33a:	6823      	ldr	r3, [r4, #0]
 800c33c:	07da      	lsls	r2, r3, #31
 800c33e:	d412      	bmi.n	800c366 <_printf_float+0x366>
 800c340:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c342:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c344:	eba3 020a 	sub.w	r2, r3, sl
 800c348:	eba3 0a01 	sub.w	sl, r3, r1
 800c34c:	4592      	cmp	sl, r2
 800c34e:	bfa8      	it	ge
 800c350:	4692      	movge	sl, r2
 800c352:	f1ba 0f00 	cmp.w	sl, #0
 800c356:	dc0e      	bgt.n	800c376 <_printf_float+0x376>
 800c358:	f04f 0800 	mov.w	r8, #0
 800c35c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c360:	f104 091a 	add.w	r9, r4, #26
 800c364:	e019      	b.n	800c39a <_printf_float+0x39a>
 800c366:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c36a:	4631      	mov	r1, r6
 800c36c:	4628      	mov	r0, r5
 800c36e:	47b8      	blx	r7
 800c370:	3001      	adds	r0, #1
 800c372:	d1e5      	bne.n	800c340 <_printf_float+0x340>
 800c374:	e6a1      	b.n	800c0ba <_printf_float+0xba>
 800c376:	4653      	mov	r3, sl
 800c378:	4642      	mov	r2, r8
 800c37a:	4631      	mov	r1, r6
 800c37c:	4628      	mov	r0, r5
 800c37e:	47b8      	blx	r7
 800c380:	3001      	adds	r0, #1
 800c382:	d1e9      	bne.n	800c358 <_printf_float+0x358>
 800c384:	e699      	b.n	800c0ba <_printf_float+0xba>
 800c386:	2301      	movs	r3, #1
 800c388:	464a      	mov	r2, r9
 800c38a:	4631      	mov	r1, r6
 800c38c:	4628      	mov	r0, r5
 800c38e:	47b8      	blx	r7
 800c390:	3001      	adds	r0, #1
 800c392:	f43f ae92 	beq.w	800c0ba <_printf_float+0xba>
 800c396:	f108 0801 	add.w	r8, r8, #1
 800c39a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c39e:	1a9b      	subs	r3, r3, r2
 800c3a0:	eba3 030a 	sub.w	r3, r3, sl
 800c3a4:	4543      	cmp	r3, r8
 800c3a6:	dcee      	bgt.n	800c386 <_printf_float+0x386>
 800c3a8:	e74a      	b.n	800c240 <_printf_float+0x240>
 800c3aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3ac:	2a01      	cmp	r2, #1
 800c3ae:	dc01      	bgt.n	800c3b4 <_printf_float+0x3b4>
 800c3b0:	07db      	lsls	r3, r3, #31
 800c3b2:	d53a      	bpl.n	800c42a <_printf_float+0x42a>
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	4642      	mov	r2, r8
 800c3b8:	4631      	mov	r1, r6
 800c3ba:	4628      	mov	r0, r5
 800c3bc:	47b8      	blx	r7
 800c3be:	3001      	adds	r0, #1
 800c3c0:	f43f ae7b 	beq.w	800c0ba <_printf_float+0xba>
 800c3c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c3c8:	4631      	mov	r1, r6
 800c3ca:	4628      	mov	r0, r5
 800c3cc:	47b8      	blx	r7
 800c3ce:	3001      	adds	r0, #1
 800c3d0:	f108 0801 	add.w	r8, r8, #1
 800c3d4:	f43f ae71 	beq.w	800c0ba <_printf_float+0xba>
 800c3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3da:	2200      	movs	r2, #0
 800c3dc:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800c3e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	f7f4 fb97 	bl	8000b18 <__aeabi_dcmpeq>
 800c3ea:	b9c8      	cbnz	r0, 800c420 <_printf_float+0x420>
 800c3ec:	4653      	mov	r3, sl
 800c3ee:	4642      	mov	r2, r8
 800c3f0:	4631      	mov	r1, r6
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	47b8      	blx	r7
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	d10e      	bne.n	800c418 <_printf_float+0x418>
 800c3fa:	e65e      	b.n	800c0ba <_printf_float+0xba>
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	4652      	mov	r2, sl
 800c400:	4631      	mov	r1, r6
 800c402:	4628      	mov	r0, r5
 800c404:	47b8      	blx	r7
 800c406:	3001      	adds	r0, #1
 800c408:	f43f ae57 	beq.w	800c0ba <_printf_float+0xba>
 800c40c:	f108 0801 	add.w	r8, r8, #1
 800c410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c412:	3b01      	subs	r3, #1
 800c414:	4543      	cmp	r3, r8
 800c416:	dcf1      	bgt.n	800c3fc <_printf_float+0x3fc>
 800c418:	464b      	mov	r3, r9
 800c41a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c41e:	e6de      	b.n	800c1de <_printf_float+0x1de>
 800c420:	f04f 0800 	mov.w	r8, #0
 800c424:	f104 0a1a 	add.w	sl, r4, #26
 800c428:	e7f2      	b.n	800c410 <_printf_float+0x410>
 800c42a:	2301      	movs	r3, #1
 800c42c:	e7df      	b.n	800c3ee <_printf_float+0x3ee>
 800c42e:	2301      	movs	r3, #1
 800c430:	464a      	mov	r2, r9
 800c432:	4631      	mov	r1, r6
 800c434:	4628      	mov	r0, r5
 800c436:	47b8      	blx	r7
 800c438:	3001      	adds	r0, #1
 800c43a:	f43f ae3e 	beq.w	800c0ba <_printf_float+0xba>
 800c43e:	f108 0801 	add.w	r8, r8, #1
 800c442:	68e3      	ldr	r3, [r4, #12]
 800c444:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c446:	1a9b      	subs	r3, r3, r2
 800c448:	4543      	cmp	r3, r8
 800c44a:	dcf0      	bgt.n	800c42e <_printf_float+0x42e>
 800c44c:	e6fc      	b.n	800c248 <_printf_float+0x248>
 800c44e:	f04f 0800 	mov.w	r8, #0
 800c452:	f104 0919 	add.w	r9, r4, #25
 800c456:	e7f4      	b.n	800c442 <_printf_float+0x442>
 800c458:	2900      	cmp	r1, #0
 800c45a:	f43f ae8b 	beq.w	800c174 <_printf_float+0x174>
 800c45e:	2300      	movs	r3, #0
 800c460:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c464:	ab09      	add	r3, sp, #36	; 0x24
 800c466:	9300      	str	r3, [sp, #0]
 800c468:	ec49 8b10 	vmov	d0, r8, r9
 800c46c:	6022      	str	r2, [r4, #0]
 800c46e:	f8cd a004 	str.w	sl, [sp, #4]
 800c472:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c476:	4628      	mov	r0, r5
 800c478:	f7ff fd2e 	bl	800bed8 <__cvt>
 800c47c:	4680      	mov	r8, r0
 800c47e:	e648      	b.n	800c112 <_printf_float+0x112>

0800c480 <_printf_common>:
 800c480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c484:	4691      	mov	r9, r2
 800c486:	461f      	mov	r7, r3
 800c488:	688a      	ldr	r2, [r1, #8]
 800c48a:	690b      	ldr	r3, [r1, #16]
 800c48c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c490:	4293      	cmp	r3, r2
 800c492:	bfb8      	it	lt
 800c494:	4613      	movlt	r3, r2
 800c496:	f8c9 3000 	str.w	r3, [r9]
 800c49a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c49e:	4606      	mov	r6, r0
 800c4a0:	460c      	mov	r4, r1
 800c4a2:	b112      	cbz	r2, 800c4aa <_printf_common+0x2a>
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	f8c9 3000 	str.w	r3, [r9]
 800c4aa:	6823      	ldr	r3, [r4, #0]
 800c4ac:	0699      	lsls	r1, r3, #26
 800c4ae:	bf42      	ittt	mi
 800c4b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c4b4:	3302      	addmi	r3, #2
 800c4b6:	f8c9 3000 	strmi.w	r3, [r9]
 800c4ba:	6825      	ldr	r5, [r4, #0]
 800c4bc:	f015 0506 	ands.w	r5, r5, #6
 800c4c0:	d107      	bne.n	800c4d2 <_printf_common+0x52>
 800c4c2:	f104 0a19 	add.w	sl, r4, #25
 800c4c6:	68e3      	ldr	r3, [r4, #12]
 800c4c8:	f8d9 2000 	ldr.w	r2, [r9]
 800c4cc:	1a9b      	subs	r3, r3, r2
 800c4ce:	42ab      	cmp	r3, r5
 800c4d0:	dc28      	bgt.n	800c524 <_printf_common+0xa4>
 800c4d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c4d6:	6822      	ldr	r2, [r4, #0]
 800c4d8:	3300      	adds	r3, #0
 800c4da:	bf18      	it	ne
 800c4dc:	2301      	movne	r3, #1
 800c4de:	0692      	lsls	r2, r2, #26
 800c4e0:	d42d      	bmi.n	800c53e <_printf_common+0xbe>
 800c4e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c4e6:	4639      	mov	r1, r7
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	47c0      	blx	r8
 800c4ec:	3001      	adds	r0, #1
 800c4ee:	d020      	beq.n	800c532 <_printf_common+0xb2>
 800c4f0:	6823      	ldr	r3, [r4, #0]
 800c4f2:	68e5      	ldr	r5, [r4, #12]
 800c4f4:	f8d9 2000 	ldr.w	r2, [r9]
 800c4f8:	f003 0306 	and.w	r3, r3, #6
 800c4fc:	2b04      	cmp	r3, #4
 800c4fe:	bf08      	it	eq
 800c500:	1aad      	subeq	r5, r5, r2
 800c502:	68a3      	ldr	r3, [r4, #8]
 800c504:	6922      	ldr	r2, [r4, #16]
 800c506:	bf0c      	ite	eq
 800c508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c50c:	2500      	movne	r5, #0
 800c50e:	4293      	cmp	r3, r2
 800c510:	bfc4      	itt	gt
 800c512:	1a9b      	subgt	r3, r3, r2
 800c514:	18ed      	addgt	r5, r5, r3
 800c516:	f04f 0900 	mov.w	r9, #0
 800c51a:	341a      	adds	r4, #26
 800c51c:	454d      	cmp	r5, r9
 800c51e:	d11a      	bne.n	800c556 <_printf_common+0xd6>
 800c520:	2000      	movs	r0, #0
 800c522:	e008      	b.n	800c536 <_printf_common+0xb6>
 800c524:	2301      	movs	r3, #1
 800c526:	4652      	mov	r2, sl
 800c528:	4639      	mov	r1, r7
 800c52a:	4630      	mov	r0, r6
 800c52c:	47c0      	blx	r8
 800c52e:	3001      	adds	r0, #1
 800c530:	d103      	bne.n	800c53a <_printf_common+0xba>
 800c532:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c53a:	3501      	adds	r5, #1
 800c53c:	e7c3      	b.n	800c4c6 <_printf_common+0x46>
 800c53e:	18e1      	adds	r1, r4, r3
 800c540:	1c5a      	adds	r2, r3, #1
 800c542:	2030      	movs	r0, #48	; 0x30
 800c544:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c548:	4422      	add	r2, r4
 800c54a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c54e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c552:	3302      	adds	r3, #2
 800c554:	e7c5      	b.n	800c4e2 <_printf_common+0x62>
 800c556:	2301      	movs	r3, #1
 800c558:	4622      	mov	r2, r4
 800c55a:	4639      	mov	r1, r7
 800c55c:	4630      	mov	r0, r6
 800c55e:	47c0      	blx	r8
 800c560:	3001      	adds	r0, #1
 800c562:	d0e6      	beq.n	800c532 <_printf_common+0xb2>
 800c564:	f109 0901 	add.w	r9, r9, #1
 800c568:	e7d8      	b.n	800c51c <_printf_common+0x9c>
	...

0800c56c <_printf_i>:
 800c56c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c570:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c574:	460c      	mov	r4, r1
 800c576:	7e09      	ldrb	r1, [r1, #24]
 800c578:	b085      	sub	sp, #20
 800c57a:	296e      	cmp	r1, #110	; 0x6e
 800c57c:	4617      	mov	r7, r2
 800c57e:	4606      	mov	r6, r0
 800c580:	4698      	mov	r8, r3
 800c582:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c584:	f000 80b3 	beq.w	800c6ee <_printf_i+0x182>
 800c588:	d822      	bhi.n	800c5d0 <_printf_i+0x64>
 800c58a:	2963      	cmp	r1, #99	; 0x63
 800c58c:	d036      	beq.n	800c5fc <_printf_i+0x90>
 800c58e:	d80a      	bhi.n	800c5a6 <_printf_i+0x3a>
 800c590:	2900      	cmp	r1, #0
 800c592:	f000 80b9 	beq.w	800c708 <_printf_i+0x19c>
 800c596:	2958      	cmp	r1, #88	; 0x58
 800c598:	f000 8083 	beq.w	800c6a2 <_printf_i+0x136>
 800c59c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c5a0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c5a4:	e032      	b.n	800c60c <_printf_i+0xa0>
 800c5a6:	2964      	cmp	r1, #100	; 0x64
 800c5a8:	d001      	beq.n	800c5ae <_printf_i+0x42>
 800c5aa:	2969      	cmp	r1, #105	; 0x69
 800c5ac:	d1f6      	bne.n	800c59c <_printf_i+0x30>
 800c5ae:	6820      	ldr	r0, [r4, #0]
 800c5b0:	6813      	ldr	r3, [r2, #0]
 800c5b2:	0605      	lsls	r5, r0, #24
 800c5b4:	f103 0104 	add.w	r1, r3, #4
 800c5b8:	d52a      	bpl.n	800c610 <_printf_i+0xa4>
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	6011      	str	r1, [r2, #0]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da03      	bge.n	800c5ca <_printf_i+0x5e>
 800c5c2:	222d      	movs	r2, #45	; 0x2d
 800c5c4:	425b      	negs	r3, r3
 800c5c6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c5ca:	486f      	ldr	r0, [pc, #444]	; (800c788 <_printf_i+0x21c>)
 800c5cc:	220a      	movs	r2, #10
 800c5ce:	e039      	b.n	800c644 <_printf_i+0xd8>
 800c5d0:	2973      	cmp	r1, #115	; 0x73
 800c5d2:	f000 809d 	beq.w	800c710 <_printf_i+0x1a4>
 800c5d6:	d808      	bhi.n	800c5ea <_printf_i+0x7e>
 800c5d8:	296f      	cmp	r1, #111	; 0x6f
 800c5da:	d020      	beq.n	800c61e <_printf_i+0xb2>
 800c5dc:	2970      	cmp	r1, #112	; 0x70
 800c5de:	d1dd      	bne.n	800c59c <_printf_i+0x30>
 800c5e0:	6823      	ldr	r3, [r4, #0]
 800c5e2:	f043 0320 	orr.w	r3, r3, #32
 800c5e6:	6023      	str	r3, [r4, #0]
 800c5e8:	e003      	b.n	800c5f2 <_printf_i+0x86>
 800c5ea:	2975      	cmp	r1, #117	; 0x75
 800c5ec:	d017      	beq.n	800c61e <_printf_i+0xb2>
 800c5ee:	2978      	cmp	r1, #120	; 0x78
 800c5f0:	d1d4      	bne.n	800c59c <_printf_i+0x30>
 800c5f2:	2378      	movs	r3, #120	; 0x78
 800c5f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c5f8:	4864      	ldr	r0, [pc, #400]	; (800c78c <_printf_i+0x220>)
 800c5fa:	e055      	b.n	800c6a8 <_printf_i+0x13c>
 800c5fc:	6813      	ldr	r3, [r2, #0]
 800c5fe:	1d19      	adds	r1, r3, #4
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	6011      	str	r1, [r2, #0]
 800c604:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c608:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c60c:	2301      	movs	r3, #1
 800c60e:	e08c      	b.n	800c72a <_printf_i+0x1be>
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	6011      	str	r1, [r2, #0]
 800c614:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c618:	bf18      	it	ne
 800c61a:	b21b      	sxthne	r3, r3
 800c61c:	e7cf      	b.n	800c5be <_printf_i+0x52>
 800c61e:	6813      	ldr	r3, [r2, #0]
 800c620:	6825      	ldr	r5, [r4, #0]
 800c622:	1d18      	adds	r0, r3, #4
 800c624:	6010      	str	r0, [r2, #0]
 800c626:	0628      	lsls	r0, r5, #24
 800c628:	d501      	bpl.n	800c62e <_printf_i+0xc2>
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	e002      	b.n	800c634 <_printf_i+0xc8>
 800c62e:	0668      	lsls	r0, r5, #25
 800c630:	d5fb      	bpl.n	800c62a <_printf_i+0xbe>
 800c632:	881b      	ldrh	r3, [r3, #0]
 800c634:	4854      	ldr	r0, [pc, #336]	; (800c788 <_printf_i+0x21c>)
 800c636:	296f      	cmp	r1, #111	; 0x6f
 800c638:	bf14      	ite	ne
 800c63a:	220a      	movne	r2, #10
 800c63c:	2208      	moveq	r2, #8
 800c63e:	2100      	movs	r1, #0
 800c640:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c644:	6865      	ldr	r5, [r4, #4]
 800c646:	60a5      	str	r5, [r4, #8]
 800c648:	2d00      	cmp	r5, #0
 800c64a:	f2c0 8095 	blt.w	800c778 <_printf_i+0x20c>
 800c64e:	6821      	ldr	r1, [r4, #0]
 800c650:	f021 0104 	bic.w	r1, r1, #4
 800c654:	6021      	str	r1, [r4, #0]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d13d      	bne.n	800c6d6 <_printf_i+0x16a>
 800c65a:	2d00      	cmp	r5, #0
 800c65c:	f040 808e 	bne.w	800c77c <_printf_i+0x210>
 800c660:	4665      	mov	r5, ip
 800c662:	2a08      	cmp	r2, #8
 800c664:	d10b      	bne.n	800c67e <_printf_i+0x112>
 800c666:	6823      	ldr	r3, [r4, #0]
 800c668:	07db      	lsls	r3, r3, #31
 800c66a:	d508      	bpl.n	800c67e <_printf_i+0x112>
 800c66c:	6923      	ldr	r3, [r4, #16]
 800c66e:	6862      	ldr	r2, [r4, #4]
 800c670:	429a      	cmp	r2, r3
 800c672:	bfde      	ittt	le
 800c674:	2330      	movle	r3, #48	; 0x30
 800c676:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c67a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c67e:	ebac 0305 	sub.w	r3, ip, r5
 800c682:	6123      	str	r3, [r4, #16]
 800c684:	f8cd 8000 	str.w	r8, [sp]
 800c688:	463b      	mov	r3, r7
 800c68a:	aa03      	add	r2, sp, #12
 800c68c:	4621      	mov	r1, r4
 800c68e:	4630      	mov	r0, r6
 800c690:	f7ff fef6 	bl	800c480 <_printf_common>
 800c694:	3001      	adds	r0, #1
 800c696:	d14d      	bne.n	800c734 <_printf_i+0x1c8>
 800c698:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c69c:	b005      	add	sp, #20
 800c69e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6a2:	4839      	ldr	r0, [pc, #228]	; (800c788 <_printf_i+0x21c>)
 800c6a4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c6a8:	6813      	ldr	r3, [r2, #0]
 800c6aa:	6821      	ldr	r1, [r4, #0]
 800c6ac:	1d1d      	adds	r5, r3, #4
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	6015      	str	r5, [r2, #0]
 800c6b2:	060a      	lsls	r2, r1, #24
 800c6b4:	d50b      	bpl.n	800c6ce <_printf_i+0x162>
 800c6b6:	07ca      	lsls	r2, r1, #31
 800c6b8:	bf44      	itt	mi
 800c6ba:	f041 0120 	orrmi.w	r1, r1, #32
 800c6be:	6021      	strmi	r1, [r4, #0]
 800c6c0:	b91b      	cbnz	r3, 800c6ca <_printf_i+0x15e>
 800c6c2:	6822      	ldr	r2, [r4, #0]
 800c6c4:	f022 0220 	bic.w	r2, r2, #32
 800c6c8:	6022      	str	r2, [r4, #0]
 800c6ca:	2210      	movs	r2, #16
 800c6cc:	e7b7      	b.n	800c63e <_printf_i+0xd2>
 800c6ce:	064d      	lsls	r5, r1, #25
 800c6d0:	bf48      	it	mi
 800c6d2:	b29b      	uxthmi	r3, r3
 800c6d4:	e7ef      	b.n	800c6b6 <_printf_i+0x14a>
 800c6d6:	4665      	mov	r5, ip
 800c6d8:	fbb3 f1f2 	udiv	r1, r3, r2
 800c6dc:	fb02 3311 	mls	r3, r2, r1, r3
 800c6e0:	5cc3      	ldrb	r3, [r0, r3]
 800c6e2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c6e6:	460b      	mov	r3, r1
 800c6e8:	2900      	cmp	r1, #0
 800c6ea:	d1f5      	bne.n	800c6d8 <_printf_i+0x16c>
 800c6ec:	e7b9      	b.n	800c662 <_printf_i+0xf6>
 800c6ee:	6813      	ldr	r3, [r2, #0]
 800c6f0:	6825      	ldr	r5, [r4, #0]
 800c6f2:	6961      	ldr	r1, [r4, #20]
 800c6f4:	1d18      	adds	r0, r3, #4
 800c6f6:	6010      	str	r0, [r2, #0]
 800c6f8:	0628      	lsls	r0, r5, #24
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	d501      	bpl.n	800c702 <_printf_i+0x196>
 800c6fe:	6019      	str	r1, [r3, #0]
 800c700:	e002      	b.n	800c708 <_printf_i+0x19c>
 800c702:	066a      	lsls	r2, r5, #25
 800c704:	d5fb      	bpl.n	800c6fe <_printf_i+0x192>
 800c706:	8019      	strh	r1, [r3, #0]
 800c708:	2300      	movs	r3, #0
 800c70a:	6123      	str	r3, [r4, #16]
 800c70c:	4665      	mov	r5, ip
 800c70e:	e7b9      	b.n	800c684 <_printf_i+0x118>
 800c710:	6813      	ldr	r3, [r2, #0]
 800c712:	1d19      	adds	r1, r3, #4
 800c714:	6011      	str	r1, [r2, #0]
 800c716:	681d      	ldr	r5, [r3, #0]
 800c718:	6862      	ldr	r2, [r4, #4]
 800c71a:	2100      	movs	r1, #0
 800c71c:	4628      	mov	r0, r5
 800c71e:	f7f3 fd87 	bl	8000230 <memchr>
 800c722:	b108      	cbz	r0, 800c728 <_printf_i+0x1bc>
 800c724:	1b40      	subs	r0, r0, r5
 800c726:	6060      	str	r0, [r4, #4]
 800c728:	6863      	ldr	r3, [r4, #4]
 800c72a:	6123      	str	r3, [r4, #16]
 800c72c:	2300      	movs	r3, #0
 800c72e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c732:	e7a7      	b.n	800c684 <_printf_i+0x118>
 800c734:	6923      	ldr	r3, [r4, #16]
 800c736:	462a      	mov	r2, r5
 800c738:	4639      	mov	r1, r7
 800c73a:	4630      	mov	r0, r6
 800c73c:	47c0      	blx	r8
 800c73e:	3001      	adds	r0, #1
 800c740:	d0aa      	beq.n	800c698 <_printf_i+0x12c>
 800c742:	6823      	ldr	r3, [r4, #0]
 800c744:	079b      	lsls	r3, r3, #30
 800c746:	d413      	bmi.n	800c770 <_printf_i+0x204>
 800c748:	68e0      	ldr	r0, [r4, #12]
 800c74a:	9b03      	ldr	r3, [sp, #12]
 800c74c:	4298      	cmp	r0, r3
 800c74e:	bfb8      	it	lt
 800c750:	4618      	movlt	r0, r3
 800c752:	e7a3      	b.n	800c69c <_printf_i+0x130>
 800c754:	2301      	movs	r3, #1
 800c756:	464a      	mov	r2, r9
 800c758:	4639      	mov	r1, r7
 800c75a:	4630      	mov	r0, r6
 800c75c:	47c0      	blx	r8
 800c75e:	3001      	adds	r0, #1
 800c760:	d09a      	beq.n	800c698 <_printf_i+0x12c>
 800c762:	3501      	adds	r5, #1
 800c764:	68e3      	ldr	r3, [r4, #12]
 800c766:	9a03      	ldr	r2, [sp, #12]
 800c768:	1a9b      	subs	r3, r3, r2
 800c76a:	42ab      	cmp	r3, r5
 800c76c:	dcf2      	bgt.n	800c754 <_printf_i+0x1e8>
 800c76e:	e7eb      	b.n	800c748 <_printf_i+0x1dc>
 800c770:	2500      	movs	r5, #0
 800c772:	f104 0919 	add.w	r9, r4, #25
 800c776:	e7f5      	b.n	800c764 <_printf_i+0x1f8>
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d1ac      	bne.n	800c6d6 <_printf_i+0x16a>
 800c77c:	7803      	ldrb	r3, [r0, #0]
 800c77e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c782:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c786:	e76c      	b.n	800c662 <_printf_i+0xf6>
 800c788:	0800ee9a 	.word	0x0800ee9a
 800c78c:	0800eeab 	.word	0x0800eeab

0800c790 <_puts_r>:
 800c790:	b570      	push	{r4, r5, r6, lr}
 800c792:	460e      	mov	r6, r1
 800c794:	4605      	mov	r5, r0
 800c796:	b118      	cbz	r0, 800c7a0 <_puts_r+0x10>
 800c798:	6983      	ldr	r3, [r0, #24]
 800c79a:	b90b      	cbnz	r3, 800c7a0 <_puts_r+0x10>
 800c79c:	f001 f894 	bl	800d8c8 <__sinit>
 800c7a0:	69ab      	ldr	r3, [r5, #24]
 800c7a2:	68ac      	ldr	r4, [r5, #8]
 800c7a4:	b913      	cbnz	r3, 800c7ac <_puts_r+0x1c>
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	f001 f88e 	bl	800d8c8 <__sinit>
 800c7ac:	4b23      	ldr	r3, [pc, #140]	; (800c83c <_puts_r+0xac>)
 800c7ae:	429c      	cmp	r4, r3
 800c7b0:	d117      	bne.n	800c7e2 <_puts_r+0x52>
 800c7b2:	686c      	ldr	r4, [r5, #4]
 800c7b4:	89a3      	ldrh	r3, [r4, #12]
 800c7b6:	071b      	lsls	r3, r3, #28
 800c7b8:	d51d      	bpl.n	800c7f6 <_puts_r+0x66>
 800c7ba:	6923      	ldr	r3, [r4, #16]
 800c7bc:	b1db      	cbz	r3, 800c7f6 <_puts_r+0x66>
 800c7be:	3e01      	subs	r6, #1
 800c7c0:	68a3      	ldr	r3, [r4, #8]
 800c7c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c7c6:	3b01      	subs	r3, #1
 800c7c8:	60a3      	str	r3, [r4, #8]
 800c7ca:	b9e9      	cbnz	r1, 800c808 <_puts_r+0x78>
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	da2e      	bge.n	800c82e <_puts_r+0x9e>
 800c7d0:	4622      	mov	r2, r4
 800c7d2:	210a      	movs	r1, #10
 800c7d4:	4628      	mov	r0, r5
 800c7d6:	f000 f883 	bl	800c8e0 <__swbuf_r>
 800c7da:	3001      	adds	r0, #1
 800c7dc:	d011      	beq.n	800c802 <_puts_r+0x72>
 800c7de:	200a      	movs	r0, #10
 800c7e0:	e011      	b.n	800c806 <_puts_r+0x76>
 800c7e2:	4b17      	ldr	r3, [pc, #92]	; (800c840 <_puts_r+0xb0>)
 800c7e4:	429c      	cmp	r4, r3
 800c7e6:	d101      	bne.n	800c7ec <_puts_r+0x5c>
 800c7e8:	68ac      	ldr	r4, [r5, #8]
 800c7ea:	e7e3      	b.n	800c7b4 <_puts_r+0x24>
 800c7ec:	4b15      	ldr	r3, [pc, #84]	; (800c844 <_puts_r+0xb4>)
 800c7ee:	429c      	cmp	r4, r3
 800c7f0:	bf08      	it	eq
 800c7f2:	68ec      	ldreq	r4, [r5, #12]
 800c7f4:	e7de      	b.n	800c7b4 <_puts_r+0x24>
 800c7f6:	4621      	mov	r1, r4
 800c7f8:	4628      	mov	r0, r5
 800c7fa:	f000 f8c3 	bl	800c984 <__swsetup_r>
 800c7fe:	2800      	cmp	r0, #0
 800c800:	d0dd      	beq.n	800c7be <_puts_r+0x2e>
 800c802:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c806:	bd70      	pop	{r4, r5, r6, pc}
 800c808:	2b00      	cmp	r3, #0
 800c80a:	da04      	bge.n	800c816 <_puts_r+0x86>
 800c80c:	69a2      	ldr	r2, [r4, #24]
 800c80e:	429a      	cmp	r2, r3
 800c810:	dc06      	bgt.n	800c820 <_puts_r+0x90>
 800c812:	290a      	cmp	r1, #10
 800c814:	d004      	beq.n	800c820 <_puts_r+0x90>
 800c816:	6823      	ldr	r3, [r4, #0]
 800c818:	1c5a      	adds	r2, r3, #1
 800c81a:	6022      	str	r2, [r4, #0]
 800c81c:	7019      	strb	r1, [r3, #0]
 800c81e:	e7cf      	b.n	800c7c0 <_puts_r+0x30>
 800c820:	4622      	mov	r2, r4
 800c822:	4628      	mov	r0, r5
 800c824:	f000 f85c 	bl	800c8e0 <__swbuf_r>
 800c828:	3001      	adds	r0, #1
 800c82a:	d1c9      	bne.n	800c7c0 <_puts_r+0x30>
 800c82c:	e7e9      	b.n	800c802 <_puts_r+0x72>
 800c82e:	6823      	ldr	r3, [r4, #0]
 800c830:	200a      	movs	r0, #10
 800c832:	1c5a      	adds	r2, r3, #1
 800c834:	6022      	str	r2, [r4, #0]
 800c836:	7018      	strb	r0, [r3, #0]
 800c838:	e7e5      	b.n	800c806 <_puts_r+0x76>
 800c83a:	bf00      	nop
 800c83c:	0800eeec 	.word	0x0800eeec
 800c840:	0800ef0c 	.word	0x0800ef0c
 800c844:	0800eecc 	.word	0x0800eecc

0800c848 <puts>:
 800c848:	4b02      	ldr	r3, [pc, #8]	; (800c854 <puts+0xc>)
 800c84a:	4601      	mov	r1, r0
 800c84c:	6818      	ldr	r0, [r3, #0]
 800c84e:	f7ff bf9f 	b.w	800c790 <_puts_r>
 800c852:	bf00      	nop
 800c854:	20001228 	.word	0x20001228

0800c858 <sniprintf>:
 800c858:	b40c      	push	{r2, r3}
 800c85a:	b530      	push	{r4, r5, lr}
 800c85c:	4b17      	ldr	r3, [pc, #92]	; (800c8bc <sniprintf+0x64>)
 800c85e:	1e0c      	subs	r4, r1, #0
 800c860:	b09d      	sub	sp, #116	; 0x74
 800c862:	681d      	ldr	r5, [r3, #0]
 800c864:	da08      	bge.n	800c878 <sniprintf+0x20>
 800c866:	238b      	movs	r3, #139	; 0x8b
 800c868:	602b      	str	r3, [r5, #0]
 800c86a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c86e:	b01d      	add	sp, #116	; 0x74
 800c870:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c874:	b002      	add	sp, #8
 800c876:	4770      	bx	lr
 800c878:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c87c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c880:	bf14      	ite	ne
 800c882:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800c886:	4623      	moveq	r3, r4
 800c888:	9304      	str	r3, [sp, #16]
 800c88a:	9307      	str	r3, [sp, #28]
 800c88c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c890:	9002      	str	r0, [sp, #8]
 800c892:	9006      	str	r0, [sp, #24]
 800c894:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c898:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c89a:	ab21      	add	r3, sp, #132	; 0x84
 800c89c:	a902      	add	r1, sp, #8
 800c89e:	4628      	mov	r0, r5
 800c8a0:	9301      	str	r3, [sp, #4]
 800c8a2:	f001 fd0b 	bl	800e2bc <_svfiprintf_r>
 800c8a6:	1c43      	adds	r3, r0, #1
 800c8a8:	bfbc      	itt	lt
 800c8aa:	238b      	movlt	r3, #139	; 0x8b
 800c8ac:	602b      	strlt	r3, [r5, #0]
 800c8ae:	2c00      	cmp	r4, #0
 800c8b0:	d0dd      	beq.n	800c86e <sniprintf+0x16>
 800c8b2:	9b02      	ldr	r3, [sp, #8]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	701a      	strb	r2, [r3, #0]
 800c8b8:	e7d9      	b.n	800c86e <sniprintf+0x16>
 800c8ba:	bf00      	nop
 800c8bc:	20001228 	.word	0x20001228

0800c8c0 <strcat>:
 800c8c0:	b510      	push	{r4, lr}
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	781a      	ldrb	r2, [r3, #0]
 800c8c6:	1c5c      	adds	r4, r3, #1
 800c8c8:	b93a      	cbnz	r2, 800c8da <strcat+0x1a>
 800c8ca:	3b01      	subs	r3, #1
 800c8cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8d0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8d4:	2a00      	cmp	r2, #0
 800c8d6:	d1f9      	bne.n	800c8cc <strcat+0xc>
 800c8d8:	bd10      	pop	{r4, pc}
 800c8da:	4623      	mov	r3, r4
 800c8dc:	e7f2      	b.n	800c8c4 <strcat+0x4>
	...

0800c8e0 <__swbuf_r>:
 800c8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e2:	460e      	mov	r6, r1
 800c8e4:	4614      	mov	r4, r2
 800c8e6:	4605      	mov	r5, r0
 800c8e8:	b118      	cbz	r0, 800c8f2 <__swbuf_r+0x12>
 800c8ea:	6983      	ldr	r3, [r0, #24]
 800c8ec:	b90b      	cbnz	r3, 800c8f2 <__swbuf_r+0x12>
 800c8ee:	f000 ffeb 	bl	800d8c8 <__sinit>
 800c8f2:	4b21      	ldr	r3, [pc, #132]	; (800c978 <__swbuf_r+0x98>)
 800c8f4:	429c      	cmp	r4, r3
 800c8f6:	d12a      	bne.n	800c94e <__swbuf_r+0x6e>
 800c8f8:	686c      	ldr	r4, [r5, #4]
 800c8fa:	69a3      	ldr	r3, [r4, #24]
 800c8fc:	60a3      	str	r3, [r4, #8]
 800c8fe:	89a3      	ldrh	r3, [r4, #12]
 800c900:	071a      	lsls	r2, r3, #28
 800c902:	d52e      	bpl.n	800c962 <__swbuf_r+0x82>
 800c904:	6923      	ldr	r3, [r4, #16]
 800c906:	b363      	cbz	r3, 800c962 <__swbuf_r+0x82>
 800c908:	6923      	ldr	r3, [r4, #16]
 800c90a:	6820      	ldr	r0, [r4, #0]
 800c90c:	1ac0      	subs	r0, r0, r3
 800c90e:	6963      	ldr	r3, [r4, #20]
 800c910:	b2f6      	uxtb	r6, r6
 800c912:	4283      	cmp	r3, r0
 800c914:	4637      	mov	r7, r6
 800c916:	dc04      	bgt.n	800c922 <__swbuf_r+0x42>
 800c918:	4621      	mov	r1, r4
 800c91a:	4628      	mov	r0, r5
 800c91c:	f000 ff6a 	bl	800d7f4 <_fflush_r>
 800c920:	bb28      	cbnz	r0, 800c96e <__swbuf_r+0x8e>
 800c922:	68a3      	ldr	r3, [r4, #8]
 800c924:	3b01      	subs	r3, #1
 800c926:	60a3      	str	r3, [r4, #8]
 800c928:	6823      	ldr	r3, [r4, #0]
 800c92a:	1c5a      	adds	r2, r3, #1
 800c92c:	6022      	str	r2, [r4, #0]
 800c92e:	701e      	strb	r6, [r3, #0]
 800c930:	6963      	ldr	r3, [r4, #20]
 800c932:	3001      	adds	r0, #1
 800c934:	4283      	cmp	r3, r0
 800c936:	d004      	beq.n	800c942 <__swbuf_r+0x62>
 800c938:	89a3      	ldrh	r3, [r4, #12]
 800c93a:	07db      	lsls	r3, r3, #31
 800c93c:	d519      	bpl.n	800c972 <__swbuf_r+0x92>
 800c93e:	2e0a      	cmp	r6, #10
 800c940:	d117      	bne.n	800c972 <__swbuf_r+0x92>
 800c942:	4621      	mov	r1, r4
 800c944:	4628      	mov	r0, r5
 800c946:	f000 ff55 	bl	800d7f4 <_fflush_r>
 800c94a:	b190      	cbz	r0, 800c972 <__swbuf_r+0x92>
 800c94c:	e00f      	b.n	800c96e <__swbuf_r+0x8e>
 800c94e:	4b0b      	ldr	r3, [pc, #44]	; (800c97c <__swbuf_r+0x9c>)
 800c950:	429c      	cmp	r4, r3
 800c952:	d101      	bne.n	800c958 <__swbuf_r+0x78>
 800c954:	68ac      	ldr	r4, [r5, #8]
 800c956:	e7d0      	b.n	800c8fa <__swbuf_r+0x1a>
 800c958:	4b09      	ldr	r3, [pc, #36]	; (800c980 <__swbuf_r+0xa0>)
 800c95a:	429c      	cmp	r4, r3
 800c95c:	bf08      	it	eq
 800c95e:	68ec      	ldreq	r4, [r5, #12]
 800c960:	e7cb      	b.n	800c8fa <__swbuf_r+0x1a>
 800c962:	4621      	mov	r1, r4
 800c964:	4628      	mov	r0, r5
 800c966:	f000 f80d 	bl	800c984 <__swsetup_r>
 800c96a:	2800      	cmp	r0, #0
 800c96c:	d0cc      	beq.n	800c908 <__swbuf_r+0x28>
 800c96e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c972:	4638      	mov	r0, r7
 800c974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c976:	bf00      	nop
 800c978:	0800eeec 	.word	0x0800eeec
 800c97c:	0800ef0c 	.word	0x0800ef0c
 800c980:	0800eecc 	.word	0x0800eecc

0800c984 <__swsetup_r>:
 800c984:	4b32      	ldr	r3, [pc, #200]	; (800ca50 <__swsetup_r+0xcc>)
 800c986:	b570      	push	{r4, r5, r6, lr}
 800c988:	681d      	ldr	r5, [r3, #0]
 800c98a:	4606      	mov	r6, r0
 800c98c:	460c      	mov	r4, r1
 800c98e:	b125      	cbz	r5, 800c99a <__swsetup_r+0x16>
 800c990:	69ab      	ldr	r3, [r5, #24]
 800c992:	b913      	cbnz	r3, 800c99a <__swsetup_r+0x16>
 800c994:	4628      	mov	r0, r5
 800c996:	f000 ff97 	bl	800d8c8 <__sinit>
 800c99a:	4b2e      	ldr	r3, [pc, #184]	; (800ca54 <__swsetup_r+0xd0>)
 800c99c:	429c      	cmp	r4, r3
 800c99e:	d10f      	bne.n	800c9c0 <__swsetup_r+0x3c>
 800c9a0:	686c      	ldr	r4, [r5, #4]
 800c9a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9a6:	b29a      	uxth	r2, r3
 800c9a8:	0715      	lsls	r5, r2, #28
 800c9aa:	d42c      	bmi.n	800ca06 <__swsetup_r+0x82>
 800c9ac:	06d0      	lsls	r0, r2, #27
 800c9ae:	d411      	bmi.n	800c9d4 <__swsetup_r+0x50>
 800c9b0:	2209      	movs	r2, #9
 800c9b2:	6032      	str	r2, [r6, #0]
 800c9b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9b8:	81a3      	strh	r3, [r4, #12]
 800c9ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c9be:	e03e      	b.n	800ca3e <__swsetup_r+0xba>
 800c9c0:	4b25      	ldr	r3, [pc, #148]	; (800ca58 <__swsetup_r+0xd4>)
 800c9c2:	429c      	cmp	r4, r3
 800c9c4:	d101      	bne.n	800c9ca <__swsetup_r+0x46>
 800c9c6:	68ac      	ldr	r4, [r5, #8]
 800c9c8:	e7eb      	b.n	800c9a2 <__swsetup_r+0x1e>
 800c9ca:	4b24      	ldr	r3, [pc, #144]	; (800ca5c <__swsetup_r+0xd8>)
 800c9cc:	429c      	cmp	r4, r3
 800c9ce:	bf08      	it	eq
 800c9d0:	68ec      	ldreq	r4, [r5, #12]
 800c9d2:	e7e6      	b.n	800c9a2 <__swsetup_r+0x1e>
 800c9d4:	0751      	lsls	r1, r2, #29
 800c9d6:	d512      	bpl.n	800c9fe <__swsetup_r+0x7a>
 800c9d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9da:	b141      	cbz	r1, 800c9ee <__swsetup_r+0x6a>
 800c9dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c9e0:	4299      	cmp	r1, r3
 800c9e2:	d002      	beq.n	800c9ea <__swsetup_r+0x66>
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	f001 fb67 	bl	800e0b8 <_free_r>
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	6363      	str	r3, [r4, #52]	; 0x34
 800c9ee:	89a3      	ldrh	r3, [r4, #12]
 800c9f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c9f4:	81a3      	strh	r3, [r4, #12]
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	6063      	str	r3, [r4, #4]
 800c9fa:	6923      	ldr	r3, [r4, #16]
 800c9fc:	6023      	str	r3, [r4, #0]
 800c9fe:	89a3      	ldrh	r3, [r4, #12]
 800ca00:	f043 0308 	orr.w	r3, r3, #8
 800ca04:	81a3      	strh	r3, [r4, #12]
 800ca06:	6923      	ldr	r3, [r4, #16]
 800ca08:	b94b      	cbnz	r3, 800ca1e <__swsetup_r+0x9a>
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ca10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca14:	d003      	beq.n	800ca1e <__swsetup_r+0x9a>
 800ca16:	4621      	mov	r1, r4
 800ca18:	4630      	mov	r0, r6
 800ca1a:	f001 f811 	bl	800da40 <__smakebuf_r>
 800ca1e:	89a2      	ldrh	r2, [r4, #12]
 800ca20:	f012 0301 	ands.w	r3, r2, #1
 800ca24:	d00c      	beq.n	800ca40 <__swsetup_r+0xbc>
 800ca26:	2300      	movs	r3, #0
 800ca28:	60a3      	str	r3, [r4, #8]
 800ca2a:	6963      	ldr	r3, [r4, #20]
 800ca2c:	425b      	negs	r3, r3
 800ca2e:	61a3      	str	r3, [r4, #24]
 800ca30:	6923      	ldr	r3, [r4, #16]
 800ca32:	b953      	cbnz	r3, 800ca4a <__swsetup_r+0xc6>
 800ca34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca38:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ca3c:	d1ba      	bne.n	800c9b4 <__swsetup_r+0x30>
 800ca3e:	bd70      	pop	{r4, r5, r6, pc}
 800ca40:	0792      	lsls	r2, r2, #30
 800ca42:	bf58      	it	pl
 800ca44:	6963      	ldrpl	r3, [r4, #20]
 800ca46:	60a3      	str	r3, [r4, #8]
 800ca48:	e7f2      	b.n	800ca30 <__swsetup_r+0xac>
 800ca4a:	2000      	movs	r0, #0
 800ca4c:	e7f7      	b.n	800ca3e <__swsetup_r+0xba>
 800ca4e:	bf00      	nop
 800ca50:	20001228 	.word	0x20001228
 800ca54:	0800eeec 	.word	0x0800eeec
 800ca58:	0800ef0c 	.word	0x0800ef0c
 800ca5c:	0800eecc 	.word	0x0800eecc

0800ca60 <quorem>:
 800ca60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca64:	6903      	ldr	r3, [r0, #16]
 800ca66:	690c      	ldr	r4, [r1, #16]
 800ca68:	42a3      	cmp	r3, r4
 800ca6a:	4680      	mov	r8, r0
 800ca6c:	f2c0 8082 	blt.w	800cb74 <quorem+0x114>
 800ca70:	3c01      	subs	r4, #1
 800ca72:	f101 0714 	add.w	r7, r1, #20
 800ca76:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ca7a:	f100 0614 	add.w	r6, r0, #20
 800ca7e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ca82:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ca86:	eb06 030c 	add.w	r3, r6, ip
 800ca8a:	3501      	adds	r5, #1
 800ca8c:	eb07 090c 	add.w	r9, r7, ip
 800ca90:	9301      	str	r3, [sp, #4]
 800ca92:	fbb0 f5f5 	udiv	r5, r0, r5
 800ca96:	b395      	cbz	r5, 800cafe <quorem+0x9e>
 800ca98:	f04f 0a00 	mov.w	sl, #0
 800ca9c:	4638      	mov	r0, r7
 800ca9e:	46b6      	mov	lr, r6
 800caa0:	46d3      	mov	fp, sl
 800caa2:	f850 2b04 	ldr.w	r2, [r0], #4
 800caa6:	b293      	uxth	r3, r2
 800caa8:	fb05 a303 	mla	r3, r5, r3, sl
 800caac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cab0:	b29b      	uxth	r3, r3
 800cab2:	ebab 0303 	sub.w	r3, fp, r3
 800cab6:	0c12      	lsrs	r2, r2, #16
 800cab8:	f8de b000 	ldr.w	fp, [lr]
 800cabc:	fb05 a202 	mla	r2, r5, r2, sl
 800cac0:	fa13 f38b 	uxtah	r3, r3, fp
 800cac4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800cac8:	fa1f fb82 	uxth.w	fp, r2
 800cacc:	f8de 2000 	ldr.w	r2, [lr]
 800cad0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800cad4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cad8:	b29b      	uxth	r3, r3
 800cada:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cade:	4581      	cmp	r9, r0
 800cae0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800cae4:	f84e 3b04 	str.w	r3, [lr], #4
 800cae8:	d2db      	bcs.n	800caa2 <quorem+0x42>
 800caea:	f856 300c 	ldr.w	r3, [r6, ip]
 800caee:	b933      	cbnz	r3, 800cafe <quorem+0x9e>
 800caf0:	9b01      	ldr	r3, [sp, #4]
 800caf2:	3b04      	subs	r3, #4
 800caf4:	429e      	cmp	r6, r3
 800caf6:	461a      	mov	r2, r3
 800caf8:	d330      	bcc.n	800cb5c <quorem+0xfc>
 800cafa:	f8c8 4010 	str.w	r4, [r8, #16]
 800cafe:	4640      	mov	r0, r8
 800cb00:	f001 fa06 	bl	800df10 <__mcmp>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	db25      	blt.n	800cb54 <quorem+0xf4>
 800cb08:	3501      	adds	r5, #1
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	f04f 0c00 	mov.w	ip, #0
 800cb10:	f857 2b04 	ldr.w	r2, [r7], #4
 800cb14:	f8d0 e000 	ldr.w	lr, [r0]
 800cb18:	b293      	uxth	r3, r2
 800cb1a:	ebac 0303 	sub.w	r3, ip, r3
 800cb1e:	0c12      	lsrs	r2, r2, #16
 800cb20:	fa13 f38e 	uxtah	r3, r3, lr
 800cb24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cb28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb2c:	b29b      	uxth	r3, r3
 800cb2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb32:	45b9      	cmp	r9, r7
 800cb34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cb38:	f840 3b04 	str.w	r3, [r0], #4
 800cb3c:	d2e8      	bcs.n	800cb10 <quorem+0xb0>
 800cb3e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cb42:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800cb46:	b92a      	cbnz	r2, 800cb54 <quorem+0xf4>
 800cb48:	3b04      	subs	r3, #4
 800cb4a:	429e      	cmp	r6, r3
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	d30b      	bcc.n	800cb68 <quorem+0x108>
 800cb50:	f8c8 4010 	str.w	r4, [r8, #16]
 800cb54:	4628      	mov	r0, r5
 800cb56:	b003      	add	sp, #12
 800cb58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb5c:	6812      	ldr	r2, [r2, #0]
 800cb5e:	3b04      	subs	r3, #4
 800cb60:	2a00      	cmp	r2, #0
 800cb62:	d1ca      	bne.n	800cafa <quorem+0x9a>
 800cb64:	3c01      	subs	r4, #1
 800cb66:	e7c5      	b.n	800caf4 <quorem+0x94>
 800cb68:	6812      	ldr	r2, [r2, #0]
 800cb6a:	3b04      	subs	r3, #4
 800cb6c:	2a00      	cmp	r2, #0
 800cb6e:	d1ef      	bne.n	800cb50 <quorem+0xf0>
 800cb70:	3c01      	subs	r4, #1
 800cb72:	e7ea      	b.n	800cb4a <quorem+0xea>
 800cb74:	2000      	movs	r0, #0
 800cb76:	e7ee      	b.n	800cb56 <quorem+0xf6>

0800cb78 <_dtoa_r>:
 800cb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb7c:	ec57 6b10 	vmov	r6, r7, d0
 800cb80:	b097      	sub	sp, #92	; 0x5c
 800cb82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cb84:	9106      	str	r1, [sp, #24]
 800cb86:	4604      	mov	r4, r0
 800cb88:	920b      	str	r2, [sp, #44]	; 0x2c
 800cb8a:	9312      	str	r3, [sp, #72]	; 0x48
 800cb8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cb90:	e9cd 6700 	strd	r6, r7, [sp]
 800cb94:	b93d      	cbnz	r5, 800cba6 <_dtoa_r+0x2e>
 800cb96:	2010      	movs	r0, #16
 800cb98:	f000 ff92 	bl	800dac0 <malloc>
 800cb9c:	6260      	str	r0, [r4, #36]	; 0x24
 800cb9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cba2:	6005      	str	r5, [r0, #0]
 800cba4:	60c5      	str	r5, [r0, #12]
 800cba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cba8:	6819      	ldr	r1, [r3, #0]
 800cbaa:	b151      	cbz	r1, 800cbc2 <_dtoa_r+0x4a>
 800cbac:	685a      	ldr	r2, [r3, #4]
 800cbae:	604a      	str	r2, [r1, #4]
 800cbb0:	2301      	movs	r3, #1
 800cbb2:	4093      	lsls	r3, r2
 800cbb4:	608b      	str	r3, [r1, #8]
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	f000 ffc9 	bl	800db4e <_Bfree>
 800cbbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	601a      	str	r2, [r3, #0]
 800cbc2:	1e3b      	subs	r3, r7, #0
 800cbc4:	bfbb      	ittet	lt
 800cbc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cbca:	9301      	strlt	r3, [sp, #4]
 800cbcc:	2300      	movge	r3, #0
 800cbce:	2201      	movlt	r2, #1
 800cbd0:	bfac      	ite	ge
 800cbd2:	f8c8 3000 	strge.w	r3, [r8]
 800cbd6:	f8c8 2000 	strlt.w	r2, [r8]
 800cbda:	4baf      	ldr	r3, [pc, #700]	; (800ce98 <_dtoa_r+0x320>)
 800cbdc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cbe0:	ea33 0308 	bics.w	r3, r3, r8
 800cbe4:	d114      	bne.n	800cc10 <_dtoa_r+0x98>
 800cbe6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cbe8:	f242 730f 	movw	r3, #9999	; 0x270f
 800cbec:	6013      	str	r3, [r2, #0]
 800cbee:	9b00      	ldr	r3, [sp, #0]
 800cbf0:	b923      	cbnz	r3, 800cbfc <_dtoa_r+0x84>
 800cbf2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	f000 8542 	beq.w	800d680 <_dtoa_r+0xb08>
 800cbfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cbfe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ceac <_dtoa_r+0x334>
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	f000 8544 	beq.w	800d690 <_dtoa_r+0xb18>
 800cc08:	f10b 0303 	add.w	r3, fp, #3
 800cc0c:	f000 bd3e 	b.w	800d68c <_dtoa_r+0xb14>
 800cc10:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cc14:	2200      	movs	r2, #0
 800cc16:	2300      	movs	r3, #0
 800cc18:	4630      	mov	r0, r6
 800cc1a:	4639      	mov	r1, r7
 800cc1c:	f7f3 ff7c 	bl	8000b18 <__aeabi_dcmpeq>
 800cc20:	4681      	mov	r9, r0
 800cc22:	b168      	cbz	r0, 800cc40 <_dtoa_r+0xc8>
 800cc24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cc26:	2301      	movs	r3, #1
 800cc28:	6013      	str	r3, [r2, #0]
 800cc2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	f000 8524 	beq.w	800d67a <_dtoa_r+0xb02>
 800cc32:	4b9a      	ldr	r3, [pc, #616]	; (800ce9c <_dtoa_r+0x324>)
 800cc34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cc36:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800cc3a:	6013      	str	r3, [r2, #0]
 800cc3c:	f000 bd28 	b.w	800d690 <_dtoa_r+0xb18>
 800cc40:	aa14      	add	r2, sp, #80	; 0x50
 800cc42:	a915      	add	r1, sp, #84	; 0x54
 800cc44:	ec47 6b10 	vmov	d0, r6, r7
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f001 f9d8 	bl	800dffe <__d2b>
 800cc4e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cc52:	9004      	str	r0, [sp, #16]
 800cc54:	2d00      	cmp	r5, #0
 800cc56:	d07c      	beq.n	800cd52 <_dtoa_r+0x1da>
 800cc58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cc5c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800cc60:	46b2      	mov	sl, r6
 800cc62:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800cc66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cc6a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800cc6e:	2200      	movs	r2, #0
 800cc70:	4b8b      	ldr	r3, [pc, #556]	; (800cea0 <_dtoa_r+0x328>)
 800cc72:	4650      	mov	r0, sl
 800cc74:	4659      	mov	r1, fp
 800cc76:	f7f3 fb2f 	bl	80002d8 <__aeabi_dsub>
 800cc7a:	a381      	add	r3, pc, #516	; (adr r3, 800ce80 <_dtoa_r+0x308>)
 800cc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc80:	f7f3 fce2 	bl	8000648 <__aeabi_dmul>
 800cc84:	a380      	add	r3, pc, #512	; (adr r3, 800ce88 <_dtoa_r+0x310>)
 800cc86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8a:	f7f3 fb27 	bl	80002dc <__adddf3>
 800cc8e:	4606      	mov	r6, r0
 800cc90:	4628      	mov	r0, r5
 800cc92:	460f      	mov	r7, r1
 800cc94:	f7f3 fc6e 	bl	8000574 <__aeabi_i2d>
 800cc98:	a37d      	add	r3, pc, #500	; (adr r3, 800ce90 <_dtoa_r+0x318>)
 800cc9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc9e:	f7f3 fcd3 	bl	8000648 <__aeabi_dmul>
 800cca2:	4602      	mov	r2, r0
 800cca4:	460b      	mov	r3, r1
 800cca6:	4630      	mov	r0, r6
 800cca8:	4639      	mov	r1, r7
 800ccaa:	f7f3 fb17 	bl	80002dc <__adddf3>
 800ccae:	4606      	mov	r6, r0
 800ccb0:	460f      	mov	r7, r1
 800ccb2:	f7f3 ff79 	bl	8000ba8 <__aeabi_d2iz>
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	4682      	mov	sl, r0
 800ccba:	2300      	movs	r3, #0
 800ccbc:	4630      	mov	r0, r6
 800ccbe:	4639      	mov	r1, r7
 800ccc0:	f7f3 ff34 	bl	8000b2c <__aeabi_dcmplt>
 800ccc4:	b148      	cbz	r0, 800ccda <_dtoa_r+0x162>
 800ccc6:	4650      	mov	r0, sl
 800ccc8:	f7f3 fc54 	bl	8000574 <__aeabi_i2d>
 800cccc:	4632      	mov	r2, r6
 800ccce:	463b      	mov	r3, r7
 800ccd0:	f7f3 ff22 	bl	8000b18 <__aeabi_dcmpeq>
 800ccd4:	b908      	cbnz	r0, 800ccda <_dtoa_r+0x162>
 800ccd6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ccda:	f1ba 0f16 	cmp.w	sl, #22
 800ccde:	d859      	bhi.n	800cd94 <_dtoa_r+0x21c>
 800cce0:	4970      	ldr	r1, [pc, #448]	; (800cea4 <_dtoa_r+0x32c>)
 800cce2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cce6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccee:	f7f3 ff3b 	bl	8000b68 <__aeabi_dcmpgt>
 800ccf2:	2800      	cmp	r0, #0
 800ccf4:	d050      	beq.n	800cd98 <_dtoa_r+0x220>
 800ccf6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	930f      	str	r3, [sp, #60]	; 0x3c
 800ccfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd00:	1b5d      	subs	r5, r3, r5
 800cd02:	f1b5 0801 	subs.w	r8, r5, #1
 800cd06:	bf49      	itett	mi
 800cd08:	f1c5 0301 	rsbmi	r3, r5, #1
 800cd0c:	2300      	movpl	r3, #0
 800cd0e:	9305      	strmi	r3, [sp, #20]
 800cd10:	f04f 0800 	movmi.w	r8, #0
 800cd14:	bf58      	it	pl
 800cd16:	9305      	strpl	r3, [sp, #20]
 800cd18:	f1ba 0f00 	cmp.w	sl, #0
 800cd1c:	db3e      	blt.n	800cd9c <_dtoa_r+0x224>
 800cd1e:	2300      	movs	r3, #0
 800cd20:	44d0      	add	r8, sl
 800cd22:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800cd26:	9307      	str	r3, [sp, #28]
 800cd28:	9b06      	ldr	r3, [sp, #24]
 800cd2a:	2b09      	cmp	r3, #9
 800cd2c:	f200 8090 	bhi.w	800ce50 <_dtoa_r+0x2d8>
 800cd30:	2b05      	cmp	r3, #5
 800cd32:	bfc4      	itt	gt
 800cd34:	3b04      	subgt	r3, #4
 800cd36:	9306      	strgt	r3, [sp, #24]
 800cd38:	9b06      	ldr	r3, [sp, #24]
 800cd3a:	f1a3 0302 	sub.w	r3, r3, #2
 800cd3e:	bfcc      	ite	gt
 800cd40:	2500      	movgt	r5, #0
 800cd42:	2501      	movle	r5, #1
 800cd44:	2b03      	cmp	r3, #3
 800cd46:	f200 808f 	bhi.w	800ce68 <_dtoa_r+0x2f0>
 800cd4a:	e8df f003 	tbb	[pc, r3]
 800cd4e:	7f7d      	.short	0x7f7d
 800cd50:	7131      	.short	0x7131
 800cd52:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800cd56:	441d      	add	r5, r3
 800cd58:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cd5c:	2820      	cmp	r0, #32
 800cd5e:	dd13      	ble.n	800cd88 <_dtoa_r+0x210>
 800cd60:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cd64:	9b00      	ldr	r3, [sp, #0]
 800cd66:	fa08 f800 	lsl.w	r8, r8, r0
 800cd6a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cd6e:	fa23 f000 	lsr.w	r0, r3, r0
 800cd72:	ea48 0000 	orr.w	r0, r8, r0
 800cd76:	f7f3 fbed 	bl	8000554 <__aeabi_ui2d>
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	4682      	mov	sl, r0
 800cd7e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cd82:	3d01      	subs	r5, #1
 800cd84:	9313      	str	r3, [sp, #76]	; 0x4c
 800cd86:	e772      	b.n	800cc6e <_dtoa_r+0xf6>
 800cd88:	9b00      	ldr	r3, [sp, #0]
 800cd8a:	f1c0 0020 	rsb	r0, r0, #32
 800cd8e:	fa03 f000 	lsl.w	r0, r3, r0
 800cd92:	e7f0      	b.n	800cd76 <_dtoa_r+0x1fe>
 800cd94:	2301      	movs	r3, #1
 800cd96:	e7b1      	b.n	800ccfc <_dtoa_r+0x184>
 800cd98:	900f      	str	r0, [sp, #60]	; 0x3c
 800cd9a:	e7b0      	b.n	800ccfe <_dtoa_r+0x186>
 800cd9c:	9b05      	ldr	r3, [sp, #20]
 800cd9e:	eba3 030a 	sub.w	r3, r3, sl
 800cda2:	9305      	str	r3, [sp, #20]
 800cda4:	f1ca 0300 	rsb	r3, sl, #0
 800cda8:	9307      	str	r3, [sp, #28]
 800cdaa:	2300      	movs	r3, #0
 800cdac:	930e      	str	r3, [sp, #56]	; 0x38
 800cdae:	e7bb      	b.n	800cd28 <_dtoa_r+0x1b0>
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	930a      	str	r3, [sp, #40]	; 0x28
 800cdb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	dd59      	ble.n	800ce6e <_dtoa_r+0x2f6>
 800cdba:	9302      	str	r3, [sp, #8]
 800cdbc:	4699      	mov	r9, r3
 800cdbe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	6072      	str	r2, [r6, #4]
 800cdc4:	2204      	movs	r2, #4
 800cdc6:	f102 0014 	add.w	r0, r2, #20
 800cdca:	4298      	cmp	r0, r3
 800cdcc:	6871      	ldr	r1, [r6, #4]
 800cdce:	d953      	bls.n	800ce78 <_dtoa_r+0x300>
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f000 fe88 	bl	800dae6 <_Balloc>
 800cdd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cdd8:	6030      	str	r0, [r6, #0]
 800cdda:	f1b9 0f0e 	cmp.w	r9, #14
 800cdde:	f8d3 b000 	ldr.w	fp, [r3]
 800cde2:	f200 80e6 	bhi.w	800cfb2 <_dtoa_r+0x43a>
 800cde6:	2d00      	cmp	r5, #0
 800cde8:	f000 80e3 	beq.w	800cfb2 <_dtoa_r+0x43a>
 800cdec:	ed9d 7b00 	vldr	d7, [sp]
 800cdf0:	f1ba 0f00 	cmp.w	sl, #0
 800cdf4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cdf8:	dd74      	ble.n	800cee4 <_dtoa_r+0x36c>
 800cdfa:	4a2a      	ldr	r2, [pc, #168]	; (800cea4 <_dtoa_r+0x32c>)
 800cdfc:	f00a 030f 	and.w	r3, sl, #15
 800ce00:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ce04:	ed93 7b00 	vldr	d7, [r3]
 800ce08:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ce0c:	06f0      	lsls	r0, r6, #27
 800ce0e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ce12:	d565      	bpl.n	800cee0 <_dtoa_r+0x368>
 800ce14:	4b24      	ldr	r3, [pc, #144]	; (800cea8 <_dtoa_r+0x330>)
 800ce16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ce1a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ce1e:	f7f3 fd3d 	bl	800089c <__aeabi_ddiv>
 800ce22:	e9cd 0100 	strd	r0, r1, [sp]
 800ce26:	f006 060f 	and.w	r6, r6, #15
 800ce2a:	2503      	movs	r5, #3
 800ce2c:	4f1e      	ldr	r7, [pc, #120]	; (800cea8 <_dtoa_r+0x330>)
 800ce2e:	e04c      	b.n	800ceca <_dtoa_r+0x352>
 800ce30:	2301      	movs	r3, #1
 800ce32:	930a      	str	r3, [sp, #40]	; 0x28
 800ce34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce36:	4453      	add	r3, sl
 800ce38:	f103 0901 	add.w	r9, r3, #1
 800ce3c:	9302      	str	r3, [sp, #8]
 800ce3e:	464b      	mov	r3, r9
 800ce40:	2b01      	cmp	r3, #1
 800ce42:	bfb8      	it	lt
 800ce44:	2301      	movlt	r3, #1
 800ce46:	e7ba      	b.n	800cdbe <_dtoa_r+0x246>
 800ce48:	2300      	movs	r3, #0
 800ce4a:	e7b2      	b.n	800cdb2 <_dtoa_r+0x23a>
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	e7f0      	b.n	800ce32 <_dtoa_r+0x2ba>
 800ce50:	2501      	movs	r5, #1
 800ce52:	2300      	movs	r3, #0
 800ce54:	9306      	str	r3, [sp, #24]
 800ce56:	950a      	str	r5, [sp, #40]	; 0x28
 800ce58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ce5c:	9302      	str	r3, [sp, #8]
 800ce5e:	4699      	mov	r9, r3
 800ce60:	2200      	movs	r2, #0
 800ce62:	2312      	movs	r3, #18
 800ce64:	920b      	str	r2, [sp, #44]	; 0x2c
 800ce66:	e7aa      	b.n	800cdbe <_dtoa_r+0x246>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ce6c:	e7f4      	b.n	800ce58 <_dtoa_r+0x2e0>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	9302      	str	r3, [sp, #8]
 800ce72:	4699      	mov	r9, r3
 800ce74:	461a      	mov	r2, r3
 800ce76:	e7f5      	b.n	800ce64 <_dtoa_r+0x2ec>
 800ce78:	3101      	adds	r1, #1
 800ce7a:	6071      	str	r1, [r6, #4]
 800ce7c:	0052      	lsls	r2, r2, #1
 800ce7e:	e7a2      	b.n	800cdc6 <_dtoa_r+0x24e>
 800ce80:	636f4361 	.word	0x636f4361
 800ce84:	3fd287a7 	.word	0x3fd287a7
 800ce88:	8b60c8b3 	.word	0x8b60c8b3
 800ce8c:	3fc68a28 	.word	0x3fc68a28
 800ce90:	509f79fb 	.word	0x509f79fb
 800ce94:	3fd34413 	.word	0x3fd34413
 800ce98:	7ff00000 	.word	0x7ff00000
 800ce9c:	0800ee99 	.word	0x0800ee99
 800cea0:	3ff80000 	.word	0x3ff80000
 800cea4:	0800ef58 	.word	0x0800ef58
 800cea8:	0800ef30 	.word	0x0800ef30
 800ceac:	0800eec5 	.word	0x0800eec5
 800ceb0:	07f1      	lsls	r1, r6, #31
 800ceb2:	d508      	bpl.n	800cec6 <_dtoa_r+0x34e>
 800ceb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ceb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cebc:	f7f3 fbc4 	bl	8000648 <__aeabi_dmul>
 800cec0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cec4:	3501      	adds	r5, #1
 800cec6:	1076      	asrs	r6, r6, #1
 800cec8:	3708      	adds	r7, #8
 800ceca:	2e00      	cmp	r6, #0
 800cecc:	d1f0      	bne.n	800ceb0 <_dtoa_r+0x338>
 800cece:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ced2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ced6:	f7f3 fce1 	bl	800089c <__aeabi_ddiv>
 800ceda:	e9cd 0100 	strd	r0, r1, [sp]
 800cede:	e01a      	b.n	800cf16 <_dtoa_r+0x39e>
 800cee0:	2502      	movs	r5, #2
 800cee2:	e7a3      	b.n	800ce2c <_dtoa_r+0x2b4>
 800cee4:	f000 80a0 	beq.w	800d028 <_dtoa_r+0x4b0>
 800cee8:	f1ca 0600 	rsb	r6, sl, #0
 800ceec:	4b9f      	ldr	r3, [pc, #636]	; (800d16c <_dtoa_r+0x5f4>)
 800ceee:	4fa0      	ldr	r7, [pc, #640]	; (800d170 <_dtoa_r+0x5f8>)
 800cef0:	f006 020f 	and.w	r2, r6, #15
 800cef4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cefc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cf00:	f7f3 fba2 	bl	8000648 <__aeabi_dmul>
 800cf04:	e9cd 0100 	strd	r0, r1, [sp]
 800cf08:	1136      	asrs	r6, r6, #4
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	2502      	movs	r5, #2
 800cf0e:	2e00      	cmp	r6, #0
 800cf10:	d17f      	bne.n	800d012 <_dtoa_r+0x49a>
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d1e1      	bne.n	800ceda <_dtoa_r+0x362>
 800cf16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	f000 8087 	beq.w	800d02c <_dtoa_r+0x4b4>
 800cf1e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cf22:	2200      	movs	r2, #0
 800cf24:	4b93      	ldr	r3, [pc, #588]	; (800d174 <_dtoa_r+0x5fc>)
 800cf26:	4630      	mov	r0, r6
 800cf28:	4639      	mov	r1, r7
 800cf2a:	f7f3 fdff 	bl	8000b2c <__aeabi_dcmplt>
 800cf2e:	2800      	cmp	r0, #0
 800cf30:	d07c      	beq.n	800d02c <_dtoa_r+0x4b4>
 800cf32:	f1b9 0f00 	cmp.w	r9, #0
 800cf36:	d079      	beq.n	800d02c <_dtoa_r+0x4b4>
 800cf38:	9b02      	ldr	r3, [sp, #8]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	dd35      	ble.n	800cfaa <_dtoa_r+0x432>
 800cf3e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800cf42:	9308      	str	r3, [sp, #32]
 800cf44:	4639      	mov	r1, r7
 800cf46:	2200      	movs	r2, #0
 800cf48:	4b8b      	ldr	r3, [pc, #556]	; (800d178 <_dtoa_r+0x600>)
 800cf4a:	4630      	mov	r0, r6
 800cf4c:	f7f3 fb7c 	bl	8000648 <__aeabi_dmul>
 800cf50:	e9cd 0100 	strd	r0, r1, [sp]
 800cf54:	9f02      	ldr	r7, [sp, #8]
 800cf56:	3501      	adds	r5, #1
 800cf58:	4628      	mov	r0, r5
 800cf5a:	f7f3 fb0b 	bl	8000574 <__aeabi_i2d>
 800cf5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf62:	f7f3 fb71 	bl	8000648 <__aeabi_dmul>
 800cf66:	2200      	movs	r2, #0
 800cf68:	4b84      	ldr	r3, [pc, #528]	; (800d17c <_dtoa_r+0x604>)
 800cf6a:	f7f3 f9b7 	bl	80002dc <__adddf3>
 800cf6e:	4605      	mov	r5, r0
 800cf70:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cf74:	2f00      	cmp	r7, #0
 800cf76:	d15d      	bne.n	800d034 <_dtoa_r+0x4bc>
 800cf78:	2200      	movs	r2, #0
 800cf7a:	4b81      	ldr	r3, [pc, #516]	; (800d180 <_dtoa_r+0x608>)
 800cf7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf80:	f7f3 f9aa 	bl	80002d8 <__aeabi_dsub>
 800cf84:	462a      	mov	r2, r5
 800cf86:	4633      	mov	r3, r6
 800cf88:	e9cd 0100 	strd	r0, r1, [sp]
 800cf8c:	f7f3 fdec 	bl	8000b68 <__aeabi_dcmpgt>
 800cf90:	2800      	cmp	r0, #0
 800cf92:	f040 8288 	bne.w	800d4a6 <_dtoa_r+0x92e>
 800cf96:	462a      	mov	r2, r5
 800cf98:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cf9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfa0:	f7f3 fdc4 	bl	8000b2c <__aeabi_dcmplt>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	f040 827c 	bne.w	800d4a2 <_dtoa_r+0x92a>
 800cfaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cfae:	e9cd 2300 	strd	r2, r3, [sp]
 800cfb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	f2c0 8150 	blt.w	800d25a <_dtoa_r+0x6e2>
 800cfba:	f1ba 0f0e 	cmp.w	sl, #14
 800cfbe:	f300 814c 	bgt.w	800d25a <_dtoa_r+0x6e2>
 800cfc2:	4b6a      	ldr	r3, [pc, #424]	; (800d16c <_dtoa_r+0x5f4>)
 800cfc4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cfc8:	ed93 7b00 	vldr	d7, [r3]
 800cfcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cfd4:	f280 80d8 	bge.w	800d188 <_dtoa_r+0x610>
 800cfd8:	f1b9 0f00 	cmp.w	r9, #0
 800cfdc:	f300 80d4 	bgt.w	800d188 <_dtoa_r+0x610>
 800cfe0:	f040 825e 	bne.w	800d4a0 <_dtoa_r+0x928>
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	4b66      	ldr	r3, [pc, #408]	; (800d180 <_dtoa_r+0x608>)
 800cfe8:	ec51 0b17 	vmov	r0, r1, d7
 800cfec:	f7f3 fb2c 	bl	8000648 <__aeabi_dmul>
 800cff0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cff4:	f7f3 fdae 	bl	8000b54 <__aeabi_dcmpge>
 800cff8:	464f      	mov	r7, r9
 800cffa:	464e      	mov	r6, r9
 800cffc:	2800      	cmp	r0, #0
 800cffe:	f040 8234 	bne.w	800d46a <_dtoa_r+0x8f2>
 800d002:	2331      	movs	r3, #49	; 0x31
 800d004:	f10b 0501 	add.w	r5, fp, #1
 800d008:	f88b 3000 	strb.w	r3, [fp]
 800d00c:	f10a 0a01 	add.w	sl, sl, #1
 800d010:	e22f      	b.n	800d472 <_dtoa_r+0x8fa>
 800d012:	07f2      	lsls	r2, r6, #31
 800d014:	d505      	bpl.n	800d022 <_dtoa_r+0x4aa>
 800d016:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d01a:	f7f3 fb15 	bl	8000648 <__aeabi_dmul>
 800d01e:	3501      	adds	r5, #1
 800d020:	2301      	movs	r3, #1
 800d022:	1076      	asrs	r6, r6, #1
 800d024:	3708      	adds	r7, #8
 800d026:	e772      	b.n	800cf0e <_dtoa_r+0x396>
 800d028:	2502      	movs	r5, #2
 800d02a:	e774      	b.n	800cf16 <_dtoa_r+0x39e>
 800d02c:	f8cd a020 	str.w	sl, [sp, #32]
 800d030:	464f      	mov	r7, r9
 800d032:	e791      	b.n	800cf58 <_dtoa_r+0x3e0>
 800d034:	4b4d      	ldr	r3, [pc, #308]	; (800d16c <_dtoa_r+0x5f4>)
 800d036:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d03a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d03e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d040:	2b00      	cmp	r3, #0
 800d042:	d047      	beq.n	800d0d4 <_dtoa_r+0x55c>
 800d044:	4602      	mov	r2, r0
 800d046:	460b      	mov	r3, r1
 800d048:	2000      	movs	r0, #0
 800d04a:	494e      	ldr	r1, [pc, #312]	; (800d184 <_dtoa_r+0x60c>)
 800d04c:	f7f3 fc26 	bl	800089c <__aeabi_ddiv>
 800d050:	462a      	mov	r2, r5
 800d052:	4633      	mov	r3, r6
 800d054:	f7f3 f940 	bl	80002d8 <__aeabi_dsub>
 800d058:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d05c:	465d      	mov	r5, fp
 800d05e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d062:	f7f3 fda1 	bl	8000ba8 <__aeabi_d2iz>
 800d066:	4606      	mov	r6, r0
 800d068:	f7f3 fa84 	bl	8000574 <__aeabi_i2d>
 800d06c:	4602      	mov	r2, r0
 800d06e:	460b      	mov	r3, r1
 800d070:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d074:	f7f3 f930 	bl	80002d8 <__aeabi_dsub>
 800d078:	3630      	adds	r6, #48	; 0x30
 800d07a:	f805 6b01 	strb.w	r6, [r5], #1
 800d07e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d082:	e9cd 0100 	strd	r0, r1, [sp]
 800d086:	f7f3 fd51 	bl	8000b2c <__aeabi_dcmplt>
 800d08a:	2800      	cmp	r0, #0
 800d08c:	d163      	bne.n	800d156 <_dtoa_r+0x5de>
 800d08e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d092:	2000      	movs	r0, #0
 800d094:	4937      	ldr	r1, [pc, #220]	; (800d174 <_dtoa_r+0x5fc>)
 800d096:	f7f3 f91f 	bl	80002d8 <__aeabi_dsub>
 800d09a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d09e:	f7f3 fd45 	bl	8000b2c <__aeabi_dcmplt>
 800d0a2:	2800      	cmp	r0, #0
 800d0a4:	f040 80b7 	bne.w	800d216 <_dtoa_r+0x69e>
 800d0a8:	eba5 030b 	sub.w	r3, r5, fp
 800d0ac:	429f      	cmp	r7, r3
 800d0ae:	f77f af7c 	ble.w	800cfaa <_dtoa_r+0x432>
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	4b30      	ldr	r3, [pc, #192]	; (800d178 <_dtoa_r+0x600>)
 800d0b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d0ba:	f7f3 fac5 	bl	8000648 <__aeabi_dmul>
 800d0be:	2200      	movs	r2, #0
 800d0c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d0c4:	4b2c      	ldr	r3, [pc, #176]	; (800d178 <_dtoa_r+0x600>)
 800d0c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0ca:	f7f3 fabd 	bl	8000648 <__aeabi_dmul>
 800d0ce:	e9cd 0100 	strd	r0, r1, [sp]
 800d0d2:	e7c4      	b.n	800d05e <_dtoa_r+0x4e6>
 800d0d4:	462a      	mov	r2, r5
 800d0d6:	4633      	mov	r3, r6
 800d0d8:	f7f3 fab6 	bl	8000648 <__aeabi_dmul>
 800d0dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d0e0:	eb0b 0507 	add.w	r5, fp, r7
 800d0e4:	465e      	mov	r6, fp
 800d0e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0ea:	f7f3 fd5d 	bl	8000ba8 <__aeabi_d2iz>
 800d0ee:	4607      	mov	r7, r0
 800d0f0:	f7f3 fa40 	bl	8000574 <__aeabi_i2d>
 800d0f4:	3730      	adds	r7, #48	; 0x30
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0fe:	f7f3 f8eb 	bl	80002d8 <__aeabi_dsub>
 800d102:	f806 7b01 	strb.w	r7, [r6], #1
 800d106:	42ae      	cmp	r6, r5
 800d108:	e9cd 0100 	strd	r0, r1, [sp]
 800d10c:	f04f 0200 	mov.w	r2, #0
 800d110:	d126      	bne.n	800d160 <_dtoa_r+0x5e8>
 800d112:	4b1c      	ldr	r3, [pc, #112]	; (800d184 <_dtoa_r+0x60c>)
 800d114:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d118:	f7f3 f8e0 	bl	80002dc <__adddf3>
 800d11c:	4602      	mov	r2, r0
 800d11e:	460b      	mov	r3, r1
 800d120:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d124:	f7f3 fd20 	bl	8000b68 <__aeabi_dcmpgt>
 800d128:	2800      	cmp	r0, #0
 800d12a:	d174      	bne.n	800d216 <_dtoa_r+0x69e>
 800d12c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d130:	2000      	movs	r0, #0
 800d132:	4914      	ldr	r1, [pc, #80]	; (800d184 <_dtoa_r+0x60c>)
 800d134:	f7f3 f8d0 	bl	80002d8 <__aeabi_dsub>
 800d138:	4602      	mov	r2, r0
 800d13a:	460b      	mov	r3, r1
 800d13c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d140:	f7f3 fcf4 	bl	8000b2c <__aeabi_dcmplt>
 800d144:	2800      	cmp	r0, #0
 800d146:	f43f af30 	beq.w	800cfaa <_dtoa_r+0x432>
 800d14a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d14e:	2b30      	cmp	r3, #48	; 0x30
 800d150:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d154:	d002      	beq.n	800d15c <_dtoa_r+0x5e4>
 800d156:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d15a:	e04a      	b.n	800d1f2 <_dtoa_r+0x67a>
 800d15c:	4615      	mov	r5, r2
 800d15e:	e7f4      	b.n	800d14a <_dtoa_r+0x5d2>
 800d160:	4b05      	ldr	r3, [pc, #20]	; (800d178 <_dtoa_r+0x600>)
 800d162:	f7f3 fa71 	bl	8000648 <__aeabi_dmul>
 800d166:	e9cd 0100 	strd	r0, r1, [sp]
 800d16a:	e7bc      	b.n	800d0e6 <_dtoa_r+0x56e>
 800d16c:	0800ef58 	.word	0x0800ef58
 800d170:	0800ef30 	.word	0x0800ef30
 800d174:	3ff00000 	.word	0x3ff00000
 800d178:	40240000 	.word	0x40240000
 800d17c:	401c0000 	.word	0x401c0000
 800d180:	40140000 	.word	0x40140000
 800d184:	3fe00000 	.word	0x3fe00000
 800d188:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d18c:	465d      	mov	r5, fp
 800d18e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d192:	4630      	mov	r0, r6
 800d194:	4639      	mov	r1, r7
 800d196:	f7f3 fb81 	bl	800089c <__aeabi_ddiv>
 800d19a:	f7f3 fd05 	bl	8000ba8 <__aeabi_d2iz>
 800d19e:	4680      	mov	r8, r0
 800d1a0:	f7f3 f9e8 	bl	8000574 <__aeabi_i2d>
 800d1a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d1a8:	f7f3 fa4e 	bl	8000648 <__aeabi_dmul>
 800d1ac:	4602      	mov	r2, r0
 800d1ae:	460b      	mov	r3, r1
 800d1b0:	4630      	mov	r0, r6
 800d1b2:	4639      	mov	r1, r7
 800d1b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d1b8:	f7f3 f88e 	bl	80002d8 <__aeabi_dsub>
 800d1bc:	f805 6b01 	strb.w	r6, [r5], #1
 800d1c0:	eba5 060b 	sub.w	r6, r5, fp
 800d1c4:	45b1      	cmp	r9, r6
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	d139      	bne.n	800d240 <_dtoa_r+0x6c8>
 800d1cc:	f7f3 f886 	bl	80002dc <__adddf3>
 800d1d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d1d4:	4606      	mov	r6, r0
 800d1d6:	460f      	mov	r7, r1
 800d1d8:	f7f3 fcc6 	bl	8000b68 <__aeabi_dcmpgt>
 800d1dc:	b9c8      	cbnz	r0, 800d212 <_dtoa_r+0x69a>
 800d1de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	f7f3 fc97 	bl	8000b18 <__aeabi_dcmpeq>
 800d1ea:	b110      	cbz	r0, 800d1f2 <_dtoa_r+0x67a>
 800d1ec:	f018 0f01 	tst.w	r8, #1
 800d1f0:	d10f      	bne.n	800d212 <_dtoa_r+0x69a>
 800d1f2:	9904      	ldr	r1, [sp, #16]
 800d1f4:	4620      	mov	r0, r4
 800d1f6:	f000 fcaa 	bl	800db4e <_Bfree>
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d1fe:	702b      	strb	r3, [r5, #0]
 800d200:	f10a 0301 	add.w	r3, sl, #1
 800d204:	6013      	str	r3, [r2, #0]
 800d206:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f000 8241 	beq.w	800d690 <_dtoa_r+0xb18>
 800d20e:	601d      	str	r5, [r3, #0]
 800d210:	e23e      	b.n	800d690 <_dtoa_r+0xb18>
 800d212:	f8cd a020 	str.w	sl, [sp, #32]
 800d216:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d21a:	2a39      	cmp	r2, #57	; 0x39
 800d21c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d220:	d108      	bne.n	800d234 <_dtoa_r+0x6bc>
 800d222:	459b      	cmp	fp, r3
 800d224:	d10a      	bne.n	800d23c <_dtoa_r+0x6c4>
 800d226:	9b08      	ldr	r3, [sp, #32]
 800d228:	3301      	adds	r3, #1
 800d22a:	9308      	str	r3, [sp, #32]
 800d22c:	2330      	movs	r3, #48	; 0x30
 800d22e:	f88b 3000 	strb.w	r3, [fp]
 800d232:	465b      	mov	r3, fp
 800d234:	781a      	ldrb	r2, [r3, #0]
 800d236:	3201      	adds	r2, #1
 800d238:	701a      	strb	r2, [r3, #0]
 800d23a:	e78c      	b.n	800d156 <_dtoa_r+0x5de>
 800d23c:	461d      	mov	r5, r3
 800d23e:	e7ea      	b.n	800d216 <_dtoa_r+0x69e>
 800d240:	2200      	movs	r2, #0
 800d242:	4b9b      	ldr	r3, [pc, #620]	; (800d4b0 <_dtoa_r+0x938>)
 800d244:	f7f3 fa00 	bl	8000648 <__aeabi_dmul>
 800d248:	2200      	movs	r2, #0
 800d24a:	2300      	movs	r3, #0
 800d24c:	4606      	mov	r6, r0
 800d24e:	460f      	mov	r7, r1
 800d250:	f7f3 fc62 	bl	8000b18 <__aeabi_dcmpeq>
 800d254:	2800      	cmp	r0, #0
 800d256:	d09a      	beq.n	800d18e <_dtoa_r+0x616>
 800d258:	e7cb      	b.n	800d1f2 <_dtoa_r+0x67a>
 800d25a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d25c:	2a00      	cmp	r2, #0
 800d25e:	f000 808b 	beq.w	800d378 <_dtoa_r+0x800>
 800d262:	9a06      	ldr	r2, [sp, #24]
 800d264:	2a01      	cmp	r2, #1
 800d266:	dc6e      	bgt.n	800d346 <_dtoa_r+0x7ce>
 800d268:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d26a:	2a00      	cmp	r2, #0
 800d26c:	d067      	beq.n	800d33e <_dtoa_r+0x7c6>
 800d26e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d272:	9f07      	ldr	r7, [sp, #28]
 800d274:	9d05      	ldr	r5, [sp, #20]
 800d276:	9a05      	ldr	r2, [sp, #20]
 800d278:	2101      	movs	r1, #1
 800d27a:	441a      	add	r2, r3
 800d27c:	4620      	mov	r0, r4
 800d27e:	9205      	str	r2, [sp, #20]
 800d280:	4498      	add	r8, r3
 800d282:	f000 fd04 	bl	800dc8e <__i2b>
 800d286:	4606      	mov	r6, r0
 800d288:	2d00      	cmp	r5, #0
 800d28a:	dd0c      	ble.n	800d2a6 <_dtoa_r+0x72e>
 800d28c:	f1b8 0f00 	cmp.w	r8, #0
 800d290:	dd09      	ble.n	800d2a6 <_dtoa_r+0x72e>
 800d292:	4545      	cmp	r5, r8
 800d294:	9a05      	ldr	r2, [sp, #20]
 800d296:	462b      	mov	r3, r5
 800d298:	bfa8      	it	ge
 800d29a:	4643      	movge	r3, r8
 800d29c:	1ad2      	subs	r2, r2, r3
 800d29e:	9205      	str	r2, [sp, #20]
 800d2a0:	1aed      	subs	r5, r5, r3
 800d2a2:	eba8 0803 	sub.w	r8, r8, r3
 800d2a6:	9b07      	ldr	r3, [sp, #28]
 800d2a8:	b1eb      	cbz	r3, 800d2e6 <_dtoa_r+0x76e>
 800d2aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d067      	beq.n	800d380 <_dtoa_r+0x808>
 800d2b0:	b18f      	cbz	r7, 800d2d6 <_dtoa_r+0x75e>
 800d2b2:	4631      	mov	r1, r6
 800d2b4:	463a      	mov	r2, r7
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	f000 fd88 	bl	800ddcc <__pow5mult>
 800d2bc:	9a04      	ldr	r2, [sp, #16]
 800d2be:	4601      	mov	r1, r0
 800d2c0:	4606      	mov	r6, r0
 800d2c2:	4620      	mov	r0, r4
 800d2c4:	f000 fcec 	bl	800dca0 <__multiply>
 800d2c8:	9904      	ldr	r1, [sp, #16]
 800d2ca:	9008      	str	r0, [sp, #32]
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	f000 fc3e 	bl	800db4e <_Bfree>
 800d2d2:	9b08      	ldr	r3, [sp, #32]
 800d2d4:	9304      	str	r3, [sp, #16]
 800d2d6:	9b07      	ldr	r3, [sp, #28]
 800d2d8:	1bda      	subs	r2, r3, r7
 800d2da:	d004      	beq.n	800d2e6 <_dtoa_r+0x76e>
 800d2dc:	9904      	ldr	r1, [sp, #16]
 800d2de:	4620      	mov	r0, r4
 800d2e0:	f000 fd74 	bl	800ddcc <__pow5mult>
 800d2e4:	9004      	str	r0, [sp, #16]
 800d2e6:	2101      	movs	r1, #1
 800d2e8:	4620      	mov	r0, r4
 800d2ea:	f000 fcd0 	bl	800dc8e <__i2b>
 800d2ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2f0:	4607      	mov	r7, r0
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	f000 81d0 	beq.w	800d698 <_dtoa_r+0xb20>
 800d2f8:	461a      	mov	r2, r3
 800d2fa:	4601      	mov	r1, r0
 800d2fc:	4620      	mov	r0, r4
 800d2fe:	f000 fd65 	bl	800ddcc <__pow5mult>
 800d302:	9b06      	ldr	r3, [sp, #24]
 800d304:	2b01      	cmp	r3, #1
 800d306:	4607      	mov	r7, r0
 800d308:	dc40      	bgt.n	800d38c <_dtoa_r+0x814>
 800d30a:	9b00      	ldr	r3, [sp, #0]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d139      	bne.n	800d384 <_dtoa_r+0x80c>
 800d310:	9b01      	ldr	r3, [sp, #4]
 800d312:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d316:	2b00      	cmp	r3, #0
 800d318:	d136      	bne.n	800d388 <_dtoa_r+0x810>
 800d31a:	9b01      	ldr	r3, [sp, #4]
 800d31c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d320:	0d1b      	lsrs	r3, r3, #20
 800d322:	051b      	lsls	r3, r3, #20
 800d324:	b12b      	cbz	r3, 800d332 <_dtoa_r+0x7ba>
 800d326:	9b05      	ldr	r3, [sp, #20]
 800d328:	3301      	adds	r3, #1
 800d32a:	9305      	str	r3, [sp, #20]
 800d32c:	f108 0801 	add.w	r8, r8, #1
 800d330:	2301      	movs	r3, #1
 800d332:	9307      	str	r3, [sp, #28]
 800d334:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d336:	2b00      	cmp	r3, #0
 800d338:	d12a      	bne.n	800d390 <_dtoa_r+0x818>
 800d33a:	2001      	movs	r0, #1
 800d33c:	e030      	b.n	800d3a0 <_dtoa_r+0x828>
 800d33e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d340:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d344:	e795      	b.n	800d272 <_dtoa_r+0x6fa>
 800d346:	9b07      	ldr	r3, [sp, #28]
 800d348:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d34c:	42bb      	cmp	r3, r7
 800d34e:	bfbf      	itttt	lt
 800d350:	9b07      	ldrlt	r3, [sp, #28]
 800d352:	9707      	strlt	r7, [sp, #28]
 800d354:	1afa      	sublt	r2, r7, r3
 800d356:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d358:	bfbb      	ittet	lt
 800d35a:	189b      	addlt	r3, r3, r2
 800d35c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d35e:	1bdf      	subge	r7, r3, r7
 800d360:	2700      	movlt	r7, #0
 800d362:	f1b9 0f00 	cmp.w	r9, #0
 800d366:	bfb5      	itete	lt
 800d368:	9b05      	ldrlt	r3, [sp, #20]
 800d36a:	9d05      	ldrge	r5, [sp, #20]
 800d36c:	eba3 0509 	sublt.w	r5, r3, r9
 800d370:	464b      	movge	r3, r9
 800d372:	bfb8      	it	lt
 800d374:	2300      	movlt	r3, #0
 800d376:	e77e      	b.n	800d276 <_dtoa_r+0x6fe>
 800d378:	9f07      	ldr	r7, [sp, #28]
 800d37a:	9d05      	ldr	r5, [sp, #20]
 800d37c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d37e:	e783      	b.n	800d288 <_dtoa_r+0x710>
 800d380:	9a07      	ldr	r2, [sp, #28]
 800d382:	e7ab      	b.n	800d2dc <_dtoa_r+0x764>
 800d384:	2300      	movs	r3, #0
 800d386:	e7d4      	b.n	800d332 <_dtoa_r+0x7ba>
 800d388:	9b00      	ldr	r3, [sp, #0]
 800d38a:	e7d2      	b.n	800d332 <_dtoa_r+0x7ba>
 800d38c:	2300      	movs	r3, #0
 800d38e:	9307      	str	r3, [sp, #28]
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d396:	6918      	ldr	r0, [r3, #16]
 800d398:	f000 fc2b 	bl	800dbf2 <__hi0bits>
 800d39c:	f1c0 0020 	rsb	r0, r0, #32
 800d3a0:	4440      	add	r0, r8
 800d3a2:	f010 001f 	ands.w	r0, r0, #31
 800d3a6:	d047      	beq.n	800d438 <_dtoa_r+0x8c0>
 800d3a8:	f1c0 0320 	rsb	r3, r0, #32
 800d3ac:	2b04      	cmp	r3, #4
 800d3ae:	dd3b      	ble.n	800d428 <_dtoa_r+0x8b0>
 800d3b0:	9b05      	ldr	r3, [sp, #20]
 800d3b2:	f1c0 001c 	rsb	r0, r0, #28
 800d3b6:	4403      	add	r3, r0
 800d3b8:	9305      	str	r3, [sp, #20]
 800d3ba:	4405      	add	r5, r0
 800d3bc:	4480      	add	r8, r0
 800d3be:	9b05      	ldr	r3, [sp, #20]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	dd05      	ble.n	800d3d0 <_dtoa_r+0x858>
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	9904      	ldr	r1, [sp, #16]
 800d3c8:	4620      	mov	r0, r4
 800d3ca:	f000 fd4d 	bl	800de68 <__lshift>
 800d3ce:	9004      	str	r0, [sp, #16]
 800d3d0:	f1b8 0f00 	cmp.w	r8, #0
 800d3d4:	dd05      	ble.n	800d3e2 <_dtoa_r+0x86a>
 800d3d6:	4639      	mov	r1, r7
 800d3d8:	4642      	mov	r2, r8
 800d3da:	4620      	mov	r0, r4
 800d3dc:	f000 fd44 	bl	800de68 <__lshift>
 800d3e0:	4607      	mov	r7, r0
 800d3e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3e4:	b353      	cbz	r3, 800d43c <_dtoa_r+0x8c4>
 800d3e6:	4639      	mov	r1, r7
 800d3e8:	9804      	ldr	r0, [sp, #16]
 800d3ea:	f000 fd91 	bl	800df10 <__mcmp>
 800d3ee:	2800      	cmp	r0, #0
 800d3f0:	da24      	bge.n	800d43c <_dtoa_r+0x8c4>
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	220a      	movs	r2, #10
 800d3f6:	9904      	ldr	r1, [sp, #16]
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	f000 fbbf 	bl	800db7c <__multadd>
 800d3fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d400:	9004      	str	r0, [sp, #16]
 800d402:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d406:	2b00      	cmp	r3, #0
 800d408:	f000 814d 	beq.w	800d6a6 <_dtoa_r+0xb2e>
 800d40c:	2300      	movs	r3, #0
 800d40e:	4631      	mov	r1, r6
 800d410:	220a      	movs	r2, #10
 800d412:	4620      	mov	r0, r4
 800d414:	f000 fbb2 	bl	800db7c <__multadd>
 800d418:	9b02      	ldr	r3, [sp, #8]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	4606      	mov	r6, r0
 800d41e:	dc4f      	bgt.n	800d4c0 <_dtoa_r+0x948>
 800d420:	9b06      	ldr	r3, [sp, #24]
 800d422:	2b02      	cmp	r3, #2
 800d424:	dd4c      	ble.n	800d4c0 <_dtoa_r+0x948>
 800d426:	e011      	b.n	800d44c <_dtoa_r+0x8d4>
 800d428:	d0c9      	beq.n	800d3be <_dtoa_r+0x846>
 800d42a:	9a05      	ldr	r2, [sp, #20]
 800d42c:	331c      	adds	r3, #28
 800d42e:	441a      	add	r2, r3
 800d430:	9205      	str	r2, [sp, #20]
 800d432:	441d      	add	r5, r3
 800d434:	4498      	add	r8, r3
 800d436:	e7c2      	b.n	800d3be <_dtoa_r+0x846>
 800d438:	4603      	mov	r3, r0
 800d43a:	e7f6      	b.n	800d42a <_dtoa_r+0x8b2>
 800d43c:	f1b9 0f00 	cmp.w	r9, #0
 800d440:	dc38      	bgt.n	800d4b4 <_dtoa_r+0x93c>
 800d442:	9b06      	ldr	r3, [sp, #24]
 800d444:	2b02      	cmp	r3, #2
 800d446:	dd35      	ble.n	800d4b4 <_dtoa_r+0x93c>
 800d448:	f8cd 9008 	str.w	r9, [sp, #8]
 800d44c:	9b02      	ldr	r3, [sp, #8]
 800d44e:	b963      	cbnz	r3, 800d46a <_dtoa_r+0x8f2>
 800d450:	4639      	mov	r1, r7
 800d452:	2205      	movs	r2, #5
 800d454:	4620      	mov	r0, r4
 800d456:	f000 fb91 	bl	800db7c <__multadd>
 800d45a:	4601      	mov	r1, r0
 800d45c:	4607      	mov	r7, r0
 800d45e:	9804      	ldr	r0, [sp, #16]
 800d460:	f000 fd56 	bl	800df10 <__mcmp>
 800d464:	2800      	cmp	r0, #0
 800d466:	f73f adcc 	bgt.w	800d002 <_dtoa_r+0x48a>
 800d46a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d46c:	465d      	mov	r5, fp
 800d46e:	ea6f 0a03 	mvn.w	sl, r3
 800d472:	f04f 0900 	mov.w	r9, #0
 800d476:	4639      	mov	r1, r7
 800d478:	4620      	mov	r0, r4
 800d47a:	f000 fb68 	bl	800db4e <_Bfree>
 800d47e:	2e00      	cmp	r6, #0
 800d480:	f43f aeb7 	beq.w	800d1f2 <_dtoa_r+0x67a>
 800d484:	f1b9 0f00 	cmp.w	r9, #0
 800d488:	d005      	beq.n	800d496 <_dtoa_r+0x91e>
 800d48a:	45b1      	cmp	r9, r6
 800d48c:	d003      	beq.n	800d496 <_dtoa_r+0x91e>
 800d48e:	4649      	mov	r1, r9
 800d490:	4620      	mov	r0, r4
 800d492:	f000 fb5c 	bl	800db4e <_Bfree>
 800d496:	4631      	mov	r1, r6
 800d498:	4620      	mov	r0, r4
 800d49a:	f000 fb58 	bl	800db4e <_Bfree>
 800d49e:	e6a8      	b.n	800d1f2 <_dtoa_r+0x67a>
 800d4a0:	2700      	movs	r7, #0
 800d4a2:	463e      	mov	r6, r7
 800d4a4:	e7e1      	b.n	800d46a <_dtoa_r+0x8f2>
 800d4a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d4aa:	463e      	mov	r6, r7
 800d4ac:	e5a9      	b.n	800d002 <_dtoa_r+0x48a>
 800d4ae:	bf00      	nop
 800d4b0:	40240000 	.word	0x40240000
 800d4b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	f000 80fa 	beq.w	800d6b4 <_dtoa_r+0xb3c>
 800d4c0:	2d00      	cmp	r5, #0
 800d4c2:	dd05      	ble.n	800d4d0 <_dtoa_r+0x958>
 800d4c4:	4631      	mov	r1, r6
 800d4c6:	462a      	mov	r2, r5
 800d4c8:	4620      	mov	r0, r4
 800d4ca:	f000 fccd 	bl	800de68 <__lshift>
 800d4ce:	4606      	mov	r6, r0
 800d4d0:	9b07      	ldr	r3, [sp, #28]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d04c      	beq.n	800d570 <_dtoa_r+0x9f8>
 800d4d6:	6871      	ldr	r1, [r6, #4]
 800d4d8:	4620      	mov	r0, r4
 800d4da:	f000 fb04 	bl	800dae6 <_Balloc>
 800d4de:	6932      	ldr	r2, [r6, #16]
 800d4e0:	3202      	adds	r2, #2
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	0092      	lsls	r2, r2, #2
 800d4e6:	f106 010c 	add.w	r1, r6, #12
 800d4ea:	300c      	adds	r0, #12
 800d4ec:	f000 faf0 	bl	800dad0 <memcpy>
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	4629      	mov	r1, r5
 800d4f4:	4620      	mov	r0, r4
 800d4f6:	f000 fcb7 	bl	800de68 <__lshift>
 800d4fa:	9b00      	ldr	r3, [sp, #0]
 800d4fc:	f8cd b014 	str.w	fp, [sp, #20]
 800d500:	f003 0301 	and.w	r3, r3, #1
 800d504:	46b1      	mov	r9, r6
 800d506:	9307      	str	r3, [sp, #28]
 800d508:	4606      	mov	r6, r0
 800d50a:	4639      	mov	r1, r7
 800d50c:	9804      	ldr	r0, [sp, #16]
 800d50e:	f7ff faa7 	bl	800ca60 <quorem>
 800d512:	4649      	mov	r1, r9
 800d514:	4605      	mov	r5, r0
 800d516:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d51a:	9804      	ldr	r0, [sp, #16]
 800d51c:	f000 fcf8 	bl	800df10 <__mcmp>
 800d520:	4632      	mov	r2, r6
 800d522:	9000      	str	r0, [sp, #0]
 800d524:	4639      	mov	r1, r7
 800d526:	4620      	mov	r0, r4
 800d528:	f000 fd0c 	bl	800df44 <__mdiff>
 800d52c:	68c3      	ldr	r3, [r0, #12]
 800d52e:	4602      	mov	r2, r0
 800d530:	bb03      	cbnz	r3, 800d574 <_dtoa_r+0x9fc>
 800d532:	4601      	mov	r1, r0
 800d534:	9008      	str	r0, [sp, #32]
 800d536:	9804      	ldr	r0, [sp, #16]
 800d538:	f000 fcea 	bl	800df10 <__mcmp>
 800d53c:	9a08      	ldr	r2, [sp, #32]
 800d53e:	4603      	mov	r3, r0
 800d540:	4611      	mov	r1, r2
 800d542:	4620      	mov	r0, r4
 800d544:	9308      	str	r3, [sp, #32]
 800d546:	f000 fb02 	bl	800db4e <_Bfree>
 800d54a:	9b08      	ldr	r3, [sp, #32]
 800d54c:	b9a3      	cbnz	r3, 800d578 <_dtoa_r+0xa00>
 800d54e:	9a06      	ldr	r2, [sp, #24]
 800d550:	b992      	cbnz	r2, 800d578 <_dtoa_r+0xa00>
 800d552:	9a07      	ldr	r2, [sp, #28]
 800d554:	b982      	cbnz	r2, 800d578 <_dtoa_r+0xa00>
 800d556:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d55a:	d029      	beq.n	800d5b0 <_dtoa_r+0xa38>
 800d55c:	9b00      	ldr	r3, [sp, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	dd01      	ble.n	800d566 <_dtoa_r+0x9ee>
 800d562:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d566:	9b05      	ldr	r3, [sp, #20]
 800d568:	1c5d      	adds	r5, r3, #1
 800d56a:	f883 8000 	strb.w	r8, [r3]
 800d56e:	e782      	b.n	800d476 <_dtoa_r+0x8fe>
 800d570:	4630      	mov	r0, r6
 800d572:	e7c2      	b.n	800d4fa <_dtoa_r+0x982>
 800d574:	2301      	movs	r3, #1
 800d576:	e7e3      	b.n	800d540 <_dtoa_r+0x9c8>
 800d578:	9a00      	ldr	r2, [sp, #0]
 800d57a:	2a00      	cmp	r2, #0
 800d57c:	db04      	blt.n	800d588 <_dtoa_r+0xa10>
 800d57e:	d125      	bne.n	800d5cc <_dtoa_r+0xa54>
 800d580:	9a06      	ldr	r2, [sp, #24]
 800d582:	bb1a      	cbnz	r2, 800d5cc <_dtoa_r+0xa54>
 800d584:	9a07      	ldr	r2, [sp, #28]
 800d586:	bb0a      	cbnz	r2, 800d5cc <_dtoa_r+0xa54>
 800d588:	2b00      	cmp	r3, #0
 800d58a:	ddec      	ble.n	800d566 <_dtoa_r+0x9ee>
 800d58c:	2201      	movs	r2, #1
 800d58e:	9904      	ldr	r1, [sp, #16]
 800d590:	4620      	mov	r0, r4
 800d592:	f000 fc69 	bl	800de68 <__lshift>
 800d596:	4639      	mov	r1, r7
 800d598:	9004      	str	r0, [sp, #16]
 800d59a:	f000 fcb9 	bl	800df10 <__mcmp>
 800d59e:	2800      	cmp	r0, #0
 800d5a0:	dc03      	bgt.n	800d5aa <_dtoa_r+0xa32>
 800d5a2:	d1e0      	bne.n	800d566 <_dtoa_r+0x9ee>
 800d5a4:	f018 0f01 	tst.w	r8, #1
 800d5a8:	d0dd      	beq.n	800d566 <_dtoa_r+0x9ee>
 800d5aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d5ae:	d1d8      	bne.n	800d562 <_dtoa_r+0x9ea>
 800d5b0:	9b05      	ldr	r3, [sp, #20]
 800d5b2:	9a05      	ldr	r2, [sp, #20]
 800d5b4:	1c5d      	adds	r5, r3, #1
 800d5b6:	2339      	movs	r3, #57	; 0x39
 800d5b8:	7013      	strb	r3, [r2, #0]
 800d5ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d5be:	2b39      	cmp	r3, #57	; 0x39
 800d5c0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d5c4:	d04f      	beq.n	800d666 <_dtoa_r+0xaee>
 800d5c6:	3301      	adds	r3, #1
 800d5c8:	7013      	strb	r3, [r2, #0]
 800d5ca:	e754      	b.n	800d476 <_dtoa_r+0x8fe>
 800d5cc:	9a05      	ldr	r2, [sp, #20]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	f102 0501 	add.w	r5, r2, #1
 800d5d4:	dd06      	ble.n	800d5e4 <_dtoa_r+0xa6c>
 800d5d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d5da:	d0e9      	beq.n	800d5b0 <_dtoa_r+0xa38>
 800d5dc:	f108 0801 	add.w	r8, r8, #1
 800d5e0:	9b05      	ldr	r3, [sp, #20]
 800d5e2:	e7c2      	b.n	800d56a <_dtoa_r+0x9f2>
 800d5e4:	9a02      	ldr	r2, [sp, #8]
 800d5e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d5ea:	eba5 030b 	sub.w	r3, r5, fp
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	d021      	beq.n	800d636 <_dtoa_r+0xabe>
 800d5f2:	2300      	movs	r3, #0
 800d5f4:	220a      	movs	r2, #10
 800d5f6:	9904      	ldr	r1, [sp, #16]
 800d5f8:	4620      	mov	r0, r4
 800d5fa:	f000 fabf 	bl	800db7c <__multadd>
 800d5fe:	45b1      	cmp	r9, r6
 800d600:	9004      	str	r0, [sp, #16]
 800d602:	f04f 0300 	mov.w	r3, #0
 800d606:	f04f 020a 	mov.w	r2, #10
 800d60a:	4649      	mov	r1, r9
 800d60c:	4620      	mov	r0, r4
 800d60e:	d105      	bne.n	800d61c <_dtoa_r+0xaa4>
 800d610:	f000 fab4 	bl	800db7c <__multadd>
 800d614:	4681      	mov	r9, r0
 800d616:	4606      	mov	r6, r0
 800d618:	9505      	str	r5, [sp, #20]
 800d61a:	e776      	b.n	800d50a <_dtoa_r+0x992>
 800d61c:	f000 faae 	bl	800db7c <__multadd>
 800d620:	4631      	mov	r1, r6
 800d622:	4681      	mov	r9, r0
 800d624:	2300      	movs	r3, #0
 800d626:	220a      	movs	r2, #10
 800d628:	4620      	mov	r0, r4
 800d62a:	f000 faa7 	bl	800db7c <__multadd>
 800d62e:	4606      	mov	r6, r0
 800d630:	e7f2      	b.n	800d618 <_dtoa_r+0xaa0>
 800d632:	f04f 0900 	mov.w	r9, #0
 800d636:	2201      	movs	r2, #1
 800d638:	9904      	ldr	r1, [sp, #16]
 800d63a:	4620      	mov	r0, r4
 800d63c:	f000 fc14 	bl	800de68 <__lshift>
 800d640:	4639      	mov	r1, r7
 800d642:	9004      	str	r0, [sp, #16]
 800d644:	f000 fc64 	bl	800df10 <__mcmp>
 800d648:	2800      	cmp	r0, #0
 800d64a:	dcb6      	bgt.n	800d5ba <_dtoa_r+0xa42>
 800d64c:	d102      	bne.n	800d654 <_dtoa_r+0xadc>
 800d64e:	f018 0f01 	tst.w	r8, #1
 800d652:	d1b2      	bne.n	800d5ba <_dtoa_r+0xa42>
 800d654:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d658:	2b30      	cmp	r3, #48	; 0x30
 800d65a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d65e:	f47f af0a 	bne.w	800d476 <_dtoa_r+0x8fe>
 800d662:	4615      	mov	r5, r2
 800d664:	e7f6      	b.n	800d654 <_dtoa_r+0xadc>
 800d666:	4593      	cmp	fp, r2
 800d668:	d105      	bne.n	800d676 <_dtoa_r+0xafe>
 800d66a:	2331      	movs	r3, #49	; 0x31
 800d66c:	f10a 0a01 	add.w	sl, sl, #1
 800d670:	f88b 3000 	strb.w	r3, [fp]
 800d674:	e6ff      	b.n	800d476 <_dtoa_r+0x8fe>
 800d676:	4615      	mov	r5, r2
 800d678:	e79f      	b.n	800d5ba <_dtoa_r+0xa42>
 800d67a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d6e0 <_dtoa_r+0xb68>
 800d67e:	e007      	b.n	800d690 <_dtoa_r+0xb18>
 800d680:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d682:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d6e4 <_dtoa_r+0xb6c>
 800d686:	b11b      	cbz	r3, 800d690 <_dtoa_r+0xb18>
 800d688:	f10b 0308 	add.w	r3, fp, #8
 800d68c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d68e:	6013      	str	r3, [r2, #0]
 800d690:	4658      	mov	r0, fp
 800d692:	b017      	add	sp, #92	; 0x5c
 800d694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d698:	9b06      	ldr	r3, [sp, #24]
 800d69a:	2b01      	cmp	r3, #1
 800d69c:	f77f ae35 	ble.w	800d30a <_dtoa_r+0x792>
 800d6a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6a2:	9307      	str	r3, [sp, #28]
 800d6a4:	e649      	b.n	800d33a <_dtoa_r+0x7c2>
 800d6a6:	9b02      	ldr	r3, [sp, #8]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	dc03      	bgt.n	800d6b4 <_dtoa_r+0xb3c>
 800d6ac:	9b06      	ldr	r3, [sp, #24]
 800d6ae:	2b02      	cmp	r3, #2
 800d6b0:	f73f aecc 	bgt.w	800d44c <_dtoa_r+0x8d4>
 800d6b4:	465d      	mov	r5, fp
 800d6b6:	4639      	mov	r1, r7
 800d6b8:	9804      	ldr	r0, [sp, #16]
 800d6ba:	f7ff f9d1 	bl	800ca60 <quorem>
 800d6be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d6c2:	f805 8b01 	strb.w	r8, [r5], #1
 800d6c6:	9a02      	ldr	r2, [sp, #8]
 800d6c8:	eba5 030b 	sub.w	r3, r5, fp
 800d6cc:	429a      	cmp	r2, r3
 800d6ce:	ddb0      	ble.n	800d632 <_dtoa_r+0xaba>
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	220a      	movs	r2, #10
 800d6d4:	9904      	ldr	r1, [sp, #16]
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	f000 fa50 	bl	800db7c <__multadd>
 800d6dc:	9004      	str	r0, [sp, #16]
 800d6de:	e7ea      	b.n	800d6b6 <_dtoa_r+0xb3e>
 800d6e0:	0800ee98 	.word	0x0800ee98
 800d6e4:	0800eebc 	.word	0x0800eebc

0800d6e8 <__sflush_r>:
 800d6e8:	898a      	ldrh	r2, [r1, #12]
 800d6ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ee:	4605      	mov	r5, r0
 800d6f0:	0710      	lsls	r0, r2, #28
 800d6f2:	460c      	mov	r4, r1
 800d6f4:	d458      	bmi.n	800d7a8 <__sflush_r+0xc0>
 800d6f6:	684b      	ldr	r3, [r1, #4]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	dc05      	bgt.n	800d708 <__sflush_r+0x20>
 800d6fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	dc02      	bgt.n	800d708 <__sflush_r+0x20>
 800d702:	2000      	movs	r0, #0
 800d704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d708:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d70a:	2e00      	cmp	r6, #0
 800d70c:	d0f9      	beq.n	800d702 <__sflush_r+0x1a>
 800d70e:	2300      	movs	r3, #0
 800d710:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d714:	682f      	ldr	r7, [r5, #0]
 800d716:	6a21      	ldr	r1, [r4, #32]
 800d718:	602b      	str	r3, [r5, #0]
 800d71a:	d032      	beq.n	800d782 <__sflush_r+0x9a>
 800d71c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d71e:	89a3      	ldrh	r3, [r4, #12]
 800d720:	075a      	lsls	r2, r3, #29
 800d722:	d505      	bpl.n	800d730 <__sflush_r+0x48>
 800d724:	6863      	ldr	r3, [r4, #4]
 800d726:	1ac0      	subs	r0, r0, r3
 800d728:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d72a:	b10b      	cbz	r3, 800d730 <__sflush_r+0x48>
 800d72c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d72e:	1ac0      	subs	r0, r0, r3
 800d730:	2300      	movs	r3, #0
 800d732:	4602      	mov	r2, r0
 800d734:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d736:	6a21      	ldr	r1, [r4, #32]
 800d738:	4628      	mov	r0, r5
 800d73a:	47b0      	blx	r6
 800d73c:	1c43      	adds	r3, r0, #1
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	d106      	bne.n	800d750 <__sflush_r+0x68>
 800d742:	6829      	ldr	r1, [r5, #0]
 800d744:	291d      	cmp	r1, #29
 800d746:	d848      	bhi.n	800d7da <__sflush_r+0xf2>
 800d748:	4a29      	ldr	r2, [pc, #164]	; (800d7f0 <__sflush_r+0x108>)
 800d74a:	40ca      	lsrs	r2, r1
 800d74c:	07d6      	lsls	r6, r2, #31
 800d74e:	d544      	bpl.n	800d7da <__sflush_r+0xf2>
 800d750:	2200      	movs	r2, #0
 800d752:	6062      	str	r2, [r4, #4]
 800d754:	04d9      	lsls	r1, r3, #19
 800d756:	6922      	ldr	r2, [r4, #16]
 800d758:	6022      	str	r2, [r4, #0]
 800d75a:	d504      	bpl.n	800d766 <__sflush_r+0x7e>
 800d75c:	1c42      	adds	r2, r0, #1
 800d75e:	d101      	bne.n	800d764 <__sflush_r+0x7c>
 800d760:	682b      	ldr	r3, [r5, #0]
 800d762:	b903      	cbnz	r3, 800d766 <__sflush_r+0x7e>
 800d764:	6560      	str	r0, [r4, #84]	; 0x54
 800d766:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d768:	602f      	str	r7, [r5, #0]
 800d76a:	2900      	cmp	r1, #0
 800d76c:	d0c9      	beq.n	800d702 <__sflush_r+0x1a>
 800d76e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d772:	4299      	cmp	r1, r3
 800d774:	d002      	beq.n	800d77c <__sflush_r+0x94>
 800d776:	4628      	mov	r0, r5
 800d778:	f000 fc9e 	bl	800e0b8 <_free_r>
 800d77c:	2000      	movs	r0, #0
 800d77e:	6360      	str	r0, [r4, #52]	; 0x34
 800d780:	e7c0      	b.n	800d704 <__sflush_r+0x1c>
 800d782:	2301      	movs	r3, #1
 800d784:	4628      	mov	r0, r5
 800d786:	47b0      	blx	r6
 800d788:	1c41      	adds	r1, r0, #1
 800d78a:	d1c8      	bne.n	800d71e <__sflush_r+0x36>
 800d78c:	682b      	ldr	r3, [r5, #0]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d0c5      	beq.n	800d71e <__sflush_r+0x36>
 800d792:	2b1d      	cmp	r3, #29
 800d794:	d001      	beq.n	800d79a <__sflush_r+0xb2>
 800d796:	2b16      	cmp	r3, #22
 800d798:	d101      	bne.n	800d79e <__sflush_r+0xb6>
 800d79a:	602f      	str	r7, [r5, #0]
 800d79c:	e7b1      	b.n	800d702 <__sflush_r+0x1a>
 800d79e:	89a3      	ldrh	r3, [r4, #12]
 800d7a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d7a4:	81a3      	strh	r3, [r4, #12]
 800d7a6:	e7ad      	b.n	800d704 <__sflush_r+0x1c>
 800d7a8:	690f      	ldr	r7, [r1, #16]
 800d7aa:	2f00      	cmp	r7, #0
 800d7ac:	d0a9      	beq.n	800d702 <__sflush_r+0x1a>
 800d7ae:	0793      	lsls	r3, r2, #30
 800d7b0:	680e      	ldr	r6, [r1, #0]
 800d7b2:	bf08      	it	eq
 800d7b4:	694b      	ldreq	r3, [r1, #20]
 800d7b6:	600f      	str	r7, [r1, #0]
 800d7b8:	bf18      	it	ne
 800d7ba:	2300      	movne	r3, #0
 800d7bc:	eba6 0807 	sub.w	r8, r6, r7
 800d7c0:	608b      	str	r3, [r1, #8]
 800d7c2:	f1b8 0f00 	cmp.w	r8, #0
 800d7c6:	dd9c      	ble.n	800d702 <__sflush_r+0x1a>
 800d7c8:	4643      	mov	r3, r8
 800d7ca:	463a      	mov	r2, r7
 800d7cc:	6a21      	ldr	r1, [r4, #32]
 800d7ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d7d0:	4628      	mov	r0, r5
 800d7d2:	47b0      	blx	r6
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	dc06      	bgt.n	800d7e6 <__sflush_r+0xfe>
 800d7d8:	89a3      	ldrh	r3, [r4, #12]
 800d7da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d7de:	81a3      	strh	r3, [r4, #12]
 800d7e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d7e4:	e78e      	b.n	800d704 <__sflush_r+0x1c>
 800d7e6:	4407      	add	r7, r0
 800d7e8:	eba8 0800 	sub.w	r8, r8, r0
 800d7ec:	e7e9      	b.n	800d7c2 <__sflush_r+0xda>
 800d7ee:	bf00      	nop
 800d7f0:	20400001 	.word	0x20400001

0800d7f4 <_fflush_r>:
 800d7f4:	b538      	push	{r3, r4, r5, lr}
 800d7f6:	690b      	ldr	r3, [r1, #16]
 800d7f8:	4605      	mov	r5, r0
 800d7fa:	460c      	mov	r4, r1
 800d7fc:	b1db      	cbz	r3, 800d836 <_fflush_r+0x42>
 800d7fe:	b118      	cbz	r0, 800d808 <_fflush_r+0x14>
 800d800:	6983      	ldr	r3, [r0, #24]
 800d802:	b90b      	cbnz	r3, 800d808 <_fflush_r+0x14>
 800d804:	f000 f860 	bl	800d8c8 <__sinit>
 800d808:	4b0c      	ldr	r3, [pc, #48]	; (800d83c <_fflush_r+0x48>)
 800d80a:	429c      	cmp	r4, r3
 800d80c:	d109      	bne.n	800d822 <_fflush_r+0x2e>
 800d80e:	686c      	ldr	r4, [r5, #4]
 800d810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d814:	b17b      	cbz	r3, 800d836 <_fflush_r+0x42>
 800d816:	4621      	mov	r1, r4
 800d818:	4628      	mov	r0, r5
 800d81a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d81e:	f7ff bf63 	b.w	800d6e8 <__sflush_r>
 800d822:	4b07      	ldr	r3, [pc, #28]	; (800d840 <_fflush_r+0x4c>)
 800d824:	429c      	cmp	r4, r3
 800d826:	d101      	bne.n	800d82c <_fflush_r+0x38>
 800d828:	68ac      	ldr	r4, [r5, #8]
 800d82a:	e7f1      	b.n	800d810 <_fflush_r+0x1c>
 800d82c:	4b05      	ldr	r3, [pc, #20]	; (800d844 <_fflush_r+0x50>)
 800d82e:	429c      	cmp	r4, r3
 800d830:	bf08      	it	eq
 800d832:	68ec      	ldreq	r4, [r5, #12]
 800d834:	e7ec      	b.n	800d810 <_fflush_r+0x1c>
 800d836:	2000      	movs	r0, #0
 800d838:	bd38      	pop	{r3, r4, r5, pc}
 800d83a:	bf00      	nop
 800d83c:	0800eeec 	.word	0x0800eeec
 800d840:	0800ef0c 	.word	0x0800ef0c
 800d844:	0800eecc 	.word	0x0800eecc

0800d848 <std>:
 800d848:	2300      	movs	r3, #0
 800d84a:	b510      	push	{r4, lr}
 800d84c:	4604      	mov	r4, r0
 800d84e:	e9c0 3300 	strd	r3, r3, [r0]
 800d852:	6083      	str	r3, [r0, #8]
 800d854:	8181      	strh	r1, [r0, #12]
 800d856:	6643      	str	r3, [r0, #100]	; 0x64
 800d858:	81c2      	strh	r2, [r0, #14]
 800d85a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d85e:	6183      	str	r3, [r0, #24]
 800d860:	4619      	mov	r1, r3
 800d862:	2208      	movs	r2, #8
 800d864:	305c      	adds	r0, #92	; 0x5c
 800d866:	f7fe fb2f 	bl	800bec8 <memset>
 800d86a:	4b05      	ldr	r3, [pc, #20]	; (800d880 <std+0x38>)
 800d86c:	6263      	str	r3, [r4, #36]	; 0x24
 800d86e:	4b05      	ldr	r3, [pc, #20]	; (800d884 <std+0x3c>)
 800d870:	62a3      	str	r3, [r4, #40]	; 0x28
 800d872:	4b05      	ldr	r3, [pc, #20]	; (800d888 <std+0x40>)
 800d874:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d876:	4b05      	ldr	r3, [pc, #20]	; (800d88c <std+0x44>)
 800d878:	6224      	str	r4, [r4, #32]
 800d87a:	6323      	str	r3, [r4, #48]	; 0x30
 800d87c:	bd10      	pop	{r4, pc}
 800d87e:	bf00      	nop
 800d880:	0800e4cd 	.word	0x0800e4cd
 800d884:	0800e4ef 	.word	0x0800e4ef
 800d888:	0800e527 	.word	0x0800e527
 800d88c:	0800e54b 	.word	0x0800e54b

0800d890 <_cleanup_r>:
 800d890:	4901      	ldr	r1, [pc, #4]	; (800d898 <_cleanup_r+0x8>)
 800d892:	f000 b885 	b.w	800d9a0 <_fwalk_reent>
 800d896:	bf00      	nop
 800d898:	0800d7f5 	.word	0x0800d7f5

0800d89c <__sfmoreglue>:
 800d89c:	b570      	push	{r4, r5, r6, lr}
 800d89e:	1e4a      	subs	r2, r1, #1
 800d8a0:	2568      	movs	r5, #104	; 0x68
 800d8a2:	4355      	muls	r5, r2
 800d8a4:	460e      	mov	r6, r1
 800d8a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d8aa:	f000 fc53 	bl	800e154 <_malloc_r>
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	b140      	cbz	r0, 800d8c4 <__sfmoreglue+0x28>
 800d8b2:	2100      	movs	r1, #0
 800d8b4:	e9c0 1600 	strd	r1, r6, [r0]
 800d8b8:	300c      	adds	r0, #12
 800d8ba:	60a0      	str	r0, [r4, #8]
 800d8bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d8c0:	f7fe fb02 	bl	800bec8 <memset>
 800d8c4:	4620      	mov	r0, r4
 800d8c6:	bd70      	pop	{r4, r5, r6, pc}

0800d8c8 <__sinit>:
 800d8c8:	6983      	ldr	r3, [r0, #24]
 800d8ca:	b510      	push	{r4, lr}
 800d8cc:	4604      	mov	r4, r0
 800d8ce:	bb33      	cbnz	r3, 800d91e <__sinit+0x56>
 800d8d0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d8d4:	6503      	str	r3, [r0, #80]	; 0x50
 800d8d6:	4b12      	ldr	r3, [pc, #72]	; (800d920 <__sinit+0x58>)
 800d8d8:	4a12      	ldr	r2, [pc, #72]	; (800d924 <__sinit+0x5c>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	6282      	str	r2, [r0, #40]	; 0x28
 800d8de:	4298      	cmp	r0, r3
 800d8e0:	bf04      	itt	eq
 800d8e2:	2301      	moveq	r3, #1
 800d8e4:	6183      	streq	r3, [r0, #24]
 800d8e6:	f000 f81f 	bl	800d928 <__sfp>
 800d8ea:	6060      	str	r0, [r4, #4]
 800d8ec:	4620      	mov	r0, r4
 800d8ee:	f000 f81b 	bl	800d928 <__sfp>
 800d8f2:	60a0      	str	r0, [r4, #8]
 800d8f4:	4620      	mov	r0, r4
 800d8f6:	f000 f817 	bl	800d928 <__sfp>
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	60e0      	str	r0, [r4, #12]
 800d8fe:	2104      	movs	r1, #4
 800d900:	6860      	ldr	r0, [r4, #4]
 800d902:	f7ff ffa1 	bl	800d848 <std>
 800d906:	2201      	movs	r2, #1
 800d908:	2109      	movs	r1, #9
 800d90a:	68a0      	ldr	r0, [r4, #8]
 800d90c:	f7ff ff9c 	bl	800d848 <std>
 800d910:	2202      	movs	r2, #2
 800d912:	2112      	movs	r1, #18
 800d914:	68e0      	ldr	r0, [r4, #12]
 800d916:	f7ff ff97 	bl	800d848 <std>
 800d91a:	2301      	movs	r3, #1
 800d91c:	61a3      	str	r3, [r4, #24]
 800d91e:	bd10      	pop	{r4, pc}
 800d920:	0800ee84 	.word	0x0800ee84
 800d924:	0800d891 	.word	0x0800d891

0800d928 <__sfp>:
 800d928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d92a:	4b1b      	ldr	r3, [pc, #108]	; (800d998 <__sfp+0x70>)
 800d92c:	681e      	ldr	r6, [r3, #0]
 800d92e:	69b3      	ldr	r3, [r6, #24]
 800d930:	4607      	mov	r7, r0
 800d932:	b913      	cbnz	r3, 800d93a <__sfp+0x12>
 800d934:	4630      	mov	r0, r6
 800d936:	f7ff ffc7 	bl	800d8c8 <__sinit>
 800d93a:	3648      	adds	r6, #72	; 0x48
 800d93c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d940:	3b01      	subs	r3, #1
 800d942:	d503      	bpl.n	800d94c <__sfp+0x24>
 800d944:	6833      	ldr	r3, [r6, #0]
 800d946:	b133      	cbz	r3, 800d956 <__sfp+0x2e>
 800d948:	6836      	ldr	r6, [r6, #0]
 800d94a:	e7f7      	b.n	800d93c <__sfp+0x14>
 800d94c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d950:	b16d      	cbz	r5, 800d96e <__sfp+0x46>
 800d952:	3468      	adds	r4, #104	; 0x68
 800d954:	e7f4      	b.n	800d940 <__sfp+0x18>
 800d956:	2104      	movs	r1, #4
 800d958:	4638      	mov	r0, r7
 800d95a:	f7ff ff9f 	bl	800d89c <__sfmoreglue>
 800d95e:	6030      	str	r0, [r6, #0]
 800d960:	2800      	cmp	r0, #0
 800d962:	d1f1      	bne.n	800d948 <__sfp+0x20>
 800d964:	230c      	movs	r3, #12
 800d966:	603b      	str	r3, [r7, #0]
 800d968:	4604      	mov	r4, r0
 800d96a:	4620      	mov	r0, r4
 800d96c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d96e:	4b0b      	ldr	r3, [pc, #44]	; (800d99c <__sfp+0x74>)
 800d970:	6665      	str	r5, [r4, #100]	; 0x64
 800d972:	e9c4 5500 	strd	r5, r5, [r4]
 800d976:	60a5      	str	r5, [r4, #8]
 800d978:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d97c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d980:	2208      	movs	r2, #8
 800d982:	4629      	mov	r1, r5
 800d984:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d988:	f7fe fa9e 	bl	800bec8 <memset>
 800d98c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d990:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d994:	e7e9      	b.n	800d96a <__sfp+0x42>
 800d996:	bf00      	nop
 800d998:	0800ee84 	.word	0x0800ee84
 800d99c:	ffff0001 	.word	0xffff0001

0800d9a0 <_fwalk_reent>:
 800d9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9a4:	4680      	mov	r8, r0
 800d9a6:	4689      	mov	r9, r1
 800d9a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d9ac:	2600      	movs	r6, #0
 800d9ae:	b914      	cbnz	r4, 800d9b6 <_fwalk_reent+0x16>
 800d9b0:	4630      	mov	r0, r6
 800d9b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9b6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d9ba:	3f01      	subs	r7, #1
 800d9bc:	d501      	bpl.n	800d9c2 <_fwalk_reent+0x22>
 800d9be:	6824      	ldr	r4, [r4, #0]
 800d9c0:	e7f5      	b.n	800d9ae <_fwalk_reent+0xe>
 800d9c2:	89ab      	ldrh	r3, [r5, #12]
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d907      	bls.n	800d9d8 <_fwalk_reent+0x38>
 800d9c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d9cc:	3301      	adds	r3, #1
 800d9ce:	d003      	beq.n	800d9d8 <_fwalk_reent+0x38>
 800d9d0:	4629      	mov	r1, r5
 800d9d2:	4640      	mov	r0, r8
 800d9d4:	47c8      	blx	r9
 800d9d6:	4306      	orrs	r6, r0
 800d9d8:	3568      	adds	r5, #104	; 0x68
 800d9da:	e7ee      	b.n	800d9ba <_fwalk_reent+0x1a>

0800d9dc <_localeconv_r>:
 800d9dc:	4b04      	ldr	r3, [pc, #16]	; (800d9f0 <_localeconv_r+0x14>)
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	6a18      	ldr	r0, [r3, #32]
 800d9e2:	4b04      	ldr	r3, [pc, #16]	; (800d9f4 <_localeconv_r+0x18>)
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	bf08      	it	eq
 800d9e8:	4618      	moveq	r0, r3
 800d9ea:	30f0      	adds	r0, #240	; 0xf0
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop
 800d9f0:	20001228 	.word	0x20001228
 800d9f4:	2000128c 	.word	0x2000128c

0800d9f8 <__swhatbuf_r>:
 800d9f8:	b570      	push	{r4, r5, r6, lr}
 800d9fa:	460e      	mov	r6, r1
 800d9fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da00:	2900      	cmp	r1, #0
 800da02:	b096      	sub	sp, #88	; 0x58
 800da04:	4614      	mov	r4, r2
 800da06:	461d      	mov	r5, r3
 800da08:	da07      	bge.n	800da1a <__swhatbuf_r+0x22>
 800da0a:	2300      	movs	r3, #0
 800da0c:	602b      	str	r3, [r5, #0]
 800da0e:	89b3      	ldrh	r3, [r6, #12]
 800da10:	061a      	lsls	r2, r3, #24
 800da12:	d410      	bmi.n	800da36 <__swhatbuf_r+0x3e>
 800da14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da18:	e00e      	b.n	800da38 <__swhatbuf_r+0x40>
 800da1a:	466a      	mov	r2, sp
 800da1c:	f000 fdbc 	bl	800e598 <_fstat_r>
 800da20:	2800      	cmp	r0, #0
 800da22:	dbf2      	blt.n	800da0a <__swhatbuf_r+0x12>
 800da24:	9a01      	ldr	r2, [sp, #4]
 800da26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800da2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800da2e:	425a      	negs	r2, r3
 800da30:	415a      	adcs	r2, r3
 800da32:	602a      	str	r2, [r5, #0]
 800da34:	e7ee      	b.n	800da14 <__swhatbuf_r+0x1c>
 800da36:	2340      	movs	r3, #64	; 0x40
 800da38:	2000      	movs	r0, #0
 800da3a:	6023      	str	r3, [r4, #0]
 800da3c:	b016      	add	sp, #88	; 0x58
 800da3e:	bd70      	pop	{r4, r5, r6, pc}

0800da40 <__smakebuf_r>:
 800da40:	898b      	ldrh	r3, [r1, #12]
 800da42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800da44:	079d      	lsls	r5, r3, #30
 800da46:	4606      	mov	r6, r0
 800da48:	460c      	mov	r4, r1
 800da4a:	d507      	bpl.n	800da5c <__smakebuf_r+0x1c>
 800da4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800da50:	6023      	str	r3, [r4, #0]
 800da52:	6123      	str	r3, [r4, #16]
 800da54:	2301      	movs	r3, #1
 800da56:	6163      	str	r3, [r4, #20]
 800da58:	b002      	add	sp, #8
 800da5a:	bd70      	pop	{r4, r5, r6, pc}
 800da5c:	ab01      	add	r3, sp, #4
 800da5e:	466a      	mov	r2, sp
 800da60:	f7ff ffca 	bl	800d9f8 <__swhatbuf_r>
 800da64:	9900      	ldr	r1, [sp, #0]
 800da66:	4605      	mov	r5, r0
 800da68:	4630      	mov	r0, r6
 800da6a:	f000 fb73 	bl	800e154 <_malloc_r>
 800da6e:	b948      	cbnz	r0, 800da84 <__smakebuf_r+0x44>
 800da70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da74:	059a      	lsls	r2, r3, #22
 800da76:	d4ef      	bmi.n	800da58 <__smakebuf_r+0x18>
 800da78:	f023 0303 	bic.w	r3, r3, #3
 800da7c:	f043 0302 	orr.w	r3, r3, #2
 800da80:	81a3      	strh	r3, [r4, #12]
 800da82:	e7e3      	b.n	800da4c <__smakebuf_r+0xc>
 800da84:	4b0d      	ldr	r3, [pc, #52]	; (800dabc <__smakebuf_r+0x7c>)
 800da86:	62b3      	str	r3, [r6, #40]	; 0x28
 800da88:	89a3      	ldrh	r3, [r4, #12]
 800da8a:	6020      	str	r0, [r4, #0]
 800da8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da90:	81a3      	strh	r3, [r4, #12]
 800da92:	9b00      	ldr	r3, [sp, #0]
 800da94:	6163      	str	r3, [r4, #20]
 800da96:	9b01      	ldr	r3, [sp, #4]
 800da98:	6120      	str	r0, [r4, #16]
 800da9a:	b15b      	cbz	r3, 800dab4 <__smakebuf_r+0x74>
 800da9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800daa0:	4630      	mov	r0, r6
 800daa2:	f000 fd8b 	bl	800e5bc <_isatty_r>
 800daa6:	b128      	cbz	r0, 800dab4 <__smakebuf_r+0x74>
 800daa8:	89a3      	ldrh	r3, [r4, #12]
 800daaa:	f023 0303 	bic.w	r3, r3, #3
 800daae:	f043 0301 	orr.w	r3, r3, #1
 800dab2:	81a3      	strh	r3, [r4, #12]
 800dab4:	89a3      	ldrh	r3, [r4, #12]
 800dab6:	431d      	orrs	r5, r3
 800dab8:	81a5      	strh	r5, [r4, #12]
 800daba:	e7cd      	b.n	800da58 <__smakebuf_r+0x18>
 800dabc:	0800d891 	.word	0x0800d891

0800dac0 <malloc>:
 800dac0:	4b02      	ldr	r3, [pc, #8]	; (800dacc <malloc+0xc>)
 800dac2:	4601      	mov	r1, r0
 800dac4:	6818      	ldr	r0, [r3, #0]
 800dac6:	f000 bb45 	b.w	800e154 <_malloc_r>
 800daca:	bf00      	nop
 800dacc:	20001228 	.word	0x20001228

0800dad0 <memcpy>:
 800dad0:	b510      	push	{r4, lr}
 800dad2:	1e43      	subs	r3, r0, #1
 800dad4:	440a      	add	r2, r1
 800dad6:	4291      	cmp	r1, r2
 800dad8:	d100      	bne.n	800dadc <memcpy+0xc>
 800dada:	bd10      	pop	{r4, pc}
 800dadc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dae0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dae4:	e7f7      	b.n	800dad6 <memcpy+0x6>

0800dae6 <_Balloc>:
 800dae6:	b570      	push	{r4, r5, r6, lr}
 800dae8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800daea:	4604      	mov	r4, r0
 800daec:	460e      	mov	r6, r1
 800daee:	b93d      	cbnz	r5, 800db00 <_Balloc+0x1a>
 800daf0:	2010      	movs	r0, #16
 800daf2:	f7ff ffe5 	bl	800dac0 <malloc>
 800daf6:	6260      	str	r0, [r4, #36]	; 0x24
 800daf8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dafc:	6005      	str	r5, [r0, #0]
 800dafe:	60c5      	str	r5, [r0, #12]
 800db00:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800db02:	68eb      	ldr	r3, [r5, #12]
 800db04:	b183      	cbz	r3, 800db28 <_Balloc+0x42>
 800db06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db08:	68db      	ldr	r3, [r3, #12]
 800db0a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800db0e:	b9b8      	cbnz	r0, 800db40 <_Balloc+0x5a>
 800db10:	2101      	movs	r1, #1
 800db12:	fa01 f506 	lsl.w	r5, r1, r6
 800db16:	1d6a      	adds	r2, r5, #5
 800db18:	0092      	lsls	r2, r2, #2
 800db1a:	4620      	mov	r0, r4
 800db1c:	f000 fabe 	bl	800e09c <_calloc_r>
 800db20:	b160      	cbz	r0, 800db3c <_Balloc+0x56>
 800db22:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800db26:	e00e      	b.n	800db46 <_Balloc+0x60>
 800db28:	2221      	movs	r2, #33	; 0x21
 800db2a:	2104      	movs	r1, #4
 800db2c:	4620      	mov	r0, r4
 800db2e:	f000 fab5 	bl	800e09c <_calloc_r>
 800db32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800db34:	60e8      	str	r0, [r5, #12]
 800db36:	68db      	ldr	r3, [r3, #12]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d1e4      	bne.n	800db06 <_Balloc+0x20>
 800db3c:	2000      	movs	r0, #0
 800db3e:	bd70      	pop	{r4, r5, r6, pc}
 800db40:	6802      	ldr	r2, [r0, #0]
 800db42:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800db46:	2300      	movs	r3, #0
 800db48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800db4c:	e7f7      	b.n	800db3e <_Balloc+0x58>

0800db4e <_Bfree>:
 800db4e:	b570      	push	{r4, r5, r6, lr}
 800db50:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800db52:	4606      	mov	r6, r0
 800db54:	460d      	mov	r5, r1
 800db56:	b93c      	cbnz	r4, 800db68 <_Bfree+0x1a>
 800db58:	2010      	movs	r0, #16
 800db5a:	f7ff ffb1 	bl	800dac0 <malloc>
 800db5e:	6270      	str	r0, [r6, #36]	; 0x24
 800db60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800db64:	6004      	str	r4, [r0, #0]
 800db66:	60c4      	str	r4, [r0, #12]
 800db68:	b13d      	cbz	r5, 800db7a <_Bfree+0x2c>
 800db6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800db6c:	686a      	ldr	r2, [r5, #4]
 800db6e:	68db      	ldr	r3, [r3, #12]
 800db70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800db74:	6029      	str	r1, [r5, #0]
 800db76:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800db7a:	bd70      	pop	{r4, r5, r6, pc}

0800db7c <__multadd>:
 800db7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db80:	690d      	ldr	r5, [r1, #16]
 800db82:	461f      	mov	r7, r3
 800db84:	4606      	mov	r6, r0
 800db86:	460c      	mov	r4, r1
 800db88:	f101 0c14 	add.w	ip, r1, #20
 800db8c:	2300      	movs	r3, #0
 800db8e:	f8dc 0000 	ldr.w	r0, [ip]
 800db92:	b281      	uxth	r1, r0
 800db94:	fb02 7101 	mla	r1, r2, r1, r7
 800db98:	0c0f      	lsrs	r7, r1, #16
 800db9a:	0c00      	lsrs	r0, r0, #16
 800db9c:	fb02 7000 	mla	r0, r2, r0, r7
 800dba0:	b289      	uxth	r1, r1
 800dba2:	3301      	adds	r3, #1
 800dba4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800dba8:	429d      	cmp	r5, r3
 800dbaa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800dbae:	f84c 1b04 	str.w	r1, [ip], #4
 800dbb2:	dcec      	bgt.n	800db8e <__multadd+0x12>
 800dbb4:	b1d7      	cbz	r7, 800dbec <__multadd+0x70>
 800dbb6:	68a3      	ldr	r3, [r4, #8]
 800dbb8:	42ab      	cmp	r3, r5
 800dbba:	dc12      	bgt.n	800dbe2 <__multadd+0x66>
 800dbbc:	6861      	ldr	r1, [r4, #4]
 800dbbe:	4630      	mov	r0, r6
 800dbc0:	3101      	adds	r1, #1
 800dbc2:	f7ff ff90 	bl	800dae6 <_Balloc>
 800dbc6:	6922      	ldr	r2, [r4, #16]
 800dbc8:	3202      	adds	r2, #2
 800dbca:	f104 010c 	add.w	r1, r4, #12
 800dbce:	4680      	mov	r8, r0
 800dbd0:	0092      	lsls	r2, r2, #2
 800dbd2:	300c      	adds	r0, #12
 800dbd4:	f7ff ff7c 	bl	800dad0 <memcpy>
 800dbd8:	4621      	mov	r1, r4
 800dbda:	4630      	mov	r0, r6
 800dbdc:	f7ff ffb7 	bl	800db4e <_Bfree>
 800dbe0:	4644      	mov	r4, r8
 800dbe2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dbe6:	3501      	adds	r5, #1
 800dbe8:	615f      	str	r7, [r3, #20]
 800dbea:	6125      	str	r5, [r4, #16]
 800dbec:	4620      	mov	r0, r4
 800dbee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800dbf2 <__hi0bits>:
 800dbf2:	0c02      	lsrs	r2, r0, #16
 800dbf4:	0412      	lsls	r2, r2, #16
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	b9b2      	cbnz	r2, 800dc28 <__hi0bits+0x36>
 800dbfa:	0403      	lsls	r3, r0, #16
 800dbfc:	2010      	movs	r0, #16
 800dbfe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800dc02:	bf04      	itt	eq
 800dc04:	021b      	lsleq	r3, r3, #8
 800dc06:	3008      	addeq	r0, #8
 800dc08:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800dc0c:	bf04      	itt	eq
 800dc0e:	011b      	lsleq	r3, r3, #4
 800dc10:	3004      	addeq	r0, #4
 800dc12:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800dc16:	bf04      	itt	eq
 800dc18:	009b      	lsleq	r3, r3, #2
 800dc1a:	3002      	addeq	r0, #2
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	db06      	blt.n	800dc2e <__hi0bits+0x3c>
 800dc20:	005b      	lsls	r3, r3, #1
 800dc22:	d503      	bpl.n	800dc2c <__hi0bits+0x3a>
 800dc24:	3001      	adds	r0, #1
 800dc26:	4770      	bx	lr
 800dc28:	2000      	movs	r0, #0
 800dc2a:	e7e8      	b.n	800dbfe <__hi0bits+0xc>
 800dc2c:	2020      	movs	r0, #32
 800dc2e:	4770      	bx	lr

0800dc30 <__lo0bits>:
 800dc30:	6803      	ldr	r3, [r0, #0]
 800dc32:	f013 0207 	ands.w	r2, r3, #7
 800dc36:	4601      	mov	r1, r0
 800dc38:	d00b      	beq.n	800dc52 <__lo0bits+0x22>
 800dc3a:	07da      	lsls	r2, r3, #31
 800dc3c:	d423      	bmi.n	800dc86 <__lo0bits+0x56>
 800dc3e:	0798      	lsls	r0, r3, #30
 800dc40:	bf49      	itett	mi
 800dc42:	085b      	lsrmi	r3, r3, #1
 800dc44:	089b      	lsrpl	r3, r3, #2
 800dc46:	2001      	movmi	r0, #1
 800dc48:	600b      	strmi	r3, [r1, #0]
 800dc4a:	bf5c      	itt	pl
 800dc4c:	600b      	strpl	r3, [r1, #0]
 800dc4e:	2002      	movpl	r0, #2
 800dc50:	4770      	bx	lr
 800dc52:	b298      	uxth	r0, r3
 800dc54:	b9a8      	cbnz	r0, 800dc82 <__lo0bits+0x52>
 800dc56:	0c1b      	lsrs	r3, r3, #16
 800dc58:	2010      	movs	r0, #16
 800dc5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800dc5e:	bf04      	itt	eq
 800dc60:	0a1b      	lsreq	r3, r3, #8
 800dc62:	3008      	addeq	r0, #8
 800dc64:	071a      	lsls	r2, r3, #28
 800dc66:	bf04      	itt	eq
 800dc68:	091b      	lsreq	r3, r3, #4
 800dc6a:	3004      	addeq	r0, #4
 800dc6c:	079a      	lsls	r2, r3, #30
 800dc6e:	bf04      	itt	eq
 800dc70:	089b      	lsreq	r3, r3, #2
 800dc72:	3002      	addeq	r0, #2
 800dc74:	07da      	lsls	r2, r3, #31
 800dc76:	d402      	bmi.n	800dc7e <__lo0bits+0x4e>
 800dc78:	085b      	lsrs	r3, r3, #1
 800dc7a:	d006      	beq.n	800dc8a <__lo0bits+0x5a>
 800dc7c:	3001      	adds	r0, #1
 800dc7e:	600b      	str	r3, [r1, #0]
 800dc80:	4770      	bx	lr
 800dc82:	4610      	mov	r0, r2
 800dc84:	e7e9      	b.n	800dc5a <__lo0bits+0x2a>
 800dc86:	2000      	movs	r0, #0
 800dc88:	4770      	bx	lr
 800dc8a:	2020      	movs	r0, #32
 800dc8c:	4770      	bx	lr

0800dc8e <__i2b>:
 800dc8e:	b510      	push	{r4, lr}
 800dc90:	460c      	mov	r4, r1
 800dc92:	2101      	movs	r1, #1
 800dc94:	f7ff ff27 	bl	800dae6 <_Balloc>
 800dc98:	2201      	movs	r2, #1
 800dc9a:	6144      	str	r4, [r0, #20]
 800dc9c:	6102      	str	r2, [r0, #16]
 800dc9e:	bd10      	pop	{r4, pc}

0800dca0 <__multiply>:
 800dca0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dca4:	4614      	mov	r4, r2
 800dca6:	690a      	ldr	r2, [r1, #16]
 800dca8:	6923      	ldr	r3, [r4, #16]
 800dcaa:	429a      	cmp	r2, r3
 800dcac:	bfb8      	it	lt
 800dcae:	460b      	movlt	r3, r1
 800dcb0:	4688      	mov	r8, r1
 800dcb2:	bfbc      	itt	lt
 800dcb4:	46a0      	movlt	r8, r4
 800dcb6:	461c      	movlt	r4, r3
 800dcb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dcbc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800dcc0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dcc4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dcc8:	eb07 0609 	add.w	r6, r7, r9
 800dccc:	42b3      	cmp	r3, r6
 800dcce:	bfb8      	it	lt
 800dcd0:	3101      	addlt	r1, #1
 800dcd2:	f7ff ff08 	bl	800dae6 <_Balloc>
 800dcd6:	f100 0514 	add.w	r5, r0, #20
 800dcda:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800dcde:	462b      	mov	r3, r5
 800dce0:	2200      	movs	r2, #0
 800dce2:	4573      	cmp	r3, lr
 800dce4:	d316      	bcc.n	800dd14 <__multiply+0x74>
 800dce6:	f104 0214 	add.w	r2, r4, #20
 800dcea:	f108 0114 	add.w	r1, r8, #20
 800dcee:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800dcf2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800dcf6:	9300      	str	r3, [sp, #0]
 800dcf8:	9b00      	ldr	r3, [sp, #0]
 800dcfa:	9201      	str	r2, [sp, #4]
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	d80c      	bhi.n	800dd1a <__multiply+0x7a>
 800dd00:	2e00      	cmp	r6, #0
 800dd02:	dd03      	ble.n	800dd0c <__multiply+0x6c>
 800dd04:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d05d      	beq.n	800ddc8 <__multiply+0x128>
 800dd0c:	6106      	str	r6, [r0, #16]
 800dd0e:	b003      	add	sp, #12
 800dd10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd14:	f843 2b04 	str.w	r2, [r3], #4
 800dd18:	e7e3      	b.n	800dce2 <__multiply+0x42>
 800dd1a:	f8b2 b000 	ldrh.w	fp, [r2]
 800dd1e:	f1bb 0f00 	cmp.w	fp, #0
 800dd22:	d023      	beq.n	800dd6c <__multiply+0xcc>
 800dd24:	4689      	mov	r9, r1
 800dd26:	46ac      	mov	ip, r5
 800dd28:	f04f 0800 	mov.w	r8, #0
 800dd2c:	f859 4b04 	ldr.w	r4, [r9], #4
 800dd30:	f8dc a000 	ldr.w	sl, [ip]
 800dd34:	b2a3      	uxth	r3, r4
 800dd36:	fa1f fa8a 	uxth.w	sl, sl
 800dd3a:	fb0b a303 	mla	r3, fp, r3, sl
 800dd3e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dd42:	f8dc 4000 	ldr.w	r4, [ip]
 800dd46:	4443      	add	r3, r8
 800dd48:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dd4c:	fb0b 840a 	mla	r4, fp, sl, r8
 800dd50:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dd54:	46e2      	mov	sl, ip
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dd5c:	454f      	cmp	r7, r9
 800dd5e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dd62:	f84a 3b04 	str.w	r3, [sl], #4
 800dd66:	d82b      	bhi.n	800ddc0 <__multiply+0x120>
 800dd68:	f8cc 8004 	str.w	r8, [ip, #4]
 800dd6c:	9b01      	ldr	r3, [sp, #4]
 800dd6e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800dd72:	3204      	adds	r2, #4
 800dd74:	f1ba 0f00 	cmp.w	sl, #0
 800dd78:	d020      	beq.n	800ddbc <__multiply+0x11c>
 800dd7a:	682b      	ldr	r3, [r5, #0]
 800dd7c:	4689      	mov	r9, r1
 800dd7e:	46a8      	mov	r8, r5
 800dd80:	f04f 0b00 	mov.w	fp, #0
 800dd84:	f8b9 c000 	ldrh.w	ip, [r9]
 800dd88:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800dd8c:	fb0a 440c 	mla	r4, sl, ip, r4
 800dd90:	445c      	add	r4, fp
 800dd92:	46c4      	mov	ip, r8
 800dd94:	b29b      	uxth	r3, r3
 800dd96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dd9a:	f84c 3b04 	str.w	r3, [ip], #4
 800dd9e:	f859 3b04 	ldr.w	r3, [r9], #4
 800dda2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800dda6:	0c1b      	lsrs	r3, r3, #16
 800dda8:	fb0a b303 	mla	r3, sl, r3, fp
 800ddac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ddb0:	454f      	cmp	r7, r9
 800ddb2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ddb6:	d805      	bhi.n	800ddc4 <__multiply+0x124>
 800ddb8:	f8c8 3004 	str.w	r3, [r8, #4]
 800ddbc:	3504      	adds	r5, #4
 800ddbe:	e79b      	b.n	800dcf8 <__multiply+0x58>
 800ddc0:	46d4      	mov	ip, sl
 800ddc2:	e7b3      	b.n	800dd2c <__multiply+0x8c>
 800ddc4:	46e0      	mov	r8, ip
 800ddc6:	e7dd      	b.n	800dd84 <__multiply+0xe4>
 800ddc8:	3e01      	subs	r6, #1
 800ddca:	e799      	b.n	800dd00 <__multiply+0x60>

0800ddcc <__pow5mult>:
 800ddcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddd0:	4615      	mov	r5, r2
 800ddd2:	f012 0203 	ands.w	r2, r2, #3
 800ddd6:	4606      	mov	r6, r0
 800ddd8:	460f      	mov	r7, r1
 800ddda:	d007      	beq.n	800ddec <__pow5mult+0x20>
 800dddc:	3a01      	subs	r2, #1
 800ddde:	4c21      	ldr	r4, [pc, #132]	; (800de64 <__pow5mult+0x98>)
 800dde0:	2300      	movs	r3, #0
 800dde2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dde6:	f7ff fec9 	bl	800db7c <__multadd>
 800ddea:	4607      	mov	r7, r0
 800ddec:	10ad      	asrs	r5, r5, #2
 800ddee:	d035      	beq.n	800de5c <__pow5mult+0x90>
 800ddf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ddf2:	b93c      	cbnz	r4, 800de04 <__pow5mult+0x38>
 800ddf4:	2010      	movs	r0, #16
 800ddf6:	f7ff fe63 	bl	800dac0 <malloc>
 800ddfa:	6270      	str	r0, [r6, #36]	; 0x24
 800ddfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800de00:	6004      	str	r4, [r0, #0]
 800de02:	60c4      	str	r4, [r0, #12]
 800de04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800de08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de0c:	b94c      	cbnz	r4, 800de22 <__pow5mult+0x56>
 800de0e:	f240 2171 	movw	r1, #625	; 0x271
 800de12:	4630      	mov	r0, r6
 800de14:	f7ff ff3b 	bl	800dc8e <__i2b>
 800de18:	2300      	movs	r3, #0
 800de1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800de1e:	4604      	mov	r4, r0
 800de20:	6003      	str	r3, [r0, #0]
 800de22:	f04f 0800 	mov.w	r8, #0
 800de26:	07eb      	lsls	r3, r5, #31
 800de28:	d50a      	bpl.n	800de40 <__pow5mult+0x74>
 800de2a:	4639      	mov	r1, r7
 800de2c:	4622      	mov	r2, r4
 800de2e:	4630      	mov	r0, r6
 800de30:	f7ff ff36 	bl	800dca0 <__multiply>
 800de34:	4639      	mov	r1, r7
 800de36:	4681      	mov	r9, r0
 800de38:	4630      	mov	r0, r6
 800de3a:	f7ff fe88 	bl	800db4e <_Bfree>
 800de3e:	464f      	mov	r7, r9
 800de40:	106d      	asrs	r5, r5, #1
 800de42:	d00b      	beq.n	800de5c <__pow5mult+0x90>
 800de44:	6820      	ldr	r0, [r4, #0]
 800de46:	b938      	cbnz	r0, 800de58 <__pow5mult+0x8c>
 800de48:	4622      	mov	r2, r4
 800de4a:	4621      	mov	r1, r4
 800de4c:	4630      	mov	r0, r6
 800de4e:	f7ff ff27 	bl	800dca0 <__multiply>
 800de52:	6020      	str	r0, [r4, #0]
 800de54:	f8c0 8000 	str.w	r8, [r0]
 800de58:	4604      	mov	r4, r0
 800de5a:	e7e4      	b.n	800de26 <__pow5mult+0x5a>
 800de5c:	4638      	mov	r0, r7
 800de5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de62:	bf00      	nop
 800de64:	0800f020 	.word	0x0800f020

0800de68 <__lshift>:
 800de68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de6c:	460c      	mov	r4, r1
 800de6e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800de72:	6923      	ldr	r3, [r4, #16]
 800de74:	6849      	ldr	r1, [r1, #4]
 800de76:	eb0a 0903 	add.w	r9, sl, r3
 800de7a:	68a3      	ldr	r3, [r4, #8]
 800de7c:	4607      	mov	r7, r0
 800de7e:	4616      	mov	r6, r2
 800de80:	f109 0501 	add.w	r5, r9, #1
 800de84:	42ab      	cmp	r3, r5
 800de86:	db32      	blt.n	800deee <__lshift+0x86>
 800de88:	4638      	mov	r0, r7
 800de8a:	f7ff fe2c 	bl	800dae6 <_Balloc>
 800de8e:	2300      	movs	r3, #0
 800de90:	4680      	mov	r8, r0
 800de92:	f100 0114 	add.w	r1, r0, #20
 800de96:	461a      	mov	r2, r3
 800de98:	4553      	cmp	r3, sl
 800de9a:	db2b      	blt.n	800def4 <__lshift+0x8c>
 800de9c:	6920      	ldr	r0, [r4, #16]
 800de9e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dea2:	f104 0314 	add.w	r3, r4, #20
 800dea6:	f016 021f 	ands.w	r2, r6, #31
 800deaa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800deae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800deb2:	d025      	beq.n	800df00 <__lshift+0x98>
 800deb4:	f1c2 0e20 	rsb	lr, r2, #32
 800deb8:	2000      	movs	r0, #0
 800deba:	681e      	ldr	r6, [r3, #0]
 800debc:	468a      	mov	sl, r1
 800debe:	4096      	lsls	r6, r2
 800dec0:	4330      	orrs	r0, r6
 800dec2:	f84a 0b04 	str.w	r0, [sl], #4
 800dec6:	f853 0b04 	ldr.w	r0, [r3], #4
 800deca:	459c      	cmp	ip, r3
 800decc:	fa20 f00e 	lsr.w	r0, r0, lr
 800ded0:	d814      	bhi.n	800defc <__lshift+0x94>
 800ded2:	6048      	str	r0, [r1, #4]
 800ded4:	b108      	cbz	r0, 800deda <__lshift+0x72>
 800ded6:	f109 0502 	add.w	r5, r9, #2
 800deda:	3d01      	subs	r5, #1
 800dedc:	4638      	mov	r0, r7
 800dede:	f8c8 5010 	str.w	r5, [r8, #16]
 800dee2:	4621      	mov	r1, r4
 800dee4:	f7ff fe33 	bl	800db4e <_Bfree>
 800dee8:	4640      	mov	r0, r8
 800deea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800deee:	3101      	adds	r1, #1
 800def0:	005b      	lsls	r3, r3, #1
 800def2:	e7c7      	b.n	800de84 <__lshift+0x1c>
 800def4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800def8:	3301      	adds	r3, #1
 800defa:	e7cd      	b.n	800de98 <__lshift+0x30>
 800defc:	4651      	mov	r1, sl
 800defe:	e7dc      	b.n	800deba <__lshift+0x52>
 800df00:	3904      	subs	r1, #4
 800df02:	f853 2b04 	ldr.w	r2, [r3], #4
 800df06:	f841 2f04 	str.w	r2, [r1, #4]!
 800df0a:	459c      	cmp	ip, r3
 800df0c:	d8f9      	bhi.n	800df02 <__lshift+0x9a>
 800df0e:	e7e4      	b.n	800deda <__lshift+0x72>

0800df10 <__mcmp>:
 800df10:	6903      	ldr	r3, [r0, #16]
 800df12:	690a      	ldr	r2, [r1, #16]
 800df14:	1a9b      	subs	r3, r3, r2
 800df16:	b530      	push	{r4, r5, lr}
 800df18:	d10c      	bne.n	800df34 <__mcmp+0x24>
 800df1a:	0092      	lsls	r2, r2, #2
 800df1c:	3014      	adds	r0, #20
 800df1e:	3114      	adds	r1, #20
 800df20:	1884      	adds	r4, r0, r2
 800df22:	4411      	add	r1, r2
 800df24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800df28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800df2c:	4295      	cmp	r5, r2
 800df2e:	d003      	beq.n	800df38 <__mcmp+0x28>
 800df30:	d305      	bcc.n	800df3e <__mcmp+0x2e>
 800df32:	2301      	movs	r3, #1
 800df34:	4618      	mov	r0, r3
 800df36:	bd30      	pop	{r4, r5, pc}
 800df38:	42a0      	cmp	r0, r4
 800df3a:	d3f3      	bcc.n	800df24 <__mcmp+0x14>
 800df3c:	e7fa      	b.n	800df34 <__mcmp+0x24>
 800df3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df42:	e7f7      	b.n	800df34 <__mcmp+0x24>

0800df44 <__mdiff>:
 800df44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df48:	460d      	mov	r5, r1
 800df4a:	4607      	mov	r7, r0
 800df4c:	4611      	mov	r1, r2
 800df4e:	4628      	mov	r0, r5
 800df50:	4614      	mov	r4, r2
 800df52:	f7ff ffdd 	bl	800df10 <__mcmp>
 800df56:	1e06      	subs	r6, r0, #0
 800df58:	d108      	bne.n	800df6c <__mdiff+0x28>
 800df5a:	4631      	mov	r1, r6
 800df5c:	4638      	mov	r0, r7
 800df5e:	f7ff fdc2 	bl	800dae6 <_Balloc>
 800df62:	2301      	movs	r3, #1
 800df64:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800df68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df6c:	bfa4      	itt	ge
 800df6e:	4623      	movge	r3, r4
 800df70:	462c      	movge	r4, r5
 800df72:	4638      	mov	r0, r7
 800df74:	6861      	ldr	r1, [r4, #4]
 800df76:	bfa6      	itte	ge
 800df78:	461d      	movge	r5, r3
 800df7a:	2600      	movge	r6, #0
 800df7c:	2601      	movlt	r6, #1
 800df7e:	f7ff fdb2 	bl	800dae6 <_Balloc>
 800df82:	692b      	ldr	r3, [r5, #16]
 800df84:	60c6      	str	r6, [r0, #12]
 800df86:	6926      	ldr	r6, [r4, #16]
 800df88:	f105 0914 	add.w	r9, r5, #20
 800df8c:	f104 0214 	add.w	r2, r4, #20
 800df90:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800df94:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800df98:	f100 0514 	add.w	r5, r0, #20
 800df9c:	f04f 0e00 	mov.w	lr, #0
 800dfa0:	f852 ab04 	ldr.w	sl, [r2], #4
 800dfa4:	f859 4b04 	ldr.w	r4, [r9], #4
 800dfa8:	fa1e f18a 	uxtah	r1, lr, sl
 800dfac:	b2a3      	uxth	r3, r4
 800dfae:	1ac9      	subs	r1, r1, r3
 800dfb0:	0c23      	lsrs	r3, r4, #16
 800dfb2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800dfb6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dfba:	b289      	uxth	r1, r1
 800dfbc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dfc0:	45c8      	cmp	r8, r9
 800dfc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dfc6:	4694      	mov	ip, r2
 800dfc8:	f845 3b04 	str.w	r3, [r5], #4
 800dfcc:	d8e8      	bhi.n	800dfa0 <__mdiff+0x5c>
 800dfce:	45bc      	cmp	ip, r7
 800dfd0:	d304      	bcc.n	800dfdc <__mdiff+0x98>
 800dfd2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800dfd6:	b183      	cbz	r3, 800dffa <__mdiff+0xb6>
 800dfd8:	6106      	str	r6, [r0, #16]
 800dfda:	e7c5      	b.n	800df68 <__mdiff+0x24>
 800dfdc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dfe0:	fa1e f381 	uxtah	r3, lr, r1
 800dfe4:	141a      	asrs	r2, r3, #16
 800dfe6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dfea:	b29b      	uxth	r3, r3
 800dfec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dff0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800dff4:	f845 3b04 	str.w	r3, [r5], #4
 800dff8:	e7e9      	b.n	800dfce <__mdiff+0x8a>
 800dffa:	3e01      	subs	r6, #1
 800dffc:	e7e9      	b.n	800dfd2 <__mdiff+0x8e>

0800dffe <__d2b>:
 800dffe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e002:	460e      	mov	r6, r1
 800e004:	2101      	movs	r1, #1
 800e006:	ec59 8b10 	vmov	r8, r9, d0
 800e00a:	4615      	mov	r5, r2
 800e00c:	f7ff fd6b 	bl	800dae6 <_Balloc>
 800e010:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e014:	4607      	mov	r7, r0
 800e016:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e01a:	bb34      	cbnz	r4, 800e06a <__d2b+0x6c>
 800e01c:	9301      	str	r3, [sp, #4]
 800e01e:	f1b8 0300 	subs.w	r3, r8, #0
 800e022:	d027      	beq.n	800e074 <__d2b+0x76>
 800e024:	a802      	add	r0, sp, #8
 800e026:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e02a:	f7ff fe01 	bl	800dc30 <__lo0bits>
 800e02e:	9900      	ldr	r1, [sp, #0]
 800e030:	b1f0      	cbz	r0, 800e070 <__d2b+0x72>
 800e032:	9a01      	ldr	r2, [sp, #4]
 800e034:	f1c0 0320 	rsb	r3, r0, #32
 800e038:	fa02 f303 	lsl.w	r3, r2, r3
 800e03c:	430b      	orrs	r3, r1
 800e03e:	40c2      	lsrs	r2, r0
 800e040:	617b      	str	r3, [r7, #20]
 800e042:	9201      	str	r2, [sp, #4]
 800e044:	9b01      	ldr	r3, [sp, #4]
 800e046:	61bb      	str	r3, [r7, #24]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	bf14      	ite	ne
 800e04c:	2102      	movne	r1, #2
 800e04e:	2101      	moveq	r1, #1
 800e050:	6139      	str	r1, [r7, #16]
 800e052:	b1c4      	cbz	r4, 800e086 <__d2b+0x88>
 800e054:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e058:	4404      	add	r4, r0
 800e05a:	6034      	str	r4, [r6, #0]
 800e05c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e060:	6028      	str	r0, [r5, #0]
 800e062:	4638      	mov	r0, r7
 800e064:	b003      	add	sp, #12
 800e066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e06a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e06e:	e7d5      	b.n	800e01c <__d2b+0x1e>
 800e070:	6179      	str	r1, [r7, #20]
 800e072:	e7e7      	b.n	800e044 <__d2b+0x46>
 800e074:	a801      	add	r0, sp, #4
 800e076:	f7ff fddb 	bl	800dc30 <__lo0bits>
 800e07a:	9b01      	ldr	r3, [sp, #4]
 800e07c:	617b      	str	r3, [r7, #20]
 800e07e:	2101      	movs	r1, #1
 800e080:	6139      	str	r1, [r7, #16]
 800e082:	3020      	adds	r0, #32
 800e084:	e7e5      	b.n	800e052 <__d2b+0x54>
 800e086:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e08a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e08e:	6030      	str	r0, [r6, #0]
 800e090:	6918      	ldr	r0, [r3, #16]
 800e092:	f7ff fdae 	bl	800dbf2 <__hi0bits>
 800e096:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e09a:	e7e1      	b.n	800e060 <__d2b+0x62>

0800e09c <_calloc_r>:
 800e09c:	b538      	push	{r3, r4, r5, lr}
 800e09e:	fb02 f401 	mul.w	r4, r2, r1
 800e0a2:	4621      	mov	r1, r4
 800e0a4:	f000 f856 	bl	800e154 <_malloc_r>
 800e0a8:	4605      	mov	r5, r0
 800e0aa:	b118      	cbz	r0, 800e0b4 <_calloc_r+0x18>
 800e0ac:	4622      	mov	r2, r4
 800e0ae:	2100      	movs	r1, #0
 800e0b0:	f7fd ff0a 	bl	800bec8 <memset>
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	bd38      	pop	{r3, r4, r5, pc}

0800e0b8 <_free_r>:
 800e0b8:	b538      	push	{r3, r4, r5, lr}
 800e0ba:	4605      	mov	r5, r0
 800e0bc:	2900      	cmp	r1, #0
 800e0be:	d045      	beq.n	800e14c <_free_r+0x94>
 800e0c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0c4:	1f0c      	subs	r4, r1, #4
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	bfb8      	it	lt
 800e0ca:	18e4      	addlt	r4, r4, r3
 800e0cc:	f000 fac3 	bl	800e656 <__malloc_lock>
 800e0d0:	4a1f      	ldr	r2, [pc, #124]	; (800e150 <_free_r+0x98>)
 800e0d2:	6813      	ldr	r3, [r2, #0]
 800e0d4:	4610      	mov	r0, r2
 800e0d6:	b933      	cbnz	r3, 800e0e6 <_free_r+0x2e>
 800e0d8:	6063      	str	r3, [r4, #4]
 800e0da:	6014      	str	r4, [r2, #0]
 800e0dc:	4628      	mov	r0, r5
 800e0de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0e2:	f000 bab9 	b.w	800e658 <__malloc_unlock>
 800e0e6:	42a3      	cmp	r3, r4
 800e0e8:	d90c      	bls.n	800e104 <_free_r+0x4c>
 800e0ea:	6821      	ldr	r1, [r4, #0]
 800e0ec:	1862      	adds	r2, r4, r1
 800e0ee:	4293      	cmp	r3, r2
 800e0f0:	bf04      	itt	eq
 800e0f2:	681a      	ldreq	r2, [r3, #0]
 800e0f4:	685b      	ldreq	r3, [r3, #4]
 800e0f6:	6063      	str	r3, [r4, #4]
 800e0f8:	bf04      	itt	eq
 800e0fa:	1852      	addeq	r2, r2, r1
 800e0fc:	6022      	streq	r2, [r4, #0]
 800e0fe:	6004      	str	r4, [r0, #0]
 800e100:	e7ec      	b.n	800e0dc <_free_r+0x24>
 800e102:	4613      	mov	r3, r2
 800e104:	685a      	ldr	r2, [r3, #4]
 800e106:	b10a      	cbz	r2, 800e10c <_free_r+0x54>
 800e108:	42a2      	cmp	r2, r4
 800e10a:	d9fa      	bls.n	800e102 <_free_r+0x4a>
 800e10c:	6819      	ldr	r1, [r3, #0]
 800e10e:	1858      	adds	r0, r3, r1
 800e110:	42a0      	cmp	r0, r4
 800e112:	d10b      	bne.n	800e12c <_free_r+0x74>
 800e114:	6820      	ldr	r0, [r4, #0]
 800e116:	4401      	add	r1, r0
 800e118:	1858      	adds	r0, r3, r1
 800e11a:	4282      	cmp	r2, r0
 800e11c:	6019      	str	r1, [r3, #0]
 800e11e:	d1dd      	bne.n	800e0dc <_free_r+0x24>
 800e120:	6810      	ldr	r0, [r2, #0]
 800e122:	6852      	ldr	r2, [r2, #4]
 800e124:	605a      	str	r2, [r3, #4]
 800e126:	4401      	add	r1, r0
 800e128:	6019      	str	r1, [r3, #0]
 800e12a:	e7d7      	b.n	800e0dc <_free_r+0x24>
 800e12c:	d902      	bls.n	800e134 <_free_r+0x7c>
 800e12e:	230c      	movs	r3, #12
 800e130:	602b      	str	r3, [r5, #0]
 800e132:	e7d3      	b.n	800e0dc <_free_r+0x24>
 800e134:	6820      	ldr	r0, [r4, #0]
 800e136:	1821      	adds	r1, r4, r0
 800e138:	428a      	cmp	r2, r1
 800e13a:	bf04      	itt	eq
 800e13c:	6811      	ldreq	r1, [r2, #0]
 800e13e:	6852      	ldreq	r2, [r2, #4]
 800e140:	6062      	str	r2, [r4, #4]
 800e142:	bf04      	itt	eq
 800e144:	1809      	addeq	r1, r1, r0
 800e146:	6021      	streq	r1, [r4, #0]
 800e148:	605c      	str	r4, [r3, #4]
 800e14a:	e7c7      	b.n	800e0dc <_free_r+0x24>
 800e14c:	bd38      	pop	{r3, r4, r5, pc}
 800e14e:	bf00      	nop
 800e150:	20001424 	.word	0x20001424

0800e154 <_malloc_r>:
 800e154:	b570      	push	{r4, r5, r6, lr}
 800e156:	1ccd      	adds	r5, r1, #3
 800e158:	f025 0503 	bic.w	r5, r5, #3
 800e15c:	3508      	adds	r5, #8
 800e15e:	2d0c      	cmp	r5, #12
 800e160:	bf38      	it	cc
 800e162:	250c      	movcc	r5, #12
 800e164:	2d00      	cmp	r5, #0
 800e166:	4606      	mov	r6, r0
 800e168:	db01      	blt.n	800e16e <_malloc_r+0x1a>
 800e16a:	42a9      	cmp	r1, r5
 800e16c:	d903      	bls.n	800e176 <_malloc_r+0x22>
 800e16e:	230c      	movs	r3, #12
 800e170:	6033      	str	r3, [r6, #0]
 800e172:	2000      	movs	r0, #0
 800e174:	bd70      	pop	{r4, r5, r6, pc}
 800e176:	f000 fa6e 	bl	800e656 <__malloc_lock>
 800e17a:	4a21      	ldr	r2, [pc, #132]	; (800e200 <_malloc_r+0xac>)
 800e17c:	6814      	ldr	r4, [r2, #0]
 800e17e:	4621      	mov	r1, r4
 800e180:	b991      	cbnz	r1, 800e1a8 <_malloc_r+0x54>
 800e182:	4c20      	ldr	r4, [pc, #128]	; (800e204 <_malloc_r+0xb0>)
 800e184:	6823      	ldr	r3, [r4, #0]
 800e186:	b91b      	cbnz	r3, 800e190 <_malloc_r+0x3c>
 800e188:	4630      	mov	r0, r6
 800e18a:	f000 f98f 	bl	800e4ac <_sbrk_r>
 800e18e:	6020      	str	r0, [r4, #0]
 800e190:	4629      	mov	r1, r5
 800e192:	4630      	mov	r0, r6
 800e194:	f000 f98a 	bl	800e4ac <_sbrk_r>
 800e198:	1c43      	adds	r3, r0, #1
 800e19a:	d124      	bne.n	800e1e6 <_malloc_r+0x92>
 800e19c:	230c      	movs	r3, #12
 800e19e:	6033      	str	r3, [r6, #0]
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	f000 fa59 	bl	800e658 <__malloc_unlock>
 800e1a6:	e7e4      	b.n	800e172 <_malloc_r+0x1e>
 800e1a8:	680b      	ldr	r3, [r1, #0]
 800e1aa:	1b5b      	subs	r3, r3, r5
 800e1ac:	d418      	bmi.n	800e1e0 <_malloc_r+0x8c>
 800e1ae:	2b0b      	cmp	r3, #11
 800e1b0:	d90f      	bls.n	800e1d2 <_malloc_r+0x7e>
 800e1b2:	600b      	str	r3, [r1, #0]
 800e1b4:	50cd      	str	r5, [r1, r3]
 800e1b6:	18cc      	adds	r4, r1, r3
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f000 fa4d 	bl	800e658 <__malloc_unlock>
 800e1be:	f104 000b 	add.w	r0, r4, #11
 800e1c2:	1d23      	adds	r3, r4, #4
 800e1c4:	f020 0007 	bic.w	r0, r0, #7
 800e1c8:	1ac3      	subs	r3, r0, r3
 800e1ca:	d0d3      	beq.n	800e174 <_malloc_r+0x20>
 800e1cc:	425a      	negs	r2, r3
 800e1ce:	50e2      	str	r2, [r4, r3]
 800e1d0:	e7d0      	b.n	800e174 <_malloc_r+0x20>
 800e1d2:	428c      	cmp	r4, r1
 800e1d4:	684b      	ldr	r3, [r1, #4]
 800e1d6:	bf16      	itet	ne
 800e1d8:	6063      	strne	r3, [r4, #4]
 800e1da:	6013      	streq	r3, [r2, #0]
 800e1dc:	460c      	movne	r4, r1
 800e1de:	e7eb      	b.n	800e1b8 <_malloc_r+0x64>
 800e1e0:	460c      	mov	r4, r1
 800e1e2:	6849      	ldr	r1, [r1, #4]
 800e1e4:	e7cc      	b.n	800e180 <_malloc_r+0x2c>
 800e1e6:	1cc4      	adds	r4, r0, #3
 800e1e8:	f024 0403 	bic.w	r4, r4, #3
 800e1ec:	42a0      	cmp	r0, r4
 800e1ee:	d005      	beq.n	800e1fc <_malloc_r+0xa8>
 800e1f0:	1a21      	subs	r1, r4, r0
 800e1f2:	4630      	mov	r0, r6
 800e1f4:	f000 f95a 	bl	800e4ac <_sbrk_r>
 800e1f8:	3001      	adds	r0, #1
 800e1fa:	d0cf      	beq.n	800e19c <_malloc_r+0x48>
 800e1fc:	6025      	str	r5, [r4, #0]
 800e1fe:	e7db      	b.n	800e1b8 <_malloc_r+0x64>
 800e200:	20001424 	.word	0x20001424
 800e204:	20001428 	.word	0x20001428

0800e208 <__ssputs_r>:
 800e208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e20c:	688e      	ldr	r6, [r1, #8]
 800e20e:	429e      	cmp	r6, r3
 800e210:	4682      	mov	sl, r0
 800e212:	460c      	mov	r4, r1
 800e214:	4690      	mov	r8, r2
 800e216:	4699      	mov	r9, r3
 800e218:	d837      	bhi.n	800e28a <__ssputs_r+0x82>
 800e21a:	898a      	ldrh	r2, [r1, #12]
 800e21c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e220:	d031      	beq.n	800e286 <__ssputs_r+0x7e>
 800e222:	6825      	ldr	r5, [r4, #0]
 800e224:	6909      	ldr	r1, [r1, #16]
 800e226:	1a6f      	subs	r7, r5, r1
 800e228:	6965      	ldr	r5, [r4, #20]
 800e22a:	2302      	movs	r3, #2
 800e22c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e230:	fb95 f5f3 	sdiv	r5, r5, r3
 800e234:	f109 0301 	add.w	r3, r9, #1
 800e238:	443b      	add	r3, r7
 800e23a:	429d      	cmp	r5, r3
 800e23c:	bf38      	it	cc
 800e23e:	461d      	movcc	r5, r3
 800e240:	0553      	lsls	r3, r2, #21
 800e242:	d530      	bpl.n	800e2a6 <__ssputs_r+0x9e>
 800e244:	4629      	mov	r1, r5
 800e246:	f7ff ff85 	bl	800e154 <_malloc_r>
 800e24a:	4606      	mov	r6, r0
 800e24c:	b950      	cbnz	r0, 800e264 <__ssputs_r+0x5c>
 800e24e:	230c      	movs	r3, #12
 800e250:	f8ca 3000 	str.w	r3, [sl]
 800e254:	89a3      	ldrh	r3, [r4, #12]
 800e256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e25a:	81a3      	strh	r3, [r4, #12]
 800e25c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e264:	463a      	mov	r2, r7
 800e266:	6921      	ldr	r1, [r4, #16]
 800e268:	f7ff fc32 	bl	800dad0 <memcpy>
 800e26c:	89a3      	ldrh	r3, [r4, #12]
 800e26e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e276:	81a3      	strh	r3, [r4, #12]
 800e278:	6126      	str	r6, [r4, #16]
 800e27a:	6165      	str	r5, [r4, #20]
 800e27c:	443e      	add	r6, r7
 800e27e:	1bed      	subs	r5, r5, r7
 800e280:	6026      	str	r6, [r4, #0]
 800e282:	60a5      	str	r5, [r4, #8]
 800e284:	464e      	mov	r6, r9
 800e286:	454e      	cmp	r6, r9
 800e288:	d900      	bls.n	800e28c <__ssputs_r+0x84>
 800e28a:	464e      	mov	r6, r9
 800e28c:	4632      	mov	r2, r6
 800e28e:	4641      	mov	r1, r8
 800e290:	6820      	ldr	r0, [r4, #0]
 800e292:	f000 f9c7 	bl	800e624 <memmove>
 800e296:	68a3      	ldr	r3, [r4, #8]
 800e298:	1b9b      	subs	r3, r3, r6
 800e29a:	60a3      	str	r3, [r4, #8]
 800e29c:	6823      	ldr	r3, [r4, #0]
 800e29e:	441e      	add	r6, r3
 800e2a0:	6026      	str	r6, [r4, #0]
 800e2a2:	2000      	movs	r0, #0
 800e2a4:	e7dc      	b.n	800e260 <__ssputs_r+0x58>
 800e2a6:	462a      	mov	r2, r5
 800e2a8:	f000 f9d7 	bl	800e65a <_realloc_r>
 800e2ac:	4606      	mov	r6, r0
 800e2ae:	2800      	cmp	r0, #0
 800e2b0:	d1e2      	bne.n	800e278 <__ssputs_r+0x70>
 800e2b2:	6921      	ldr	r1, [r4, #16]
 800e2b4:	4650      	mov	r0, sl
 800e2b6:	f7ff feff 	bl	800e0b8 <_free_r>
 800e2ba:	e7c8      	b.n	800e24e <__ssputs_r+0x46>

0800e2bc <_svfiprintf_r>:
 800e2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c0:	461d      	mov	r5, r3
 800e2c2:	898b      	ldrh	r3, [r1, #12]
 800e2c4:	061f      	lsls	r7, r3, #24
 800e2c6:	b09d      	sub	sp, #116	; 0x74
 800e2c8:	4680      	mov	r8, r0
 800e2ca:	460c      	mov	r4, r1
 800e2cc:	4616      	mov	r6, r2
 800e2ce:	d50f      	bpl.n	800e2f0 <_svfiprintf_r+0x34>
 800e2d0:	690b      	ldr	r3, [r1, #16]
 800e2d2:	b96b      	cbnz	r3, 800e2f0 <_svfiprintf_r+0x34>
 800e2d4:	2140      	movs	r1, #64	; 0x40
 800e2d6:	f7ff ff3d 	bl	800e154 <_malloc_r>
 800e2da:	6020      	str	r0, [r4, #0]
 800e2dc:	6120      	str	r0, [r4, #16]
 800e2de:	b928      	cbnz	r0, 800e2ec <_svfiprintf_r+0x30>
 800e2e0:	230c      	movs	r3, #12
 800e2e2:	f8c8 3000 	str.w	r3, [r8]
 800e2e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e2ea:	e0c8      	b.n	800e47e <_svfiprintf_r+0x1c2>
 800e2ec:	2340      	movs	r3, #64	; 0x40
 800e2ee:	6163      	str	r3, [r4, #20]
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	9309      	str	r3, [sp, #36]	; 0x24
 800e2f4:	2320      	movs	r3, #32
 800e2f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2fa:	2330      	movs	r3, #48	; 0x30
 800e2fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e300:	9503      	str	r5, [sp, #12]
 800e302:	f04f 0b01 	mov.w	fp, #1
 800e306:	4637      	mov	r7, r6
 800e308:	463d      	mov	r5, r7
 800e30a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e30e:	b10b      	cbz	r3, 800e314 <_svfiprintf_r+0x58>
 800e310:	2b25      	cmp	r3, #37	; 0x25
 800e312:	d13e      	bne.n	800e392 <_svfiprintf_r+0xd6>
 800e314:	ebb7 0a06 	subs.w	sl, r7, r6
 800e318:	d00b      	beq.n	800e332 <_svfiprintf_r+0x76>
 800e31a:	4653      	mov	r3, sl
 800e31c:	4632      	mov	r2, r6
 800e31e:	4621      	mov	r1, r4
 800e320:	4640      	mov	r0, r8
 800e322:	f7ff ff71 	bl	800e208 <__ssputs_r>
 800e326:	3001      	adds	r0, #1
 800e328:	f000 80a4 	beq.w	800e474 <_svfiprintf_r+0x1b8>
 800e32c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e32e:	4453      	add	r3, sl
 800e330:	9309      	str	r3, [sp, #36]	; 0x24
 800e332:	783b      	ldrb	r3, [r7, #0]
 800e334:	2b00      	cmp	r3, #0
 800e336:	f000 809d 	beq.w	800e474 <_svfiprintf_r+0x1b8>
 800e33a:	2300      	movs	r3, #0
 800e33c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e340:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e344:	9304      	str	r3, [sp, #16]
 800e346:	9307      	str	r3, [sp, #28]
 800e348:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e34c:	931a      	str	r3, [sp, #104]	; 0x68
 800e34e:	462f      	mov	r7, r5
 800e350:	2205      	movs	r2, #5
 800e352:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e356:	4850      	ldr	r0, [pc, #320]	; (800e498 <_svfiprintf_r+0x1dc>)
 800e358:	f7f1 ff6a 	bl	8000230 <memchr>
 800e35c:	9b04      	ldr	r3, [sp, #16]
 800e35e:	b9d0      	cbnz	r0, 800e396 <_svfiprintf_r+0xda>
 800e360:	06d9      	lsls	r1, r3, #27
 800e362:	bf44      	itt	mi
 800e364:	2220      	movmi	r2, #32
 800e366:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e36a:	071a      	lsls	r2, r3, #28
 800e36c:	bf44      	itt	mi
 800e36e:	222b      	movmi	r2, #43	; 0x2b
 800e370:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e374:	782a      	ldrb	r2, [r5, #0]
 800e376:	2a2a      	cmp	r2, #42	; 0x2a
 800e378:	d015      	beq.n	800e3a6 <_svfiprintf_r+0xea>
 800e37a:	9a07      	ldr	r2, [sp, #28]
 800e37c:	462f      	mov	r7, r5
 800e37e:	2000      	movs	r0, #0
 800e380:	250a      	movs	r5, #10
 800e382:	4639      	mov	r1, r7
 800e384:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e388:	3b30      	subs	r3, #48	; 0x30
 800e38a:	2b09      	cmp	r3, #9
 800e38c:	d94d      	bls.n	800e42a <_svfiprintf_r+0x16e>
 800e38e:	b1b8      	cbz	r0, 800e3c0 <_svfiprintf_r+0x104>
 800e390:	e00f      	b.n	800e3b2 <_svfiprintf_r+0xf6>
 800e392:	462f      	mov	r7, r5
 800e394:	e7b8      	b.n	800e308 <_svfiprintf_r+0x4c>
 800e396:	4a40      	ldr	r2, [pc, #256]	; (800e498 <_svfiprintf_r+0x1dc>)
 800e398:	1a80      	subs	r0, r0, r2
 800e39a:	fa0b f000 	lsl.w	r0, fp, r0
 800e39e:	4318      	orrs	r0, r3
 800e3a0:	9004      	str	r0, [sp, #16]
 800e3a2:	463d      	mov	r5, r7
 800e3a4:	e7d3      	b.n	800e34e <_svfiprintf_r+0x92>
 800e3a6:	9a03      	ldr	r2, [sp, #12]
 800e3a8:	1d11      	adds	r1, r2, #4
 800e3aa:	6812      	ldr	r2, [r2, #0]
 800e3ac:	9103      	str	r1, [sp, #12]
 800e3ae:	2a00      	cmp	r2, #0
 800e3b0:	db01      	blt.n	800e3b6 <_svfiprintf_r+0xfa>
 800e3b2:	9207      	str	r2, [sp, #28]
 800e3b4:	e004      	b.n	800e3c0 <_svfiprintf_r+0x104>
 800e3b6:	4252      	negs	r2, r2
 800e3b8:	f043 0302 	orr.w	r3, r3, #2
 800e3bc:	9207      	str	r2, [sp, #28]
 800e3be:	9304      	str	r3, [sp, #16]
 800e3c0:	783b      	ldrb	r3, [r7, #0]
 800e3c2:	2b2e      	cmp	r3, #46	; 0x2e
 800e3c4:	d10c      	bne.n	800e3e0 <_svfiprintf_r+0x124>
 800e3c6:	787b      	ldrb	r3, [r7, #1]
 800e3c8:	2b2a      	cmp	r3, #42	; 0x2a
 800e3ca:	d133      	bne.n	800e434 <_svfiprintf_r+0x178>
 800e3cc:	9b03      	ldr	r3, [sp, #12]
 800e3ce:	1d1a      	adds	r2, r3, #4
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	9203      	str	r2, [sp, #12]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	bfb8      	it	lt
 800e3d8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e3dc:	3702      	adds	r7, #2
 800e3de:	9305      	str	r3, [sp, #20]
 800e3e0:	4d2e      	ldr	r5, [pc, #184]	; (800e49c <_svfiprintf_r+0x1e0>)
 800e3e2:	7839      	ldrb	r1, [r7, #0]
 800e3e4:	2203      	movs	r2, #3
 800e3e6:	4628      	mov	r0, r5
 800e3e8:	f7f1 ff22 	bl	8000230 <memchr>
 800e3ec:	b138      	cbz	r0, 800e3fe <_svfiprintf_r+0x142>
 800e3ee:	2340      	movs	r3, #64	; 0x40
 800e3f0:	1b40      	subs	r0, r0, r5
 800e3f2:	fa03 f000 	lsl.w	r0, r3, r0
 800e3f6:	9b04      	ldr	r3, [sp, #16]
 800e3f8:	4303      	orrs	r3, r0
 800e3fa:	3701      	adds	r7, #1
 800e3fc:	9304      	str	r3, [sp, #16]
 800e3fe:	7839      	ldrb	r1, [r7, #0]
 800e400:	4827      	ldr	r0, [pc, #156]	; (800e4a0 <_svfiprintf_r+0x1e4>)
 800e402:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e406:	2206      	movs	r2, #6
 800e408:	1c7e      	adds	r6, r7, #1
 800e40a:	f7f1 ff11 	bl	8000230 <memchr>
 800e40e:	2800      	cmp	r0, #0
 800e410:	d038      	beq.n	800e484 <_svfiprintf_r+0x1c8>
 800e412:	4b24      	ldr	r3, [pc, #144]	; (800e4a4 <_svfiprintf_r+0x1e8>)
 800e414:	bb13      	cbnz	r3, 800e45c <_svfiprintf_r+0x1a0>
 800e416:	9b03      	ldr	r3, [sp, #12]
 800e418:	3307      	adds	r3, #7
 800e41a:	f023 0307 	bic.w	r3, r3, #7
 800e41e:	3308      	adds	r3, #8
 800e420:	9303      	str	r3, [sp, #12]
 800e422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e424:	444b      	add	r3, r9
 800e426:	9309      	str	r3, [sp, #36]	; 0x24
 800e428:	e76d      	b.n	800e306 <_svfiprintf_r+0x4a>
 800e42a:	fb05 3202 	mla	r2, r5, r2, r3
 800e42e:	2001      	movs	r0, #1
 800e430:	460f      	mov	r7, r1
 800e432:	e7a6      	b.n	800e382 <_svfiprintf_r+0xc6>
 800e434:	2300      	movs	r3, #0
 800e436:	3701      	adds	r7, #1
 800e438:	9305      	str	r3, [sp, #20]
 800e43a:	4619      	mov	r1, r3
 800e43c:	250a      	movs	r5, #10
 800e43e:	4638      	mov	r0, r7
 800e440:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e444:	3a30      	subs	r2, #48	; 0x30
 800e446:	2a09      	cmp	r2, #9
 800e448:	d903      	bls.n	800e452 <_svfiprintf_r+0x196>
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d0c8      	beq.n	800e3e0 <_svfiprintf_r+0x124>
 800e44e:	9105      	str	r1, [sp, #20]
 800e450:	e7c6      	b.n	800e3e0 <_svfiprintf_r+0x124>
 800e452:	fb05 2101 	mla	r1, r5, r1, r2
 800e456:	2301      	movs	r3, #1
 800e458:	4607      	mov	r7, r0
 800e45a:	e7f0      	b.n	800e43e <_svfiprintf_r+0x182>
 800e45c:	ab03      	add	r3, sp, #12
 800e45e:	9300      	str	r3, [sp, #0]
 800e460:	4622      	mov	r2, r4
 800e462:	4b11      	ldr	r3, [pc, #68]	; (800e4a8 <_svfiprintf_r+0x1ec>)
 800e464:	a904      	add	r1, sp, #16
 800e466:	4640      	mov	r0, r8
 800e468:	f7fd fdca 	bl	800c000 <_printf_float>
 800e46c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e470:	4681      	mov	r9, r0
 800e472:	d1d6      	bne.n	800e422 <_svfiprintf_r+0x166>
 800e474:	89a3      	ldrh	r3, [r4, #12]
 800e476:	065b      	lsls	r3, r3, #25
 800e478:	f53f af35 	bmi.w	800e2e6 <_svfiprintf_r+0x2a>
 800e47c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e47e:	b01d      	add	sp, #116	; 0x74
 800e480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e484:	ab03      	add	r3, sp, #12
 800e486:	9300      	str	r3, [sp, #0]
 800e488:	4622      	mov	r2, r4
 800e48a:	4b07      	ldr	r3, [pc, #28]	; (800e4a8 <_svfiprintf_r+0x1ec>)
 800e48c:	a904      	add	r1, sp, #16
 800e48e:	4640      	mov	r0, r8
 800e490:	f7fe f86c 	bl	800c56c <_printf_i>
 800e494:	e7ea      	b.n	800e46c <_svfiprintf_r+0x1b0>
 800e496:	bf00      	nop
 800e498:	0800f02c 	.word	0x0800f02c
 800e49c:	0800f032 	.word	0x0800f032
 800e4a0:	0800f036 	.word	0x0800f036
 800e4a4:	0800c001 	.word	0x0800c001
 800e4a8:	0800e209 	.word	0x0800e209

0800e4ac <_sbrk_r>:
 800e4ac:	b538      	push	{r3, r4, r5, lr}
 800e4ae:	4c06      	ldr	r4, [pc, #24]	; (800e4c8 <_sbrk_r+0x1c>)
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	4605      	mov	r5, r0
 800e4b4:	4608      	mov	r0, r1
 800e4b6:	6023      	str	r3, [r4, #0]
 800e4b8:	f7f6 fdb8 	bl	800502c <_sbrk>
 800e4bc:	1c43      	adds	r3, r0, #1
 800e4be:	d102      	bne.n	800e4c6 <_sbrk_r+0x1a>
 800e4c0:	6823      	ldr	r3, [r4, #0]
 800e4c2:	b103      	cbz	r3, 800e4c6 <_sbrk_r+0x1a>
 800e4c4:	602b      	str	r3, [r5, #0]
 800e4c6:	bd38      	pop	{r3, r4, r5, pc}
 800e4c8:	20001880 	.word	0x20001880

0800e4cc <__sread>:
 800e4cc:	b510      	push	{r4, lr}
 800e4ce:	460c      	mov	r4, r1
 800e4d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4d4:	f000 f8e8 	bl	800e6a8 <_read_r>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	bfab      	itete	ge
 800e4dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e4de:	89a3      	ldrhlt	r3, [r4, #12]
 800e4e0:	181b      	addge	r3, r3, r0
 800e4e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e4e6:	bfac      	ite	ge
 800e4e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800e4ea:	81a3      	strhlt	r3, [r4, #12]
 800e4ec:	bd10      	pop	{r4, pc}

0800e4ee <__swrite>:
 800e4ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4f2:	461f      	mov	r7, r3
 800e4f4:	898b      	ldrh	r3, [r1, #12]
 800e4f6:	05db      	lsls	r3, r3, #23
 800e4f8:	4605      	mov	r5, r0
 800e4fa:	460c      	mov	r4, r1
 800e4fc:	4616      	mov	r6, r2
 800e4fe:	d505      	bpl.n	800e50c <__swrite+0x1e>
 800e500:	2302      	movs	r3, #2
 800e502:	2200      	movs	r2, #0
 800e504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e508:	f000 f868 	bl	800e5dc <_lseek_r>
 800e50c:	89a3      	ldrh	r3, [r4, #12]
 800e50e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e512:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e516:	81a3      	strh	r3, [r4, #12]
 800e518:	4632      	mov	r2, r6
 800e51a:	463b      	mov	r3, r7
 800e51c:	4628      	mov	r0, r5
 800e51e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e522:	f000 b817 	b.w	800e554 <_write_r>

0800e526 <__sseek>:
 800e526:	b510      	push	{r4, lr}
 800e528:	460c      	mov	r4, r1
 800e52a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e52e:	f000 f855 	bl	800e5dc <_lseek_r>
 800e532:	1c43      	adds	r3, r0, #1
 800e534:	89a3      	ldrh	r3, [r4, #12]
 800e536:	bf15      	itete	ne
 800e538:	6560      	strne	r0, [r4, #84]	; 0x54
 800e53a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e53e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e542:	81a3      	strheq	r3, [r4, #12]
 800e544:	bf18      	it	ne
 800e546:	81a3      	strhne	r3, [r4, #12]
 800e548:	bd10      	pop	{r4, pc}

0800e54a <__sclose>:
 800e54a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e54e:	f000 b813 	b.w	800e578 <_close_r>
	...

0800e554 <_write_r>:
 800e554:	b538      	push	{r3, r4, r5, lr}
 800e556:	4c07      	ldr	r4, [pc, #28]	; (800e574 <_write_r+0x20>)
 800e558:	4605      	mov	r5, r0
 800e55a:	4608      	mov	r0, r1
 800e55c:	4611      	mov	r1, r2
 800e55e:	2200      	movs	r2, #0
 800e560:	6022      	str	r2, [r4, #0]
 800e562:	461a      	mov	r2, r3
 800e564:	f7f6 f98f 	bl	8004886 <_write>
 800e568:	1c43      	adds	r3, r0, #1
 800e56a:	d102      	bne.n	800e572 <_write_r+0x1e>
 800e56c:	6823      	ldr	r3, [r4, #0]
 800e56e:	b103      	cbz	r3, 800e572 <_write_r+0x1e>
 800e570:	602b      	str	r3, [r5, #0]
 800e572:	bd38      	pop	{r3, r4, r5, pc}
 800e574:	20001880 	.word	0x20001880

0800e578 <_close_r>:
 800e578:	b538      	push	{r3, r4, r5, lr}
 800e57a:	4c06      	ldr	r4, [pc, #24]	; (800e594 <_close_r+0x1c>)
 800e57c:	2300      	movs	r3, #0
 800e57e:	4605      	mov	r5, r0
 800e580:	4608      	mov	r0, r1
 800e582:	6023      	str	r3, [r4, #0]
 800e584:	f7f6 fd1d 	bl	8004fc2 <_close>
 800e588:	1c43      	adds	r3, r0, #1
 800e58a:	d102      	bne.n	800e592 <_close_r+0x1a>
 800e58c:	6823      	ldr	r3, [r4, #0]
 800e58e:	b103      	cbz	r3, 800e592 <_close_r+0x1a>
 800e590:	602b      	str	r3, [r5, #0]
 800e592:	bd38      	pop	{r3, r4, r5, pc}
 800e594:	20001880 	.word	0x20001880

0800e598 <_fstat_r>:
 800e598:	b538      	push	{r3, r4, r5, lr}
 800e59a:	4c07      	ldr	r4, [pc, #28]	; (800e5b8 <_fstat_r+0x20>)
 800e59c:	2300      	movs	r3, #0
 800e59e:	4605      	mov	r5, r0
 800e5a0:	4608      	mov	r0, r1
 800e5a2:	4611      	mov	r1, r2
 800e5a4:	6023      	str	r3, [r4, #0]
 800e5a6:	f7f6 fd18 	bl	8004fda <_fstat>
 800e5aa:	1c43      	adds	r3, r0, #1
 800e5ac:	d102      	bne.n	800e5b4 <_fstat_r+0x1c>
 800e5ae:	6823      	ldr	r3, [r4, #0]
 800e5b0:	b103      	cbz	r3, 800e5b4 <_fstat_r+0x1c>
 800e5b2:	602b      	str	r3, [r5, #0]
 800e5b4:	bd38      	pop	{r3, r4, r5, pc}
 800e5b6:	bf00      	nop
 800e5b8:	20001880 	.word	0x20001880

0800e5bc <_isatty_r>:
 800e5bc:	b538      	push	{r3, r4, r5, lr}
 800e5be:	4c06      	ldr	r4, [pc, #24]	; (800e5d8 <_isatty_r+0x1c>)
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	4605      	mov	r5, r0
 800e5c4:	4608      	mov	r0, r1
 800e5c6:	6023      	str	r3, [r4, #0]
 800e5c8:	f7f6 fd17 	bl	8004ffa <_isatty>
 800e5cc:	1c43      	adds	r3, r0, #1
 800e5ce:	d102      	bne.n	800e5d6 <_isatty_r+0x1a>
 800e5d0:	6823      	ldr	r3, [r4, #0]
 800e5d2:	b103      	cbz	r3, 800e5d6 <_isatty_r+0x1a>
 800e5d4:	602b      	str	r3, [r5, #0]
 800e5d6:	bd38      	pop	{r3, r4, r5, pc}
 800e5d8:	20001880 	.word	0x20001880

0800e5dc <_lseek_r>:
 800e5dc:	b538      	push	{r3, r4, r5, lr}
 800e5de:	4c07      	ldr	r4, [pc, #28]	; (800e5fc <_lseek_r+0x20>)
 800e5e0:	4605      	mov	r5, r0
 800e5e2:	4608      	mov	r0, r1
 800e5e4:	4611      	mov	r1, r2
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	6022      	str	r2, [r4, #0]
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	f7f6 fd10 	bl	8005010 <_lseek>
 800e5f0:	1c43      	adds	r3, r0, #1
 800e5f2:	d102      	bne.n	800e5fa <_lseek_r+0x1e>
 800e5f4:	6823      	ldr	r3, [r4, #0]
 800e5f6:	b103      	cbz	r3, 800e5fa <_lseek_r+0x1e>
 800e5f8:	602b      	str	r3, [r5, #0]
 800e5fa:	bd38      	pop	{r3, r4, r5, pc}
 800e5fc:	20001880 	.word	0x20001880

0800e600 <__ascii_mbtowc>:
 800e600:	b082      	sub	sp, #8
 800e602:	b901      	cbnz	r1, 800e606 <__ascii_mbtowc+0x6>
 800e604:	a901      	add	r1, sp, #4
 800e606:	b142      	cbz	r2, 800e61a <__ascii_mbtowc+0x1a>
 800e608:	b14b      	cbz	r3, 800e61e <__ascii_mbtowc+0x1e>
 800e60a:	7813      	ldrb	r3, [r2, #0]
 800e60c:	600b      	str	r3, [r1, #0]
 800e60e:	7812      	ldrb	r2, [r2, #0]
 800e610:	1c10      	adds	r0, r2, #0
 800e612:	bf18      	it	ne
 800e614:	2001      	movne	r0, #1
 800e616:	b002      	add	sp, #8
 800e618:	4770      	bx	lr
 800e61a:	4610      	mov	r0, r2
 800e61c:	e7fb      	b.n	800e616 <__ascii_mbtowc+0x16>
 800e61e:	f06f 0001 	mvn.w	r0, #1
 800e622:	e7f8      	b.n	800e616 <__ascii_mbtowc+0x16>

0800e624 <memmove>:
 800e624:	4288      	cmp	r0, r1
 800e626:	b510      	push	{r4, lr}
 800e628:	eb01 0302 	add.w	r3, r1, r2
 800e62c:	d807      	bhi.n	800e63e <memmove+0x1a>
 800e62e:	1e42      	subs	r2, r0, #1
 800e630:	4299      	cmp	r1, r3
 800e632:	d00a      	beq.n	800e64a <memmove+0x26>
 800e634:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e638:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e63c:	e7f8      	b.n	800e630 <memmove+0xc>
 800e63e:	4283      	cmp	r3, r0
 800e640:	d9f5      	bls.n	800e62e <memmove+0xa>
 800e642:	1881      	adds	r1, r0, r2
 800e644:	1ad2      	subs	r2, r2, r3
 800e646:	42d3      	cmn	r3, r2
 800e648:	d100      	bne.n	800e64c <memmove+0x28>
 800e64a:	bd10      	pop	{r4, pc}
 800e64c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e650:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e654:	e7f7      	b.n	800e646 <memmove+0x22>

0800e656 <__malloc_lock>:
 800e656:	4770      	bx	lr

0800e658 <__malloc_unlock>:
 800e658:	4770      	bx	lr

0800e65a <_realloc_r>:
 800e65a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e65c:	4607      	mov	r7, r0
 800e65e:	4614      	mov	r4, r2
 800e660:	460e      	mov	r6, r1
 800e662:	b921      	cbnz	r1, 800e66e <_realloc_r+0x14>
 800e664:	4611      	mov	r1, r2
 800e666:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e66a:	f7ff bd73 	b.w	800e154 <_malloc_r>
 800e66e:	b922      	cbnz	r2, 800e67a <_realloc_r+0x20>
 800e670:	f7ff fd22 	bl	800e0b8 <_free_r>
 800e674:	4625      	mov	r5, r4
 800e676:	4628      	mov	r0, r5
 800e678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e67a:	f000 f834 	bl	800e6e6 <_malloc_usable_size_r>
 800e67e:	42a0      	cmp	r0, r4
 800e680:	d20f      	bcs.n	800e6a2 <_realloc_r+0x48>
 800e682:	4621      	mov	r1, r4
 800e684:	4638      	mov	r0, r7
 800e686:	f7ff fd65 	bl	800e154 <_malloc_r>
 800e68a:	4605      	mov	r5, r0
 800e68c:	2800      	cmp	r0, #0
 800e68e:	d0f2      	beq.n	800e676 <_realloc_r+0x1c>
 800e690:	4631      	mov	r1, r6
 800e692:	4622      	mov	r2, r4
 800e694:	f7ff fa1c 	bl	800dad0 <memcpy>
 800e698:	4631      	mov	r1, r6
 800e69a:	4638      	mov	r0, r7
 800e69c:	f7ff fd0c 	bl	800e0b8 <_free_r>
 800e6a0:	e7e9      	b.n	800e676 <_realloc_r+0x1c>
 800e6a2:	4635      	mov	r5, r6
 800e6a4:	e7e7      	b.n	800e676 <_realloc_r+0x1c>
	...

0800e6a8 <_read_r>:
 800e6a8:	b538      	push	{r3, r4, r5, lr}
 800e6aa:	4c07      	ldr	r4, [pc, #28]	; (800e6c8 <_read_r+0x20>)
 800e6ac:	4605      	mov	r5, r0
 800e6ae:	4608      	mov	r0, r1
 800e6b0:	4611      	mov	r1, r2
 800e6b2:	2200      	movs	r2, #0
 800e6b4:	6022      	str	r2, [r4, #0]
 800e6b6:	461a      	mov	r2, r3
 800e6b8:	f7f6 fc66 	bl	8004f88 <_read>
 800e6bc:	1c43      	adds	r3, r0, #1
 800e6be:	d102      	bne.n	800e6c6 <_read_r+0x1e>
 800e6c0:	6823      	ldr	r3, [r4, #0]
 800e6c2:	b103      	cbz	r3, 800e6c6 <_read_r+0x1e>
 800e6c4:	602b      	str	r3, [r5, #0]
 800e6c6:	bd38      	pop	{r3, r4, r5, pc}
 800e6c8:	20001880 	.word	0x20001880

0800e6cc <__ascii_wctomb>:
 800e6cc:	b149      	cbz	r1, 800e6e2 <__ascii_wctomb+0x16>
 800e6ce:	2aff      	cmp	r2, #255	; 0xff
 800e6d0:	bf85      	ittet	hi
 800e6d2:	238a      	movhi	r3, #138	; 0x8a
 800e6d4:	6003      	strhi	r3, [r0, #0]
 800e6d6:	700a      	strbls	r2, [r1, #0]
 800e6d8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e6dc:	bf98      	it	ls
 800e6de:	2001      	movls	r0, #1
 800e6e0:	4770      	bx	lr
 800e6e2:	4608      	mov	r0, r1
 800e6e4:	4770      	bx	lr

0800e6e6 <_malloc_usable_size_r>:
 800e6e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6ea:	1f18      	subs	r0, r3, #4
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	bfbc      	itt	lt
 800e6f0:	580b      	ldrlt	r3, [r1, r0]
 800e6f2:	18c0      	addlt	r0, r0, r3
 800e6f4:	4770      	bx	lr
	...

0800e6f8 <_init>:
 800e6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6fa:	bf00      	nop
 800e6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6fe:	bc08      	pop	{r3}
 800e700:	469e      	mov	lr, r3
 800e702:	4770      	bx	lr

0800e704 <_fini>:
 800e704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e706:	bf00      	nop
 800e708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e70a:	bc08      	pop	{r3}
 800e70c:	469e      	mov	lr, r3
 800e70e:	4770      	bx	lr
