#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000c1ea60 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c8c140_0 .net "A_O", 31 0, L_0000000000c8edf0;  1 drivers
v0000000000c8c960_0 .var "Address", 31 0;
v0000000000c8ba60_0 .net "C_U_out", 8 0, L_0000000000c917d0;  1 drivers
v0000000000c8cf00_0 .net "Carry", 0 0, v0000000000c8c320_0;  1 drivers
v0000000000c8c6e0_0 .net "DO", 31 0, v0000000000c807f0_0;  1 drivers
v0000000000c8a840_0 .net "DO_CU", 31 0, v0000000000c7c160_0;  1 drivers
v0000000000c8ad40_0 .net "Data_RAM_Out", 31 0, v0000000000c7fdc0_0;  1 drivers
v0000000000c8bd80_0 .net "EX_ALU_OP", 3 0, v0000000000beb9a0_0;  1 drivers
v0000000000c8c1e0_0 .net "EX_Bit11_0", 31 0, v0000000000bec120_0;  1 drivers
v0000000000c8b600_0 .net "EX_Bit15_12", 3 0, v0000000000bec260_0;  1 drivers
v0000000000c8ca00_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000bed650;  1 drivers
v0000000000c8bb00_0 .net "EX_RF_Enable", 0 0, v0000000000bebae0_0;  1 drivers
v0000000000c8c3c0_0 .net "EX_Shift_imm", 0 0, v0000000000bebb80_0;  1 drivers
v0000000000c8a8e0_0 .net "EX_addresing_modes", 7 0, v0000000000bebd60_0;  1 drivers
v0000000000c8be20_0 .net "EX_load_instr", 0 0, v0000000000bebe00_0;  1 drivers
v0000000000c8c500_0 .net "EX_mem_read_write", 0 0, v0000000000bebea0_0;  1 drivers
v0000000000c8a980_0 .net "EX_mem_size", 0 0, v0000000000bebf40_0;  1 drivers
v0000000000c8c280_0 .net "ID_B_instr", 0 0, L_0000000000bee920;  1 drivers
v0000000000c8b2e0_0 .net "ID_Bit15_12", 3 0, v0000000000c7c340_0;  1 drivers
v0000000000c8b380_0 .net "ID_Bit19_16", 3 0, v0000000000c7bda0_0;  1 drivers
v0000000000c8b420_0 .net "ID_Bit23_0", 23 0, v0000000000c7c5c0_0;  1 drivers
v0000000000c8aac0_0 .net "ID_Bit31_28", 3 0, v0000000000c7b580_0;  1 drivers
v0000000000c8b6a0_0 .net "ID_Bit3_0", 3 0, v0000000000c7be40_0;  1 drivers
v0000000000c8b740_0 .net "ID_CU", 9 0, v0000000000c7f8c0_0;  1 drivers
o0000000000c2b1d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c8b9c0_0 .net "ID_addresing_modes", 7 0, o0000000000c2b1d8;  0 drivers
v0000000000c8b7e0_0 .net "IF_ID_Load", 0 0, v0000000000c7e7e0_0;  1 drivers
v0000000000c8b880_0 .net "MEM_A_O", 31 0, v0000000000bf89e0_0;  1 drivers
v0000000000c8bba0_0 .net "MEM_Bit15_12", 3 0, v0000000000bf7360_0;  1 drivers
v0000000000c8b920_0 .net "MEM_MUX3", 31 0, v0000000000beb2c0_0;  1 drivers
v0000000000c8bc40_0 .net "MEM_RF_Enable", 0 0, v0000000000beb040_0;  1 drivers
v0000000000c8c460_0 .net "MEM_load_instr", 0 0, v0000000000beb720_0;  1 drivers
v0000000000c8c780_0 .net "MEM_mem_read_write", 0 0, v0000000000bebc20_0;  1 drivers
v0000000000c8bec0_0 .net "MEM_mem_size", 0 0, v0000000000becc60_0;  1 drivers
v0000000000c8bf60_0 .net "MUX1_signal", 1 0, v0000000000c7f0a0_0;  1 drivers
v0000000000c8caa0_0 .net "MUX2_signal", 1 0, v0000000000c7ec40_0;  1 drivers
v0000000000c8cbe0_0 .net "MUX3_signal", 1 0, v0000000000c800e0_0;  1 drivers
v0000000000c8cc80_0 .net "MUXControlUnit_signal", 0 0, v0000000000c80180_0;  1 drivers
v0000000000c8cdc0_0 .net "M_O", 31 0, L_0000000000beddc0;  1 drivers
v0000000000c8ce60_0 .net "Next_PC", 31 0, v0000000000c7c200_0;  1 drivers
v0000000000c8d5e0_0 .net "PA", 31 0, v0000000000c89850_0;  1 drivers
v0000000000c8dae0_0 .net "PB", 31 0, v0000000000c87050_0;  1 drivers
v0000000000c8d220_0 .net "PC4", 31 0, L_0000000000c91af0;  1 drivers
v0000000000c8d680_0 .net "PCIN", 31 0, L_0000000000beeb50;  1 drivers
v0000000000c8cfa0_0 .net "PCO", 31 0, L_0000000000bee300;  1 drivers
v0000000000c8d400_0 .net "PC_RF_ld", 0 0, v0000000000c80220_0;  1 drivers
v0000000000c8dfe0_0 .net "PD", 31 0, v0000000000c877d0_0;  1 drivers
v0000000000c8d7c0_0 .net "PW", 31 0, L_0000000000beea70;  1 drivers
v0000000000c8e080_0 .var "Reset", 0 0;
L_0000000000c92768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c8d900_0 .net "S", 0 0, L_0000000000c92768;  1 drivers
v0000000000c8d720_0 .net "SEx4_out", 31 0, v0000000000c8a7a0_0;  1 drivers
v0000000000c8d860_0 .net "SSE_out", 31 0, v0000000000c8aca0_0;  1 drivers
v0000000000c8e260_0 .net "TA", 31 0, L_0000000000c924f0;  1 drivers
v0000000000c8d4a0_0 .net "WB_A_O", 31 0, v0000000000c7b940_0;  1 drivers
v0000000000c8e620_0 .net "WB_Bit15_12", 3 0, v0000000000c7bf80_0;  1 drivers
v0000000000c8de00_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c7b300_0;  1 drivers
v0000000000c8d540_0 .net "WB_RF_Enable", 0 0, v0000000000c7c2a0_0;  1 drivers
v0000000000c8d040_0 .net "WB_load_instr", 0 0, v0000000000c7a860_0;  1 drivers
v0000000000c8d9a0_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c8db80_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000c8e3a0_0 .net "asserted", 0 0, L_0000000000bed8f0;  1 drivers
v0000000000c8dd60_0 .net "bl", 0 0, L_0000000000bed3b0;  1 drivers
v0000000000c8e4e0_0 .net "cc_alu_1", 3 0, L_0000000000c91c30;  1 drivers
v0000000000c8e300_0 .net "cc_alu_2", 3 0, L_0000000000c912d0;  1 drivers
v0000000000c8d0e0_0 .net "cc_main_alu_out", 3 0, L_0000000000c91190;  1 drivers
v0000000000c8d180_0 .net "cc_out", 3 0, v0000000000c7b9e0_0;  1 drivers
v0000000000c8da40_0 .net "choose_ta_r_nop", 0 0, v0000000000bf83a0_0;  1 drivers
v0000000000c8dc20_0 .var "clk", 0 0;
v0000000000c8dea0_0 .var/i "code", 31 0;
v0000000000c8dcc0_0 .var "data", 31 0;
v0000000000c8df40_0 .net "ex_bl", 0 0, v0000000000beb0e0_0;  1 drivers
v0000000000c8d2c0_0 .var/i "file", 31 0;
v0000000000c8e120_0 .net "mem_bl", 0 0, v0000000000bf88a0_0;  1 drivers
v0000000000c8e1c0_0 .net "mux_out_1", 31 0, L_0000000000bee990;  1 drivers
v0000000000c8d360_0 .net "mux_out_1_A", 31 0, v0000000000c7b6c0_0;  1 drivers
v0000000000c8e440_0 .net "mux_out_2", 31 0, L_0000000000bedd50;  1 drivers
v0000000000c8e580_0 .net "mux_out_2_B", 31 0, v0000000000c7b120_0;  1 drivers
v0000000000c91f50_0 .net "mux_out_3", 31 0, L_0000000000beea00;  1 drivers
v0000000000c92630_0 .net "mux_out_3_C", 31 0, v0000000000c7ad60_0;  1 drivers
v0000000000c91b90_0 .net "wb_bl", 0 0, v0000000000c7bd00_0;  1 drivers
L_0000000000c8f1b0 .part v0000000000c7f8c0_0, 6, 1;
S_0000000000b24d50 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 203, 3 225 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000bed8f0 .functor BUFZ 1, v0000000000bf7860_0, C4<0>, C4<0>, C4<0>;
v0000000000bf8d00_0 .net "asserted", 0 0, L_0000000000bed8f0;  alias, 1 drivers
v0000000000bf7860_0 .var "assrt", 0 0;
v0000000000bf8080_0 .var/i "c", 31 0;
v0000000000bf8da0_0 .net "cc_in", 3 0, v0000000000c7b9e0_0;  alias, 1 drivers
v0000000000bf7220_0 .net "instr_condition", 3 0, v0000000000c7b580_0;  alias, 1 drivers
v0000000000bf7d60_0 .var/i "n", 31 0;
v0000000000bf7720_0 .var/i "v", 31 0;
v0000000000bf7f40_0 .var/i "z", 31 0;
E_0000000000bd71b0/0 .event edge, v0000000000bf8da0_0, v0000000000bf7220_0, v0000000000bf7f40_0, v0000000000bf8080_0;
E_0000000000bd71b0/1 .event edge, v0000000000bf7d60_0, v0000000000bf7720_0;
E_0000000000bd71b0 .event/or E_0000000000bd71b0/0, E_0000000000bd71b0/1;
S_0000000000b24ee0 .scope module, "Condition_Handler" "Condition_Handler" 2 206, 3 382 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000bf8120_0 .net "asserted", 0 0, L_0000000000bed8f0;  alias, 1 drivers
v0000000000bf8f80_0 .net "b_instr", 0 0, L_0000000000bee920;  alias, 1 drivers
v0000000000bf83a0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000bd8430 .event edge, v0000000000bf8d00_0, v0000000000bf8f80_0;
S_0000000000b25070 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 210, 3 510 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000bf7fe0_0 .net "A_O", 31 0, L_0000000000c8edf0;  alias, 1 drivers
v0000000000bf81c0_0 .net "EXBL", 0 0, v0000000000beb0e0_0;  alias, 1 drivers
v0000000000bf8580_0 .net "EX_Bit15_12", 3 0, v0000000000bec260_0;  alias, 1 drivers
v0000000000bf86c0_0 .net "EX_RF_instr", 0 0, v0000000000bebae0_0;  alias, 1 drivers
v0000000000bf8760_0 .net "EX_load_instr", 0 0, v0000000000bebe00_0;  alias, 1 drivers
v0000000000bf8e40_0 .net "EX_mem_read_write", 0 0, v0000000000bebea0_0;  alias, 1 drivers
v0000000000bf8800_0 .net "EX_mem_size", 0 0, v0000000000bebf40_0;  alias, 1 drivers
v0000000000bf88a0_0 .var "MEMBL", 0 0;
v0000000000bf89e0_0 .var "MEM_A_O", 31 0;
v0000000000bf7360_0 .var "MEM_Bit15_12", 3 0;
v0000000000beb2c0_0 .var "MEM_MUX3", 31 0;
v0000000000beb040_0 .var "MEM_RF_Enable", 0 0;
v0000000000beb720_0 .var "MEM_load_instr", 0 0;
v0000000000bebc20_0 .var "MEM_mem_read_write", 0 0;
v0000000000becc60_0 .var "MEM_mem_size", 0 0;
v0000000000beb540_0 .net "Reset", 0 0, v0000000000c8e080_0;  1 drivers
v0000000000beb860_0 .net "cc_main_alu_out", 3 0, L_0000000000c91190;  alias, 1 drivers
v0000000000becd00_0 .net "clk", 0 0, v0000000000c8dc20_0;  1 drivers
v0000000000bec9e0_0 .net "mux_out_3_C", 31 0, v0000000000c7ad60_0;  alias, 1 drivers
E_0000000000bd7bf0 .event posedge, v0000000000beb540_0, v0000000000becd00_0;
S_0000000000af5300 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 185, 3 444 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /INPUT 32 "mux_out_1";
    .port_info 14 /INPUT 32 "mux_out_2";
    .port_info 15 /INPUT 32 "mux_out_3";
    .port_info 16 /INPUT 4 "ID_Bit15_12";
    .port_info 17 /INPUT 10 "ID_CU";
    .port_info 18 /INPUT 32 "ID_Bit11_0";
    .port_info 19 /INPUT 8 "ID_addresing_modes";
    .port_info 20 /INPUT 1 "clk";
    .port_info 21 /INPUT 1 "Reset";
v0000000000beb0e0_0 .var "EXBL", 0 0;
v0000000000beb9a0_0 .var "EX_ALU_OP", 3 0;
v0000000000bec120_0 .var "EX_Bit11_0", 31 0;
v0000000000bec260_0 .var "EX_Bit15_12", 3 0;
v0000000000bebae0_0 .var "EX_RF_instr", 0 0;
v0000000000bebb80_0 .var "EX_Shift_imm", 0 0;
v0000000000bebd60_0 .var "EX_addresing_modes", 7 0;
v0000000000bebe00_0 .var "EX_load_instr", 0 0;
v0000000000bebea0_0 .var "EX_mem_read_write", 0 0;
v0000000000bebf40_0 .var "EX_mem_size", 0 0;
v0000000000bec4e0_0 .net "ID_Bit11_0", 31 0, v0000000000c7c160_0;  alias, 1 drivers
v0000000000bec580_0 .net "ID_Bit15_12", 3 0, v0000000000c7c340_0;  alias, 1 drivers
v0000000000b44ad0_0 .net "ID_CU", 9 0, v0000000000c7f8c0_0;  alias, 1 drivers
v0000000000b443f0_0 .net "ID_addresing_modes", 7 0, o0000000000c2b1d8;  alias, 0 drivers
v0000000000b447b0_0 .net "Reset", 0 0, v0000000000c8e080_0;  alias, 1 drivers
v0000000000bf8260_0 .net "clk", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c7aea0_0 .net "mux_out_1", 31 0, L_0000000000bee990;  alias, 1 drivers
v0000000000c7b6c0_0 .var "mux_out_1_A", 31 0;
v0000000000c7a720_0 .net "mux_out_2", 31 0, L_0000000000bedd50;  alias, 1 drivers
v0000000000c7b120_0 .var "mux_out_2_B", 31 0;
v0000000000c7b3a0_0 .net "mux_out_3", 31 0, L_0000000000beea00;  alias, 1 drivers
v0000000000c7ad60_0 .var "mux_out_3_C", 31 0;
S_0000000000af5600 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 395 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c7ab80_0 .net "DataOut", 31 0, v0000000000c807f0_0;  alias, 1 drivers
v0000000000c7ae00_0 .net "Hazard_Unit_Ld", 0 0, v0000000000c7e7e0_0;  alias, 1 drivers
v0000000000c7c340_0 .var "ID_Bit15_12", 3 0;
v0000000000c7bda0_0 .var "ID_Bit19_16", 3 0;
v0000000000c7c5c0_0 .var "ID_Bit23_0", 23 0;
v0000000000c7c160_0 .var "ID_Bit31_0", 31 0;
v0000000000c7b580_0 .var "ID_Bit31_28", 3 0;
v0000000000c7be40_0 .var "ID_Bit3_0", 3 0;
v0000000000c7c200_0 .var "ID_Next_PC", 31 0;
v0000000000c7afe0_0 .net "PC4", 31 0, L_0000000000c91af0;  alias, 1 drivers
v0000000000c7ac20_0 .net "Reset", 0 0, v0000000000c8e080_0;  alias, 1 drivers
v0000000000c7b8a0_0 .net "asserted", 0 0, L_0000000000bed8f0;  alias, 1 drivers
v0000000000c7c520_0 .net "choose_ta_r_nop", 0 0, v0000000000bf83a0_0;  alias, 1 drivers
v0000000000c7c020_0 .net "clk", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
S_0000000000af8ee0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 222, 3 547 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000c7ba80_0 .net "MEMBL", 0 0, v0000000000bf88a0_0;  alias, 1 drivers
v0000000000c7af40_0 .net "MEM_RF_Enable", 0 0, v0000000000beb040_0;  alias, 1 drivers
v0000000000c7acc0_0 .net "MEM_load_instr", 0 0, v0000000000beb720_0;  alias, 1 drivers
v0000000000c7b080_0 .net "Reset", 0 0, v0000000000c8e080_0;  alias, 1 drivers
v0000000000c7bd00_0 .var "WBBL", 0 0;
v0000000000c7c2a0_0 .var "WB_RF_Enable", 0 0;
v0000000000c7a860_0 .var "WB_load_instr", 0 0;
v0000000000c7a900_0 .net "alu_out", 31 0, v0000000000bf89e0_0;  alias, 1 drivers
v0000000000c7b1c0_0 .net "bit15_12", 3 0, v0000000000bf7360_0;  alias, 1 drivers
v0000000000c7c3e0_0 .net "clk", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c7b4e0_0 .net "data_r_out", 31 0, v0000000000c7fdc0_0;  alias, 1 drivers
v0000000000c7b940_0 .var "wb_alu_out", 31 0;
v0000000000c7bf80_0 .var "wb_bit15_12", 3 0;
v0000000000c7b300_0 .var "wb_data_r_out", 31 0;
S_0000000000af9160 .scope module, "Status_register" "Status_register" 2 138, 3 208 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000c7a9a0_0 .net "Reset", 0 0, v0000000000c8e080_0;  alias, 1 drivers
v0000000000c7b800_0 .net "S", 0 0, L_0000000000c92768;  alias, 1 drivers
v0000000000c7b260_0 .net "cc_in", 3 0, L_0000000000c91190;  alias, 1 drivers
v0000000000c7b9e0_0 .var "cc_out", 3 0;
v0000000000c7b440_0 .net "clk", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
E_0000000000bd7cf0 .event posedge, v0000000000becd00_0;
S_0000000000af68f0 .scope module, "alu_1" "alu" 2 115, 3 1285 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c7b620_0 .net "A", 31 0, L_0000000000bee300;  alias, 1 drivers
v0000000000c7c0c0_0 .net "Alu_Out", 3 0, L_0000000000c91c30;  alias, 1 drivers
L_0000000000c927b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c7b760_0 .net "B", 31 0, L_0000000000c927b0;  1 drivers
L_0000000000c92840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c7bb20_0 .net "Cin", 0 0, L_0000000000c92840;  1 drivers
L_0000000000c927f8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c7bee0_0 .net "OPS", 3 0, L_0000000000c927f8;  1 drivers
v0000000000c7bbc0_0 .var "OPS_result", 32 0;
v0000000000c7bc60_0 .net/s "S", 31 0, L_0000000000c91af0;  alias, 1 drivers
v0000000000c7c480_0 .net *"_ivl_11", 0 0, L_0000000000c91730;  1 drivers
v0000000000c7aae0_0 .net *"_ivl_16", 0 0, L_0000000000c91550;  1 drivers
v0000000000c7a7c0_0 .net *"_ivl_3", 0 0, L_0000000000c91d70;  1 drivers
v0000000000c7aa40_0 .net *"_ivl_7", 0 0, L_0000000000c91ff0;  1 drivers
v0000000000c7de50_0 .var/i "ol", 31 0;
v0000000000c7cc30_0 .var/i "tc", 31 0;
v0000000000c7e490_0 .var/i "tn", 31 0;
v0000000000c7c730_0 .var/i "tv", 31 0;
v0000000000c7ccd0_0 .var/i "tz", 31 0;
E_0000000000bd80f0/0 .event edge, v0000000000c7bee0_0, v0000000000c7b620_0, v0000000000c7b760_0, v0000000000c7bb20_0;
E_0000000000bd80f0/1 .event edge, v0000000000c7bbc0_0, v0000000000c7de50_0;
E_0000000000bd80f0 .event/or E_0000000000bd80f0/0, E_0000000000bd80f0/1;
L_0000000000c91d70 .part v0000000000c7e490_0, 0, 1;
L_0000000000c91ff0 .part v0000000000c7ccd0_0, 0, 1;
L_0000000000c91730 .part v0000000000c7cc30_0, 0, 1;
L_0000000000c91c30 .concat8 [ 1 1 1 1], L_0000000000c91550, L_0000000000c91730, L_0000000000c91ff0, L_0000000000c91d70;
L_0000000000c91550 .part v0000000000c7c730_0, 0, 1;
L_0000000000c91af0 .part v0000000000c7bbc0_0, 0, 32;
S_0000000000af6a80 .scope module, "alu_2" "alu" 2 146, 3 1285 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c7e5d0_0 .net "A", 31 0, v0000000000c8a7a0_0;  alias, 1 drivers
v0000000000c7e170_0 .net "Alu_Out", 3 0, L_0000000000c912d0;  alias, 1 drivers
v0000000000c7d630_0 .net "B", 31 0, v0000000000c7c200_0;  alias, 1 drivers
L_0000000000c928d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c7c7d0_0 .net "Cin", 0 0, L_0000000000c928d0;  1 drivers
L_0000000000c92888 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c7df90_0 .net "OPS", 3 0, L_0000000000c92888;  1 drivers
v0000000000c7c870_0 .var "OPS_result", 32 0;
v0000000000c7d090_0 .net/s "S", 31 0, L_0000000000c924f0;  alias, 1 drivers
v0000000000c7c910_0 .net *"_ivl_11", 0 0, L_0000000000c921d0;  1 drivers
v0000000000c7cd70_0 .net *"_ivl_16", 0 0, L_0000000000c91a50;  1 drivers
v0000000000c7e3f0_0 .net *"_ivl_3", 0 0, L_0000000000c91870;  1 drivers
v0000000000c7d810_0 .net *"_ivl_7", 0 0, L_0000000000c91910;  1 drivers
v0000000000c7ca50_0 .var/i "ol", 31 0;
v0000000000c7d9f0_0 .var/i "tc", 31 0;
v0000000000c7caf0_0 .var/i "tn", 31 0;
v0000000000c7ddb0_0 .var/i "tv", 31 0;
v0000000000c7cf50_0 .var/i "tz", 31 0;
E_0000000000bd8470/0 .event edge, v0000000000c7df90_0, v0000000000c7e5d0_0, v0000000000c7c200_0, v0000000000c7c7d0_0;
E_0000000000bd8470/1 .event edge, v0000000000c7c870_0, v0000000000c7ca50_0;
E_0000000000bd8470 .event/or E_0000000000bd8470/0, E_0000000000bd8470/1;
L_0000000000c91870 .part v0000000000c7caf0_0, 0, 1;
L_0000000000c91910 .part v0000000000c7cf50_0, 0, 1;
L_0000000000c921d0 .part v0000000000c7d9f0_0, 0, 1;
L_0000000000c912d0 .concat8 [ 1 1 1 1], L_0000000000c91a50, L_0000000000c921d0, L_0000000000c91910, L_0000000000c91870;
L_0000000000c91a50 .part v0000000000c7ddb0_0, 0, 1;
L_0000000000c924f0 .part v0000000000c7c870_0, 0, 32;
S_0000000000af6c10 .scope module, "alu_main" "alu" 2 194, 3 1285 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c7d950_0 .net "A", 31 0, v0000000000c7b6c0_0;  alias, 1 drivers
v0000000000c7ceb0_0 .net "Alu_Out", 3 0, L_0000000000c91190;  alias, 1 drivers
v0000000000c7c9b0_0 .net "B", 31 0, L_0000000000bed650;  alias, 1 drivers
v0000000000c7d130_0 .net "Cin", 0 0, v0000000000c8c320_0;  alias, 1 drivers
v0000000000c7e530_0 .net "OPS", 3 0, v0000000000beb9a0_0;  alias, 1 drivers
v0000000000c7ce10_0 .var "OPS_result", 32 0;
v0000000000c7d1d0_0 .net/s "S", 31 0, L_0000000000c8edf0;  alias, 1 drivers
v0000000000c7db30_0 .net *"_ivl_11", 0 0, L_0000000000c92450;  1 drivers
v0000000000c7cb90_0 .net *"_ivl_16", 0 0, L_0000000000c919b0;  1 drivers
v0000000000c7dbd0_0 .net *"_ivl_3", 0 0, L_0000000000c92310;  1 drivers
v0000000000c7e030_0 .net *"_ivl_7", 0 0, L_0000000000c923b0;  1 drivers
v0000000000c7d8b0_0 .var/i "ol", 31 0;
v0000000000c7cff0_0 .var/i "tc", 31 0;
v0000000000c7dc70_0 .var/i "tn", 31 0;
v0000000000c7d270_0 .var/i "tv", 31 0;
v0000000000c7d4f0_0 .var/i "tz", 31 0;
E_0000000000bd8bf0/0 .event edge, v0000000000beb9a0_0, v0000000000c7b6c0_0, v0000000000c7c9b0_0, v0000000000c7d130_0;
E_0000000000bd8bf0/1 .event edge, v0000000000c7ce10_0, v0000000000c7d8b0_0;
E_0000000000bd8bf0 .event/or E_0000000000bd8bf0/0, E_0000000000bd8bf0/1;
L_0000000000c92310 .part v0000000000c7dc70_0, 0, 1;
L_0000000000c923b0 .part v0000000000c7d4f0_0, 0, 1;
L_0000000000c92450 .part v0000000000c7cff0_0, 0, 1;
L_0000000000c91190 .concat8 [ 1 1 1 1], L_0000000000c919b0, L_0000000000c92450, L_0000000000c923b0, L_0000000000c92310;
L_0000000000c919b0 .part v0000000000c7d270_0, 0, 1;
L_0000000000c8edf0 .part v0000000000c7ce10_0, 0, 32;
S_0000000000aea420 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 9 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "asserted";
    .port_info 6 /INPUT 32 "A";
L_0000000000bee920 .functor BUFZ 1, v0000000000c802c0_0, C4<0>, C4<0>, C4<0>;
L_0000000000bed3b0 .functor BUFZ 1, v0000000000c7e740_0, C4<0>, C4<0>, C4<0>;
v0000000000c7da90_0 .net "A", 31 0, v0000000000c7c160_0;  alias, 1 drivers
v0000000000c7d310_0 .net "BL", 0 0, L_0000000000bed3b0;  alias, 1 drivers
v0000000000c7dd10_0 .net "C_U_out", 8 0, L_0000000000c917d0;  alias, 1 drivers
v0000000000c7d590_0 .net "ID_B_instr", 0 0, L_0000000000bee920;  alias, 1 drivers
v0000000000c7d3b0_0 .net "Reset", 0 0, v0000000000c8e080_0;  alias, 1 drivers
v0000000000c7e210_0 .net *"_ivl_11", 0 0, v0000000000c7f500_0;  1 drivers
v0000000000c7d450_0 .net *"_ivl_17", 3 0, v0000000000c7e2b0_0;  1 drivers
v0000000000c7def0_0 .net *"_ivl_21", 0 0, v0000000000c80400_0;  1 drivers
v0000000000c7d6d0_0 .net *"_ivl_26", 0 0, v0000000000c7ffa0_0;  1 drivers
v0000000000c7d770_0 .net *"_ivl_3", 0 0, v0000000000c7faa0_0;  1 drivers
v0000000000c7e0d0_0 .net *"_ivl_7", 0 0, v0000000000c7ef60_0;  1 drivers
v0000000000c7e2b0_0 .var "alu_op", 3 0;
v0000000000c7e350_0 .net "asserted", 0 0, L_0000000000bed8f0;  alias, 1 drivers
v0000000000c7e740_0 .var "b_bl", 0 0;
v0000000000c802c0_0 .var "b_instr", 0 0;
v0000000000c7eb00_0 .net "clk", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c7f460_0 .var "instr", 2 0;
v0000000000c7f500_0 .var "l_instr", 0 0;
v0000000000c80400_0 .var "m_rw", 0 0;
v0000000000c7ffa0_0 .var "m_size", 0 0;
v0000000000c7f820_0 .var "r_sr_off", 0 0;
v0000000000c7ef60_0 .var "rf_instr", 0 0;
v0000000000c7faa0_0 .var "s_imm", 0 0;
E_0000000000bd8cb0/0 .event edge, v0000000000beb540_0, v0000000000bec4e0_0, v0000000000bf8d00_0, v0000000000c7f460_0;
E_0000000000bd8cb0/1 .event edge, v0000000000c7f500_0, v0000000000c7e740_0;
E_0000000000bd8cb0 .event/or E_0000000000bd8cb0/0, E_0000000000bd8cb0/1;
LS_0000000000c917d0_0_0 .concat8 [ 1 1 4 1], v0000000000c7ef60_0, v0000000000c7f500_0, v0000000000c7e2b0_0, v0000000000c7faa0_0;
LS_0000000000c917d0_0_4 .concat8 [ 1 1 0 0], v0000000000c80400_0, v0000000000c7ffa0_0;
L_0000000000c917d0 .concat8 [ 7 2 0 0], LS_0000000000c917d0_0_0, LS_0000000000c917d0_0_4;
S_0000000000aea5b0 .scope module, "data_ram" "data_ram256x8" 2 214, 3 609 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c7fa00_0 .net "Address", 31 0, v0000000000bf89e0_0;  alias, 1 drivers
v0000000000c7f5a0_0 .net "DataIn", 31 0, v0000000000beb2c0_0;  alias, 1 drivers
v0000000000c7fdc0_0 .var "DataOut", 31 0;
v0000000000c7ff00 .array "Mem", 255 0, 7 0;
v0000000000c7f960_0 .net "ReadWrite", 0 0, v0000000000bebc20_0;  alias, 1 drivers
v0000000000c7f640_0 .net "Size", 0 0, v0000000000becc60_0;  alias, 1 drivers
E_0000000000bd7df0/0 .event edge, v0000000000becc60_0, v0000000000beb2c0_0, v0000000000bf89e0_0, v0000000000bebc20_0;
E_0000000000bd7df0/1 .event edge, v0000000000c7b4e0_0;
E_0000000000bd7df0 .event/or E_0000000000bd7df0/0, E_0000000000bd7df0/1;
S_0000000000aea740 .scope module, "h_u" "hazard_unit" 2 236, 3 795 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000c7ee20_0 .net "EX_Bit15_12", 3 0, v0000000000bec260_0;  alias, 1 drivers
v0000000000c7f000_0 .net "EX_RF_Enable", 0 0, v0000000000bebae0_0;  alias, 1 drivers
v0000000000c7fe60_0 .net "EX_load_instr", 0 0, v0000000000bebe00_0;  alias, 1 drivers
v0000000000c805e0_0 .net "ID_Bit19_16", 3 0, v0000000000c7bda0_0;  alias, 1 drivers
v0000000000c7e9c0_0 .net "ID_Bit3_0", 3 0, v0000000000c7be40_0;  alias, 1 drivers
v0000000000c7f6e0_0 .net "ID_shift_imm", 0 0, L_0000000000c8f1b0;  1 drivers
v0000000000c7e7e0_0 .var "IF_ID_load", 0 0;
v0000000000c7ece0_0 .net "MEM_Bit15_12", 3 0, v0000000000bf7360_0;  alias, 1 drivers
v0000000000c80040_0 .net "MEM_RF_Enable", 0 0, v0000000000beb040_0;  alias, 1 drivers
v0000000000c7f0a0_0 .var "MUX1_signal", 1 0;
v0000000000c7ec40_0 .var "MUX2_signal", 1 0;
v0000000000c800e0_0 .var "MUX3_signal", 1 0;
v0000000000c80180_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c80220_0 .var "PC_RF_load", 0 0;
v0000000000c80360_0 .net "WB_Bit15_12", 3 0, v0000000000c7bf80_0;  alias, 1 drivers
v0000000000c804a0_0 .net "WB_RF_Enable", 0 0, v0000000000c7c2a0_0;  alias, 1 drivers
v0000000000c80540_0 .net "clk", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
E_0000000000bd90f0/0 .event edge, v0000000000bf8760_0, v0000000000c7be40_0, v0000000000bf8580_0, v0000000000c7f6e0_0;
E_0000000000bd90f0/1 .event edge, v0000000000c7bda0_0, v0000000000c7c2a0_0, v0000000000c7bf80_0, v0000000000beb040_0;
E_0000000000bd90f0/2 .event edge, v0000000000bf7360_0, v0000000000bf86c0_0;
E_0000000000bd90f0 .event/or E_0000000000bd90f0/0, E_0000000000bd90f0/1, E_0000000000bd90f0/2;
S_0000000000afb220 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 682 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 10 "MUX_Out";
v0000000000c7f780_0 .net "BL", 0 0, L_0000000000bed3b0;  alias, 1 drivers
v0000000000c7f320_0 .net "C_U", 8 0, L_0000000000c917d0;  alias, 1 drivers
v0000000000c7f140_0 .net "HF_U", 0 0, v0000000000c80180_0;  alias, 1 drivers
v0000000000c7e880_0 .net "MUX_Out", 9 0, v0000000000c7f8c0_0;  alias, 1 drivers
v0000000000c7f8c0_0 .var "salida", 9 0;
E_0000000000bd91b0 .event edge, v0000000000c80180_0, v0000000000c7d310_0, v0000000000c7dd10_0;
S_0000000000afb3b0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 705 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000beeb50 .functor BUFZ 32, v0000000000c7e920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c7fb40_0 .net "A", 31 0, L_0000000000c91af0;  alias, 1 drivers
v0000000000c7f1e0_0 .net "B", 31 0, L_0000000000c924f0;  alias, 1 drivers
v0000000000c7ed80_0 .net "MUX_Out", 31 0, L_0000000000beeb50;  alias, 1 drivers
v0000000000c7e920_0 .var "salida", 31 0;
v0000000000c7fbe0_0 .net "sig", 0 0, v0000000000bf83a0_0;  alias, 1 drivers
E_0000000000bd93f0 .event edge, v0000000000bf83a0_0, v0000000000c7afe0_0, v0000000000c7d090_0;
S_0000000000afb540 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 200, 3 705 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bed650 .functor BUFZ 32, v0000000000c7f3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c7eba0_0 .net "A", 31 0, v0000000000c7b120_0;  alias, 1 drivers
v0000000000c7f280_0 .net "B", 31 0, v0000000000c8aca0_0;  alias, 1 drivers
v0000000000c7fc80_0 .net "MUX_Out", 31 0, L_0000000000bed650;  alias, 1 drivers
v0000000000c7f3c0_0 .var "salida", 31 0;
v0000000000c7fd20_0 .net "sig", 0 0, v0000000000bebb80_0;  alias, 1 drivers
E_0000000000bde3b0 .event edge, v0000000000bebb80_0, v0000000000c7b120_0, v0000000000c7f280_0;
S_0000000000c1fed0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 218, 3 705 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000beddc0 .functor BUFZ 32, v0000000000c82410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c7ea60_0 .net "A", 31 0, v0000000000bf89e0_0;  alias, 1 drivers
v0000000000c7eec0_0 .net "B", 31 0, v0000000000c7fdc0_0;  alias, 1 drivers
v0000000000c80d90_0 .net "MUX_Out", 31 0, L_0000000000beddc0;  alias, 1 drivers
v0000000000c82410_0 .var "salida", 31 0;
v0000000000c81830_0 .net "sig", 0 0, v0000000000beb720_0;  alias, 1 drivers
E_0000000000bdd730 .event edge, v0000000000beb720_0, v0000000000bf89e0_0, v0000000000c7b4e0_0;
S_0000000000c209c0 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 226, 3 705 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000beea70 .functor BUFZ 32, v0000000000c81790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c80e30_0 .net "A", 31 0, v0000000000c7b940_0;  alias, 1 drivers
v0000000000c80cf0_0 .net "B", 31 0, v0000000000c7b300_0;  alias, 1 drivers
v0000000000c81b50_0 .net "MUX_Out", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c81790_0 .var "salida", 31 0;
v0000000000c82050_0 .net "sig", 0 0, v0000000000c7a860_0;  alias, 1 drivers
E_0000000000bdf0b0 .event edge, v0000000000c7a860_0, v0000000000c7b940_0, v0000000000c7b300_0;
S_0000000000c20060 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 162, 3 657 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bee990 .functor BUFZ 32, v0000000000c81330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c81ab0_0 .net "A_O", 31 0, L_0000000000c8edf0;  alias, 1 drivers
v0000000000c820f0_0 .net "HF_U", 1 0, v0000000000c7f0a0_0;  alias, 1 drivers
v0000000000c818d0_0 .net "MUX_Out", 31 0, L_0000000000bee990;  alias, 1 drivers
v0000000000c82230_0 .net "M_O", 31 0, L_0000000000beddc0;  alias, 1 drivers
v0000000000c81d30_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c810b0_0 .net "X", 31 0, v0000000000c89850_0;  alias, 1 drivers
v0000000000c81330_0 .var "salida", 31 0;
E_0000000000be0cf0/0 .event edge, v0000000000c7f0a0_0, v0000000000c810b0_0, v0000000000bf7fe0_0, v0000000000c80d90_0;
E_0000000000be0cf0/1 .event edge, v0000000000c81b50_0;
E_0000000000be0cf0 .event/or E_0000000000be0cf0/0, E_0000000000be0cf0/1;
S_0000000000c20b50 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 165, 3 657 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bedd50 .functor BUFZ 32, v0000000000c81010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c81e70_0 .net "A_O", 31 0, L_0000000000c8edf0;  alias, 1 drivers
v0000000000c80c50_0 .net "HF_U", 1 0, v0000000000c7ec40_0;  alias, 1 drivers
v0000000000c81bf0_0 .net "MUX_Out", 31 0, L_0000000000bedd50;  alias, 1 drivers
v0000000000c80ed0_0 .net "M_O", 31 0, L_0000000000beddc0;  alias, 1 drivers
v0000000000c822d0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c80f70_0 .net "X", 31 0, v0000000000c87050_0;  alias, 1 drivers
v0000000000c81010_0 .var "salida", 31 0;
E_0000000000be11b0/0 .event edge, v0000000000c7ec40_0, v0000000000c80f70_0, v0000000000bf7fe0_0, v0000000000c80d90_0;
E_0000000000be11b0/1 .event edge, v0000000000c81b50_0;
E_0000000000be11b0 .event/or E_0000000000be11b0/0, E_0000000000be11b0/1;
S_0000000000c201f0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 168, 3 657 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000beea00 .functor BUFZ 32, v0000000000c81290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c82550_0 .net "A_O", 31 0, L_0000000000c8edf0;  alias, 1 drivers
v0000000000c82190_0 .net "HF_U", 1 0, v0000000000c800e0_0;  alias, 1 drivers
v0000000000c81150_0 .net "MUX_Out", 31 0, L_0000000000beea00;  alias, 1 drivers
v0000000000c811f0_0 .net "M_O", 31 0, L_0000000000beddc0;  alias, 1 drivers
v0000000000c81dd0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c81fb0_0 .net "X", 31 0, v0000000000c877d0_0;  alias, 1 drivers
v0000000000c81290_0 .var "salida", 31 0;
E_0000000000be0e70/0 .event edge, v0000000000c800e0_0, v0000000000c81fb0_0, v0000000000bf7fe0_0, v0000000000c80d90_0;
E_0000000000be0e70/1 .event edge, v0000000000c81b50_0;
E_0000000000be0e70 .event/or E_0000000000be0e70/0, E_0000000000be0e70/1;
S_0000000000c206a0 .scope module, "ram1" "inst_ram256x8" 2 80, 3 577 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000c81c90_0 .net "Address", 31 0, L_0000000000bee300;  alias, 1 drivers
v0000000000c807f0_0 .var "DataOut", 31 0;
v0000000000c80bb0 .array "Mem", 255 0, 7 0;
E_0000000000be01f0 .event edge, v0000000000c7b620_0, v0000000000c7ab80_0;
S_0000000000c20380 .scope module, "register_file_1" "register_file" 2 158, 3 1107 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000bee300 .functor BUFZ 32, v0000000000c861b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c888b0_0 .net "BL", 0 0, v0000000000c7bd00_0;  alias, 1 drivers
v0000000000c879b0_0 .net "C", 3 0, v0000000000c7bf80_0;  alias, 1 drivers
v0000000000c86dd0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c86970_0 .net "E", 15 0, v0000000000c89ad0_0;  1 drivers
v0000000000c87af0_0 .net "HZPCld", 0 0, v0000000000c80220_0;  alias, 1 drivers
v0000000000c86e70_0 .net "MO", 31 0, v0000000000c8a1b0_0;  1 drivers
v0000000000c87eb0_0 .net "PA", 31 0, v0000000000c89850_0;  alias, 1 drivers
v0000000000c88130_0 .net "PB", 31 0, v0000000000c87050_0;  alias, 1 drivers
v0000000000c884f0_0 .net "PCin", 31 0, L_0000000000beeb50;  alias, 1 drivers
v0000000000c86a10_0 .net "PCout", 31 0, L_0000000000bee300;  alias, 1 drivers
v0000000000c883b0_0 .net "PD", 31 0, v0000000000c877d0_0;  alias, 1 drivers
v0000000000c881d0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c87cd0_0 .net "Q0", 31 0, v0000000000c81650_0;  1 drivers
v0000000000c86ab0_0 .net "Q1", 31 0, v0000000000c816f0_0;  1 drivers
v0000000000c88310_0 .net "Q10", 31 0, v0000000000c825f0_0;  1 drivers
v0000000000c87190_0 .net "Q11", 31 0, v0000000000c80a70_0;  1 drivers
v0000000000c87b90_0 .net "Q12", 31 0, v0000000000c85d50_0;  1 drivers
v0000000000c87370_0 .net "Q13", 31 0, v0000000000c855d0_0;  1 drivers
v0000000000c87c30_0 .net "Q14", 31 0, v0000000000c85b70_0;  1 drivers
v0000000000c874b0_0 .net "Q15", 31 0, v0000000000c861b0_0;  1 drivers
v0000000000c87f50_0 .net "Q2", 31 0, v0000000000c84c70_0;  1 drivers
v0000000000c87550_0 .net "Q3", 31 0, v0000000000c85fd0_0;  1 drivers
v0000000000c875f0_0 .net "Q4", 31 0, v0000000000c849f0_0;  1 drivers
v0000000000c87ff0_0 .net "Q5", 31 0, v0000000000c85490_0;  1 drivers
v0000000000c88090_0 .net "Q6", 31 0, v0000000000c85030_0;  1 drivers
v0000000000c8c000_0 .net "Q7", 31 0, v0000000000c85350_0;  1 drivers
v0000000000c8b4c0_0 .net "Q8", 31 0, v0000000000c8a430_0;  1 drivers
v0000000000c8b560_0 .net "Q9", 31 0, v0000000000c89c10_0;  1 drivers
o0000000000c30068 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c8b100_0 .net "R15MO", 1 0, o0000000000c30068;  0 drivers
v0000000000c8b060_0 .net "RFLd", 0 0, v0000000000c7c2a0_0;  alias, 1 drivers
v0000000000c8c820_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
v0000000000c8bce0_0 .net "SA", 3 0, v0000000000c7bda0_0;  alias, 1 drivers
v0000000000c8ade0_0 .net "SB", 3 0, v0000000000c7be40_0;  alias, 1 drivers
L_0000000000c91410 .part v0000000000c89ad0_0, 15, 1;
L_0000000000c910f0 .part v0000000000c89ad0_0, 0, 1;
L_0000000000c92130 .part v0000000000c89ad0_0, 1, 1;
L_0000000000c92590 .part v0000000000c89ad0_0, 2, 1;
L_0000000000c91370 .part v0000000000c89ad0_0, 3, 1;
L_0000000000c92090 .part v0000000000c89ad0_0, 4, 1;
L_0000000000c91cd0 .part v0000000000c89ad0_0, 5, 1;
L_0000000000c90fb0 .part v0000000000c89ad0_0, 6, 1;
L_0000000000c914b0 .part v0000000000c89ad0_0, 7, 1;
L_0000000000c92270 .part v0000000000c89ad0_0, 8, 1;
L_0000000000c915f0 .part v0000000000c89ad0_0, 9, 1;
L_0000000000c91230 .part v0000000000c89ad0_0, 10, 1;
L_0000000000c91690 .part v0000000000c89ad0_0, 11, 1;
L_0000000000c91050 .part v0000000000c89ad0_0, 12, 1;
L_0000000000c91e10 .part v0000000000c89ad0_0, 13, 1;
L_0000000000c91eb0 .part v0000000000c89ad0_0, 14, 1;
S_0000000000c20510 .scope module, "R0" "register" 3 1138, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c813d0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c82370_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c81650_0 .var "Q", 31 0;
v0000000000c81470_0 .net "RFLd", 0 0, L_0000000000c910f0;  1 drivers
v0000000000c80930_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c1fd40 .scope module, "R1" "register" 3 1139, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c81510_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c815b0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c816f0_0 .var "Q", 31 0;
v0000000000c81970_0 .net "RFLd", 0 0, L_0000000000c92130;  1 drivers
v0000000000c81a10_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c20830 .scope module, "R10" "register" 3 1148, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c81f10_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c824b0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c825f0_0 .var "Q", 31 0;
v0000000000c80b10_0 .net "RFLd", 0 0, L_0000000000c91230;  1 drivers
v0000000000c80750_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c83250 .scope module, "R11" "register" 3 1149, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c80890_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c809d0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c80a70_0 .var "Q", 31 0;
v0000000000c86570_0 .net "RFLd", 0 0, L_0000000000c91690;  1 drivers
v0000000000c85a30_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c84380 .scope module, "R12" "register" 3 1150, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c86110_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c85850_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c85d50_0 .var "Q", 31 0;
v0000000000c864d0_0 .net "RFLd", 0 0, L_0000000000c91050;  1 drivers
v0000000000c86430_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c830c0 .scope module, "R13" "register" 3 1151, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c858f0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c86070_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c855d0_0 .var "Q", 31 0;
v0000000000c84770_0 .net "RFLd", 0 0, L_0000000000c91e10;  1 drivers
v0000000000c862f0_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c84510 .scope module, "R14" "register" 3 1152, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c85ad0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c85990_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c85b70_0 .var "Q", 31 0;
v0000000000c85df0_0 .net "RFLd", 0 0, L_0000000000c91eb0;  1 drivers
v0000000000c85530_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c82c10 .scope module, "R15" "PCregister" 3 1153, 3 1265 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c85cb0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c85670_0 .net "HZPCld", 0 0, v0000000000c80220_0;  alias, 1 drivers
v0000000000c84e50_0 .net "MOin", 31 0, v0000000000c8a1b0_0;  alias, 1 drivers
v0000000000c861b0_0 .var "Q", 31 0;
v0000000000c85c10_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c82f30 .scope module, "R2" "register" 3 1140, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c84bd0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c85e90_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c84c70_0 .var "Q", 31 0;
v0000000000c84a90_0 .net "RFLd", 0 0, L_0000000000c92590;  1 drivers
v0000000000c85f30_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c82a80 .scope module, "R3" "register" 3 1141, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c86610_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c84d10_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c85fd0_0 .var "Q", 31 0;
v0000000000c84810_0 .net "RFLd", 0 0, L_0000000000c91370;  1 drivers
v0000000000c84db0_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c83d40 .scope module, "R4" "register" 3 1142, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c848b0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c857b0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c849f0_0 .var "Q", 31 0;
v0000000000c86250_0 .net "RFLd", 0 0, L_0000000000c92090;  1 drivers
v0000000000c84b30_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c82da0 .scope module, "R5" "register" 3 1143, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c84ef0_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c84f90_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c85490_0 .var "Q", 31 0;
v0000000000c853f0_0 .net "RFLd", 0 0, L_0000000000c91cd0;  1 drivers
v0000000000c86390_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c83570 .scope module, "R6" "register" 3 1144, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c84950_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c85710_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c85030_0 .var "Q", 31 0;
v0000000000c850d0_0 .net "RFLd", 0 0, L_0000000000c90fb0;  1 drivers
v0000000000c85170_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c833e0 .scope module, "R7" "register" 3 1145, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c85210_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c852b0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c85350_0 .var "Q", 31 0;
v0000000000c8a4d0_0 .net "RFLd", 0 0, L_0000000000c914b0;  1 drivers
v0000000000c8a250_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c841f0 .scope module, "R8" "register" 3 1146, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c8a570_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c89df0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c8a430_0 .var "Q", 31 0;
v0000000000c89b70_0 .net "RFLd", 0 0, L_0000000000c92270;  1 drivers
v0000000000c89490_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c83700 .scope module, "R9" "register" 3 1147, 3 1251 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c8a110_0 .net "CLK", 0 0, v0000000000c8dc20_0;  alias, 1 drivers
v0000000000c89fd0_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c89c10_0 .var "Q", 31 0;
v0000000000c89990_0 .net "RFLd", 0 0, L_0000000000c915f0;  1 drivers
v0000000000c8a2f0_0 .net "RST", 0 0, v0000000000c8e080_0;  alias, 1 drivers
S_0000000000c83890 .scope module, "bc" "binary_decoder" 3 1121, 3 1158 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c88f90_0 .net "C", 3 0, v0000000000c7bf80_0;  alias, 1 drivers
v0000000000c89ad0_0 .var "E", 15 0;
v0000000000c8a070_0 .net "Ld", 0 0, v0000000000c7c2a0_0;  alias, 1 drivers
E_0000000000be08b0 .event edge, v0000000000c7c2a0_0, v0000000000c7bf80_0;
S_0000000000c828f0 .scope module, "muxA" "multiplexer" 3 1124, 3 1190 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c89e90_0 .net "I0", 31 0, v0000000000c81650_0;  alias, 1 drivers
v0000000000c892b0_0 .net "I1", 31 0, v0000000000c816f0_0;  alias, 1 drivers
v0000000000c8a610_0 .net "I10", 31 0, v0000000000c825f0_0;  alias, 1 drivers
v0000000000c8a390_0 .net "I11", 31 0, v0000000000c80a70_0;  alias, 1 drivers
v0000000000c898f0_0 .net "I12", 31 0, v0000000000c85d50_0;  alias, 1 drivers
v0000000000c89350_0 .net "I13", 31 0, v0000000000c855d0_0;  alias, 1 drivers
v0000000000c89030_0 .net "I14", 31 0, v0000000000c85b70_0;  alias, 1 drivers
v0000000000c890d0_0 .net "I15", 31 0, v0000000000c861b0_0;  alias, 1 drivers
v0000000000c89a30_0 .net "I2", 31 0, v0000000000c84c70_0;  alias, 1 drivers
v0000000000c89170_0 .net "I3", 31 0, v0000000000c85fd0_0;  alias, 1 drivers
v0000000000c89cb0_0 .net "I4", 31 0, v0000000000c849f0_0;  alias, 1 drivers
v0000000000c89210_0 .net "I5", 31 0, v0000000000c85490_0;  alias, 1 drivers
v0000000000c89d50_0 .net "I6", 31 0, v0000000000c85030_0;  alias, 1 drivers
v0000000000c893f0_0 .net "I7", 31 0, v0000000000c85350_0;  alias, 1 drivers
v0000000000c89f30_0 .net "I8", 31 0, v0000000000c8a430_0;  alias, 1 drivers
v0000000000c897b0_0 .net "I9", 31 0, v0000000000c89c10_0;  alias, 1 drivers
v0000000000c89850_0 .var "P", 31 0;
v0000000000c89530_0 .net "S", 3 0, v0000000000c7bda0_0;  alias, 1 drivers
E_0000000000be1230/0 .event edge, v0000000000c7bda0_0, v0000000000c861b0_0, v0000000000c85b70_0, v0000000000c855d0_0;
E_0000000000be1230/1 .event edge, v0000000000c85d50_0, v0000000000c80a70_0, v0000000000c825f0_0, v0000000000c89c10_0;
E_0000000000be1230/2 .event edge, v0000000000c8a430_0, v0000000000c85350_0, v0000000000c85030_0, v0000000000c85490_0;
E_0000000000be1230/3 .event edge, v0000000000c849f0_0, v0000000000c85fd0_0, v0000000000c84c70_0, v0000000000c816f0_0;
E_0000000000be1230/4 .event edge, v0000000000c81650_0;
E_0000000000be1230 .event/or E_0000000000be1230/0, E_0000000000be1230/1, E_0000000000be1230/2, E_0000000000be1230/3, E_0000000000be1230/4;
S_0000000000c83a20 .scope module, "muxB" "multiplexer" 3 1125, 3 1190 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c89670_0 .net "I0", 31 0, v0000000000c81650_0;  alias, 1 drivers
v0000000000c89710_0 .net "I1", 31 0, v0000000000c816f0_0;  alias, 1 drivers
v0000000000c88810_0 .net "I10", 31 0, v0000000000c825f0_0;  alias, 1 drivers
v0000000000c87870_0 .net "I11", 31 0, v0000000000c80a70_0;  alias, 1 drivers
v0000000000c88b30_0 .net "I12", 31 0, v0000000000c85d50_0;  alias, 1 drivers
v0000000000c88bd0_0 .net "I13", 31 0, v0000000000c855d0_0;  alias, 1 drivers
v0000000000c872d0_0 .net "I14", 31 0, v0000000000c85b70_0;  alias, 1 drivers
v0000000000c87a50_0 .net "I15", 31 0, v0000000000c861b0_0;  alias, 1 drivers
v0000000000c87690_0 .net "I2", 31 0, v0000000000c84c70_0;  alias, 1 drivers
v0000000000c87730_0 .net "I3", 31 0, v0000000000c85fd0_0;  alias, 1 drivers
v0000000000c88590_0 .net "I4", 31 0, v0000000000c849f0_0;  alias, 1 drivers
v0000000000c88950_0 .net "I5", 31 0, v0000000000c85490_0;  alias, 1 drivers
v0000000000c889f0_0 .net "I6", 31 0, v0000000000c85030_0;  alias, 1 drivers
v0000000000c86d30_0 .net "I7", 31 0, v0000000000c85350_0;  alias, 1 drivers
v0000000000c86790_0 .net "I8", 31 0, v0000000000c8a430_0;  alias, 1 drivers
v0000000000c86b50_0 .net "I9", 31 0, v0000000000c89c10_0;  alias, 1 drivers
v0000000000c87050_0 .var "P", 31 0;
v0000000000c88630_0 .net "S", 3 0, v0000000000c7be40_0;  alias, 1 drivers
E_0000000000be0930/0 .event edge, v0000000000c7be40_0, v0000000000c861b0_0, v0000000000c85b70_0, v0000000000c855d0_0;
E_0000000000be0930/1 .event edge, v0000000000c85d50_0, v0000000000c80a70_0, v0000000000c825f0_0, v0000000000c89c10_0;
E_0000000000be0930/2 .event edge, v0000000000c8a430_0, v0000000000c85350_0, v0000000000c85030_0, v0000000000c85490_0;
E_0000000000be0930/3 .event edge, v0000000000c849f0_0, v0000000000c85fd0_0, v0000000000c84c70_0, v0000000000c816f0_0;
E_0000000000be0930/4 .event edge, v0000000000c81650_0;
E_0000000000be0930 .event/or E_0000000000be0930/0, E_0000000000be0930/1, E_0000000000be0930/2, E_0000000000be0930/3, E_0000000000be0930/4;
S_0000000000c83bb0 .scope module, "muxD" "multiplexer" 3 1126, 3 1190 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c87410_0 .net "I0", 31 0, v0000000000c81650_0;  alias, 1 drivers
v0000000000c86830_0 .net "I1", 31 0, v0000000000c816f0_0;  alias, 1 drivers
v0000000000c88770_0 .net "I10", 31 0, v0000000000c825f0_0;  alias, 1 drivers
v0000000000c88a90_0 .net "I11", 31 0, v0000000000c80a70_0;  alias, 1 drivers
v0000000000c86bf0_0 .net "I12", 31 0, v0000000000c85d50_0;  alias, 1 drivers
v0000000000c88d10_0 .net "I13", 31 0, v0000000000c855d0_0;  alias, 1 drivers
v0000000000c87910_0 .net "I14", 31 0, v0000000000c85b70_0;  alias, 1 drivers
v0000000000c88c70_0 .net "I15", 31 0, v0000000000c861b0_0;  alias, 1 drivers
v0000000000c886d0_0 .net "I2", 31 0, v0000000000c84c70_0;  alias, 1 drivers
v0000000000c87e10_0 .net "I3", 31 0, v0000000000c85fd0_0;  alias, 1 drivers
v0000000000c870f0_0 .net "I4", 31 0, v0000000000c849f0_0;  alias, 1 drivers
v0000000000c88db0_0 .net "I5", 31 0, v0000000000c85490_0;  alias, 1 drivers
v0000000000c88e50_0 .net "I6", 31 0, v0000000000c85030_0;  alias, 1 drivers
v0000000000c868d0_0 .net "I7", 31 0, v0000000000c85350_0;  alias, 1 drivers
v0000000000c88270_0 .net "I8", 31 0, v0000000000c8a430_0;  alias, 1 drivers
v0000000000c88ef0_0 .net "I9", 31 0, v0000000000c89c10_0;  alias, 1 drivers
v0000000000c877d0_0 .var "P", 31 0;
v0000000000c87d70_0 .net "S", 3 0, v0000000000c7bf80_0;  alias, 1 drivers
E_0000000000be0eb0/0 .event edge, v0000000000c7bf80_0, v0000000000c861b0_0, v0000000000c85b70_0, v0000000000c855d0_0;
E_0000000000be0eb0/1 .event edge, v0000000000c85d50_0, v0000000000c80a70_0, v0000000000c825f0_0, v0000000000c89c10_0;
E_0000000000be0eb0/2 .event edge, v0000000000c8a430_0, v0000000000c85350_0, v0000000000c85030_0, v0000000000c85490_0;
E_0000000000be0eb0/3 .event edge, v0000000000c849f0_0, v0000000000c85fd0_0, v0000000000c84c70_0, v0000000000c816f0_0;
E_0000000000be0eb0/4 .event edge, v0000000000c81650_0;
E_0000000000be0eb0 .event/or E_0000000000be0eb0/0, E_0000000000be0eb0/1, E_0000000000be0eb0/2, E_0000000000be0eb0/3, E_0000000000be0eb0/4;
S_0000000000c83ed0 .scope module, "r15mux" "twoToOneMultiplexer" 3 1134, 3 1221 0, S_0000000000c20380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c8a1b0_0 .var "MO", 31 0;
v0000000000c86fb0_0 .net "PC", 31 0, L_0000000000beeb50;  alias, 1 drivers
v0000000000c87230_0 .net "PW", 31 0, L_0000000000beea70;  alias, 1 drivers
v0000000000c88450_0 .net "PWLd", 0 0, L_0000000000c91410;  1 drivers
E_0000000000be09b0 .event edge, v0000000000c88450_0, v0000000000c7ed80_0, v0000000000c81b50_0;
S_0000000000c84060 .scope module, "se" "SExtender" 2 142, 3 725 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000c8c5a0_0 .var/i "i", 31 0;
v0000000000c8aa20_0 .net "in", 23 0, v0000000000c7c5c0_0;  alias, 1 drivers
v0000000000c8ae80_0 .var "in1", 31 0;
v0000000000c8a7a0_0 .var/s "out1", 31 0;
v0000000000c8ab60_0 .var/s "temp_reg", 31 0;
v0000000000c8cd20_0 .var/s "twoscomp", 31 0;
E_0000000000be0c70 .event edge, v0000000000c7c5c0_0, v0000000000c8ae80_0, v0000000000c8ab60_0;
S_0000000000c82760 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 197, 3 890 0, S_0000000000c1ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c8ac00_0 .net "A", 31 0, v0000000000c7b120_0;  alias, 1 drivers
v0000000000c8c8c0_0 .net "B", 31 0, v0000000000bec120_0;  alias, 1 drivers
v0000000000c8c320_0 .var "C", 0 0;
v0000000000c8c640_0 .var "by_imm_shift", 1 0;
v0000000000c8af20_0 .var/i "i", 31 0;
v0000000000c8c0a0_0 .var/i "num_of_rot", 31 0;
v0000000000c8b240_0 .var "relleno", 0 0;
v0000000000c8afc0_0 .var "shift", 1 0;
v0000000000c8aca0_0 .var "shift_result", 31 0;
v0000000000c8b1a0_0 .var "shifter_op", 2 0;
v0000000000c8cb40_0 .var "temp_reg", 31 0;
E_0000000000be09f0/0 .event edge, v0000000000bec120_0, v0000000000c7b120_0, v0000000000c8b1a0_0, v0000000000c8c640_0;
E_0000000000be09f0/1 .event edge, v0000000000c8c0a0_0, v0000000000c8cb40_0, v0000000000c8b240_0, v0000000000c8afc0_0;
E_0000000000be09f0 .event/or E_0000000000be09f0/0, E_0000000000be09f0/1;
    .scope S_0000000000c206a0;
T_0 ;
    %wait E_0000000000be01f0;
    %load/vec4 v0000000000c81c90_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000c81c90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c80bb0, 4;
    %load/vec4 v0000000000c81c90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c80bb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c81c90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c80bb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c81c90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c80bb0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c807f0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000c81c90_0;
    %load/vec4a v0000000000c80bb0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c807f0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000af68f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7e490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ccd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7cc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7de50_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000af68f0;
T_2 ;
    %wait E_0000000000bd80f0;
    %load/vec4 v0000000000c7bee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7de50_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c7de50_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c7de50_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c7bb20_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c7bb20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7de50_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c7bb20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c7de50_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c7b620_0;
    %pad/u 33;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c7b760_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c7bbc0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c7bbc0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c7ccd0_0, 0, 32;
    %load/vec4 v0000000000c7bbc0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c7e490_0, 0, 32;
    %load/vec4 v0000000000c7bbc0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c7cc30_0, 0, 32;
    %load/vec4 v0000000000c7de50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c7b620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7b760_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c7bbc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7b760_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c7de50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c7b760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7b620_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c7bbc0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7b620_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c7de50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c7b620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7b760_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c7b620_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7bbc0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7c730_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000afb3b0;
T_3 ;
    %wait E_0000000000bd93f0;
    %load/vec4 v0000000000c7fbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c7fb40_0;
    %store/vec4 v0000000000c7e920_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c7f1e0_0;
    %store/vec4 v0000000000c7e920_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000af5600;
T_4 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c7ac20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7be40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7b580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7bda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7c340_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c7c5c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c7ae00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c7b8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c7c520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000000c7ab80_0;
    %assign/vec4 v0000000000c7c160_0, 0;
    %load/vec4 v0000000000c7afe0_0;
    %assign/vec4 v0000000000c7c200_0, 0;
    %load/vec4 v0000000000c7ab80_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c7be40_0, 0;
    %load/vec4 v0000000000c7ab80_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c7b580_0, 0;
    %load/vec4 v0000000000c7ab80_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c7bda0_0, 0;
    %load/vec4 v0000000000c7ab80_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c7c340_0, 0;
    %load/vec4 v0000000000c7ab80_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c7c5c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7c200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7be40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7b580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7bda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7c340_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c7c5c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000aea420;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e740_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000aea420;
T_6 ;
    %wait E_0000000000bd8cb0;
    %load/vec4 v0000000000c7d3b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c7da90_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c7e350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c7f460_0, 0, 3;
    %load/vec4 v0000000000c7f460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e740_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e740_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e740_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c7ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e740_0, 0, 1;
    %load/vec4 v0000000000c7f500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c7ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e740_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000c7f500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f820_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7f820_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c802c0_0, 0, 1;
    %load/vec4 v0000000000c7da90_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c7e740_0, 0, 1;
    %load/vec4 v0000000000c7e740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ffa0_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7faa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7ef60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7f500_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c7e2b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7ffa0_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000afb220;
T_7 ;
    %wait E_0000000000bd91b0;
    %load/vec4 v0000000000c7f140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000c7f8c0_0, 0, 10;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000c7f780_0;
    %load/vec4 v0000000000c7f320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7f8c0_0, 0, 10;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000af9160;
T_8 ;
    %wait E_0000000000bd7cf0;
    %load/vec4 v0000000000c7a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7b9e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000c7b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000c7b260_0;
    %assign/vec4 v0000000000c7b9e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000c84060;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8c5a0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000c84060;
T_10 ;
    %wait E_0000000000be0c70;
    %load/vec4 v0000000000c8aa20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000c8aa20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8ae80_0, 0, 32;
    %load/vec4 v0000000000c8ae80_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8cd20_0, 0, 32;
    %load/vec4 v0000000000c8ae80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c8ab60_0, 0, 32;
    %load/vec4 v0000000000c8ab60_0;
    %store/vec4 v0000000000c8a7a0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c8aa20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8ae80_0, 0, 32;
    %load/vec4 v0000000000c8ae80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c8a7a0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000af6a80;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7caf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7cf50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ca50_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0000000000af6a80;
T_12 ;
    %wait E_0000000000bd8470;
    %load/vec4 v0000000000c7df90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7ca50_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c7ca50_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c7ca50_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c7c7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c7c7d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7ca50_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c7c7d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c7ca50_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c7e5d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c7d630_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c7c870_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c7c870_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000c7cf50_0, 0, 32;
    %load/vec4 v0000000000c7c870_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000c7caf0_0, 0, 32;
    %load/vec4 v0000000000c7c870_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c7d9f0_0, 0, 32;
    %load/vec4 v0000000000c7ca50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000c7e5d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7d630_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000c7c870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7d630_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000c7ca50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000c7d630_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7e5d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000c7c870_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7e5d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000c7ca50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000c7e5d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7d630_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000c7e5d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7c870_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7ddb0_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c83890;
T_13 ;
    %wait E_0000000000be08b0;
    %load/vec4 v0000000000c8a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000c88f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c89ad0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c828f0;
T_14 ;
    %wait E_0000000000be1230;
    %load/vec4 v0000000000c89530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c89e90_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c892b0_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c89a30_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c89170_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c89cb0_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c89210_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c89d50_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c893f0_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c89f30_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c897b0_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c8a610_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c8a390_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c898f0_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c89350_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c89030_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c890d0_0;
    %assign/vec4 v0000000000c89850_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c83a20;
T_15 ;
    %wait E_0000000000be0930;
    %load/vec4 v0000000000c88630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c89670_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c89710_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c87690_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c87730_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c88590_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c88950_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c889f0_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c86d30_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c86790_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c86b50_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c88810_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c87870_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c88b30_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c88bd0_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c872d0_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c87a50_0;
    %assign/vec4 v0000000000c87050_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c83bb0;
T_16 ;
    %wait E_0000000000be0eb0;
    %load/vec4 v0000000000c87d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000c87410_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000c86830_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000c886d0_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000c87e10_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000c870f0_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000c88db0_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000c88e50_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000c868d0_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000c88270_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000c88ef0_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000c88770_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000c88a90_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000c86bf0_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000c88d10_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000c87910_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000c88c70_0;
    %assign/vec4 v0000000000c877d0_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c83ed0;
T_17 ;
    %wait E_0000000000be09b0;
    %load/vec4 v0000000000c88450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c87230_0;
    %assign/vec4 v0000000000c8a1b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000c86fb0_0;
    %assign/vec4 v0000000000c8a1b0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000c20510;
T_18 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c80930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c81650_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000c81470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000c82370_0;
    %assign/vec4 v0000000000c81650_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c1fd40;
T_19 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c81a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c816f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000c81970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c815b0_0;
    %assign/vec4 v0000000000c816f0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c82f30;
T_20 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c85f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c84c70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000c84a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c85e90_0;
    %assign/vec4 v0000000000c84c70_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c82a80;
T_21 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c84db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c85fd0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000c84810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c84d10_0;
    %assign/vec4 v0000000000c85fd0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c83d40;
T_22 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c84b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c849f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000c86250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c857b0_0;
    %assign/vec4 v0000000000c849f0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c82da0;
T_23 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c86390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c85490_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000c853f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c84f90_0;
    %assign/vec4 v0000000000c85490_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c83570;
T_24 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c85170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c85030_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000c850d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c85710_0;
    %assign/vec4 v0000000000c85030_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c833e0;
T_25 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c8a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c85350_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000c8a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c852b0_0;
    %assign/vec4 v0000000000c85350_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c841f0;
T_26 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c89490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c8a430_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000c89b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c89df0_0;
    %assign/vec4 v0000000000c8a430_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c83700;
T_27 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c8a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c89c10_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000c89990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c89fd0_0;
    %assign/vec4 v0000000000c89c10_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c20830;
T_28 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c80750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c825f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000c80b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c824b0_0;
    %assign/vec4 v0000000000c825f0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c83250;
T_29 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c85a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c80a70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000c86570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c809d0_0;
    %assign/vec4 v0000000000c80a70_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c84380;
T_30 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c86430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c85d50_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000c864d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c85850_0;
    %assign/vec4 v0000000000c85d50_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c830c0;
T_31 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c862f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c855d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000c84770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000c86070_0;
    %assign/vec4 v0000000000c855d0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c84510;
T_32 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c85530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c85b70_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c85df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000c85990_0;
    %assign/vec4 v0000000000c85b70_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c82c10;
T_33 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c85c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c861b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000c85670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000c84e50_0;
    %assign/vec4 v0000000000c861b0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000c20060;
T_34 ;
    %wait E_0000000000be0cf0;
    %load/vec4 v0000000000c820f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c810b0_0;
    %store/vec4 v0000000000c81330_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c81ab0_0;
    %store/vec4 v0000000000c81330_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c82230_0;
    %store/vec4 v0000000000c81330_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c81d30_0;
    %store/vec4 v0000000000c81330_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000c20b50;
T_35 ;
    %wait E_0000000000be11b0;
    %load/vec4 v0000000000c80c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c80f70_0;
    %store/vec4 v0000000000c81010_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c81e70_0;
    %store/vec4 v0000000000c81010_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c80ed0_0;
    %store/vec4 v0000000000c81010_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c822d0_0;
    %store/vec4 v0000000000c81010_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000c201f0;
T_36 ;
    %wait E_0000000000be0e70;
    %load/vec4 v0000000000c82190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000c81fb0_0;
    %store/vec4 v0000000000c81290_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000c82550_0;
    %store/vec4 v0000000000c81290_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000c811f0_0;
    %store/vec4 v0000000000c81290_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000c81dd0_0;
    %store/vec4 v0000000000c81290_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000af5300;
T_37 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000b447b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bebb80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000beb9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bebe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bebae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bebf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bebea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7ad60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bec260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bec120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000bebd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000beb0e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000bebb80_0, 0;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000beb9a0_0, 0;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000bebe00_0, 0;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000bebae0_0, 0;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000bebf40_0, 0;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000bebea0_0, 0;
    %load/vec4 v0000000000c7aea0_0;
    %assign/vec4 v0000000000c7b6c0_0, 0;
    %load/vec4 v0000000000c7a720_0;
    %assign/vec4 v0000000000c7b120_0, 0;
    %load/vec4 v0000000000c7b3a0_0;
    %assign/vec4 v0000000000c7ad60_0, 0;
    %load/vec4 v0000000000bec580_0;
    %assign/vec4 v0000000000bec260_0, 0;
    %load/vec4 v0000000000bec4e0_0;
    %assign/vec4 v0000000000bec120_0, 0;
    %load/vec4 v0000000000b443f0_0;
    %assign/vec4 v0000000000bebd60_0, 0;
    %load/vec4 v0000000000b44ad0_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000beb0e0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000af6c10;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7dc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7cff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d8b0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000000af6c10;
T_39 ;
    %wait E_0000000000bd8bf0;
    %load/vec4 v0000000000c7e530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7d8b0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c7d8b0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c7d8b0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c7d130_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c7d130_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7d8b0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c7d130_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c7d8b0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000c7d950_0;
    %pad/u 33;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000c7c9b0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c7ce10_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c7ce10_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000c7d4f0_0, 0, 32;
    %load/vec4 v0000000000c7ce10_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000c7dc70_0, 0, 32;
    %load/vec4 v0000000000c7ce10_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c7cff0_0, 0, 32;
    %load/vec4 v0000000000c7d8b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000c7d950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7c9b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000c7ce10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7c9b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000c7d8b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000c7c9b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7d950_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000c7ce10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7d950_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000c7d8b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000c7d950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7c9b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000c7d950_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c7ce10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7d270_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000c82760;
T_40 ;
    %wait E_0000000000be09f0;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c8b1a0_0, 0, 3;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c8c640_0, 0, 2;
    %load/vec4 v0000000000c8ac00_0;
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8b1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c8c0a0_0, 0, 32;
    %load/vec4 v0000000000c8c640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000c8c0a0_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000c8c320_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8c320_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %load/vec4 v0000000000c8c0a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c8c320_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8c320_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8c320_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8b240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000c8b240_0;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %load/vec4 v0000000000c8c0a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c8c320_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c8c320_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8ac00_0;
    %load/vec4 v0000000000c8c0a0_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c8c320_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c8c0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8c320_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000c8c8c0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c8afc0_0, 0, 2;
    %load/vec4 v0000000000c8afc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8cb40_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c8b240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000c8b240_0;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000c8c0a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c8ac00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000c8af20_0;
    %load/vec4 v0000000000c8c0a0_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c8cb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c8cb40_0, 0, 32;
    %load/vec4 v0000000000c8af20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8af20_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000c8cb40_0;
    %store/vec4 v0000000000c8aca0_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000afb540;
T_41 ;
    %wait E_0000000000bde3b0;
    %load/vec4 v0000000000c7fd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000c7eba0_0;
    %store/vec4 v0000000000c7f3c0_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000c7f280_0;
    %store/vec4 v0000000000c7f3c0_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000b24d50;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf7d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf7f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf8080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf7720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000b24d50;
T_43 ;
    %wait E_0000000000bd71b0;
    %load/vec4 v0000000000bf8da0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000bf7d60_0, 0, 32;
    %load/vec4 v0000000000bf8da0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000bf7f40_0, 0, 32;
    %load/vec4 v0000000000bf8da0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000bf8080_0, 0, 32;
    %load/vec4 v0000000000bf8da0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000bf7720_0, 0, 32;
    %load/vec4 v0000000000bf7220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000bf7f40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000bf7f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000bf8080_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000bf8080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000bf7d60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000bf7d60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000bf7720_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000bf7720_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000bf8080_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bf7f40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000bf8080_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bf7f40_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000bf7720_0;
    %load/vec4 v0000000000bf7d60_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000bf7720_0;
    %load/vec4 v0000000000bf7d60_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000bf7f40_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bf7d60_0;
    %load/vec4 v0000000000bf7720_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000bf7f40_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bf7d60_0;
    %load/vec4 v0000000000bf7720_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf7860_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000b24ee0;
T_44 ;
    %wait E_0000000000bd8430;
    %load/vec4 v0000000000bf8120_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bf8f80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf83a0_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf83a0_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000b25070;
T_45 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000beb540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bf89e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000beb2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bf7360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000beb720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000beb040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bebc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000becc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bf88a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000bf7fe0_0;
    %assign/vec4 v0000000000bf89e0_0, 0;
    %load/vec4 v0000000000bec9e0_0;
    %assign/vec4 v0000000000beb2c0_0, 0;
    %load/vec4 v0000000000bf8580_0;
    %assign/vec4 v0000000000bf7360_0, 0;
    %load/vec4 v0000000000bf8760_0;
    %assign/vec4 v0000000000beb720_0, 0;
    %load/vec4 v0000000000bf86c0_0;
    %assign/vec4 v0000000000beb040_0, 0;
    %load/vec4 v0000000000bf8e40_0;
    %assign/vec4 v0000000000bebc20_0, 0;
    %load/vec4 v0000000000bf8800_0;
    %assign/vec4 v0000000000becc60_0, 0;
    %load/vec4 v0000000000bf81c0_0;
    %assign/vec4 v0000000000bf88a0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000aea5b0;
T_46 ;
    %wait E_0000000000bd7df0;
    %load/vec4 v0000000000c7f640_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000c7f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000c7f5a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c7fa00_0;
    %store/vec4a v0000000000c7ff00, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000c7fa00_0;
    %load/vec4a v0000000000c7ff00, 4;
    %pad/u 32;
    %store/vec4 v0000000000c7fdc0_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000c7f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000c7f5a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c7fa00_0;
    %store/vec4a v0000000000c7ff00, 4, 0;
    %load/vec4 v0000000000c7f5a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c7ff00, 4, 0;
    %load/vec4 v0000000000c7f5a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c7ff00, 4, 0;
    %load/vec4 v0000000000c7f5a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c7ff00, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c7ff00, 4;
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c7ff00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c7ff00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c7fa00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c7ff00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c7fdc0_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000c1fed0;
T_47 ;
    %wait E_0000000000bdd730;
    %load/vec4 v0000000000c81830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000c7ea60_0;
    %store/vec4 v0000000000c82410_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000c7eec0_0;
    %store/vec4 v0000000000c82410_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000af8ee0;
T_48 ;
    %wait E_0000000000bd7bf0;
    %load/vec4 v0000000000c7b080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c7b300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c7bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c7a860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c7c2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c7bd00_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c7a900_0;
    %assign/vec4 v0000000000c7b940_0, 0;
    %load/vec4 v0000000000c7b4e0_0;
    %assign/vec4 v0000000000c7b300_0, 0;
    %load/vec4 v0000000000c7b1c0_0;
    %assign/vec4 v0000000000c7bf80_0, 0;
    %load/vec4 v0000000000c7acc0_0;
    %assign/vec4 v0000000000c7a860_0, 0;
    %load/vec4 v0000000000c7af40_0;
    %assign/vec4 v0000000000c7c2a0_0, 0;
    %load/vec4 v0000000000c7ba80_0;
    %assign/vec4 v0000000000c7bd00_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000c209c0;
T_49 ;
    %wait E_0000000000bdf0b0;
    %load/vec4 v0000000000c82050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c80e30_0;
    %store/vec4 v0000000000c81790_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c80cf0_0;
    %store/vec4 v0000000000c81790_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000aea740;
T_50 ;
    %wait E_0000000000bd90f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c7e7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c80220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c80180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c7f0a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c7ec40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c800e0_0, 0, 2;
    %load/vec4 v0000000000c7fe60_0;
    %load/vec4 v0000000000c7e9c0_0;
    %load/vec4 v0000000000c7ee20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c7f6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c80180_0, 0, 1;
T_50.0 ;
    %load/vec4 v0000000000c7fe60_0;
    %load/vec4 v0000000000c805e0_0;
    %load/vec4 v0000000000c7ee20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000c7f6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c7e7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c80180_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000c804a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0000000000c805e0_0;
    %load/vec4 v0000000000c80360_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c7f0a0_0, 0, 2;
T_50.6 ;
    %load/vec4 v0000000000c7e9c0_0;
    %load/vec4 v0000000000c80360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c7f6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c7ec40_0, 0, 2;
T_50.8 ;
T_50.4 ;
    %load/vec4 v0000000000c80040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %load/vec4 v0000000000c805e0_0;
    %load/vec4 v0000000000c7ece0_0;
    %cmp/e;
    %jmp/0xz  T_50.12, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c7f0a0_0, 0, 2;
T_50.12 ;
    %load/vec4 v0000000000c7e9c0_0;
    %load/vec4 v0000000000c7ece0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c7f6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.14, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c7ec40_0, 0, 2;
T_50.14 ;
T_50.10 ;
    %load/vec4 v0000000000c7f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %load/vec4 v0000000000c805e0_0;
    %load/vec4 v0000000000c7ee20_0;
    %cmp/e;
    %jmp/0xz  T_50.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c7f0a0_0, 0, 2;
T_50.18 ;
    %load/vec4 v0000000000c7e9c0_0;
    %load/vec4 v0000000000c7ee20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c7f6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.20, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c7ec40_0, 0, 2;
T_50.20 ;
T_50.16 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000c1ea60;
T_51 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c8d2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8c960_0, 0, 32;
T_51.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000c8d2c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000c8d2c0_0, "%b", v0000000000c8dcc0_0 {0 0 0};
    %store/vec4 v0000000000c8dea0_0, 0, 32;
    %load/vec4 v0000000000c8dcc0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c8c960_0;
    %store/vec4a v0000000000c80bb0, 4, 0;
    %load/vec4 v0000000000c8c960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8c960_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 92 "$fclose", v0000000000c8d2c0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8d9a0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c8d9a0_0;
    %store/vec4 v0000000000c8c960_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000c1ea60;
T_52 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c8d2c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8c960_0, 0, 32;
T_52.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000c8d2c0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000c8d2c0_0, "%b", v0000000000c8dcc0_0 {0 0 0};
    %store/vec4 v0000000000c8dea0_0, 0, 32;
    %load/vec4 v0000000000c8dcc0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c8c960_0;
    %store/vec4a v0000000000c7ff00, 4, 0;
    %load/vec4 v0000000000c8c960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c8c960_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 108 "$fclose", v0000000000c8d2c0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c8db80_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c8db80_0;
    %store/vec4 v0000000000c8c960_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000c1ea60;
T_53 ;
    %delay 200, 0;
    %vpi_call 2 247 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000c1ea60;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c8dc20_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c8dc20_0;
    %inv;
    %store/vec4 v0000000000c8dc20_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_0000000000c1ea60;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c8e080_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c8e080_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0000000000c1ea60;
T_56 ;
    %vpi_call 2 312 "$monitor", "PC: %d  |  DR-Address: %b  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R8: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000c8cfa0_0, v0000000000c8b880_0, v0000000000c81650_0, v0000000000c816f0_0, v0000000000c84c70_0, v0000000000c85fd0_0, v0000000000c849f0_0, v0000000000c85490_0, v0000000000c8a430_0, v0000000000c825f0_0, v0000000000c80a70_0, v0000000000c85d50_0, v0000000000c861b0_0, v0000000000c85b70_0, $time {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
