Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/adamc/Desktop/zad4/test412_isim_beh.exe -prj C:/Users/adamc/Desktop/zad4/test412_beh.prj work.test412 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/adamc/Desktop/zad4/sch4.vhd" into library work
Parsing VHDL file "C:/Users/adamc/Desktop/zad4/test412.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity sch4 [sch4_default]
Compiling architecture behavior of entity test412
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/adamc/Desktop/zad4/test412_isim_beh.exe
Fuse Memory Usage: 29136 KB
Fuse CPU Usage: 374 ms
