;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -381, <-20
	JMN 0, 0
	JMN -7, @-20
	ADD 0, 6
	SUB 0, 6
	SUB -207, <-120
	SUB @127, 106
	SUB 0, 6
	MOV 0, 0
	MOV 0, 0
	ADD #270, <1
	JMZ -81, @-20
	SUB 0, 8
	SUB 0, 8
	DAT #400, #601
	ADD -81, <-826
	JMZ -30, 409
	SUB 700, 601
	JMN -207, @-120
	SUB 0, 60
	SUB 700, 601
	JMN <121, 103
	JMN 0, #2
	ADD #270, <1
	MOV 0, 0
	SUB @121, 106
	JMN <121, 102
	SUB @121, 106
	JMN 0, 0
	MOV 0, 0
	ADD #1, 99
	SUB 0, 6
	DAT <300, #93
	SPL <-1, @-20
	ADD -81, <-20
	SUB 0, 6
	ADD -81, <-20
	ADD -81, <-20
	ADD -81, <-20
	MOV 0, 792
	MOV #12, @200
	SUB @121, 105
	SUB @121, 105
	SLT #512, @-18
	ADD 210, 30
	MOV -1, <-20
	SUB @121, 105
	MOV -7, <-20
	MOV -1, <-20
