<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nouveau_sgdma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nouveau_sgdma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &lt;linux/pagemap.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#define NV_CTXDMA_PAGE_SHIFT 12</span>
<span class="cp">#define NV_CTXDMA_PAGE_SIZE  (1 &lt;&lt; NV_CTXDMA_PAGE_SHIFT)</span>
<span class="cp">#define NV_CTXDMA_PAGE_MASK  (NV_CTXDMA_PAGE_SIZE - 1)</span>

<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="p">{</span>
	<span class="cm">/* this has to be the first field so populate/unpopulated in</span>
<span class="cm">	 * nouve_bo.c works properly, otherwise have to move them here</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">ttm_dma_tt</span> <span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nouveau_sgdma_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ttm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ttm_dma_tt_fini</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">nvbe</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_sgdma_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">pte</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pg=0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">);</span>

	<span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="n">NV_CTXDMA_PAGE_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">dma_offset</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">dma_address</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="kt">uint32_t</span> <span class="n">offset_l</span> <span class="o">=</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">dma_offset</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="n">NV_CTXDMA_PAGE_SIZE</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">,</span> <span class="n">pte</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="p">(</span><span class="n">pte</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="n">offset_l</span> <span class="o">|</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">offset_l</span> <span class="o">+=</span> <span class="n">NV_CTXDMA_PAGE_SIZE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_sgdma_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">pte</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ttm</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">tt_bound</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="n">NV_CTXDMA_PAGE_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="n">NV_CTXDMA_PAGE_SIZE</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">,</span> <span class="n">pte</span><span class="o">++</span><span class="p">)</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="p">(</span><span class="n">pte</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ttm_backend_func</span> <span class="n">nv04_sgdma_backend</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bind</span>			<span class="o">=</span> <span class="n">nv04_sgdma_bind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unbind</span>			<span class="o">=</span> <span class="n">nv04_sgdma_unbind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span>		<span class="o">=</span> <span class="n">nouveau_sgdma_destroy</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv41_sgdma_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100810</span><span class="p">,</span> <span class="mh">0x00000022</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100810</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">,</span> <span class="mh">0x00000100</span><span class="p">))</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vm flush timeout: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100810</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100810</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv41_sgdma_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">list</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">dma_address</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pte</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cnt</span> <span class="o">=</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span><span class="p">;</span>

	<span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="n">list</span><span class="o">++</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">pte</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv41_sgdma_flush</span><span class="p">(</span><span class="n">nvbe</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv41_sgdma_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cnt</span> <span class="o">=</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">pte</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv41_sgdma_flush</span><span class="p">(</span><span class="n">nvbe</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ttm_backend_func</span> <span class="n">nv41_sgdma_backend</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bind</span>			<span class="o">=</span> <span class="n">nv41_sgdma_bind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unbind</span>			<span class="o">=</span> <span class="n">nv41_sgdma_unbind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span>		<span class="o">=</span> <span class="n">nouveau_sgdma_destroy</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv44_sgdma_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100814</span><span class="p">,</span> <span class="p">(</span><span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100808</span><span class="p">,</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100808</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">))</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;gart flush timeout: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100808</span><span class="p">));</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100808</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv44_sgdma_fill</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">list</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cnt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">pgt</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dummy</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pte</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">pte</span>   <span class="o">=</span> <span class="n">base</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">base</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0000000f</span><span class="p">;</span>

	<span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">);</span>
	<span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">);</span>
	<span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">list</span> <span class="o">?</span> <span class="p">(</span><span class="o">*</span><span class="n">list</span><span class="o">++</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">dummy</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pte</span><span class="o">++</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x07ffffff</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xf8000000</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x003fffff</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xffc00000</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0001ffff</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xfffe0000</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000fff</span><span class="p">;</span>
			<span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="mh">0x40000000</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv44_sgdma_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">list</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">dma_address</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pte</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cnt</span> <span class="o">=</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pte</span> <span class="o">&amp;</span> <span class="mh">0x0000000c</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span>  <span class="n">max</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">-</span> <span class="p">((</span><span class="n">pte</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">part</span> <span class="o">=</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">&gt;</span> <span class="n">max</span><span class="p">)</span> <span class="o">?</span> <span class="n">max</span> <span class="o">:</span> <span class="n">cnt</span><span class="p">;</span>
		<span class="n">nv44_sgdma_fill</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">list</span><span class="p">,</span> <span class="n">pte</span><span class="p">,</span> <span class="n">part</span><span class="p">);</span>
		<span class="n">pte</span>  <span class="o">+=</span> <span class="p">(</span><span class="n">part</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">list</span> <span class="o">+=</span> <span class="n">part</span><span class="p">;</span>
		<span class="n">cnt</span>  <span class="o">-=</span> <span class="n">part</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">tmp</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="o">*</span><span class="n">list</span><span class="o">++</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">;</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span>  <span class="mi">0</span> <span class="o">|</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span>  <span class="mi">5</span> <span class="o">|</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span> <span class="o">|</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">,</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span> <span class="o">|</span> <span class="mh">0x40000000</span><span class="p">);</span>
		<span class="n">pte</span>  <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="n">cnt</span>  <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cnt</span><span class="p">)</span>
		<span class="n">nv44_sgdma_fill</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">list</span><span class="p">,</span> <span class="n">pte</span><span class="p">,</span> <span class="n">cnt</span><span class="p">);</span>

	<span class="n">nv44_sgdma_flush</span><span class="p">(</span><span class="n">ttm</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv44_sgdma_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgt</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cnt</span> <span class="o">=</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">num_pages</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pte</span> <span class="o">&amp;</span> <span class="mh">0x0000000c</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span>  <span class="n">max</span> <span class="o">=</span> <span class="mi">4</span> <span class="o">-</span> <span class="p">((</span><span class="n">pte</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">part</span> <span class="o">=</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">&gt;</span> <span class="n">max</span><span class="p">)</span> <span class="o">?</span> <span class="n">max</span> <span class="o">:</span> <span class="n">cnt</span><span class="p">;</span>
		<span class="n">nv44_sgdma_fill</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pte</span><span class="p">,</span> <span class="n">part</span><span class="p">);</span>
		<span class="n">pte</span>  <span class="o">+=</span> <span class="p">(</span><span class="n">part</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">cnt</span>  <span class="o">-=</span> <span class="n">part</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="n">pte</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">pte</span>  <span class="o">+=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="n">cnt</span>  <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cnt</span><span class="p">)</span>
		<span class="n">nv44_sgdma_fill</span><span class="p">(</span><span class="n">pgt</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">pte</span><span class="p">,</span> <span class="n">cnt</span><span class="p">);</span>

	<span class="n">nv44_sgdma_flush</span><span class="p">(</span><span class="n">ttm</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ttm_backend_func</span> <span class="n">nv44_sgdma_backend</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bind</span>			<span class="o">=</span> <span class="n">nv44_sgdma_bind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unbind</span>			<span class="o">=</span> <span class="n">nv44_sgdma_unbind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span>		<span class="o">=</span> <span class="n">nouveau_sgdma_destroy</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_sgdma_bind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="p">)</span><span class="n">ttm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span><span class="p">;</span>

	<span class="cm">/* noop: bound in move_notify() */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ttm</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">node</span><span class="o">-&gt;</span><span class="n">sg</span> <span class="o">=</span> <span class="n">ttm</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">node</span><span class="o">-&gt;</span><span class="n">pages</span> <span class="o">=</span> <span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">dma_address</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_sgdma_unbind</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span><span class="n">ttm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* noop: unbound in move_notify() */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ttm_backend_func</span> <span class="n">nv50_sgdma_backend</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">bind</span>			<span class="o">=</span> <span class="n">nv50_sgdma_bind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unbind</span>			<span class="o">=</span> <span class="n">nv50_sgdma_unbind</span><span class="p">,</span>
	<span class="p">.</span><span class="n">destroy</span>		<span class="o">=</span> <span class="n">nouveau_sgdma_destroy</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ttm_tt</span> <span class="o">*</span>
<span class="nf">nouveau_sgdma_create_ttm</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_bo_device</span> <span class="o">*</span><span class="n">bdev</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">page_flags</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">dummy_read_page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nouveau_bdev</span><span class="p">(</span><span class="n">bdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_sgdma_be</span> <span class="o">*</span><span class="n">nvbe</span><span class="p">;</span>

	<span class="n">nvbe</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">nvbe</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nvbe</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">ttm</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">func</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ttm_dma_tt_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">,</span> <span class="n">bdev</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">page_flags</span><span class="p">,</span> <span class="n">dummy_read_page</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">nvbe</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">nvbe</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">ttm</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_sgdma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">aper_size</span><span class="p">,</span> <span class="n">align</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_40</span><span class="p">)</span>
		<span class="n">aper_size</span> <span class="o">=</span> <span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">aper_size</span> <span class="o">=</span> <span class="mi">128</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>

	<span class="cm">/* Dear NVIDIA, NV44+ would like proper present bits in PTEs for</span>
<span class="cm">	 * christmas.  The cards before it have them, the cards after</span>
<span class="cm">	 * it have them, why is NV44 so unloved?</span>
<span class="cm">	 */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span> <span class="o">=</span> <span class="n">alloc_page</span><span class="p">(</span><span class="n">GFP_DMA32</span> <span class="o">|</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span>
		<span class="n">pci_map_page</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">PCI_DMA_BIDIRECTIONAL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_dma_mapping_error</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;error mapping dummy page</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">__free_page</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">aper_size</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">NOUVEAU_GART_HW</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nv50_sgdma_backend</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&gt;</span> <span class="mh">0x40</span> <span class="o">&amp;&amp;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x45</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nv44_graph_class</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nv44_sgdma_backend</span><span class="p">;</span>
			<span class="n">align</span> <span class="o">=</span> <span class="mi">512</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nv41_sgdma_backend</span><span class="p">;</span>
			<span class="n">align</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">aper_size</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">,</span> <span class="n">align</span><span class="p">,</span>
					 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span> <span class="o">|</span>
					 <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpuobj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating sgdma object: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">aper_size</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">NOUVEAU_GART_HW</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="p">(</span><span class="n">aper_size</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">)</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>
					 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span> <span class="o">|</span>
					 <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpuobj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating sgdma object: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NV_CLASS_DMA_IN_MEMORY</span> <span class="o">|</span>
				   <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="cm">/* PT present */</span> <span class="o">|</span>
				   <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">)</span> <span class="cm">/* PT *not* linear */</span> <span class="o">|</span>
				   <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="cm">/* RW */</span> <span class="o">|</span>
				   <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="cm">/* PCI */</span><span class="p">);</span>
		<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">aper_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">aper_size</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">NOUVEAU_GART_PDMA</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">nv04_sgdma_backend</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_sgdma_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_unmap_page</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
			       <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">PCI_DMA_BIDIRECTIONAL</span><span class="p">);</span>
		<span class="n">__free_page</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">dummy</span><span class="p">.</span><span class="n">page</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">uint32_t</span>
<span class="nf">nouveau_sgdma_get_physical</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pte</span> <span class="o">=</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="n">NV_CTXDMA_PAGE_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_50</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">nv_ro32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">pte</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_CTXDMA_PAGE_MASK</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="n">NV_CTXDMA_PAGE_MASK</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
