/** @SoCLib.c
  SoC specific Library for LS1043A SoC, containing functions to initialize various SoC components

  Copyright (c) 2015, Freescale Semiconductor, Inc. All rights reserved.

  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution. The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

**/

#include <ArmTrustzone.h>
#include <Base.h>
#include <CpldLib.h>
#include <PiPei.h>
#include <Library/BaseMemoryLib/MemLibInternals.h>
#include <Library/BaseLib.h>
#include <Library/DebugAgentLib.h>
#include <Library/DebugLib.h>
#include <Library/Dpaa1BoardSpecificLib.h>
#include <Library/FrameManager.h>
#include <Library/FslIfc.h>
#include <Library/IoLib.h>
#include <Library/PrePiLib.h>
#include <Library/PcdLib.h>
#include <Library/PrintLib.h>
#include <Library/SerialPortLib.h>
#include <libfdt.h>
#include <LS1043aRdb.h>
#include <LS1043aSocLib.h>
#include <Uefi.h>
#include <PciHostBridge.h>

/* Global Clock Information pointer */
STATIC SocClockInfo gClkInfo;

STATIC CPU_TYPE CpuTypeList[] = {
	CPU_TYPE_ENTRY(LS1043A, LS1043A, 4),
};

STATIC struct CsuNsDev NonSecureDevices[] =
{
	 {SEC_UNIT_CSLX_PCIE2_IO, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_PCIE1_IO, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_MG2TPR_IP, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_IFC_MEM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_OCRAM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_GIC, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_PCIE1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_OCRAM2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_QSPI_MEM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_PCIE2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SATA, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_USB1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_QM_BM_SWPORTAL, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_PCIE3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_PCIE3_IO, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_USB3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_USB2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SERDES, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_QDMA, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_LPUART2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_LPUART1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_LPUART4, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_LPUART3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_LPUART6, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_LPUART5, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DSPI1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_QSPI, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_ESDHC, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_IFC, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_I2C1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_I2C3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_I2C2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DUART2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DUART1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_WDT2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_WDT1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_EDMA, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SYS_CNT, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DMA_MUX2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DMA_MUX1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DDR, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_QUICC, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DCFG_CCU_RCPM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SECURE_BOOTROM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SFP, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_TMU, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SECURE_MONITOR, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SCFG, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SEC5_5, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_BM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_QM, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_GPIO2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_GPIO1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_GPIO4, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_GPIO3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_PLATFORM_CONT, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_SEC_UNIT, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_IIC4, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_WDT4, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_WDT3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_WDT5, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM2, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM1, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM4, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM3, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM6, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM5, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM8, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_FTM7, SEC_UNIT_ALL_RW},
	 {SEC_UNIT_CSLX_DSCR, SEC_UNIT_ALL_RW},
};

CHAR8 *StringToMHz (
  CHAR8 *Buf,
  UINT32 Size,
  UINT64 Hz
  )
{
	long l, m, n;

	n = DIV_ROUND_CLOSEST(Hz, 1000) / 1000L;
	l = AsciiSPrint (Buf, Size, "%ld", n);

	Hz -= n * 1000000L;
	m = DIV_ROUND_CLOSEST(Hz, 1000L);
	if (m != 0)
		AsciiSPrint (Buf + l, Size, ".%03ld", m);

	return (Buf);
}

VOID
CciConfigureSnoopDvm (
  struct CcsrCci400 *CciBase
  )
{
	// Enable snoop requests and DVM message requests for
	// Slave insterface S4 (A53 core cluster)
	MmioWrite32((UINTN)&CciBase->slave[4].snoop_ctrl,
			CCI400_DVM_MESSAGE_REQ_EN | CCI400_SNOOP_REQ_EN);
}

VOID
CciConfigureQos (
  struct CcsrCci400 *CciBase
  )
{
	// FIXME: Empty for now. Populate if required later.
	return;
}

VOID
Cci400Init (
  VOID
  )
{
	struct CcsrCci400 *Base = (struct CcsrCci400 *)CONFIG_SYS_CCI400_ADDR;

	/* Set CCI-400 control override register to enable barrier transaction */
	MmioWrite32((UINTN)&Base->ctrl_ord, CCI400_CTRLORD_EN_BARRIER);

	CciConfigureSnoopDvm(Base);
	CciConfigureQos(Base);
}

/**
  Initialize the Secure peripherals and memory regions

  If Trustzone is supported by your platform then this function makes the required initialization
  of the secure peripherals and memory regions.

**/
VOID
Tzc380Init (
  VOID
  )
{
  // Setup TZ Address Space Controller.
  // Assumption: We have 2GB DDR mounted on the DIMMs.
  //
  // Since, we need ONE secure DDR region which will be used for keeping
  // the PPA (EL3 platform security fw) code and the rest of the regions
  // would be non-secure regions which can be accessed via NS software as
  // well - so we create one TZASC region of 2GB and divided it into
  // 8 equal su-regions. Now, we keep the 1st sub-regions for housing
  // the PPA and use the rest of the sub-regions to allow NS accesses.

  // Note: Your OS Kernel must be aware of the secure regions before to
  // enable this region
  TZASCSetRegion(CONFIG_SYS_TZASC380_ADDR, 1, TZASC_REGION_ENABLED, CONFIG_DRAM1_BASE_ADDR, 0,
		TZASC_REGION_SIZE_2GB, TZASC_REGION_SECURITY_SRW, 0x7F);
}

VOID
EnableDevicesNsAccess (
  OUT struct CsuNsDev *NonSecureDevices,
  IN UINT32 Num
  )
{
	UINT32 *Base = (UINT32 *)CONFIG_SYS_FSL_CSU_ADDR;
	UINT32 *Reg;
	UINT32 Val;
	UINT32 Count;

	for (Count = 0; Count < Num; Count++) {
		Reg = Base + NonSecureDevices[Count].Ind / 2;
		Val = MmioReadBe32((UINTN)Reg);
		if (NonSecureDevices[Count].Ind % 2 == 0) {
			Val &= 0x0000ffff;
			Val |= NonSecureDevices[Count].Val << 16;
		} else {
			Val &= 0xffff0000;
			Val |= NonSecureDevices[Count].Val;
		}
		MmioWriteBe32((UINTN)Reg, Val);
	}
}

VOID
CsuInit (
  VOID
  )
{
	EnableDevicesNsAccess(NonSecureDevices, ARRAY_SIZE(NonSecureDevices));
}

VOID
GetSysInfo (
  OUT struct SysInfo *PtrSysInfo
  )
{
	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	struct CcsrClk *ClkBase = (VOID *)(CONFIG_SYS_FSL_CLK_ADDR);
	UINTN CpuIndex;
	UINT32 TempRcw;
	CONST UINT8 CoreCplxPll[8] = {
		[0] = 0,	/* CC1 PPL / 1 */
		[1] = 0,	/* CC1 PPL / 2 */
		[4] = 1,	/* CC2 PPL / 1 */
		[5] = 1,	/* CC2 PPL / 2 */
	};

	CONST UINT8 CoreCplxPllDivisor[8] = {
		[0] = 1,	/* CC1 PPL / 1 */
		[1] = 2,	/* CC1 PPL / 2 */
		[4] = 1,	/* CC2 PPL / 1 */
		[5] = 2,	/* CC2 PPL / 2 */
	};

	UINTN PllCount;
	UINTN FreqCPll[CONFIG_SYS_FSL_NUM_CC_PLLS];
	UINTN PllRatio[CONFIG_SYS_FSL_NUM_CC_PLLS];
	UINTN SysClk = CONFIG_SYS_CLK_FREQ;

	PtrSysInfo->FreqSystemBus = SysClk;
	PtrSysInfo->FreqDdrBus = SysClk;

	PtrSysInfo->FreqSystemBus *= (MmioReadBe32((UINTN)&GurBase->rcwsr[0]) >>
			FSL_CHASSIS2_RCWSR0_SYS_PLL_RAT_SHIFT) &
			FSL_CHASSIS2_RCWSR0_SYS_PLL_RAT_MASK;
	PtrSysInfo->FreqDdrBus *= (MmioReadBe32((UINTN)&GurBase->rcwsr[0]) >>
			FSL_CHASSIS2_RCWSR0_MEM_PLL_RAT_SHIFT) &
			FSL_CHASSIS2_RCWSR0_MEM_PLL_RAT_MASK;

	for (PllCount = 0; PllCount < CONFIG_SYS_FSL_NUM_CC_PLLS; PllCount++) {
		PllRatio[PllCount] = (MmioReadBe32((UINTN)&ClkBase->pllcgsr[PllCount].pllcngsr) >> 1) & 0xff;
		if (PllRatio[PllCount] > 4)
			FreqCPll[PllCount] = SysClk * PllRatio[PllCount];
		else
			FreqCPll[PllCount] = PtrSysInfo->FreqSystemBus * PllRatio[PllCount];
	}

	for (CpuIndex = 0; CpuIndex < CONFIG_MAX_CPUS; CpuIndex++) {
		UINT32 c_pll_sel = (MmioReadBe32((UINTN)&ClkBase->clkcsr[CpuIndex].clkcncsr) >> 27)
				& 0xf;
		UINT32 cplx_pll = CoreCplxPll[c_pll_sel];

		PtrSysInfo->FreqProcessor[CpuIndex] =
			FreqCPll[cplx_pll] / CoreCplxPllDivisor[c_pll_sel];
	}

	TempRcw = MmioReadBe32((UINTN)&GurBase->rcwsr[7]);
	switch ((TempRcw & HWA_CGA_M1_CLK_SEL) >> HWA_CGA_M1_CLK_SHIFT) {
	case 2:
		PtrSysInfo->FreqFman[0] = FreqCPll[0] / 2;
		break;
	case 3:
		PtrSysInfo->FreqFman[0] = FreqCPll[0] / 3;
		break;
	case 4:
		PtrSysInfo->FreqFman[0] = FreqCPll[0] / 4;
		break;
	case 5:
		PtrSysInfo->FreqFman[0] = PtrSysInfo->FreqSystemBus;
		break;
	case 6:
		PtrSysInfo->FreqFman[0] = FreqCPll[1] / 2;
		break;
	case 7:
		PtrSysInfo->FreqFman[0] = FreqCPll[1] / 3;
		break;
	default:
		DEBUG((EFI_D_WARN, "Error: Unknown FMan1 clock select!\n"));
		break;
	}
	PtrSysInfo->FreqSdhc = PtrSysInfo->FreqSystemBus;
	PtrSysInfo->FreqQman = PtrSysInfo->FreqSystemBus;
}

VOID
ClockInit (
  VOID
  )
{
	struct SysInfo SocSysInfo;

	GetSysInfo(&SocSysInfo);
	gClkInfo.CpuClk = SocSysInfo.FreqProcessor[0];
	gClkInfo.BusClk = SocSysInfo.FreqSystemBus;
	gClkInfo.MemClk = SocSysInfo.FreqDdrBus;
	gClkInfo.SdhcClk = SocSysInfo.FreqSdhc;
}

INTN
TimerInit (
  VOID
  )
{
	UINT32 *TimerBase = (UINT32 *)CONFIG_SYS_FSL_TIMER_ADDR;

	if (PcdGetBool(PcdCounterFrequencyReal)) {
		UINTN cntfrq = PcdGet32(PcdCounterFrequency);

		/* Update with accurate clock frequency */
		asm volatile("msr cntfrq_el0, %0" : : "r" (cntfrq) : "memory");
	}

	/* Enable clock for timer. This is a global setting. */
	MmioWrite32((UINTN)TimerBase, 0x1);

	return 0;
}

STATIC inline
UINT32
InitiatorType (
  IN UINT32 Cluster,
  IN UINTN InitId
  )
{
	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	UINT32 Idx = (Cluster >> (InitId * 8)) & TP_CLUSTER_INIT_MASK;
	UINT32 Type = MmioReadBe32((UINTN)&GurBase->tp_ityp[Idx]);

	if (Type & TP_ITYP_AV)
		return Type;

	return 0;
}

UINT32
CpuMask (
  VOID
  )
{
	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	UINTN ClusterIndex = 0, Count = 0;
	UINT32 Cluster, Type, Mask = 0;

	do {
		UINTN InitiatorIndex;
		Cluster = MmioReadBe32((UINTN)&GurBase->tp_cluster[ClusterIndex].lower);
		for (InitiatorIndex = 0; InitiatorIndex < TP_INIT_PER_CLUSTER; InitiatorIndex++) {
			Type = InitiatorType(Cluster, InitiatorIndex);
			if (Type) {
				if (TP_ITYP_TYPE(Type) == TP_ITYP_TYPE_ARM)
					Mask |= 1 << Count;
				Count++;
			}
		}
		ClusterIndex++;
	} while ((Cluster & TP_CLUSTER_EOC_MASK) == 0x0);

	return Mask;
}

/*
 * Return the number of cores on this SOC.
 */
UINTN
CpuNumCores (
  VOID
  )
{
	return HammingWeight32(CpuMask());
}

UINT32
QoriqCoreToType (
  IN UINTN Core
  )
{
	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	UINTN ClusterIndex = 0, Count = 0;
	UINT32 Cluster, Type;

	do {
		UINTN InitiatorIndex;
		Cluster = MmioReadBe32((UINTN)&GurBase->tp_cluster[ClusterIndex].lower);
		for (InitiatorIndex = 0; InitiatorIndex < TP_INIT_PER_CLUSTER; InitiatorIndex++) {
			Type = InitiatorType(Cluster, InitiatorIndex);
			if (Type) {
				if (Count == Core)
					return Type;
				Count++;
			}
		}
		ClusterIndex++;
	} while ((Cluster & TP_CLUSTER_EOC_MASK) == 0x0);

	return -1;      /* cannot identify the cluster */
}

VOID
PrintCpuInfo (
  VOID
  )
{
	struct SysInfo SysInfo;
	UINTN CoreIndex, Core;
	UINT32 Type;
	CHAR8 Buf[32] = {0};
	CHAR8 Buffer[100];
	UINTN CharCount;

	GetSysInfo(&SysInfo);
	CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "Clock Configuration:");
	SerialPortWrite ((UINT8 *) Buffer, CharCount);

	ForEachCpu(CoreIndex, Core, CpuNumCores(), CpuMask()) {
		if (!(CoreIndex % 3))
			DEBUG((EFI_D_RELEASE, "\n       "));
		Type = TP_ITYP_VER(QoriqCoreToType(Core));
		CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "CPU%d(%a):%-4a MHz  ", Core,
		       Type == TY_ITYP_VER_A53 ? "A53" : "Unknown Core",
		       StringToMHz(Buf, sizeof(Buf), SysInfo.FreqProcessor[Core]));
		SerialPortWrite ((UINT8 *) Buffer, CharCount);
	}

	CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "\n       Bus:      %-4a MHz  ",
	 		StringToMHz(Buf, sizeof(Buf), SysInfo.FreqSystemBus));
	SerialPortWrite ((UINT8 *) Buffer, CharCount);
	CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "DDR:      %-4a MHz", StringToMHz(Buf, sizeof(Buf), SysInfo.FreqDdrBus));
	SerialPortWrite ((UINT8 *) Buffer, CharCount);
	CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "\n       FMAN:      %-4a MHz  ",
				StringToMHz(Buf, sizeof(Buf), SysInfo.FreqFman[0]));
	SerialPortWrite ((UINT8 *) Buffer, CharCount);
	CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "\n");
	SerialPortWrite ((UINT8 *) Buffer, CharCount);
}

VOID
PrintSocPersonality (
  VOID
  )
{
}

VOID
IfcInit (
  VOID
  )
{
	/* NOR Init */
	IfcNorInit();

	/* CPLD Init */
	CpldInit();

	/* NAND Init */
	IfcNandInit();
}

VOID
PrintBoardPersonality (
  VOID
  )
{
	STATIC CONST CHAR8 *Freq[3] = {"100.00MHZ", "156.25MHZ"};
	UINT8 RcwSrc1, RcwSrc2;
	UINT32 RcwSrc;
	UINT32 sd1refclk_sel;

	CHAR8 Buf[16];
	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	UINTN Count, Svr, Ver;

	Buf[0] = L'\0';
	Svr = MmioReadBe32((UINTN)&GurBase->svr);
	Ver = SVR_SOC_VER(Svr);

	for (Count = 0; Count < ARRAY_SIZE(CpuTypeList); Count++)
		if ((CpuTypeList[Count].soc_ver & SVR_WO_E) == Ver) {
			AsciiStrCpy(Buf, (CONST CHAR8 *)CpuTypeList[Count].name);

			if (IS_E_PROCESSOR(Svr))
				AsciiStrCat(Buf, (CONST CHAR8 *)"E");
			break;
		}

	if (Count == ARRAY_SIZE(CpuTypeList)) {
		AsciiStrCpy(Buf, (CONST CHAR8 *)"unknown");
	}

	DEBUG((EFI_D_RELEASE, "SoC: %a; Rev %d.%d\n",
			Buf, SVR_MAJOR(Svr), SVR_MINOR(Svr)));
	DEBUG((EFI_D_RELEASE, "Board: LS1043A-RDB\n"));

	RcwSrc1 = CPLD_READ(RcwSource1);
	RcwSrc2 = CPLD_READ(RcwSource2);
	CpldRevBit(&RcwSrc1);
	RcwSrc = RcwSrc1;
	RcwSrc = (RcwSrc << 1) | RcwSrc2;

	if (RcwSrc == 0x25)
		DEBUG((EFI_D_RELEASE, "vBank %d\n", CPLD_READ(Vbank)));
	else if (RcwSrc == 0x106)
		DEBUG((EFI_D_RELEASE, "NAND\n"));
	else
		DEBUG((EFI_D_RELEASE, "Invalid setting of SW4\n"));

	DEBUG((EFI_D_RELEASE, "CPLD:  V%x.%x\nPCBA:  V%x.0\n", CPLD_READ(CpldVersionMajor),
		CPLD_READ(CpldVersionMinor), CPLD_READ(PcbaVersion)));

	DEBUG((EFI_D_RELEASE, "SERDES Reference Clocks:\n"));
	sd1refclk_sel = CPLD_READ(Sd1RefClkSel);
	DEBUG((EFI_D_RELEASE, "SD1_CLK1 = %a, SD1_CLK2 = %a\n", Freq[sd1refclk_sel], Freq[0]));
}

VOID
PrintRCW (
  VOID
  )
{
	struct CcsrGur *Base = (VOID *)(GUTS_ADDR);
	UINTN Count;
	CHAR8 Buffer[100];
	UINTN CharCount;

	/*
	 * Display the RCW, so that no one gets confused as to what RCW
	 * we're actually using for this boot.
	 */

	CharCount = AsciiSPrint (Buffer, sizeof (Buffer),
				 "Reset Configuration Word (RCW):");
	SerialPortWrite ((UINT8 *) Buffer, CharCount);
	for (Count = 0; Count < ARRAY_SIZE(Base->rcwsr); Count++) {
		UINT32 Rcw = MmioReadBe32((UINTN)&Base->rcwsr[Count]);

		if ((Count % 4) == 0) {
			CharCount = AsciiSPrint (Buffer, sizeof (Buffer),
						 "\n       %08x:", Count * 4);
		 	SerialPortWrite ((UINT8 *) Buffer, CharCount);
		}

		CharCount = AsciiSPrint (Buffer, sizeof (Buffer), " %08x", Rcw);
		SerialPortWrite ((UINT8 *) Buffer, CharCount);
	}
	CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "\n");
	SerialPortWrite ((UINT8 *) Buffer, CharCount);
}

VOID
SmmuInit (
  VOID
  )
{
	UINT32 Value;

	/* set pagesize as 64K and ssmu-500 in bypass mode */
	Value = (MmioRead32((UINTN)SMMU_REG_SACR) | SACR_PAGESIZE_MASK);
	MmioWrite32((UINTN)SMMU_REG_SACR, Value);

	Value = (MmioRead32((UINTN)SMMU_REG_SCR0) | SCR0_CLIENTPD_MASK) & ~(SCR0_USFCFG_MASK);
	MmioWrite32((UINTN)SMMU_REG_SCR0, Value);

	Value = (MmioRead32((UINTN)SMMU_REG_NSCR0) | SCR0_CLIENTPD_MASK) & ~(SCR0_USFCFG_MASK);
	MmioWrite32((UINTN)SMMU_REG_NSCR0, Value);
}

#define BMAN_SWP_ISDR_REG	0x3E80
#define BMAN_NUM_PORTALS	10
#define BMAN_MEM_BASE	0x508000000
#define BMAN_MEM_SIZE	0x08000000
#define BMAN_CINH_SIZE	(BMAN_MEM_SIZE >> 1)
#define BMAN_SP_CINH_SIZE	0x10000
#define BMAN_CENA_SIZE	(BMAN_MEM_SIZE >> 1)
#define BMAN_CINH_BASE	(BMAN_MEM_BASE + BMAN_CENA_SIZE)

#define QMAN_SWP_ISDR_REG	0x3680
#define QMAN_NUM_PORTALS	10
#define QMAN_MEM_BASE	0x500000000
#define QMAN_MEM_SIZE	0x08000000
#define QMAN_CINH_SIZE	(QMAN_MEM_SIZE >> 1)
#define QMAN_SP_CINH_SIZE	0x10000
#define QMAN_CENA_SIZE	(QMAN_MEM_SIZE >> 1)
#define QMAN_CINH_BASE	(QMAN_MEM_BASE + QMAN_CENA_SIZE)

#define MAX_BMAN_PORTALS (BMAN_CINH_SIZE / BMAN_SP_CINH_SIZE)
#define MAX_QMAN_PORTALS (QMAN_CINH_SIZE / QMAN_SP_CINH_SIZE)
VOID
InhibitPs (
  IN  VOID   *PAddr,
  IN  UINT32 MaxPortals,
  IN  UINT32 MaxArchPortals,
  IN  UINT32 PortalSize
  )
{
	UINT32 Value;
	UINT32 Index;;

	/* MaxArchPortals is the maximum based on memory size. This includes
	 * the reserved memory in the SoC. MaxPortals is the number of physical
	 * portals in the SoC */
	if (MaxPortals > MaxArchPortals) {
		DEBUG((EFI_D_ERROR, "QBman portal config error\n"));
		MaxPortals = MaxArchPortals;
	}

	for (Index = 0; Index < MaxPortals; Index++) {
		MmioWriteBe32((UINTN)PAddr, -1);
		Value = MmioReadBe32((UINTN)PAddr);
		if (!Value) {
			DEBUG((EFI_D_ERROR, "Stopped after %d portals\n", Index));
			goto Done;
		}
		PAddr += PortalSize;
	}
Done:
	return;
}

VOID
SetQBManPortals (VOID)
{
	VOID *BmanPAddr = (VOID *)BMAN_CINH_BASE + BMAN_SWP_ISDR_REG;
	VOID *QmanPAddr = (VOID *)QMAN_CINH_BASE + QMAN_SWP_ISDR_REG;

	/* It will change default state of BMan
	   ISDR portals to all 1s
	*/
	InhibitPs(BmanPAddr, BMAN_NUM_PORTALS, MAX_BMAN_PORTALS,
		BMAN_SP_CINH_SIZE);
	InhibitPs(QmanPAddr, QMAN_NUM_PORTALS, MAX_QMAN_PORTALS,
		QMAN_SP_CINH_SIZE);
}

/*
* The extended RCW controlled pinmux register contains the bits to provide
* bits for pin multiplexing control. This register is reset on HRESET.
*/
VOID
ConfigScfgMux (VOID)
{
  struct CcsrScfg *Scfg = (VOID *)SCFG_BASE_ADDR;
  UINT32 UsbPwrFault;

  /*Configures functionality of the IIC3_SCL to USB2_DRVVBUS*/
  /*Configures functionality of the IIC3_SDA to USB2_PWRFAULT*/
  /*Configures functionality of the IIC4_SCL to USB3_DRVVBUS*/
  /*Configures functionality of the IIC4_SDA to USB3_PWRFAULT*/
  MmioWriteBe32((UINTN)&Scfg->rcwpmuxcr0, 0x3333);
  MmioWriteBe32((UINTN)&Scfg->usbdrvvbus_selcr, CCSR_SCFG_USBDRVVBUS_SELCR_USB1);
  UsbPwrFault = (CCSR_SCFG_USBPWRFAULT_DEDICATED <<
                CCSR_SCFG_USBPWRFAULT_USB3_SHIFT) |
                (CCSR_SCFG_USBPWRFAULT_DEDICATED <<
                CCSR_SCFG_USBPWRFAULT_USB2_SHIFT) |
                (CCSR_SCFG_USBPWRFAULT_SHARED <<
                 CCSR_SCFG_USBPWRFAULT_USB1_SHIFT);
  MmioWriteBe32((UINTN)&Scfg->usbpwrfault_selcr, UsbPwrFault);
}

/**
  Function to initialize SoC specific constructs
  // CSU
  // TZC-380
  // CCI-400
  // ClockInit
  // CPU Info
  // SoC Personality
  // Board Personality
  // RCW prints
  // SerDes support
 **/
VOID
SocInit (
  VOID
  )
{
  
  CHAR8 Buffer[100];
  UINTN CharCount;
  struct CcsrScfg *Scfg = (VOID *)SCFG_BASE_ADDR;
  
  // LS1043A SoC has a CSU (Central Security Unit)
  if (PcdGetBool(PcdCsuInitialize))
	  CsuInit();

  if (PcdGetBool(PcdTzc380Initialize))
	  Tzc380Init();
  
  if (PcdGetBool(PcdCci400Initialize))
	  Cci400Init();
  
  if (PcdGetBool(PcdClockInitialize))
	  ClockInit();

  SmmuInit();

  // Initialize the Serial Port
  SerialPortInitialize ();
  CharCount = AsciiSPrint (Buffer, sizeof (Buffer), "\nUEFI firmware (version %s built at %a on %a)\n\r",
    (CHAR16*)PcdGetPtr(PcdFirmwareVersionString), __TIME__, __DATE__);
  SerialPortWrite ((UINT8 *) Buffer, CharCount);
  
  PrintCpuInfo();
  PrintRCW();

  PrintSocPersonality();
 
  IfcInit();

  PrintBoardPersonality();

/*
 * Due to the extensive functionality present on the chip and the limited number of external
 * signals available, several functional blocks share signal resources through multiplexing.
 * In this case when there is alternate functionality between multiple functional blocks,
 * the signal's function is determined at the chip level (rather than at the block level)
 * typically by a reset configuration word (RCW) option. Some of the signals' function are
 * determined externel to RCW at Power-on Reset Sequence.
 */
  ConfigScfgMux();

  SetQBManPortals();

  //Invert AQR105 IRQ pins interrupt polarity
  MmioWriteBe32((UINTN)&Scfg->intpcr, 0x40000000);

  return;
}

/* fdt fixup for LS1043A */
#define swap32(x) \
	((UINT32)( \
		(((UINT32)(x) & (UINT32)0x000000ffUL) << 24) | \
		(((UINT32)(x) & (UINT32)0x0000ff00UL) <<  8) | \
		(((UINT32)(x) & (UINT32)0x00ff0000UL) >>  8) | \
		(((UINT32)(x) & (UINT32)0xff000000UL) >> 24) ))

/* Max address size we deal with */
#define OF_MAX_ADDR_CELLS	4
#define OF_BAD_ADDR	((UINTN)-1)
#define OF_CHECK_COUNTS(na, ns)	((na) > 0 && (na) <= OF_MAX_ADDR_CELLS && \
			(ns) > 0)
/* Errors in device tree content */
#define FDT_ERR_BADNCELLS	14
/* FDT_ERR_BADNCELLS: Device tree has a #address-cells, #size-cells
 * or similar property with a bad format or value */

/**
 * FDT_MAX_NCELLS - maximum value for #address-cells and #size-cells
 *
 * This is the maximum value for #address-cells, #size-cells and
 * similar properties that will be processed by libfdt.  IEE1275
 * requires that OF implementations handle values up to 4.
 * Implementations may support larger values, but in practice higher
 * values aren't used.
 */
#define FDT_MAX_NCELLS		4
int fdt_address_cells(CONST VOID *fdt, int nodeoffset)
{
	CONST fdt32_t *ac;
	int val;
	int len;

	ac = fdt_getprop(fdt, nodeoffset, "#address-cells", &len);
	if (!ac)
		return 2;

	if (len != sizeof(*ac))
		return -FDT_ERR_BADNCELLS;

	val = fdt32_to_cpu(*ac);
	if ((val <= 0) || (val > FDT_MAX_NCELLS))
			return -FDT_ERR_BADNCELLS;

	return val;
}

/* Helper to read a big number; size is in cells (not bytes) */
static inline UINTN of_read_number(CONST fdt32_t *cell, int size)
{
	UINTN r = 0;
	while (size--)
		r = (r << 32) | fdt32_to_cpu(*(cell++));
	return r;
}

/* Callback for bus specific translator */
struct of_bus {
	int		(*translate)(fdt32_t *addr, UINTN offset, int na);
	CONST char	*addresses;
	CONST char	*name;
	UINTN		(*map)(fdt32_t *addr, CONST fdt32_t *range,
				int na, int ns, int pna);
	VOID		(*count_cells)(VOID *blob, int parentoffset,
				int *addrc, int *sizec);
};

/* Default translator */
VOID of_bus_default_count_cells (
	VOID *blob, int parentoffset,
	int *addrc, int *sizec)
{
	CONST fdt32_t *prop;

	if (sizec) {
		prop = fdt_getprop(blob, parentoffset, "#size-cells", NULL);
		if (prop)
			*sizec = swap32(*prop);
		else
			*sizec = 1;
	}

	if (addrc)
		*addrc = fdt_address_cells(blob, parentoffset);
}

static UINTN of_bus_default_map (
	fdt32_t *addr, CONST fdt32_t *range,
	int na, int ns, int pna)
{
	UINTN cp, s, da;

	da = of_read_number(addr, na);
	s  = of_read_number(range + na + pna, ns);
	cp = of_read_number(range, na);

	if (da < cp || da >= (cp + s))
		return OF_BAD_ADDR;
	return da - cp;
}

static int of_bus_default_translate(
	fdt32_t *addr,
	UINTN offset,
	int na)
{
	UINTN a = 0;
	a = of_read_number(addr, na);
	a += offset;

	memset(addr, 0, na * 4);

	if (na > 1)
		addr[na - 2] = cpu_to_fdt32(a >> 32);

	addr[na - 1] = cpu_to_fdt32(a & 0xffffffffu);

	return 0;
}

/* Array : bus specific translators */
static struct of_bus buses[] = {
	/* Default */
	{
		.translate = of_bus_default_translate,
		.addresses = "reg",
		.name = "default",
		.map = of_bus_default_map,
		.count_cells = of_bus_default_count_cells,
	}
};

static int of_translate_one (
	VOID * blob, int parent, struct of_bus *bus,
	struct of_bus *pbus, fdt32_t *addr,
	int na, int ns, int pna, CONST char *rprop)
{
	CONST fdt32_t *ranges;
	UINTN offset = OF_BAD_ADDR;
	int rlen = 0;
	int rone = 0;

	/* Normally, an absence of "ranges" property 
	 * means we are crossing a non-translatable boundary
	 * and thus the addresses below the current cannot be
	 * converted to CPU physical ones.
	 *
	 * Unfortunately, while this is very clear in the spec,
	 * it's not what Apple understood, and they do have things
	 * like /uni-n or /ht nodes with no "ranges" property and a
	 * lot of perfectly useable mapped devices below them. Thus
	 * we treat the absence of "ranges" as equivalent to an
	 * empty "ranges" property which means a 1:1 translation. 
	 * It's up to the caller not to try to translate addresses
	 * that aren't supposed to be translated in the first place.
	 */
	ranges = fdt_getprop(blob, parent, rprop, &rlen);
	if (NULL == ranges || 0 == rlen) {
		offset = of_read_number(addr, na);
		memset(addr, 0, pna * 4);
		goto done;
	}

	/* Now walk through the ranges */
	rlen /= 4;
	rone = na + pna + ns;
	for (; rlen >= rone; rlen -= rone, ranges += rone) {
		offset = bus->map(addr, ranges, na, ns, pna);
		if (offset != OF_BAD_ADDR)
			break;
	}
	if (offset == OF_BAD_ADDR) {
		return 1;
	}
	memcpy(addr, ranges + na, 4 * pna);

  done:
	/* Translate it into parent bus space */
	return pbus->translate(addr, offset, pna);
}

/*
 * Translate an address from the device-tree into CPU physical address,
 * this walks up the tree and applies the various bus mappings.
 */
static UINT64 translate_address (
	VOID *blob, int node_offset,
	CONST fdt32_t *in_addr,
	CONST char *rprop)
{
	fdt32_t addr[OF_MAX_ADDR_CELLS];
	struct of_bus *bus, *pbus;
	int na = 0, ns = 0;
	int pna = 0, pns = 0;
	int parent = 0;
	UINTN result = OF_BAD_ADDR;

	/* find parent & match bus type */
	parent = fdt_parent_offset(blob, node_offset);
	if (parent < 0)
		goto end;

	bus = &buses[0];

	/* Cound address cell and copy address */
	bus->count_cells(blob, parent, &na, &ns);
	if (!OF_CHECK_COUNTS(na, ns)) {
		DEBUG((EFI_D_ERROR,"%s: Bad cell count for %s\n", __FUNCTION__,
		       fdt_get_name(blob, node_offset, NULL)));
		goto end;
	}
	memcpy(addr, in_addr, na * 4);

	/* Translate */
	while(1) {
		/* Switch to parent bus */
		node_offset = parent;
		parent = fdt_parent_offset(blob, node_offset);

		/* finish if root */
		if (parent < 0) {
			result = of_read_number(addr, na);
			break;
		}

		/* Get new parent bus */
		pbus = &buses[0];
		pbus->count_cells(blob, parent, &pna, &pns);
		if (!OF_CHECK_COUNTS(pna, pns)) {
			DEBUG((EFI_D_ERROR,"%s: Bad cell count for %s\n", __FUNCTION__,
				fdt_get_name(blob, node_offset, NULL)));
			break;
		}

		/* Apply bus translation */
		if (of_translate_one(blob, node_offset, bus, pbus,
					addr, na, ns, pna, rprop))
			break;

		/* Move up */
		ns = pns;
		bus = pbus;
		na = pna;
	}
  end:

	return result;
}

UINTN fdt_translate_address (
	VOID *blob, int node_offset,
	CONST fdt32_t *in_addr)
{
	return translate_address(blob, node_offset, in_addr, "ranges");
}

/**
 * Return next free phandle value
 *
 * @blob	: ptr to device tree
 */
int fdt_alloc_phandle(VOID *blob)
{
	int offset;
	uint32_t phandle = 0;

	for (offset = fdt_next_node(blob, -1, NULL); offset >= 0;
	     offset = fdt_next_node(blob, offset, NULL)) {
		phandle = Max(phandle, fdt_get_phandle(blob, offset));
	}

	return phandle + 1;
}

/**
 * Find a node who's reg property matches
 * a physical cpu address and matches compatiable 
 *
 * @blob	: ptr to device tree
 * @compat	: string to match
 * @compat_off: compat property value
 */
int fdt_node_offset_by_compat_reg (
	VOID *blob, CONST char *compat,
	UINT32 compat_off)
{
	int len, off;
	CONST fdt32_t *Reg;

	off = fdt_node_offset_by_compatible(blob, -1, compat);
	while (off != -FDT_ERR_NOTFOUND) {
		Reg = fdt_getprop(blob, off, "reg", &len);
		if (Reg) {
			if (compat_off == fdt_translate_address(blob, off, Reg))
				break;
		}
		off = fdt_node_offset_by_compatible(blob, off, compat);
	}

	return off;
}

/*
 * Update phandle property for the given node
 *
 * @fdt	: ptr to device tree
 * @nodeoffset: offset of node to update
 * @phandle	: phandle value to be set (it must be unique)
 */
int fdt_set_phandle (
	VOID *fdt, int nodeoffset,
	uint32_t phandle)
{
	int ret = 0;

	ret = fdt_setprop_cell(fdt, nodeoffset, "phandle", phandle);
	if (ret < 0)
		return ret;

	/*
	 * set the deprecated "linux,phandle" property,
	 * so that we don't break older kernels.
	 */
	ret = fdt_setprop_cell(fdt, nodeoffset, "linux,phandle", phandle);

	return ret;
}

/*
 * Create phandle property for the given node
 *
 * @fdt	: ptr to device tree
 * @nodeoffset: offset of node to update
 */
unsigned int fdt_create_phandle (
	VOID *fdt, int nodeoffset)
{
	/* see if phandle exists */
	int phandle = 0;

	phandle = fdt_get_phandle(fdt, nodeoffset);

	/* if 0, means no phandle exists, so create one */
	if (phandle == 0) {
		int ret;

		phandle = fdt_alloc_phandle(fdt);
		ret = fdt_set_phandle(fdt, nodeoffset, phandle);
		if (ret < 0) {
			DEBUG((EFI_D_ERROR,"Can't set phandle %u: %s\n", phandle,
			       fdt_strerror(ret)));
			return 0;
		}
	}

	return phandle;
}

/**
 * Find a node and set the property
 *
 * @fdt	: ptr to device tree
 * @node	: node to find
 * @prop	: name of property to be set
 * @val	: ptr to new value to be updated
 * @len	: length of val
 * @create	: flag to create the property if doesn't already exist
 *
 */
int fdt_find_and_setprop (
	VOID *fdt, CONST char *node,
	CONST char *prop, CONST VOID *val,
	int len, int create)
{
       int nodeoff = 0;

	nodeoff = fdt_path_offset(fdt, node);

       if (nodeoff < 0)
              return nodeoff;

       if ((fdt_get_property(fdt, nodeoff, prop, NULL) == NULL) && (!create))
              return 0;

       return fdt_setprop(fdt, nodeoff, prop, val, len);
}

/**
 * Find a node using provided path and set the property
 *
 * @fdt	: ptr to device tree
 * @path	: path of node
 * @prop	: name of property to be set
 * @val	: ptr to new value to be updated
 * @len	: length of val
 * @create	: flag to create the property if doesn't already exist
 *
 */
VOID do_fixup_by_path (
	VOID *fdt, CONST char *path,
	CONST char *prop, CONST VOID *val,
	int len, int create)
{
	int ret = 0;

	ret = fdt_find_and_setprop(fdt, path, prop, val, len, create);

	if (ret)
              DEBUG((EFI_D_ERROR, "Unable to update property %s:%s, err=%s\n",
                     path, prop, fdt_strerror(ret)));
}

VOID
FixupByCompatibleField (
  VOID *Fdt,
  CONST CHAR8 *Compat,
  CONST CHAR8 *Prop,
  CONST VOID *Val,
  INTN Len,
  INTN Create
  )
{
	INTN Offset = -1;
	Offset = fdt_node_offset_by_compatible(Fdt, -1, Compat);
	while (Offset != -FDT_ERR_NOTFOUND) {
		if (Create || (fdt_get_property(Fdt, Offset, Prop, NULL) != NULL))
			fdt_setprop(Fdt, Offset, Prop, Val, Len);
		Offset = fdt_node_offset_by_compatible(Fdt, Offset, Compat);
	}
}

VOID
FixupByCompatibleField32 (
  VOID *Fdt,
  CONST CHAR8 *Compat,
  CONST CHAR8 *Prop,
  UINT32 Val,
  INTN Create
  )
{
	fdt32_t Tmp = cpu_to_fdt32(Val);
	FixupByCompatibleField(Fdt, Compat, Prop, &Tmp, 4, Create);
}

VOID fdt_del_node_and_alias (
	VOID *blob, CONST char *alias)
{
       int off = 0;

	off = fdt_path_offset(blob, alias);

       if (off < 0)
              return;

       fdt_del_node(blob, off);

       off = fdt_path_offset(blob, "/aliases");
       fdt_delprop(blob, off, alias);
}

#define FMAN1_OFFSET		0xa00000
#define CCSRBAR_PHYS		0x1000000
#define ADDRESS		FMAN1_OFFSET + CCSRBAR_PHYS
STATIC FDT_PORT gFdtPort[] = {
    {FM1_DTSEC_1, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_1-1])},
    {FM1_DTSEC_2, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_2-1])},
    {FM1_DTSEC_3, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_3-1])},
    {FM1_DTSEC_4, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_4-1])},
    {FM1_DTSEC_5, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_5-1])},
    {FM1_DTSEC_6, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_6-1])},
    {FM1_DTSEC_9, PHY_INTERFACE_NONE , ADDRESS + offsetof(FMAN_CCSR, memac[FM1_DTSEC_9-1])}
};

STATIC
VOID
GetPhy (
  IN SERDES_LANE_PROTOCOL LaneProtocol,
  IN VOID  *Arg
  )
{
  // QSGMII protocol combines 4 SGMII interfaces into one
  FMAN_MEMAC_ID MemacId[] = {(FMAN_MEMAC_ID)INVALID_FMAN_MEMAC_ID,
                             (FMAN_MEMAC_ID)INVALID_FMAN_MEMAC_ID,
                             (FMAN_MEMAC_ID)INVALID_FMAN_MEMAC_ID,
                             (FMAN_MEMAC_ID)INVALID_FMAN_MEMAC_ID};
  PHY_INTERFACE_TYPE PhyInterfaceType = (PHY_INTERFACE_TYPE)PHY_INTERFACE_NONE;
  UINT8              Index = 0;
  UINT8              MemacIdCount = ARRAY_SIZE(MemacId);

  GetMemacIdAndPhyType(LaneProtocol, &MemacId[0], &MemacIdCount, &PhyInterfaceType);

  for (Index = 0; Index < MemacIdCount; Index++)
  {
    if (MemacId[Index] <= FM1_DTSEC_6)
      gFdtPort[MemacId[Index]-1].PhyInterfaceType = PhyInterfaceType;
    else if (MemacId[Index] == FM1_DTSEC_9)
      gFdtPort[FM1_DTSEC_9 - 3].PhyInterfaceType = PhyInterfaceType;
  }
}

STATIC CHAR8 *gPhyStrings[] = {
  [PHY_INTERFACE_XFI] = "xgmii",
  [PHY_INTERFACE_SGMII] = "sgmii",
  [PHY_INTERFACE_RGMII] = "rgmii",
  [PHY_INTERFACE_SGMII_2500] = "Sgmii_2500",
  [PHY_INTERFACE_QSGMII] = "qsgmii",
  [PHY_INTERFACE_NONE] = "",
};

STATIC
EFI_STATUS
FixupPort (
  IN VOID  *Blob,
  IN VOID  *Prop,
  IN UINT32  Index
  )
{
       UINT32 Offset = 0;

       Offset = fdt_node_offset_by_compat_reg(Blob, Prop, gFdtPort[Index].CompatAddress);
       if (Offset == -FDT_ERR_NOTFOUND)
              return -FDT_ERR_NOTFOUND;

       if (IsMemacEnabled(gFdtPort[Index].Id)) {
		return fdt_setprop_string(Blob, Offset, "phy-connection-type",
			gPhyStrings[gFdtPort[Index].PhyInterfaceType]);
       }

	return EFI_SUCCESS;
}

STATIC
VOID
FdtFixupFmanMac (
  IN  VOID *Blob
  )
{
	UINT32 I, J = 0, Prop;
	CONST CHAR8 *Path;
	UINT32 SocUniqueId = GetSocUniqueId();
	EFI_MAC_ADDRESS  MacAddr;
	INT32 Offset;

	if (fdt_path_offset(Blob, "/aliases") < 0)
		return;

	/* Cycle through all aliases */
	for (Prop = 0; ; Prop++) {
		CONST char *Name;

		/* FDT might have been changed, recompute the offset */
		Offset = fdt_first_property_offset(Blob,
				fdt_path_offset(Blob, "/aliases"));
		/* Select property number 'prop' */
		for (I = 0; I < Prop; I++)
			Offset = fdt_next_property_offset(Blob, Offset);

		if (Offset < 0)
			break;

		Path = fdt_getprop_by_offset(Blob, Offset, &Name, NULL);
		if (!AsciiStrnCmp(Name, "ethernet", AsciiStrLen("ethernet"))) {
			DEBUG((EFI_D_INFO, "Name %a \n", Name));
			GenerateMacAddress(SocUniqueId, gFdtPort[J].Id, &MacAddr);
			J++;

			do_fixup_by_path(Blob, Path, "mac-address",
					&MacAddr, 6, 0);
			do_fixup_by_path(Blob, Path, "local-mac-address",
					&MacAddr, 6, 1);
		}
	}
	DEBUG((EFI_D_INFO, "Fman MAC Address fixup done!!!!\n"));
}

STATIC
VOID
FdtFixupFmanEthernet (
  IN  VOID *Blob
  )
{
	UINT32 I = 0;
	EFI_STATUS Status;

	SerDesProbeLanes(GetPhy, NULL);
	/* Added separately to take care of RGMIIs */
	gFdtPort[FM1_DTSEC_3-1].PhyInterfaceType = PHY_INTERFACE_RGMII;
	gFdtPort[FM1_DTSEC_4-1].PhyInterfaceType = PHY_INTERFACE_RGMII;

	for (I = 0; I < ARRAY_SIZE(gFdtPort); I++) {
		Status = FixupPort(Blob, "fsl,fman-memac", I);
		if (Status != EFI_SUCCESS)
			DEBUG((EFI_D_ERROR, "Failed to update memac %d \n",
					gFdtPort[I].Id));
	}
	DEBUG((EFI_D_INFO, "Fman Phy fixup done!!!!\n"));
}

/**
 * FdtFixupFmanFirmware - insert the Fman firmware into the device tree
 */
STATIC
VOID
FdtFixupFmanFirmware (
  IN  VOID *Blob
  )
{
       INT32 Ret, FmanNode, FirmwareNode = -1;
       UINT32 PHandle;
       UINT32 Length;
       UINT32 Crc;
	CONST FMAN_FIRMWARE *FwAddr = NULL;
	CONST FMAN_FW_HEADER *FwHdr = NULL;

       /* The first Fman we find will contain the actual firmware. */
       FmanNode = fdt_node_offset_by_compatible(Blob, -1, "fsl,fman");
       if (FmanNode < 0)
              /* Exit silently if there are no Fman devices */
              return;

       /* If we already have a firmware node, then also exit silently. */
       if (fdt_node_offset_by_compatible(Blob, -1, "fsl,fman-firmware") > 0)
              return;

	FwAddr = (VOID*)(UINTN)PcdGet32(PcdFManFwNorAddr);
	if (!FwAddr)
		return;

	FwHdr = &FwAddr->Header;

       Length = fdt32_to_cpu(FwHdr->Length);

       if ((FwHdr->Magic[0] != 'Q') || (FwHdr->Magic[1] != 'E') ||
           (FwHdr->Magic[2] != 'F')) {
              DEBUG((EFI_D_ERROR, "No Fman firmware at %p\n", FwAddr));
              return;
       }

       if (Length > FMAN_FW_LENGTH) {
              DEBUG((EFI_D_ERROR, "Fman firmware is too large (size=%u)\n",
                     Length));
              return;
       }

       Length -= sizeof(Crc);      /* Subtract the size of the CRC */
       Crc = fdt32_to_cpu(*(UINT32 *)((VOID *)FwAddr + Length));
       if (Crc != ComputeCrc32((VOID *)FwAddr, Length)) {
              DEBUG((EFI_D_ERROR, "Fman firmware has invalid CRC\n"));
              return;
       }

       /* Create the firmware node. */
       FirmwareNode = fdt_add_subnode(Blob, FmanNode, "fman-firmware");
       if (FirmwareNode < 0) {
              CHAR8 String[64];
              fdt_get_path(Blob, FmanNode, String, sizeof(String));
              DEBUG((EFI_D_ERROR, "Failed to add firmware node to %s: %s\n",
			String, fdt_strerror(FirmwareNode)));
              return;
       }
       Ret = fdt_setprop_string(Blob, FirmwareNode, "compatible",
                                   "fsl,fman-firmware");
       if (Ret < 0) {
              CHAR8 String[64];
              fdt_get_path(Blob, FirmwareNode, String, sizeof(String));
              DEBUG((EFI_D_ERROR, "Failed to add compatible property %s: %s\n",
			String, fdt_strerror(Ret)));
              return;
       }
       PHandle = fdt_create_phandle(Blob, FirmwareNode);
       if (!PHandle) {
              CHAR8 String[64];
              fdt_get_path(Blob, FirmwareNode, String, sizeof(String));
              DEBUG((EFI_D_ERROR, "Failed to add phandle property %s: %s\n",
			String, fdt_strerror(Ret)));
              return;
       }
       Ret = fdt_setprop(Blob, FirmwareNode, "fsl,firmware", FwAddr, Length);
       if (Ret < 0) {
              CHAR8 String[64];
              fdt_get_path(Blob, FirmwareNode, String, sizeof(String));
              DEBUG((EFI_D_ERROR, "Failed to add firmware property %s: %s\n",
			String, fdt_strerror(Ret)));
              return;
       }

       /* Find other Fman nodes and point them to firmware node. */
       while ((FmanNode = fdt_node_offset_by_compatible(Blob, FmanNode,
              "fsl,fman")) > 0) {
              Ret = fdt_setprop_cell(Blob, FmanNode, "fsl,firmware-phandle",
                                  PHandle);
              if (Ret < 0) {
			CHAR8 String[64];
			fdt_get_path(Blob, FmanNode, String, sizeof(String));
			DEBUG((EFI_D_ERROR, "Failed to add pointer property %s: %s\n",
							String, fdt_strerror(Ret)));
			return;
              }
       }

  DEBUG((EFI_D_INFO, "FDT Firmware fixup done!!!!\n"));
}


#define BMAN_IP_REV_1 0xBF8
#define BMAN_IP_REV_2 0xBFC
STATIC
VOID
FdtFixupBmanPortals (
  VOID *Blob
  )
{
	UINTN CompatibleLength;
	INTN Offset, Error;
	UINTN Maj, Min, IpCfg;
	CHAR8 Compatible[64];

	UINT32 BmanRev1 = MmioReadBe32(BMAN_ADDR + BMAN_IP_REV_1);
	UINT32 BmanRev2 = MmioReadBe32(BMAN_ADDR + BMAN_IP_REV_2);

	Maj = (BmanRev1 >> 8) & 0xff;
	Min = BmanRev1 & 0xff;

	IpCfg = BmanRev2 & 0xff;

	CompatibleLength = AsciiSPrint(Compatible, sizeof(Compatible),
				       "fsl,bman-portal-%u.%u.%u",
				       Maj, Min, IpCfg) + 1;
	CompatibleLength += AsciiSPrint(Compatible + CompatibleLength,
					sizeof(Compatible), "fsl,bman-portal") + 1;

	Offset = fdt_node_offset_by_compatible(Blob, -1, "fsl,bman-portal");
	while (Offset != -FDT_ERR_NOTFOUND) {
		Error = fdt_setprop(Blob, Offset, "compatible", Compatible,
				  CompatibleLength);
		if (Error < 0) {
			DEBUG((EFI_D_ERROR, "Unable to create props for %a: %s\n",
				fdt_get_name(Blob, Offset, NULL),
				fdt_strerror(Error)));
			return;
		}

		Offset = fdt_node_offset_by_compatible
				(Blob, Offset,"fsl,bman-portal");
	}
  DEBUG((EFI_D_INFO, "BMAN Portal fixup done!!!!\n"));
}

#define QMAN_IP_REV_1 0xBF8
#define QMAN_IP_REV_2 0xBFC
STATIC
VOID
FdtFixupQmanPortals (
  VOID *Blob
  )
{
	INTN Off, Err, CompatLength;
	UINTN Maj, Min, IpCfg;
	CHAR8 Compatible[64];

	UINT32 QmanRev1 = MmioReadBe32(QMAN_ADDR + QMAN_IP_REV_1);
	UINT32 QmanRev2 = MmioReadBe32(QMAN_ADDR + QMAN_IP_REV_2);

	Maj = (QmanRev1 >> 8) & 0xff;
	Min = QmanRev1 & 0xff;
	IpCfg = QmanRev2 & 0xff;

	CompatLength = AsciiSPrint(Compatible, sizeof(Compatible),
				   "fsl,qman-portal-%u.%u.%u",
				   Maj, Min, IpCfg) + 1;
	CompatLength += AsciiSPrint(Compatible + CompatLength,
				    sizeof(Compatible), "fsl,qman-portal") + 1;

	Off = fdt_node_offset_by_compatible(Blob, -1, "fsl,qman-portal");
	while (Off != -FDT_ERR_NOTFOUND) {
		Err = fdt_setprop(Blob, Off, "compatible", Compatible,
				  CompatLength);
		if (Err < 0) {
			DEBUG((EFI_D_ERROR, "ERROR: unable to create props for %a: %a\n",
				fdt_get_name(Blob, Off, NULL), fdt_strerror(Err)));
			return;
		}

		Off = fdt_node_offset_by_compatible(Blob, Off, "fsl,qman-portal");
	}

	DEBUG((EFI_D_INFO, "QMAN Portal fixup done!!!!\n"));
}

STATIC
VOID
FdtFixupSdhc (
  VOID *Blob,
  UINTN SdhcClk
  )
{

	CONST CHAR8 *Compat = "fsl,esdhc";

	FixupByCompatibleField32(Blob, Compat, "clock-frequency",
			       SdhcClk, 1);

	FixupByCompatibleField(Blob, Compat, "status", "okay",
			   AsciiStrSize ("okay"), 1);
}

#define SEC_ADDR			0x1700000
#define MCFG_OFFSET			0x4
#define VIDMS_OFFSET			0xFF8
#define CCBVID_OFFSET		0xFE4

#define MCFGR_PS_SHIFT		16
#define MCFGR_AWCACHE_SHIFT		8
#define MCFGR_AWCACHE_MASK		(0xf << MCFGR_AWCACHE_SHIFT)

#define SECVID_MS_IPID_MASK		0xffff0000
#define SECVID_MS_IPID_SHIFT	16
#define SECVID_MS_MAJ_REV_MASK	0x0000ff00
#define SECVID_MS_MAJ_REV_SHIFT	8
#define CCBVID_ERA_MASK		0xff000000
#define CCBVID_ERA_SHIFT		24
STATIC
VOID
FixupCaam (VOID)
{
	UINTN SecMcfgAddr = SEC_ADDR + MCFG_OFFSET;
	UINT32 Mcr = MmioReadBe32(SecMcfgAddr);

	Mcr = (Mcr & ~MCFGR_AWCACHE_MASK) | (0x2 << MCFGR_AWCACHE_SHIFT);
	Mcr |= (1 << MCFGR_PS_SHIFT);

	MmioWriteBe32(SecMcfgAddr, Mcr);
}

STATIC
UINT8
GetEra (VOID)
{
	STATIC CONST struct {
		UINT16 Id;
		UINT8 Rev;
		UINT8 Era;
	} Eras[] = {
		{0x0A10, 1, 1},
		{0x0A10, 2, 2},
		{0x0A12, 1, 3},
		{0x0A14, 1, 3},
		{0x0A14, 2, 4},
		{0x0A16, 1, 4},
		{0x0A10, 3, 4},
		{0x0A11, 1, 4},
		{0x0A18, 1, 4},
		{0x0A11, 2, 5},
		{0x0A12, 2, 5},
		{0x0A13, 1, 5},
		{0x0A1C, 1, 5}
	};

	UINT32 SecVidMs = MmioReadBe32((UINTN)(SEC_ADDR + VIDMS_OFFSET));
	UINT32 CcbVid = MmioReadBe32((UINTN)(SEC_ADDR + CCBVID_OFFSET));
	UINT16 Id = (SecVidMs & SECVID_MS_IPID_MASK) >>
                     SECVID_MS_IPID_SHIFT;
	UINT8 Rev = (SecVidMs & SECVID_MS_MAJ_REV_MASK) >>
                     SECVID_MS_MAJ_REV_SHIFT;
	UINT8 Era = (CcbVid & CCBVID_ERA_MASK) >> CCBVID_ERA_SHIFT;

	UINT32 I;

	if (Era)
		return Era;

	for (I = 0; I < ARRAY_SIZE(Eras); I++)
		if (Eras[I].Id == Id && Eras[I].Rev == Rev)
			return Eras[I].Era;

	return 0;
}

STATIC
INT32
FdtFixupCryptoEra (
  IN  VOID  *Blob,
  IN  UINT32 Era
  )
{
	INT32 Error;
	INT32 Node;

	Node = fdt_path_offset(Blob, "crypto");
	if (Node < 0) {
		DEBUG((EFI_D_INFO, "WARNING: Missing crypto node\n"));
		return Node;
	}

	Error = fdt_setprop_u32(Blob, Node, "fsl,sec-era", Era);
	if (Error < 0) {
		DEBUG((EFI_D_ERROR, "could not set fsl,sec-era property: %s\n",
			fdt_strerror(Error)));
		return Error;
	}

	return EFI_SUCCESS;
}

STATIC
VOID
FdtFixupCryptoNode (
  IN  VOID   *Blob,
  IN  UINT32 SecRev
  )
{
	UINT8 Era;

	if (!SecRev) {
		fdt_del_node_and_alias(Blob, "crypto");
		return;
	}

	/* Add SEC ERA information in compatible */
	Era = GetEra();
	if (Era) {
		if (!FdtFixupCryptoEra(Blob, Era))
			DEBUG((EFI_D_INFO, "Crypto Node fixup done!!!!\n"));
	} else {
		DEBUG((EFI_D_INFO, "WARN: Unable to get ERA for CAAM rev: %d\n",
		SecRev));
	}
}

STATIC
VOID
FdtFixupGic (
  IN  VOID   *Blob
  )
{
	INT32  Off, Error;
	UINT64 Reg[8];
	UINT32 Align4K = 1, Rev = 0;

	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	struct CcsrScfg *Scfg = (VOID *)SCFG_BASE_ADDR;

	Rev = MmioReadBe32((UINTN)&GurBase->svr) & MASK_UPPER_8;
	if (Rev != REV1_0) {
		Align4K = MmioReadBe32((UINTN)&Scfg->gic_align) & BIT31;
	}

	Off = fdt_subnode_offset(Blob, 0, "interrupt-controller@1400000");
	if (Off < 0) {
		DEBUG((EFI_D_ERROR, "Failed to find node %s: %s\n",
			"interrupt-controller@1400000", fdt_strerror(Off)));
		return;
	}

	if (Align4K) {
		/* Fixup gic node aligned with 4K */
		Reg[0] = cpu_to_fdt64(GICD_BASE_4K);
		Reg[1] = cpu_to_fdt64(GICD_SIZE_4K);
		Reg[2] = cpu_to_fdt64(GICC_BASE_4K);
		Reg[3] = cpu_to_fdt64(GICC_SIZE_4K);
		Reg[4] = cpu_to_fdt64(GICH_BASE_4K);
		Reg[5] = cpu_to_fdt64(GICH_SIZE_4K);
		Reg[6] = cpu_to_fdt64(GICV_BASE_4K);
		Reg[7] = cpu_to_fdt64(GICV_SIZE_4K);
	} else {
		/* Fixup gic node aligned with 64K */
		Reg[0] = cpu_to_fdt64(GICD_BASE_64K);
		Reg[1] = cpu_to_fdt64(GICD_SIZE_64K);
		Reg[2] = cpu_to_fdt64(GICC_BASE_64K);
		Reg[3] = cpu_to_fdt64(GICC_SIZE_64K);
		Reg[4] = cpu_to_fdt64(GICH_BASE_64K);
		Reg[5] = cpu_to_fdt64(GICH_SIZE_64K);
		Reg[6] = cpu_to_fdt64(GICV_BASE_64K);
		Reg[7] = cpu_to_fdt64(GICV_SIZE_64K);
	}
	Error = fdt_setprop(Blob, Off, "reg", Reg, sizeof(Reg));
	if (Error < 0) {
		DEBUG((EFI_D_ERROR,"Failed to set property %s "
				"from node %s: %s\n",
				"reg", "interrupt-controller@1400000",
				fdt_strerror(Error)));
		return;
	}

	DEBUG((EFI_D_INFO, "GIC fixup done!!!!\n"));
	return;
}

VOID
FdtFixupPcie (
  VOID *Blob
  )
{
  CHAR8                            *Compatible = "fsl,ls1043a-pcie";
  CHAR8                            *Prop = "reg";
  CHAR8                            *StatusProp = "status";
  CONST UINT64                     *Reg;
  INT32                            RegSize;
  INTN                             Offset = -1;

  // Initially set the pcie status disabled for all pcie

  FixupByCompatibleField(Blob, Compatible, StatusProp, "disabled", AsciiStrSize ("disabled"), 1);

  do {
    Offset = fdt_node_offset_by_compatible(Blob, Offset, Compatible);
    if(Offset == -FDT_ERR_NOTFOUND)
      break;

    Reg = fdt_getprop(Blob, Offset, Prop, &RegSize);
    if (Reg == NULL)
      continue;

    if ((RegSize % 16) != 0) {
      DEBUG ((EFI_D_ERROR,
      "%a: '%a' compatible node has invalid %a property (size == 0x%x)\n",
      __FUNCTION__, Compatible, Prop, RegSize));
      continue;
    }

    if(IsPcieEnabled(SwapBytes64 (Reg[0])) == TRUE)
      fdt_setprop(Blob, Offset, StatusProp, "okay", AsciiStrSize ("okay"));
  } while (Offset != -FDT_ERR_NOTFOUND);
}

VOID FdtFixupPsci(VOID *Blob)
{
  CHAR8    *Compatible = "arm,cortex-a53";
  CHAR8    *EnableProp = "enable-method";
  INTN     node, Status = 0;

  FixupByCompatibleField(Blob, Compatible, EnableProp, "psci", AsciiStrSize ("psci"), 1);

  // Create the /psci node if it doesn't exist
  node = fdt_subnode_offset (Blob, 0, "psci");
  if (node < 0) {
        node = fdt_add_subnode(Blob, 0, "psci");
        if(node < 0) {
                DEBUG((EFI_D_ERROR, "fdt_add_node: Could not add psci!!, %a\n", fdt_strerror(Status)));
                ASSERT(0);
        }

        Status = fdt_setprop_string(Blob, node, "compatible", "arm,psci-0.2");
        if(Status) {
                DEBUG((EFI_D_ERROR, "fdt_setprop/psci: Could not add compatiblity, %a!!\n", fdt_strerror(Status)));
                ASSERT(0);
        }

        Status = fdt_setprop_string(Blob, node, "method", "smc");
        if(Status) {
                DEBUG((EFI_D_ERROR, "fdt_setprop/psci: Could not add method, %a!!\n", fdt_strerror(Status)));
                ASSERT(0);
        }

        if(node < 0) {
                DEBUG((EFI_D_ERROR, "Fdt: Could not add psci node!!\n"));
                ASSERT(0);
        }
  }

  DEBUG((EFI_D_INFO, "PSCI fixup done!!!!\n"));
}

VOID FdtFixupPciMsi(VOID *Blob, INT32 Rev)
{
  CHAR8  *Compatible = "fsl,ls1043a-pcie";
  CHAR8  *Prop = "interrupt-map";
  INTN   Offset = -1;
  VOID   *InterruptMap = NULL;
  INT32  Val, Error, Size;
  UINT32 ModifiedInterruptMap[4][8];

  do {
    Offset = fdt_node_offset_by_compatible(Blob, Offset, Compatible);
    if(Offset == -FDT_ERR_NOTFOUND)
      break;

    InterruptMap = (CHAR8 *)fdt_getprop(Blob, Offset, Prop, &Size);
    if (!InterruptMap || Size != sizeof(ModifiedInterruptMap)) {
        DEBUG((EFI_D_ERROR, "can't get %s from node %s\n",
               Prop, Compatible));
        continue;
    }

    CopyMem((CHAR8 *)ModifiedInterruptMap, InterruptMap, Size);
    Val = fdt32_to_cpu(ModifiedInterruptMap[0][6]);

    if (Rev == REV1_1) {
      ModifiedInterruptMap[1][6] = cpu_to_fdt32(Val + 1);
      ModifiedInterruptMap[2][6] = cpu_to_fdt32(Val + 2);
      ModifiedInterruptMap[3][6] = cpu_to_fdt32(Val + 3);
    } else {
      ModifiedInterruptMap[1][6] = cpu_to_fdt32(Val);
      ModifiedInterruptMap[2][6] = cpu_to_fdt32(Val);
      ModifiedInterruptMap[3][6] = cpu_to_fdt32(Val);
   }

    Error = fdt_setprop(Blob, Offset, Prop, ModifiedInterruptMap, sizeof(ModifiedInterruptMap));
    if (Error < 0) {
        DEBUG((EFI_D_ERROR, "can't set %s from node %s: %s\n",
               Prop, Compatible, fdt_strerror(Error)));
        continue;
    }
  } while (Offset != -FDT_ERR_NOTFOUND);

  return;
}

VOID FdtFixupMsiSubnode(VOID *Blob, CHAR8 *Name, INTN Irq_No_1,
				INTN Irq_No_2, INT32 Rev)
{
  INT32  Offset, Error, Len;
  UINT32 Temp[4][3];
  VOID * Parent = NULL;

  Offset = fdt_path_offset(Blob, Name);
  if (Offset < 0) {
        DEBUG((EFI_D_ERROR, "Can't find %s: %s\n",Name,fdt_strerror(Offset)));
        return;
  }

  /*fixup property of msi interrupts*/

  Temp[0][0] = cpu_to_fdt32(0x0);
  Temp[0][1] = cpu_to_fdt32(Irq_No_1);
  Temp[0][2] = cpu_to_fdt32(0x4);

  if (Rev == REV1_1) {
    Temp[1][0] = cpu_to_fdt32(0x0);
    Temp[1][1] = cpu_to_fdt32(Irq_No_2);
    Temp[1][2] = cpu_to_fdt32(0x4);
    Temp[2][0] = cpu_to_fdt32(0x0);
    Temp[2][1] = cpu_to_fdt32(Irq_No_2 + 1);
    Temp[2][2] = cpu_to_fdt32(0x4);
    Temp[3][0] = cpu_to_fdt32(0x0);
    Temp[3][1] = cpu_to_fdt32(Irq_No_2 + 2);
    Temp[3][2] = cpu_to_fdt32(0x4);
    Len = sizeof(Temp);
  } else {
    Len = sizeof(Temp[0]);
  }

  Error = fdt_setprop(Blob, Offset, "interrupts", Temp, Len);
  if (Error < 0) {
    DEBUG((EFI_D_ERROR, "can't set %s from node %s: %s\n",
               "interrupts", Name, fdt_strerror(Error)));
    return;
  }

  /* fixup reg property of msi node */
  Parent = (char *)fdt_getprop(Blob, Offset, "reg", &Len);
  if (!Parent) {
    DEBUG((EFI_D_ERROR, "fdt_getprop can't get %s from node %s\n",
			"reg", Name));
    return;
  }

  InternalMemCopyMem((char *)Temp, Parent, Len);

  if (Rev == REV1_1)
    *((UINT32 *)Temp + 3) = cpu_to_fdt32(0x1000);
  else
    *((UINT32 *)Temp + 3) = cpu_to_fdt32(0x8);

  Error = fdt_setprop(Blob, Offset, "reg", Temp, Len);
  if (Error < 0) {
    DEBUG((EFI_D_ERROR, "fdt_setprop can't set %s from node %s: %s\n",
			"reg", Name, fdt_strerror(Error)));
    return;
  }

  /* fixup compatible property */
  if (Rev == REV1_1)
    Error = fdt_setprop_string(Blob, Offset, "compatible",
					"fsl,ls1043a-v1.1-msi");
  else
    Error = fdt_setprop_string(Blob, Offset, "compatible",
					"fsl,ls1043a-msi");
  if (Error < 0) {
    DEBUG((EFI_D_ERROR, "fdt_setprop can't set %s from node %s: %s\n",
			"compatible", Name, fdt_strerror(Error)));
    return;
  }

  return;
}

VOID
FdtFixupMsi (
  VOID *Blob
  )
{
  struct  CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
  UINT32  Value;

  Value = MmioReadBe32((UINTN)&GurBase->svr) & MASK_UPPER_8;

  FdtFixupMsiSubnode(Blob, "/soc/msi-controller1@1571000", 116, 111, Value);
  FdtFixupMsiSubnode(Blob, "/soc/msi-controller2@1572000", 126, 121, Value);
  FdtFixupMsiSubnode(Blob, "/soc/msi-controller3@1573000", 160, 155, Value);

  FdtFixupPciMsi(Blob, Value);

  return;
}

VOID FdtCpuSetup(VOID *Blob, UINTN BlobSize)
{
	struct SysInfo SocSysInfo;
	struct CcsrGur *GurBase = (VOID *)(GUTS_ADDR);
	UINTN Svr;

	fdt_open_into(Blob, (VOID *)Blob, BlobSize);

	GetSysInfo(&SocSysInfo);

	Svr = MmioReadBe32((UINTN)&GurBase->svr);

	if (!IS_E_PROCESSOR(Svr)) {
              FdtFixupCryptoNode(Blob, 0);
       } else {
		UINTN SecVidMs;
              SecVidMs = SEC_ADDR + VIDMS_OFFSET;
              FdtFixupCryptoNode(Blob, MmioReadBe32(SecVidMs));
       }

	FixupByCompatibleField32(Blob, "fsl,ns16550",
			       "clock-frequency", SocSysInfo.FreqSystemBus, 1);

	FdtFixupSdhc(Blob, SocSysInfo.FreqSdhc);

	FdtFixupPcie(Blob);
	FdtFixupPsci(Blob);
	FdtFixupMsi(Blob);

	/* DPAA 1.x fixups */
	FdtFixupBmanPortals(Blob);
	FdtFixupQmanPortals(Blob);
	FixupByCompatibleField32(Blob, "fsl,qman",
			"clock-frequency", SocSysInfo.FreqQman, 1);
	FdtFixupFmanFirmware(Blob);
	FdtFixupFmanEthernet(Blob);
	FdtFixupFmanMac(Blob);
	FdtFixupGic(Blob);
	FixupCaam();
}
