#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d68a46b9e0 .scope module, "tb_traffic_light_controller" "tb_traffic_light_controller" 2 3;
 .timescale -9 -12;
v000001d68a3ba390_0 .net "KIRMIZI1", 0 0, v000001d68a346ce0_0;  1 drivers
v000001d68a3ba430_0 .net "KIRMIZI2", 0 0, v000001d68a466820_0;  1 drivers
v000001d68a3ba9d0_0 .net "KIRMIZI3", 0 0, v000001d68a466bd0_0;  1 drivers
v000001d68a3b9ad0_0 .net "KIRMIZI4", 0 0, v000001d68a367940_0;  1 drivers
v000001d68a3ba4d0_0 .net "SAG_OUT_1", 0 0, L_000001d68a35eba0;  1 drivers
v000001d68a3b9df0_0 .net "SAG_OUT_2", 0 0, L_000001d68a35eeb0;  1 drivers
v000001d68a3b9e90_0 .net "SAG_OUT_3", 0 0, L_000001d68a35f150;  1 drivers
v000001d68a3ba930_0 .net "SAG_OUT_4", 0 0, L_000001d68a35f000;  1 drivers
v000001d68a3ba570_0 .net "SARI1", 0 0, v000001d68a3b98a0_0;  1 drivers
v000001d68a3ba750_0 .net "SARI2", 0 0, v000001d68a3b9940_0;  1 drivers
v000001d68a3ba890_0 .net "SARI3", 0 0, v000001d68a3b99e0_0;  1 drivers
v000001d68a3bc9f0_0 .net "SARI4", 0 0, v000001d68a3b9d50_0;  1 drivers
v000001d68a3bb2d0_0 .net "YESIL1", 0 0, v000001d68a3b9f30_0;  1 drivers
v000001d68a3bc270_0 .net "YESIL2", 0 0, v000001d68a3b9fd0_0;  1 drivers
v000001d68a3bafb0_0 .net "YESIL3", 0 0, v000001d68a3ba070_0;  1 drivers
v000001d68a3bb910_0 .net "YESIL4", 0 0, v000001d68a3ba1b0_0;  1 drivers
v000001d68a3badd0_0 .var "clk", 0 0;
v000001d68a3bc1d0_0 .var "rst", 0 0;
S_000001d68a3677b0 .scope module, "dut" "traffic_light_controller" 2 32, 3 3 0, S_000001d68a46b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "YESIL1";
    .port_info 3 /OUTPUT 1 "SARI1";
    .port_info 4 /OUTPUT 1 "KIRMIZI1";
    .port_info 5 /OUTPUT 1 "YESIL2";
    .port_info 6 /OUTPUT 1 "SARI2";
    .port_info 7 /OUTPUT 1 "KIRMIZI2";
    .port_info 8 /OUTPUT 1 "YESIL3";
    .port_info 9 /OUTPUT 1 "SARI3";
    .port_info 10 /OUTPUT 1 "KIRMIZI3";
    .port_info 11 /OUTPUT 1 "YESIL4";
    .port_info 12 /OUTPUT 1 "SARI4";
    .port_info 13 /OUTPUT 1 "KIRMIZI4";
    .port_info 14 /OUTPUT 1 "SAG_OUT_1";
    .port_info 15 /OUTPUT 1 "SAG_OUT_2";
    .port_info 16 /OUTPUT 1 "SAG_OUT_3";
    .port_info 17 /OUTPUT 1 "SAG_OUT_4";
P_000001d68a35f470 .param/l "BLINK_HALF_PERIOD" 1 3 59, C4<00000000000000000000000000000010>;
P_000001d68a35f4a8 .param/l "CLK_FREQ" 0 3 4, +C4<00000000000000000000000000000100>;
P_000001d68a35f4e0 .param/l "GREEN_CYCLES" 1 3 55, C4<00000000000000000000000000101000>;
P_000001d68a35f518 .param/l "GREEN_TIME" 0 3 5, +C4<00000000000000000000000000001010>;
P_000001d68a35f550 .param/l "S_R1_G" 1 3 44, C4<000>;
P_000001d68a35f588 .param/l "S_R1_Y" 1 3 45, C4<001>;
P_000001d68a35f5c0 .param/l "S_R2_G" 1 3 46, C4<010>;
P_000001d68a35f5f8 .param/l "S_R2_Y" 1 3 47, C4<011>;
P_000001d68a35f630 .param/l "S_R3_G" 1 3 48, C4<100>;
P_000001d68a35f668 .param/l "S_R3_Y" 1 3 49, C4<101>;
P_000001d68a35f6a0 .param/l "S_R4_G" 1 3 50, C4<110>;
P_000001d68a35f6d8 .param/l "S_R4_Y" 1 3 51, C4<111>;
P_000001d68a35f710 .param/l "YELLOW_CYCLES" 1 3 56, C4<00000000000000000000000000001000>;
P_000001d68a35f748 .param/l "YELLOW_TIME" 0 3 6, +C4<00000000000000000000000000000010>;
L_000001d68a35eba0 .functor BUFZ 1, v000001d68a3b9b70_0, C4<0>, C4<0>, C4<0>;
L_000001d68a35eeb0 .functor BUFZ 1, v000001d68a3b9b70_0, C4<0>, C4<0>, C4<0>;
L_000001d68a35f150 .functor BUFZ 1, v000001d68a3b9b70_0, C4<0>, C4<0>, C4<0>;
L_000001d68a35f000 .functor BUFZ 1, v000001d68a3b9b70_0, C4<0>, C4<0>, C4<0>;
v000001d68a346ce0_0 .var "KIRMIZI1", 0 0;
v000001d68a466820_0 .var "KIRMIZI2", 0 0;
v000001d68a466bd0_0 .var "KIRMIZI3", 0 0;
v000001d68a367940_0 .var "KIRMIZI4", 0 0;
v000001d68a3b9620_0 .net "SAG_OUT_1", 0 0, L_000001d68a35eba0;  alias, 1 drivers
v000001d68a3b96c0_0 .net "SAG_OUT_2", 0 0, L_000001d68a35eeb0;  alias, 1 drivers
v000001d68a3b9760_0 .net "SAG_OUT_3", 0 0, L_000001d68a35f150;  alias, 1 drivers
v000001d68a3b9800_0 .net "SAG_OUT_4", 0 0, L_000001d68a35f000;  alias, 1 drivers
v000001d68a3b98a0_0 .var "SARI1", 0 0;
v000001d68a3b9940_0 .var "SARI2", 0 0;
v000001d68a3b99e0_0 .var "SARI3", 0 0;
v000001d68a3b9d50_0 .var "SARI4", 0 0;
v000001d68a3b9f30_0 .var "YESIL1", 0 0;
v000001d68a3b9fd0_0 .var "YESIL2", 0 0;
v000001d68a3ba070_0 .var "YESIL3", 0 0;
v000001d68a3ba1b0_0 .var "YESIL4", 0 0;
v000001d68a3ba110_0 .var "blink_counter", 31 0;
v000001d68a3b9b70_0 .var "blink_state", 0 0;
v000001d68a3ba610_0 .net "clk", 0 0, v000001d68a3badd0_0;  1 drivers
v000001d68a3ba6b0_0 .var "current_state", 2 0;
v000001d68a3ba250_0 .var "next_state", 2 0;
v000001d68a3ba7f0_0 .net "rst", 0 0, v000001d68a3bc1d0_0;  1 drivers
v000001d68a3b9c10_0 .var "timer_counter", 31 0;
v000001d68a3b9cb0_0 .var "timer_reset", 0 0;
E_000001d68a365430 .event anyedge, v000001d68a3ba6b0_0;
E_000001d68a365830 .event anyedge, v000001d68a3ba6b0_0, v000001d68a3b9c10_0;
E_000001d68a3651f0 .event posedge, v000001d68a3ba7f0_0, v000001d68a3ba610_0;
    .scope S_000001d68a3677b0;
T_0 ;
    %wait E_000001d68a3651f0;
    %load/vec4 v000001d68a3ba7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d68a3ba110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d68a3b9b70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d68a3ba110_0;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d68a3ba110_0, 0;
    %load/vec4 v000001d68a3b9b70_0;
    %inv;
    %assign/vec4 v000001d68a3b9b70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d68a3ba110_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d68a3ba110_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d68a3677b0;
T_1 ;
    %wait E_000001d68a3651f0;
    %load/vec4 v000001d68a3ba7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d68a3ba6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d68a3b9c10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d68a3b9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d68a3ba250_0;
    %assign/vec4 v000001d68a3ba6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d68a3b9c10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d68a3b9c10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d68a3b9c10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d68a3677b0;
T_2 ;
    %wait E_000001d68a365830;
    %load/vec4 v000001d68a3ba6b0_0;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
    %load/vec4 v000001d68a3ba6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 39, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.10 ;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.12 ;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 39, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.14 ;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.16 ;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 39, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.18 ;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.20 ;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 39, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.22 ;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001d68a3b9c10_0;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.24, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d68a3ba250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9cb0_0, 0, 1;
T_2.24 ;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d68a3677b0;
T_3 ;
    %wait E_000001d68a365430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b98a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a346ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b9940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a466820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3ba070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b99e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a466bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3ba1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3b9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a367940_0, 0, 1;
    %load/vec4 v000001d68a3ba6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a346ce0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b98a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a346ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a466820_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a466820_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a466820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b99e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a466bd0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3ba070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a466bd0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b99e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a466bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a367940_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3ba1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a367940_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b9d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a367940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3b98a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a346ce0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d68a46b9e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3badd0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d68a3badd0_0;
    %inv;
    %store/vec4 v000001d68a3badd0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001d68a46b9e0;
T_5 ;
    %vpi_call 2 49 "$dumpfile", "dalga.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d68a46b9e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d68a3bc1d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d68a3bc1d0_0, 0, 1;
    %delay 3000000, 0;
    %vpi_call 2 57 "$display", "Simulation Completed." {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_traffic_light_controller.v";
    ".\traffic_light_controller.v";
