#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan  6 16:16:12 2023
# Process ID: 32084
# Current directory: /home/titan/jo/WORK/RISC-V
# Command line: vivado
# Log file: /home/titan/jo/WORK/RISC-V/vivado.log
# Journal file: /home/titan/jo/WORK/RISC-V/vivado.jou
# Running On: saturn, OS: Linux, CPU Frequency: 1260.395 MHz, CPU Physical cores: 16, Host memory: 135114 MB
#-----------------------------------------------------------
start_gui
open_project /home/titan/jo/WORK/RISC-V/simple_RISC-V.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
set_property CONFIG.Coe_File {/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ROM.coe} [get_ips IM]
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
launch_runs IM_synth_1 -jobs 16
wait_on_run IM_synth_1
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
set_property CONFIG.Coe_File {/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ROM.coe} [get_ips IM]
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
delete_ip_run [get_files -of_objects [get_fileset IM] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
set_property generate_synth_checkpoint false [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ROM.coe} [get_ips IM]
set_property generate_synth_checkpoint true [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
launch_runs IM_synth_1 -jobs 16
wait_on_run IM_synth_1
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
export_ip_user_files -of_objects  [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -no_script -reset -force -quiet
remove_files  -fileset IM /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci
file delete -force /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM.xcix
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ROM.coe} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {32} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/blk_mem_gen_0.xcix
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name IM
set_property -dict [list \
  CONFIG.Coe_File {/home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ROM.coe} \
  CONFIG.Component_Name {IM} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Write_Depth_A {32} \
  CONFIG.Write_Width_A {32} \
] [get_ips IM]
generate_target {instantiation_template} [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci]
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/IM/IM.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
close [ open /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ALU.v w ]
add_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
close_sim
launch_simulation
open_wave_config /home/titan/jo/WORK/RISC-V/tb_behav.wcfg
source tb.tcl
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name DM
set_property -dict [list \
  CONFIG.Component_Name {DM} \
  CONFIG.Write_Depth_A {32} \
  CONFIG.Write_Width_A {32} \
] [get_ips DM]
generate_target {instantiation_template} [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/DM/DM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/DM/DM.xci]
catch { config_ip_cache -export [get_ips -all DM] }
export_ip_user_files -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/DM/DM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/DM/DM.xci]
launch_runs DM_synth_1 -jobs 16
wait_on_run DM_synth_1
export_simulation -of_objects [get_files /home/titan/jo/WORK/RISC-V/simple_RISC-V.srcs/sources_1/ip/DM/DM.xci] -directory /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/sim_scripts -ip_user_files_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files -ipstatic_source_dir /home/titan/jo/WORK/RISC-V/simple_RISC-V.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/modelsim} {questa=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/questa} {xcelium=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/xcelium} {vcs=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/vcs} {riviera=/home/titan/jo/WORK/RISC-V/simple_RISC-V.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
