I 000051 55 2006          1398784690332 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398784690363 2014.04.29 11:18:10)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bbe9efefe0ecbaacbab9afe1efbcb8beedbdb8bded)
	(_entity
		(_time 1398784690316)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398784690522 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398784690523 2014.04.29 11:18:10)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 57045554550000410550120d025054520151545101)
	(_entity
		(_time 1398784690515)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398784815557 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398784815558 2014.04.29 11:20:15)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d184da83868781c7d6dfc38a89d487d7d4d784d7d2)
	(_entity
		(_time 1398784815540)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(6)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2006          1398784876592 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398784876593 2014.04.29 11:21:16)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 35626930396234223437216f613236306333363363)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398784876707 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398784876708 2014.04.29 11:21:16)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b1e7bae5b5e6e6a7e3b6f4ebe4b6b2b4e7b7b2b7e7)
	(_entity
		(_time 1398784690514)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398784876807 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398784876808 2014.04.29 11:21:16)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f5904090f595f1908011d54570a59090a095a090c)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000049 55 2965          1398784876956 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 0 18 ))
	(_version va7)
	(_time 1398784876957 2014.04.29 11:21:16)
	(_source (\./../src/c_timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9bcd9194cccdcb8c9e958ac1c89dc89d9e9ecd9c9f)
	(_entity
		(_time 1398784876949)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 0 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 0 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 4339          1398784877005 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398784877006 2014.04.29 11:21:17)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code da8dd088dd8c8bccdedece83dddcdedc8cdddddc8f)
	(_entity
		(_time 1398784876997)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 51 (_entity . settable_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((seconds)(temp_sec))
			((minutes)(temp_m))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 65 (_process 1 )))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 66 (_process 1 )))
		(_type (_internal ~UNSIGNED{3~downto~0}~134 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min ~UNSIGNED{3~downto~0}~134 0 67 (_process 1 )))
		(_type (_internal ~UNSIGNED{5~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec ~UNSIGNED{5~downto~0}~136 0 68 (_process 1 )))
		(_process
			(set_reg(_architecture 0 0 53 (_process (_target(12))(_sensitivity(0)(1)(13))(_dssslsensitivity 2))))
			(inhib_output(_architecture 1 0 64 (_process (_simple)(_target(16)(9)(10)(11))(_sensitivity(12)(14)(15)(8)))))
			(nxt_state(_architecture 2 0 125 (_process (_simple)(_target(13))(_sensitivity(12)(16)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33686018 )
		(33751811 771 )
	)
	(_model . dataflow 3 -1
	)
)
I 000049 55 4339          1398784891367 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398784891368 2014.04.29 11:21:31)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code eab9e8b9edbcbbfceeeefeb3edeceeecbcededecbf)
	(_entity
		(_time 1398784876996)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 51 (_entity . settable_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((seconds)(temp_sec))
			((minutes)(temp_m))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 65 (_process 1 )))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 66 (_process 1 )))
		(_type (_internal ~UNSIGNED{3~downto~0}~134 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min ~UNSIGNED{3~downto~0}~134 0 67 (_process 1 )))
		(_type (_internal ~UNSIGNED{5~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec ~UNSIGNED{5~downto~0}~136 0 68 (_process 1 )))
		(_process
			(set_reg(_architecture 0 0 53 (_process (_target(12))(_sensitivity(0)(1)(13))(_dssslsensitivity 2))))
			(inhib_output(_architecture 1 0 64 (_process (_simple)(_target(16)(9)(10)(11))(_sensitivity(12)(14)(15)(8)))))
			(nxt_state(_architecture 2 0 125 (_process (_simple)(_target(13))(_sensitivity(12)(16)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33686018 )
		(33751811 771 )
	)
	(_model . dataflow 3 -1
	)
)
I 000051 55 2006          1398784893966 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398784893967 2014.04.29 11:21:33)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 17441010194016001615034d431014124111141141)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398784894084 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398784894085 2014.04.29 11:21:34)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 94c6c49b95c3c382c693d1cec1939791c2929792c2)
	(_entity
		(_time 1398784690514)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398784894200 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398784894201 2014.04.29 11:21:34)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0153570756575117060f135a590457070407540702)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398784894309 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398784894310 2014.04.29 11:21:34)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6e3d396e6d383f786a3d7a3769686a68386969683b)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2965          1398784894423 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 0 18 ))
	(_version va7)
	(_time 1398784894424 2014.04.29 11:21:34)
	(_source (\./../src/c_timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code db898c898c8d8bccded5ca8188dd88dddede8ddcdf)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 0 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 0 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 4339          1398784894456 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398784894457 2014.04.29 11:21:34)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code fba8acabffadaaedffffefa2fcfdfffdadfcfcfdae)
	(_entity
		(_time 1398784876996)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 51 (_entity . settable_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((seconds)(temp_sec))
			((minutes)(temp_m))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 65 (_process 1 )))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec_counts ~UNSIGNED{5~downto~0}~13 0 66 (_process 1 )))
		(_type (_internal ~UNSIGNED{3~downto~0}~134 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min ~UNSIGNED{3~downto~0}~134 0 67 (_process 1 )))
		(_type (_internal ~UNSIGNED{5~downto~0}~136 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_variable (_internal sec ~UNSIGNED{5~downto~0}~136 0 68 (_process 1 )))
		(_process
			(set_reg(_architecture 0 0 53 (_process (_target(12))(_sensitivity(0)(1)(13))(_dssslsensitivity 2))))
			(inhib_output(_architecture 1 0 64 (_process (_simple)(_target(9)(10)(11)(16))(_sensitivity(8)(12)(14)(15)))))
			(nxt_state(_architecture 2 0 125 (_process (_simple)(_target(13))(_sensitivity(6)(7)(12)(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33686018 )
		(33751811 771 )
	)
	(_model . dataflow 3 -1
	)
)
I 000049 55 2600          1398785042083 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398785042084 2014.04.29 11:24:02)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b2b6e4e6e6e4e3a4e4b7a6ebb5b4b6b4e4b5b5b4e7)
	(_entity
		(_time 1398784876996)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398786581007 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398786581008 2014.04.29 11:49:41)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9aef3a9a6aef8eef8fceba3feffaafcaffefcffac)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(6)(0))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000044 55 1803          1398786592657 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398786592658 2014.04.29 11:49:52)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7f2d7b7e7f287e687e7a6d2578792c7a29787a792a)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(6)(0))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398787353582 pdegefsm
(_unit VHDL (pdegefsm 0 28 (pdegefsm 0 37 ))
	(_version va7)
	(_time 1398787353583 2014.04.29 12:02:33)
	(_source (\./../src/pdegefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bebebdeaefe9efa8babeabe4e9b9bdb8eab9beb8ba)
	(_entity
		(_time 1398787188193)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pdegefsm 3 -1
	)
)
I 000051 55 2006          1398788157053 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398788157054 2014.04.29 12:15:57)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 782c2a79792f796f797a6c222c7f7b7d2e7e7b7e2e)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398788157213 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398788157214 2014.04.29 12:15:57)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 14411013154343024613514e411317114212171242)
	(_entity
		(_time 1398784690514)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398788157352 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398788157353 2014.04.29 12:15:57)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f5a5f7f6f6f0b6a7aeb2fbf8a5f6a6a5a6f5a6a3)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(6)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398788157463 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398788157464 2014.04.29 12:15:57)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0e5a05080d585f180a5d1a5709080a08580909085b)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2965          1398788157571 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 0 18 ))
	(_version va7)
	(_time 1398788157572 2014.04.29 12:15:57)
	(_source (\./../src/c_timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7b2e707a2c2d2b6c7e756a21287d287d7e7e2d7c7f)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 0 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 0 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 2600          1398788157612 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398788157613 2014.04.29 12:15:57)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code aafea1fdadfcfbbcfcafbef3adacaeacfcadadacff)
	(_entity
		(_time 1398784876996)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398788157657 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398788157658 2014.04.29 12:15:57)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d88cd38a868fd9cfd9ddca82dfde8bdd8edfddde8d)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
V 000049 55 1506          1398788157783 pdegefsm
(_unit VHDL (pdegefsm 0 28 (pdegefsm 0 37 ))
	(_version va7)
	(_time 1398788157784 2014.04.29 12:15:57)
	(_source (\./../src/pdegefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55005c56540204435155400f025256530152555351)
	(_entity
		(_time 1398787188193)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pdegefsm 3 -1
	)
)
I 000049 55 1506          1398788916857 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398788916858 2014.04.29 12:28:36)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a2a1f7f5a5f5f2b4a6a2b7f8f5a5a1a4f6a5a2a4a7)
	(_entity
		(_time 1398788916850)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000049 55 2244          1398788945552 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398788945553 2014.04.29 12:29:05)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b2e7e4e6b5e5e5a4e0b6f7e8e7b5b1b7e4b4b1b4e4)
	(_entity
		(_time 1398788945544)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(9)(7))(_sensitivity(0)(2))(_read(9)(1)(3)(5)(6)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000049 55 2147          1398788954428 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398788954429 2014.04.29 12:29:14)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5f0d5d5c0c0808490d581a050a585c5a09595c5909)
	(_entity
		(_time 1398788954420)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(8)(6))(_sensitivity(0)(2))(_read(8)(1)(3)(4)(5)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000057 55 4846          1398789021276 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789021277 2014.04.29 12:30:21)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8dde88838fdbdc9bda8999d48a8b898bdb8a8a8bd8)
	(_entity
		(_time 1398788865410)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000057 55 5018          1398789142798 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789142799 2014.04.29 12:32:22)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 411443431617105716425518464745471746464714)
	(_entity
		(_time 1398788865410)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2006          1398789150752 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398789150753 2014.04.29 12:32:30)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 56050255590157415754420c025155530050555000)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398789150893 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398789150894 2014.04.29 12:32:30)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e2b0e1b1e5b5b5f4b0e5a7b8b7e5e1e7b4e4e1e4b4)
	(_entity
		(_time 1398788954419)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398789151013 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398789151014 2014.04.29 12:32:31)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1d4c4d4f191f5948415d14174a19494a491a494c)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398789151122 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398789151123 2014.04.29 12:32:31)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code bcefbee8b9eaedaab8efa8e5bbbab8baeabbbbbae9)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2965          1398789151236 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 0 18 ))
	(_version va7)
	(_time 1398789151237 2014.04.29 12:32:31)
	(_source (\./../src/c_timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 396b383c356f692e3c3728636a3f6a3f3c3c6f3e3d)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 0 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 0 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 2600          1398789151276 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398789151277 2014.04.29 12:32:31)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 580b595b060e094e0e5d4c015f5e5c5e0e5f5f5e0d)
	(_entity
		(_time 1398789151269)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398789151333 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398789151334 2014.04.29 12:32:31)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 97c49698c6c09680969285cd9091c492c1909291c2)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398789151461 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398789151462 2014.04.29 12:32:31)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14461713154344021014014e431317124013141211)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 5018          1398789151566 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789151567 2014.04.29 12:32:31)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d2818fd6d7d097d68295d886878587d7868687d4)
	(_entity
		(_time 1398789151557)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000057 55 5209          1398789395068 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789395069 2014.04.29 12:36:35)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code beb1eceabde8efa8e9b1aae7b9b8bab8e8b9b9b8eb)
	(_entity
		(_time 1398789151556)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
	)
	(_model . count_down_timer 1 -1
	)
)
I 000057 55 5826          1398789797998 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789797999 2014.04.29 12:43:17)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c590c690969394d393c6d19cc2c3c1c393c2c2c390)
	(_entity
		(_time 1398789151556)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__64(_architecture 1 0 64 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__74(_architecture 6 0 74 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 7 -1
	)
)
I 000051 55 2006          1398789820536 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398789820537 2014.04.29 12:43:40)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d3d48f81d984d2c4d2d1c78987d4d0d685d5d0d585)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398789820659 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398789820660 2014.04.29 12:43:40)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 50565a53550707460257150a055753550656535606)
	(_entity
		(_time 1398788954419)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398789820756 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398789820757 2014.04.29 12:43:40)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adaba6faaffbfdbbaaa3bff6f5a8fbaba8abf8abae)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398789820889 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398789820890 2014.04.29 12:43:40)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2a2d782e2d7c7b3c2e793e732d2c2e2c7c2d2d2c7f)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2965          1398789820994 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 0 18 ))
	(_version va7)
	(_time 1398789820995 2014.04.29 12:43:40)
	(_source (\./../src/c_timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9791c59895c1c780929986cdc491c4919292c19093)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 0 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 0 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 0 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000049 55 2600          1398789821029 dataflow
(_unit VHDL (count_down_timer 0 5 (dataflow 0 41 ))
	(_version va7)
	(_time 1398789821030 2014.04.29 12:43:41)
	(_source (\./../src/timer.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b7b0e5e3e6e1e6a1e1b2a3eeb0b1b3b1e1b0b0b1e2)
	(_entity
		(_time 1398789821023)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal inhib_state 0 42 (_enum1 run armed set idle (_to (i 0)(i 3)))))
		(_signal (_internal present_state inhib_state 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state inhib_state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp_m ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal temp_sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398789821080 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398789821081 2014.04.29 12:43:41)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5f2a7a5a6a2f4e2f4f0e7aff2f3a6f0a3f2f0f3a0)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398789821185 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398789821186 2014.04.29 12:43:41)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535501505504034557534609045450550754535556)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 5826          1398789821291 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789821292 2014.04.29 12:43:41)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c79195969691d69696d499c7c6c4c696c7c7c695)
	(_entity
		(_time 1398789821284)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__80(_architecture 6 0 80 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 7 -1
	)
)
I 000051 55 2006          1398789945105 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398789945106 2014.04.29 12:45:45)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a3a686a323d6b7d6b687e303e6d696f3c6c696c3c)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398789945229 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398789945230 2014.04.29 12:45:45)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e7b6b2b4e5b0b0f1b5e0a2bdb2e0e4e2b1e1e4e1b1)
	(_entity
		(_time 1398788954419)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398789945335 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398789945336 2014.04.29 12:45:45)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5453565706020442535a460f0c5102525152015257)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398789945439 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398789945440 2014.04.29 12:45:45)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c1c7c294969790d7c592d598c6c7c5c797c6c6c794)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2996          1398789945542 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398789945543 2014.04.29 12:45:45)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1f181d184c494f081a110e454c194c191a1a49181b)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398789945577 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398789945578 2014.04.29 12:45:45)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4d4b4f4f4f1a4c5a4c485f174a4b1e481b4a484b18)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398789945672 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398789945673 2014.04.29 12:45:45)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abacaafcfcfcfbbdafabbef1fcaca8adffacabadae)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 5826          1398789945771 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398789945772 2014.04.29 12:45:45)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090f080f565f581f5f5f1d500e0f0d0f5f0e0e0f5c)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__65(_architecture 1 0 65 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__68(_architecture 2 0 68 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__74(_architecture 4 0 74 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__77(_architecture 5 0 77 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__80(_architecture 6 0 80 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 7 -1
	)
)
I 000051 55 2006          1398790377307 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398790377308 2014.04.29 12:52:57)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2dd8180d985d3c5d3d0c68886d5d1d784d4d1d484)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398790377448 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398790377449 2014.04.29 12:52:57)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5e50555d0e0909480c591b040b595d5b08585d5808)
	(_entity
		(_time 1398788954419)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398790377557 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398790377558 2014.04.29 12:52:57)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc5c19ecf9d9bddccc5d99093ce9dcdcecd9ecdc8)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(6)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398790377673 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398790377674 2014.04.29 12:52:57)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3936333c666f682f3d6a2d603e3f3d3f6f3e3e3f6c)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2996          1398790377786 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398790377787 2014.04.29 12:52:57)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b5bbbfe1b5e3e5a2b0bba4efe6b3e6b3b0b0e3b2b1)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398790377827 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398790377828 2014.04.29 12:52:57)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d5dadf878682d4c2d4d0c78fd2d386d083d2d0d380)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398790377939 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398790377940 2014.04.29 12:52:57)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424c13404515125446425718154541441645424447)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6050          1398790378046 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398790378047 2014.04.29 12:52:58)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afa0fdf8aff9feb9f9fabbf6a8a9aba9f9a8a8a9fa)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_instantiation u6 0 62 (_entity . settable_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 7 -1
	)
)
I 000051 55 2006          1398790441608 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398790441609 2014.04.29 12:54:01)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 010e5607095600160003155b550602045707020757)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2147          1398790441725 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 23 ))
	(_version va7)
	(_time 1398790441726 2014.04.29 12:54:01)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7e707e7f2e2929682c793b242b797d7b28787d7828)
	(_entity
		(_time 1398788954419)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 26 (_process (_simple)(_target(6)(8))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(8)))))
			(line__70(_architecture 1 0 70 (_assignment (_simple)(_alias((q)(count_sec)))(_target(7))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398790441843 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398790441844 2014.04.29 12:54:01)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe5eab8efbdbbfdece5f9b0b3eebdedeeedbeede8)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398790441958 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398790441959 2014.04.29 12:54:01)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 68676f68363e397e6c3b7c316f6e6c6e3e6f6f6e3d)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 2996          1398790442074 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398790442075 2014.04.29 12:54:02)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d5dbd287d58385c2d0dbc48f86d386d3d0d083d2d1)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398790442113 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398790442114 2014.04.29 12:54:02)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f5faf2a5a6a2f4e2f4f0e7aff2f3a6f0a3f2f0f3a0)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398790442224 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398790442225 2014.04.29 12:54:02)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626c67626535327466627738356561643665626467)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6042          1398790442337 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398790442338 2014.04.29 12:54:02)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd0d98ddf898ec9898acb86d8d9dbd989d8d8d98a)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_instantiation u6 0 62 (_entity . settable_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((seconds)(sec))
			((minutes)(min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__69(_architecture 2 0 69 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__81(_architecture 6 0 81 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 7 -1
	)
)
I 000057 55 6058          1398790549436 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398790549437 2014.04.29 12:55:49)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45404e47161314531316511c424341431342424310)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 60 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 61 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__63(_architecture 1 0 63 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398791476491 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398791476492 2014.04.29 13:11:16)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bfbcbfebe0e8bea8bebdabe5ebb8bcbae9b9bcb9e9)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 3247          1398791476734 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398791476735 2014.04.29 13:11:16)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9bbeeede6efe9afbeb7abe2e1bcefbfbcbfecbfba)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(6)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398791476867 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398791476868 2014.04.29 13:11:16)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 36356333666067203265226f313032306031313063)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000044 55 1803          1398791477016 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398791477017 2014.04.29 13:11:17)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d2d187808685d3c5d3d7c088d5d481d784d5d7d487)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398791477138 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398791477139 2014.04.29 13:11:17)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e4f4e4c1e191e584a4e5b1419494d481a494e484b)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6091          1398791477253 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398791477254 2014.04.29 13:11:17)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcbcbfe8b9eaedaaeaefa8e5bbbab8baeabbbbbae9)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398791553234 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398791553235 2014.04.29 13:12:33)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 909ecd9f99c79187919284cac4979395c6969396c6)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 3247          1398791553385 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398791553386 2014.04.29 13:12:33)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c134f1b194a4c0a1b120e4744194a1a191a491a1f)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(0)(1)(7))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(0)(1)(2)(6)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398791553591 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398791553592 2014.04.29 13:12:33)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f7f9a5a7a6a1a6e1f3a4e3aef0f1f3f1a1f0f0f1a2)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3029          1398791553698 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398791553699 2014.04.29 13:12:33)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 545b055755020443515a450e075207525151025350)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398791553739 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398791553740 2014.04.29 13:12:33)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 838dd28dd6d48294828691d98485d086d5848685d6)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398791553846 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398791553847 2014.04.29 13:12:33)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0ffa2a0f5a7a0e6f4f0e5aaa7f7f3f6a4f7f0f6f5)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6091          1398791553954 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398791553955 2014.04.29 13:12:33)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d530d5e5f0b0c4b0b0e49045a5b595b0b5a5a5b08)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398791567287 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398791567288 2014.04.29 13:12:47)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 77222376792076607675632d237074722171747121)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398791567405 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398791567406 2014.04.29 13:12:47)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e5b1e6b6e5b2b2f3b7e5a0bfb0e2e6e0b3e3e6e3b3)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(6)(9)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 3247          1398791567507 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 41 ))
	(_version va7)
	(_time 1398791567508 2014.04.29 13:12:47)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5206515106040244555c40090a5704545754075451)
	(_entity
		(_time 1398784815539)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_p ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_string \"00"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_q ~STD_LOGIC_VECTOR{1~downto~0}~132 0 43 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_r ~STD_LOGIC_VECTOR{1~downto~0}~134 0 44 (_architecture (_string \"11"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal state_s ~STD_LOGIC_VECTOR{1~downto~0}~136 0 45 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal present_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_signal (_internal next_state ~STD_LOGIC_VECTOR{1~downto~0}~138 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 61 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 89 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 49 (_process (_target(6))(_sensitivity(2)(3)(7)(0)(1))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 60 (_process (_target(4)(5))(_sensitivity(6)(0)(1)(2)))))
			(nxt_state(_architecture 2 0 88 (_process (_simple)(_target(7))(_sensitivity(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(770 )
		(515 )
		(771 )
		(514 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398791567633 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398791567634 2014.04.29 13:12:47)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code cf9acd9acf999ed9cb9cdb96c8c9cbc999c8c8c99a)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3029          1398791567743 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398791567744 2014.04.29 13:12:47)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3c683d396a6a6c2b39322d666f3a6f3a39396a3b38)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398791567795 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398791567796 2014.04.29 13:12:47)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6b3e6a6b6f3c6a7c6a6e79316c6d386e3d6c6e6d3e)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398791567908 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398791567909 2014.04.29 13:12:47)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d88cda8ad58f88cedcd8cd828fdfdbde8cdfd8dedd)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6091          1398791568017 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398791568018 2014.04.29 13:12:48)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45104547161314531316511c424341431342424310)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2317          1398792432699 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792433093 2014.04.29 13:27:13)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f9a8fea9a6afa9effcadeba2a1fcaffffcffacfffa)
	(_entity
		(_time 1398792432690)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(3)(8))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(0)(1)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2006          1398792437525 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398792437526 2014.04.29 13:27:17)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 47411445491046504645531d134044421141444111)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398792437678 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398792437679 2014.04.29 13:27:17)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e3e4e7b0e5b4b4f5b1e3a6b9b6e4e0e6b5e5e0e5b5)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(6)(9)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398792437804 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792437805 2014.04.29 13:27:17)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60676a60363630766534723b386536666566356663)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398792437945 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398792437946 2014.04.29 13:27:17)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code eceae7bfe9babdfae8bff8b5ebeae8eabaebebeab9)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3059          1398792438118 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792438119 2014.04.29 13:27:18)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 989f929795cec88f9d9689c2cb9ecb9e9d9dce9f9c)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_sec))
			((cten)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_min))
			((cten)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398792438177 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398792438178 2014.04.29 13:27:18)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d6d0dc848681d7c1d7d3c48cd1d085d380d1d3d083)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398792438310 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398792438311 2014.04.29 13:27:18)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 535402505504034557534609045450550754535556)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6121          1398792438459 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398792438460 2014.04.29 13:27:18)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe9bdbcefb9bef9b9bcfbb6e8e9ebe9b9e8e8e9ba)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_rot_sec))
			((cten)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_rot_min))
			((cten)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398792565091 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398792565092 2014.04.29 13:29:25)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 91c1cc9e99c69086909385cbc5969294c7979297c7)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398792565209 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398792565210 2014.04.29 13:29:25)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0e5f5c085e5959185c0e4b545b090d0b58080d0858)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(6)(9)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398792565321 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792565322 2014.04.29 13:29:25)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2a287a7f2d2b6d7e2f6920237e2d7d7e7d2e7d78)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398792565427 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398792565428 2014.04.29 13:29:25)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e8b8babbb6beb9feecbbfcb1efeeeceebeefefeebd)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3059          1398792565529 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792565530 2014.04.29 13:29:25)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 46171744451016514348571c154015404343104142)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_sec))
			((cten)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_min))
			((cten)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398792565565 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398792565566 2014.04.29 13:29:25)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 65353465363264726460773f626336603362606330)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398792565668 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398792565669 2014.04.29 13:29:25)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2838080d58582c4d6d2c78885d5d1d486d5d2d4d7)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398792565770 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398792565771 2014.04.29 13:29:25)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6f6f3a3f696e29696c2b6638393b39693838396a)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398792630620 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398792630621 2014.04.29 13:30:30)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 81d1dc8f89d68096808395dbd5868284d7878287d7)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398792630760 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398792630761 2014.04.29 13:30:30)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0e5f5c085e5959185c0e4b545b090d0b58080d0858)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(6)(9)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398792630912 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792630913 2014.04.29 13:30:30)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aafbf9fdadfcfabcaffeb8f1f2affcacafacffaca9)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398792631057 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398792631058 2014.04.29 13:30:31)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 36666733666067203265226f313032306031313063)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000044 55 1803          1398792631246 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398792631247 2014.04.29 13:30:31)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f1a1a0a1a6a6f0e6f0f4e3abf6f7a2f4a7f6f4f7a4)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398792631378 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398792631379 2014.04.29 13:30:31)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e2f2d7f2e292e687a7e6b2429797d782a797e787b)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398792631517 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398792631518 2014.04.29 13:30:31)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5a5d0c0d5c5b1c5c591e530d0c0e0c5c0d0d0c5f)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000049 55 3059          1398792681334 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792681335 2014.04.29 13:31:21)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9dc8c892cccbcd8a98938cc7ce9bce9b9898cb9a99)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_sec))
			((cten)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(cten_min))
			((cten)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 3095          1398792693789 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792693790 2014.04.29 13:31:33)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4e1f4d4c1e181e594b405f141d481d484b4b18494a)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2006          1398792695723 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398792695725 2014.04.29 13:31:35)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code dc8c8f8e868bddcbdddec88688dbdfd98adadfda8a)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398792695854 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398792695855 2014.04.29 13:31:35)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5908525a550e0e4f0b591c030c5e5a5c0f5f5a5f0f)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(6)(9)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398792695958 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792695959 2014.04.29 13:31:35)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e6bde3e6e1e7a1b2e3a5ecefb2e1b1b2b1e2b1b4)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398792696062 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398792696063 2014.04.29 13:31:36)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 24742e20767275322077307d232220227223232271)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3095          1398792696170 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792696171 2014.04.29 13:31:36)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 91c09b9e95c7c186949f80cbc297c2979494c79695)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398792696208 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398792696209 2014.04.29 13:31:36)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b0e0bae4e6e7b1a7b1b5a2eab7b6e3b5e6b7b5b6e5)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398792696320 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398792696321 2014.04.29 13:31:36)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7c7c297c7a7d3b292d38777a2a2e2b792a2d2b28)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398792696432 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398792696433 2014.04.29 13:31:36)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9acac8959dcccb8cccc98ec39d9c9e9ccc9d9d9ccf)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398792826900 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398792826911 2014.04.29 13:33:46)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4919154b491e485e484b5d131d4e4a4c1f4f4a4f1f)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398792827061 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398792827062 2014.04.29 13:33:47)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code d687dd84d58181c084d6938c83d1d5d380d0d5d080)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2))(_read(1)(3)(4)(5)(6)(9)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398792827183 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792827184 2014.04.29 13:33:47)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5302585006050345560741080b5605555655065550)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398792827363 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398792827364 2014.04.29 13:33:47)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code feaef4aefda8afe8faadeaa7f9f8faf8a8f9f9f8ab)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3095          1398792827492 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792827493 2014.04.29 13:33:47)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8bdad985dcdddb9c8e859ad1d88dd88d8e8edd8c8f)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398792827538 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398792827539 2014.04.29 13:33:47)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code b9e9ebede6eeb8aeb8bcabe3bebfeabcefbebcbfec)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398792827829 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398792827830 2014.04.29 13:33:47)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2838080d58582c4d6d2c78885d5d1d486d5d2d4d7)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000051 55 2006          1398792914724 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398792914725 2014.04.29 13:35:14)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f3d3d3a60683e283e3d2b656b383c3a69393c3969)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398792914868 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398792914869 2014.04.29 13:35:14)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code cbc89e9e9c9c9cdd99ca8e919eccc8ce9dcdc8cd9d)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398792915000 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398792915001 2014.04.29 13:35:14)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585a5a5b060e084e5d0c4a03005d0e5e5d5e0d5e5b)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398792915146 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398792915147 2014.04.29 13:35:15)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e4e7e7b7b6b2b5f2e0b7f0bde3e2e0e2b2e3e3e2b1)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3095          1398792915271 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398792915272 2014.04.29 13:35:15)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6163636165373176646f703b326732676464376665)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398792915326 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398792915327 2014.04.29 13:35:15)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9f9c9d909fc89e889e9a8dc59899cc9ac9989a99ca)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398792915444 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398792915445 2014.04.29 13:35:15)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0e0e0a5a5b5c1a080c19565b0b0f0a580b0c0a09)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398792915565 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398792915566 2014.04.29 13:35:15)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 898a8887d6dfd89fdfda9dd08e8f8d8fdf8e8e8fdc)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398793167464 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398793167465 2014.04.29 13:39:27)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8084858e89d78197818294dad4878385d6868386d6)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398793167584 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398793167585 2014.04.29 13:39:27)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ede8bfbebcbabafbbfeca8b7b8eaeee8bbebeeebbb)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398793167689 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398793167690 2014.04.29 13:39:27)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a5f0a595d0c0a4c5f0e4801025f0c5c5f5c0f5c59)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398793167802 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398793167803 2014.04.29 13:39:27)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c8cc999d969e99decc9bdc91cfceccce9ecfcfce9d)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3095          1398793167906 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398793167907 2014.04.29 13:39:27)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3530653035636522303b246f663366333030633231)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398793167947 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398793167948 2014.04.29 13:39:27)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 64603464363365736561763e636237613263616231)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398793168066 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398793168067 2014.04.29 13:39:28)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1d48283d58681c7d5d1c48b86d6d2d785d6d1d7d4)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398793168168 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398793168169 2014.04.29 13:39:28)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3a693b3d686f28686d2a6739383a38683939386b)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000056 55 2121          1398793168287 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398793168288 2014.04.29 13:39:28)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbbeedefbfedebadbfbea9e0e3beedbdbebdeebdb8)
	(_entity
		(_time 1398793168280)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000051 55 2006          1398793301059 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398793301061 2014.04.29 13:41:41)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 50550053590751475152440a045753550656535606)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398793301198 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398793301199 2014.04.29 13:41:41)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dcd8db8e8a8b8bca8edd998689dbdfd98adadfda8a)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398793301313 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398793301314 2014.04.29 13:41:41)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 494d4e4b161f195f4c1d5b12114c1f4f4c4f1c4f4a)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398793301426 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398793301427 2014.04.29 13:41:41)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c6c3c093969097d0c295d29fc1c0c2c090c1c1c093)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3095          1398793301535 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398793301536 2014.04.29 13:41:41)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3337363635656324363d2269603560353636653437)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398793301575 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398793301576 2014.04.29 13:41:41)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 535656500604524452564109545500560554565506)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398793301699 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398793301700 2014.04.29 13:41:41)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cfcbc99a9c989fd9cbcfda9598c8ccc99bc8cfc9ca)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398793301801 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398793301802 2014.04.29 13:41:41)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3839383f6b6c2b6b6e29643a3b393b6b3a3a3b68)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u3 0 59 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__71(_architecture 4 0 71 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__74(_architecture 5 0 74 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__80(_architecture 7 0 80 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__83(_architecture 8 0 83 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000056 55 2121          1398793301908 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398793301909 2014.04.29 13:41:41)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaaeaffdadfcfabcaeafb8f1f2affcacafacffaca9)
	(_entity
		(_time 1398793168279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000044 55 1803          1398794136865 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398794136866 2014.04.29 13:55:36)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0f5f09090f580e180e0a1d5508095c0a59080a095a)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(6)(0))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000057 55 6157          1398794137024 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398794137025 2014.04.29 13:55:37)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abfbadfcaffdfabdfafdbff2acadafadfdacacadfe)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u3 0 59 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__85(_architecture 6 0 85 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__95(_architecture 8 0 95 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000051 55 2006          1398794864083 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398794864084 2014.04.29 14:07:44)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9e989e91c2c99f899f9c8ac4ca999d9bc8989d98c8)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398794864266 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398794864267 2014.04.29 14:07:44)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 595e0f5a550e0e4f0b581c030c5e5a5c0f5f5a5f0f)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398794864409 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398794864410 2014.04.29 14:07:44)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e1b1b5b6b0b6f0e3b2f4bdbee3b0e0e3e0b3e0e5)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000056 55 3323          1398794864537 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398794864538 2014.04.29 14:07:44)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 63653663363532756730773a646567653564646536)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000049 55 3095          1398794864665 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398794864666 2014.04.29 14:07:44)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code dfd88a8d8c898fc8dad1ce858cd98cd9dada89d8db)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1506          1398794865181 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398794865182 2014.04.29 14:07:45)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e4e3b1e5b5b2f4e6e2f7b8b5e5e1e4b6e5e2e4e7)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398794865340 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398794865341 2014.04.29 14:07:45)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8e898f808dd8df98dfd89ad789888a88d8898988db)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u3 0 59 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__85(_architecture 6 0 85 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__95(_architecture 8 0 95 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000056 55 2121          1398794865486 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398794865487 2014.04.29 14:07:45)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a1c1b1d1d4c4a0c1e1f0841421f4c1c1f1c4f1c19)
	(_entity
		(_time 1398793168279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000044 55 1803          1398794905659 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398794905661 2014.04.29 14:08:25)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 04500702565305130501165e030257015203010251)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(6)(0))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(5)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000051 55 2006          1398795120361 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398795120362 2014.04.29 14:12:00)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a5f5f7f2a9f2a4b2a4a7b1fff1a2a6a0f3a3a6a3f3)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398795120488 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398795120489 2014.04.29 14:12:00)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 227326262575753470236778772521277424212474)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398795120603 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398795120604 2014.04.29 14:12:00)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9fce9a909fc9cf899acb8dc4c79ac9999a99ca999c)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000049 55 3095          1398795120712 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398795120713 2014.04.29 14:12:00)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0c5d070a5a5a5c1b09021d565f0a5f0a09095a0b08)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398795120750 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398795120751 2014.04.29 14:12:00)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 2b7b202f2f7c2a3c2a2e39712c2d782e7d2c2e2d7e)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398795120866 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398795120867 2014.04.29 14:12:00)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8f9a0ffa5fff8beaca8bdf2ffafabaefcafa8aead)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6157          1398795120975 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 46 ))
	(_version va7)
	(_time 1398795120976 2014.04.29 14:12:00)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15451f12464344034443014c121311134312121340)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 56 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 57 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 58 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u3 0 59 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u4 0 62 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 63 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 48 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__65(_architecture 2 0 65 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__80(_architecture 5 0 80 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__85(_architecture 6 0 85 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__95(_architecture 8 0 95 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000056 55 2121          1398795121079 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398795121080 2014.04.29 14:12:01)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7322787226252365777661282b7625757675267570)
	(_entity
		(_time 1398793168279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000056 55 3323          1398795121186 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398795121187 2014.04.29 14:12:01)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0b0eab3b6b6b1f6e4b3f4b9e7e6e4e6b6e7e7e6b5)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000051 55 2006          1398796106092 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398796106093 2014.04.29 14:28:26)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 01075407095600160001155b550602045707020757)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398796106323 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398796106324 2014.04.29 14:28:26)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ebece9b8bcbcbcfdb9eaaeb1beece8eebdede8edbd)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398796106453 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398796106454 2014.04.29 14:28:26)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686f6868363e387e6d3c7a33306d3e6e6d6e3d6e6b)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000049 55 3095          1398796106583 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398796106584 2014.04.29 14:28:26)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e5e2e4b6e5b3b5f2e0ebf4bfb6e3b6e3e0e0b3e2e1)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398796106640 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398796106641 2014.04.29 14:28:26)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 232523277674223422263179242570267524262576)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398796106773 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398796106774 2014.04.29 14:28:26)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b7b3e4b5e7e0a6b4b0a5eae7b7b3b6e4b7b0b6b5)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6163          1398796106930 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 62 ))
	(_version va7)
	(_time 1398796106931 2014.04.29 14:28:26)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4a4b4e491a1d5a1d1a58154b4a484a1a4b4b4a19)
	(_entity
		(_time 1398789821283)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 72 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 73 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 74 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u3 0 75 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u4 0 78 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 79 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__81(_architecture 2 0 81 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__101(_architecture 6 0 101 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000056 55 2121          1398796107076 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398796107077 2014.04.29 14:28:27)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d8dfde8a868e88cedcddca8380dd8ededdde8ddedb)
	(_entity
		(_time 1398793168279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000056 55 3323          1398796107203 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398796107204 2014.04.29 14:28:27)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 55535356060304435106410c525351530352525300)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
I 000051 55 2006          1398796119208 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1398796119210 2014.04.29 14:28:39)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 41441143491640564041551b154642441747424717)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 2247          1398796119374 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1398796119375 2014.04.29 14:28:39)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ddd9da8f8c8a8acb8fdc988788daded88bdbdedb8b)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
I 000051 55 2317          1398796119501 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1398796119502 2014.04.29 14:28:39)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 696d6e69363f397f6c3d7b32316c3f6f6c6f3c6f6a)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(8)(3))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(7)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
I 000049 55 3095          1398796119632 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1398796119633 2014.04.29 14:28:39)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6e2e0b5e5b0b6f1e3e8f7bcb5e0b5e0e3e3b0e1e2)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000044 55 1803          1398796119680 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1398796119681 2014.04.29 14:28:39)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 15101012464214021410074f121346104312101340)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
I 000049 55 1506          1398796119823 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1398796119824 2014.04.29 14:28:39)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1a5a7f6a5f6f1b7a5a1b4fbf6a6a2a7f5a6a1a7a4)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
I 000057 55 6163          1398796119955 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 62 ))
	(_version va7)
	(_time 1398796119956 2014.04.29 14:28:39)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2b2a2a2d787f387e783a7729282a28782929287b)
	(_entity
		(_time 1398796119943)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 72 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 73 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 74 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u3 0 75 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u4 0 78 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 79 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__81(_architecture 2 0 81 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__91(_architecture 4 0 91 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__101(_architecture 6 0 101 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__106(_architecture 7 0 106 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
	)
	(_model . count_down_timer 9 -1
	)
)
I 000056 55 2121          1398796120145 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398796120146 2014.04.29 14:28:40)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9edecbab6bfb9ffedecfbb2b1ecbfefecefbcefea)
	(_entity
		(_time 1398793168279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
I 000056 55 3323          1398796120269 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1398796120270 2014.04.29 14:28:40)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 66636d66363037706235723f616062603061616033)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
V 000051 55 2006          1399385378985 behavioral
(_unit VHDL (minutes_counter 0 29 (behavioral 0 44 ))
	(_version va7)
	(_time 1399385378986 2014.05.06 10:09:38)
	(_source (\./../src/minutes_counter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcb2ece8e6ebbdabbdbca8e6e8bbbfb9eababfbaea)
	(_entity
		(_time 1398784690314)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{3~downto~0}~12 0 38 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{3~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_variable (_internal min_counts ~UNSIGNED{3~downto~0}~13 0 47 (_process 0 )))
		(_process
			(cnt_int(_architecture 0 0 46 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2))(_read(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(50463234 )
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 2247          1399385379355 dataflow
(_unit VHDL (seconds_counter 0 10 (dataflow 0 24 ))
	(_version va7)
	(_time 1399385379356 2014.05.06 10:09:39)
	(_source (\./../src/seconds_counter.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 323d37373565652460337768673531376434313464)
	(_entity
		(_time 1398791476650)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clr_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal en_cnt1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal en_cnt2 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_port (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{5~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~UNSIGNED{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal count_sec ~UNSIGNED{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_process
			(scount(_architecture 0 0 27 (_process (_simple)(_target(7)(9))(_sensitivity(0)(2)(4))(_read(1)(3)(5)(6)(9)))))
			(line__76(_architecture 1 0 76 (_assignment (_simple)(_alias((q)(count_sec)))(_target(8))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 514 )
		(33751811 515 )
		(33751811 771 )
		(33686018 770 )
	)
	(_model . dataflow 2 -1
	)
)
V 000051 55 2317          1399385379469 behavioral
(_unit VHDL (rotary_encoder_decoder_fsm 0 28 (behavioral 0 42 ))
	(_version va7)
	(_time 1399385379470 2014.05.06 10:09:39)
	(_source (\./../src/rotary_encoder_decoder_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0afa4f7f6f6f0b6a5f4b2fbf8a5f6a6a5a6f5a6a3)
	(_entity
		(_time 1398792432689)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal direction_changed ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal state 0 43 (_enum1 state_a state_b state_c state_d (_to (i 0)(i 3)))))
		(_signal (_internal present_state state 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_variable (_internal output ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_process 1 )))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal input ~STD_LOGIC_VECTOR{1~downto~0}~13 0 74 (_process 2 )))
		(_process
			(state_reg(_architecture 0 0 47 (_process (_target(7))(_sensitivity(2)(3)(8))(_dssslsensitivity 1))))
			(outputs(_architecture 1 0 58 (_process (_simple)(_target(4)(5)(6))(_sensitivity(7)))))
			(nxt_state(_architecture 2 0 73 (_process (_simple)(_target(8))(_sensitivity(0)(1)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(133122 )
		(197378 )
		(197123 )
		(131586 )
	)
	(_model . behavioral 3 -1
	)
)
V 000049 55 3095          1399385379570 dataflow
(_unit VHDL (settable_timer 0 5 (dataflow 1 18 ))
	(_version va7)
	(_time 1399385379571 2014.05.06 10:09:39)
	(_source (\./../src/c_timer.vhd\(\./../src/settable_timer.vhd\)))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 0d02090b5c5b5d1a08031c575e0b5e0b08085b0a09)
	(_entity
		(_time 1398784876948)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation u0 1 21 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(cten_sec))
			((en_cnt2)((i 3)))
			((en_out)(en_out))
			((q)(seconds))
		)
	)
	(_instantiation u1 1 22 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(cten_min))
			((en_cnt2)((i 3)))
			((minutes_nonzero)(minutes_nonzero))
			((q)(minutes))
		)
	)
	(_instantiation u2 1 23 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_sec))
			((up)(up_sec))
		)
	)
	(_instantiation u3 1 24 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_min))
			((up)(up_min))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_out ))))
		(_signal (_internal cten_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal cten_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal en_out ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_signal (_internal minutes_nonzero ~extieee.std_logic_1164.STD_LOGIC 1 19 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000044 55 1803          1399385379615 fsm
(_unit VHDL (control_unit 0 5 (fsm 0 15 ))
	(_version va7)
	(_time 1399385379616 2014.05.06 10:09:39)
	(_source (\./../src/fsm.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3c323839396b3d2b3d392e663b3a6f396a3b393a69)
	(_entity
		(_time 1398786474065)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal mode ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal state 0 16 (_enum1 idle set arm run run2 (_to (i 0)(i 4)))))
		(_signal (_internal present_state state 0 17 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 17 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 19 (_process (_target(5))(_sensitivity(1)(0)(6))(_dssslsensitivity 1))))
			(inhib_output(_architecture 1 0 30 (_process (_simple)(_target(4))(_sensitivity(5)))))
			(nxt_state(_architecture 2 0 42 (_process (_simple)(_target(6))(_sensitivity(2)(3)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . fsm 3 -1
	)
)
V 000049 55 1506          1399385379724 pedgefsm
(_unit VHDL (pedgefsm 0 28 (pedgefsm 0 37 ))
	(_version va7)
	(_time 1399385379725 2014.05.06 10:09:39)
	(_source (\./../src/pedgefsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9a6aefea5fef9bfada9bcf3feaeaaaffdaea9afac)
	(_entity
		(_time 1398788916849)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in )(_event))))
		(_port (_internal a_pe ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal state 0 38 (_enum1 state_a state_b state_c (_to (i 0)(i 2)))))
		(_signal (_internal present_state state 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state 0 39 (_architecture (_uni ))))
		(_process
			(state_reg(_architecture 0 0 41 (_process (_target(4))(_sensitivity(1)(2)(5))(_dssslsensitivity 2))))
			(outputs(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4)))))
			(nxt_state(_architecture 2 0 56 (_process (_simple)(_target(5))(_sensitivity(0)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . pedgefsm 3 -1
	)
)
V 000057 55 6382          1399385379829 count_down_timer
(_unit VHDL (count_down_timer 0 28 (count_down_timer 0 62 ))
	(_version va7)
	(_time 1399385379830 2014.05.06 10:09:39)
	(_source (\./../src/count_down_timer.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06080d00565057105500125f010002005001010053)
	(_entity
		(_time 1398796119942)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u0 0 73 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ai))
			((b)(bi))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_sec))
			((up)(up_rot_sec))
		)
	)
	(_instantiation u1 0 74 (_entity . seconds_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_sec))
			((direction_changed)((i 2)))
			((en_cnt1)(en_cnt1_sec))
			((en_cnt2)(en_cnt2_sec))
			((en_out)(en_out_sec))
			((q)(sec))
		)
	)
	(_instantiation u2 0 75 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(ao))
			((b)(bo))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((direction_changed)(_open))
			((cten)(cten_rot_min))
			((up)(up_rot_min))
		)
	)
	(_instantiation u3 0 76 (_entity . minutes_counter)
		(_port
			((rst_bar)(rst_bar))
			((clr_bar)((i 3)))
			((clk)(clk))
			((up)(up_min))
			((en_cnt1)(en_cnt1_min))
			((en_cnt2)(en_cnt2_min))
			((minutes_nonzero)(min_non_zero))
			((q)(min))
		)
	)
	(_instantiation u4 0 79 (_entity . pedgefsm)
		(_port
			((a)(seconds_clk))
			((rst_bar)(rst_bar))
			((clk)(clk))
			((a_pe)(sec_clk_edge))
		)
	)
	(_instantiation u5 0 80 (_entity . control_unit)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((s)(s))
			((set_arm)(set_arm))
			((mode)(fsm_out))
		)
	)
	(_object
		(_port (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41 (_entity (_out ))))
		(_signal (_internal up_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal en_out_sec ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal sec ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal up_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal en_cnt1_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal en_cnt2_min ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal min_non_zero ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal min ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal cten_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal up_rot_sec ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal cten_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal up_rot_min ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal fsm_out ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal sec_clk_edge ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal flag ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_process
			(line__77(_architecture 0 0 77 (_assignment (_simple)(_alias((minutes)(min)))(_target(11))(_sensitivity(21)))))
			(line__78(_architecture 1 0 78 (_assignment (_simple)(_alias((seconds)(sec)))(_target(10))(_sensitivity(16)))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_target(13))(_sensitivity(22)(26)(27)))))
			(line__87(_architecture 3 0 87 (_assignment (_simple)(_target(14))(_sensitivity(20)(26)))))
			(line__92(_architecture 4 0 92 (_assignment (_simple)(_target(12))(_sensitivity(23)(26)))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_target(18))(_sensitivity(24)(26)(27)))))
			(line__102(_architecture 6 0 102 (_assignment (_simple)(_target(19))(_sensitivity(15)(26)))))
			(line__107(_architecture 7 0 107 (_assignment (_simple)(_target(17))(_sensitivity(25)(26)))))
			(line__112(_architecture 8 0 112 (_assignment (_simple)(_target(28))(_sensitivity(16)(21)(26)))))
			(line__117(_architecture 9 0 117 (_assignment (_simple)(_target(9))(_sensitivity(16)(21)(26)(28)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(770 )
		(771 )
		(33686018 )
		(33686018 514 )
		(33751811 771 )
	)
	(_model . count_down_timer 10 -1
	)
)
V 000056 55 2121          1399385379939 tb_architecture
(_unit VHDL (rotary_encoder_decoder_fsm_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1399385379940 2014.05.06 10:09:39)
	(_source (\./../src/rotary_encoder_decoder_fsm_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 747b7e75262224627071662f2c7122727172217277)
	(_entity
		(_time 1398793168279)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 28 (_entity . rotary_encoder_decoder_fsm)
		(_port
			((a)(a))
			((b)(b))
			((clk)(clk))
			((rst_bar)(rst_bar))
			((cten)(cten))
			((up)(up))
		)
	)
	(_object
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal cten ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 21 (_architecture (_uni ((i 0))))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 22 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 23 (_architecture (_code 3))))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(3)))))
			(clock(_architecture 1 0 40 (_process (_wait_for)(_target(2))(_read(2)(6)))))
			(stim(_architecture 2 0 49 (_process (_wait_for)(_target(0)(1)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 4 -1
	)
)
V 000056 55 3323          1399385380049 tb_architecture
(_unit VHDL (count_down_timer_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1399385380050 2014.05.06 10:09:40)
	(_source (\./../src/count_down_timer_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f0fefba0a6a6a1e6f4a3e4a9f7f6f4f6a6f7f7f6a5)
	(_entity
		(_time 1398784876897)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_instantiation UUT 0 37 (_entity . count_down_timer)
		(_port
			((rst_bar)(rst_bar))
			((clk)(clk))
			((ai)(ai))
			((bi)(bi))
			((ao)(ao))
			((bo)(bo))
			((s)(s))
			((set_arm)(set_arm))
			((seconds_clk)(seconds_clk))
			((alarm)(alarm))
			((seconds)(seconds))
			((minutes)(minutes))
		)
	)
	(_object
		(_signal (_internal rst_bar ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ai ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal bi ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ao ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal bo ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal set_arm ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_signal (_internal seconds_clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal alarm ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal minutes ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_constant (_internal half_period ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_constant (_internal rotary_quarter_period ~extSTD.STANDARD.TIME 0 29 (_architecture (_code 4))))
		(_constant (_internal half_period_second ~extSTD.STANDARD.TIME 0 30 (_architecture (_code 5))))
		(_signal (_internal end_sim ~extSTD.STANDARD.BOOLEAN 0 32 (_architecture (_uni ((i 0))))))
		(_process
			(line__54(_architecture 0 0 54 (_assignment (_simple)(_target(0)))))
			(clock(_architecture 1 0 57 (_process (_wait_for)(_target(1))(_read(1)(12)))))
			(seconds_clock(_architecture 2 0 71 (_process (_wait_for)(_target(8))(_read(8)(12)))))
			(stim(_architecture 3 0 81 (_process (_wait_for)(_target(2)(3)(4)(5)(6)(7)(12))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . tb_architecture 6 -1
	)
)
