<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xhwicap_clb_lut.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xhwicap_clb_lut.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains bit information about the CLB LUT resource. This header file can be used with the XHwIcap_GetClbBits() and XHwIcap_SetClbBits() functions.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a bjb  11/14/03 First release
 1.01a bjb  04/10/06 V4 Support
 2.00a ecm  10/20/07 V5 Support
 4.00a hvm  11/13/09 V6 Support
 </pre> 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#5f0bf16020f7a83f98c59dce519b9286">XHI_CLB_LUT_F</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#28049581864dc715c6571df7b093f5b8">XHI_CLB_LUT_G</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">const XHwIcap_ClbLut&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#836163d6755e10cbf70fe13099100634">XHI_CLB_LUT</a></td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="5f0bf16020f7a83f98c59dce519b9286"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHI_CLB_LUT_F" ref="5f0bf16020f7a83f98c59dce519b9286" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CLB_LUT_F&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Index into SLICE and MODE for F LUT.     </td>
  </tr>
</table>
<a class="anchor" name="28049581864dc715c6571df7b093f5b8"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHI_CLB_LUT_G" ref="28049581864dc715c6571df7b093f5b8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CLB_LUT_G&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Index into SLICE and MODE for G LUT.     </td>
  </tr>
</table>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="836163d6755e10cbf70fe13099100634"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHI_CLB_LUT" ref="836163d6755e10cbf70fe13099100634" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const XHwIcap_ClbLut <a class="el" href="xhwicap__clb__lut_8h.html#836163d6755e10cbf70fe13099100634">XHI_CLB_LUT</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This structure defines the Look Up Tables, or <em>LUTs</em>. in the Virtex4 CLB. Note that there are 8 16-bit LUTs, the F and G LUTs in Slice 0, 1, 2 and 3. These LUTs can take any arbitrary bit pattern.<p>
Note, that DUAL_PORT mode cannot be configured here. Thats because it is essentially always in effect. But, it can only be used in the top two slices (2 and 3) using the address lines from the bottom two slices (0 and 1) for the write address. Although you can technically put the bottom two slice LUTs in dual port mode in the fpga_editor, the read and write addresses will always be the same. This is different from the Virtex where the two LUTs in a slice were combined to make a dual port RAM. In Virtex4, every LUT is dual ported, but only the top two have different read/write addresses.     </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
