0.7
2020.1
May 27 2020
20:09:33
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/cpuRiscv/cpuRiscv.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/sim/testbench.v,1609481525,verilog,,,,testbench,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v,1609487257,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,cache_d,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_i.v,1609487066,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v,,cache_i,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/block_ram/block_ram.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cache_d.v,,dual_port_ram_sync;single_port_ram_sync,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v,,fifo,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v,,uart,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_baud_clk.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v,,uart_baud_clk,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_rx.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v,,uart_rx,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart_tx.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/sim/testbench.v,,uart_tx,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,1609486672,verilog,,,,,,,,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/cpu.v,1609488311,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v,,cpu,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_branch.v,1609487160,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,ctrl_branch,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_ram.v,1609487190,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,ctrl_ram,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ctrl_stall.v,1609486948,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/fifo/fifo.v,,ctrl_stall,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/hci.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v,,hci,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/ram.v,1609485636,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v,,ram,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_ex_mem.v,1609485649,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v,,reg_ex_mem,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_file.v,1609485680,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v,,reg_file,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_id_ex.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v,,reg_id_ex,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_if_id.v,1609487323,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v,,reg_if_id,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_mem_wb.v,1609485690,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v,,reg_mem_wb,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/reg_pc.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v,,reg_pc,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/riscv_top.v,1609481374,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v,,riscv_top,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_ex.v,1609487801,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,stage_ex,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_id.v,1609487471,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,stage_id,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_if.v,1609487300,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v,,stage_if,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_mem.v,1609488131,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/config.v,stage_mem,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/stage_wb.v,1609488148,verilog,,C:/Users/Anoxiacxy/Documents/Github/CPU-RISCV/riscv/src/common/uart/uart.v,,stage_wb,,,../../../../../riscv/ctrl;../../../../../riscv/sys,,,,,
