###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       307221   # Number of WRITE/WRITEP commands
num_reads_done                 =      1183052   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       944221   # Number of read row buffer hits
num_read_cmds                  =      1183050   # Number of READ/READP commands
num_writes_done                =       307250   # Number of read requests issued
num_write_row_hits             =       256116   # Number of write row buffer hits
num_act_cmds                   =       292026   # Number of ACT commands
num_pre_cmds                   =       291997   # Number of PRE commands
num_ondemand_pres              =       266563   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516338   # Cyles of rank active rank.0
rank_active_cycles.1           =      9333263   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483662   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       666737   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1429379   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24819   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3413   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1691   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1955   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1949   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2850   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          917   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          544   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          677   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22130   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           66   # Write cmd latency (cycles)
write_latency[20-39]           =          470   # Write cmd latency (cycles)
write_latency[40-59]           =          530   # Write cmd latency (cycles)
write_latency[60-79]           =          791   # Write cmd latency (cycles)
write_latency[80-99]           =         1322   # Write cmd latency (cycles)
write_latency[100-119]         =         1968   # Write cmd latency (cycles)
write_latency[120-139]         =         2969   # Write cmd latency (cycles)
write_latency[140-159]         =         4335   # Write cmd latency (cycles)
write_latency[160-179]         =         5683   # Write cmd latency (cycles)
write_latency[180-199]         =         6921   # Write cmd latency (cycles)
write_latency[200-]            =       282166   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       298818   # Read request latency (cycles)
read_latency[40-59]            =       115120   # Read request latency (cycles)
read_latency[60-79]            =       124650   # Read request latency (cycles)
read_latency[80-99]            =        75645   # Read request latency (cycles)
read_latency[100-119]          =        61690   # Read request latency (cycles)
read_latency[120-139]          =        52366   # Read request latency (cycles)
read_latency[140-159]          =        41336   # Read request latency (cycles)
read_latency[160-179]          =        34864   # Read request latency (cycles)
read_latency[180-199]          =        30067   # Read request latency (cycles)
read_latency[200-]             =       348489   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.53365e+09   # Write energy
read_energy                    =  4.77006e+09   # Read energy
act_energy                     =  7.98983e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.32158e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.20034e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93819e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82396e+09   # Active standby energy rank.1
average_read_latency           =      202.264   # Average read request latency (cycles)
average_interarrival           =      6.70995   # Average request interarrival latency (cycles)
total_energy                   =  2.01217e+10   # Total energy (pJ)
average_power                  =      2012.17   # Average power (mW)
average_bandwidth              =      12.7172   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       298673   # Number of WRITE/WRITEP commands
num_reads_done                 =      1175954   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       906858   # Number of read row buffer hits
num_read_cmds                  =      1175956   # Number of READ/READP commands
num_writes_done                =       298689   # Number of read requests issued
num_write_row_hits             =       246781   # Number of write row buffer hits
num_act_cmds                   =       323298   # Number of ACT commands
num_pre_cmds                   =       323269   # Number of PRE commands
num_ondemand_pres              =       299202   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9435605   # Cyles of rank active rank.0
rank_active_cycles.1           =      9383436   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       564395   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       616564   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1413066   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25369   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3565   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1722   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2029   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1921   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2829   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          893   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          533   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          671   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22071   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           68   # Write cmd latency (cycles)
write_latency[20-39]           =          462   # Write cmd latency (cycles)
write_latency[40-59]           =          465   # Write cmd latency (cycles)
write_latency[60-79]           =          619   # Write cmd latency (cycles)
write_latency[80-99]           =         1033   # Write cmd latency (cycles)
write_latency[100-119]         =         1576   # Write cmd latency (cycles)
write_latency[120-139]         =         2505   # Write cmd latency (cycles)
write_latency[140-159]         =         3606   # Write cmd latency (cycles)
write_latency[160-179]         =         4781   # Write cmd latency (cycles)
write_latency[180-199]         =         6191   # Write cmd latency (cycles)
write_latency[200-]            =       277367   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       286167   # Read request latency (cycles)
read_latency[40-59]            =       108665   # Read request latency (cycles)
read_latency[60-79]            =       125756   # Read request latency (cycles)
read_latency[80-99]            =        74803   # Read request latency (cycles)
read_latency[100-119]          =        62220   # Read request latency (cycles)
read_latency[120-139]          =        53284   # Read request latency (cycles)
read_latency[140-159]          =        42201   # Read request latency (cycles)
read_latency[160-179]          =        35625   # Read request latency (cycles)
read_latency[180-199]          =        30968   # Read request latency (cycles)
read_latency[200-]             =       356261   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49098e+09   # Write energy
read_energy                    =  4.74145e+09   # Read energy
act_energy                     =  8.84543e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.7091e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.95951e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88782e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85526e+09   # Active standby energy rank.1
average_read_latency           =      208.998   # Average read request latency (cycles)
average_interarrival           =      6.78118   # Average request interarrival latency (cycles)
total_energy                   =  2.01316e+10   # Total energy (pJ)
average_power                  =      2013.16   # Average power (mW)
average_bandwidth              =      12.5836   # Average bandwidth
