// Seed: 1380087350
`define pp_15 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output id_15;
  inout id_14;
  output id_13;
  output id_12;
  inout id_11;
  input id_10;
  inout id_9;
  input id_8;
  inout id_7;
  input id_6;
  inout id_5;
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  specify
    (id_15 => id_16) = (1  : id_7  : 1, 1  : id_15  : id_3);
    if (id_6 && 1) (posedge id_17 => (id_18 +: 1)) = (id_14, id_16);
    if (id_8) (posedge id_19 => (id_20 +: 1)) = (1, 1);
  endspecify
endmodule
