
node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000008a  00800200  00001dda  00001e6e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001dda  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000032  0080028a  0080028a  00001ef8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001ef8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000438  00000000  00000000  00001f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002d51  00000000  00000000  0000238c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000016ea  00000000  00000000  000050dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002007  00000000  00000000  000067c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000a2c  00000000  00000000  000087d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a57  00000000  00000000  000091fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001943  00000000  00000000  00009c53  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000380  00000000  00000000  0000b596  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	9c c4       	rjmp	.+2360   	; 0x962 <__vector_10>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d5 c3       	rjmp	.+1962   	; 0x82c <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	78 c7       	rjmp	.+3824   	; 0xf8e <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e2 07       	cpc	r30, r18
      e6:	34 08       	sbc	r3, r4
      e8:	34 08       	sbc	r3, r4
      ea:	34 08       	sbc	r3, r4
      ec:	34 08       	sbc	r3, r4
      ee:	34 08       	sbc	r3, r4
      f0:	34 08       	sbc	r3, r4
      f2:	34 08       	sbc	r3, r4
      f4:	e2 07       	cpc	r30, r18
      f6:	34 08       	sbc	r3, r4
      f8:	34 08       	sbc	r3, r4
      fa:	34 08       	sbc	r3, r4
      fc:	34 08       	sbc	r3, r4
      fe:	34 08       	sbc	r3, r4
     100:	34 08       	sbc	r3, r4
     102:	34 08       	sbc	r3, r4
     104:	e4 07       	cpc	r30, r20
     106:	34 08       	sbc	r3, r4
     108:	34 08       	sbc	r3, r4
     10a:	34 08       	sbc	r3, r4
     10c:	34 08       	sbc	r3, r4
     10e:	34 08       	sbc	r3, r4
     110:	34 08       	sbc	r3, r4
     112:	34 08       	sbc	r3, r4
     114:	34 08       	sbc	r3, r4
     116:	34 08       	sbc	r3, r4
     118:	34 08       	sbc	r3, r4
     11a:	34 08       	sbc	r3, r4
     11c:	34 08       	sbc	r3, r4
     11e:	34 08       	sbc	r3, r4
     120:	34 08       	sbc	r3, r4
     122:	34 08       	sbc	r3, r4
     124:	e4 07       	cpc	r30, r20
     126:	34 08       	sbc	r3, r4
     128:	34 08       	sbc	r3, r4
     12a:	34 08       	sbc	r3, r4
     12c:	34 08       	sbc	r3, r4
     12e:	34 08       	sbc	r3, r4
     130:	34 08       	sbc	r3, r4
     132:	34 08       	sbc	r3, r4
     134:	34 08       	sbc	r3, r4
     136:	34 08       	sbc	r3, r4
     138:	34 08       	sbc	r3, r4
     13a:	34 08       	sbc	r3, r4
     13c:	34 08       	sbc	r3, r4
     13e:	34 08       	sbc	r3, r4
     140:	34 08       	sbc	r3, r4
     142:	34 08       	sbc	r3, r4
     144:	30 08       	sbc	r3, r0
     146:	34 08       	sbc	r3, r4
     148:	34 08       	sbc	r3, r4
     14a:	34 08       	sbc	r3, r4
     14c:	34 08       	sbc	r3, r4
     14e:	34 08       	sbc	r3, r4
     150:	34 08       	sbc	r3, r4
     152:	34 08       	sbc	r3, r4
     154:	0d 08       	sbc	r0, r13
     156:	34 08       	sbc	r3, r4
     158:	34 08       	sbc	r3, r4
     15a:	34 08       	sbc	r3, r4
     15c:	34 08       	sbc	r3, r4
     15e:	34 08       	sbc	r3, r4
     160:	34 08       	sbc	r3, r4
     162:	34 08       	sbc	r3, r4
     164:	34 08       	sbc	r3, r4
     166:	34 08       	sbc	r3, r4
     168:	34 08       	sbc	r3, r4
     16a:	34 08       	sbc	r3, r4
     16c:	34 08       	sbc	r3, r4
     16e:	34 08       	sbc	r3, r4
     170:	34 08       	sbc	r3, r4
     172:	34 08       	sbc	r3, r4
     174:	01 08       	sbc	r0, r1
     176:	34 08       	sbc	r3, r4
     178:	34 08       	sbc	r3, r4
     17a:	34 08       	sbc	r3, r4
     17c:	34 08       	sbc	r3, r4
     17e:	34 08       	sbc	r3, r4
     180:	34 08       	sbc	r3, r4
     182:	34 08       	sbc	r3, r4
     184:	1f 08       	sbc	r1, r15

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea ed       	ldi	r30, 0xDA	; 218
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 38       	cpi	r26, 0x8A	; 138
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	aa e8       	ldi	r26, 0x8A	; 138
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 3b       	cpi	r26, 0xBC	; 188
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	11 d4       	rcall	.+2082   	; 0x9e4 <main>
     1c2:	0c 94 eb 0e 	jmp	0x1dd6	; 0x1dd6 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <controller_error>:
	}
	else if (u < -128) {
		u = -128;
	}
	return u;
}
     1c8:	86 1b       	sub	r24, r22
     1ca:	97 0b       	sbc	r25, r23
     1cc:	08 95       	ret

000001ce <controller_position>:

int16_t controller_position(uint8_t reference) {
     1ce:	2f 92       	push	r2
     1d0:	3f 92       	push	r3
     1d2:	4f 92       	push	r4
     1d4:	5f 92       	push	r5
     1d6:	6f 92       	push	r6
     1d8:	7f 92       	push	r7
     1da:	8f 92       	push	r8
     1dc:	9f 92       	push	r9
     1de:	af 92       	push	r10
     1e0:	bf 92       	push	r11
     1e2:	cf 92       	push	r12
     1e4:	df 92       	push	r13
     1e6:	ef 92       	push	r14
     1e8:	ff 92       	push	r15
     1ea:	0f 93       	push	r16
     1ec:	1f 93       	push	r17
     1ee:	cf 93       	push	r28
     1f0:	df 93       	push	r29
     1f2:	00 d0       	rcall	.+0      	; 0x1f4 <controller_position+0x26>
     1f4:	00 d0       	rcall	.+0      	; 0x1f6 <controller_position+0x28>
     1f6:	cd b7       	in	r28, 0x3d	; 61
     1f8:	de b7       	in	r29, 0x3e	; 62
     1fa:	f8 2e       	mov	r15, r24
	measurement -= encoder_read(1);  // accumulating measured value
     1fc:	00 91 94 02 	lds	r16, 0x0294
     200:	10 91 95 02 	lds	r17, 0x0295
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	3f d2       	rcall	.+1150   	; 0x686 <encoder_read>
     208:	08 1b       	sub	r16, r24
     20a:	19 0b       	sbc	r17, r25
     20c:	10 93 95 02 	sts	0x0295, r17
     210:	00 93 94 02 	sts	0x0294, r16
		return (ref - meas);
	}
}

int16_t controller_transfom_position() {
	return (measurement / 36);
     214:	80 91 94 02 	lds	r24, 0x0294
     218:	90 91 95 02 	lds	r25, 0x0295
     21c:	64 e2       	ldi	r22, 0x24	; 36
     21e:	70 e0       	ldi	r23, 0x00	; 0
     220:	0e 94 87 0a 	call	0x150e	; 0x150e <__divmodhi4>
	return u;
}

int16_t controller_position(uint8_t reference) {
	measurement -= encoder_read(1);  // accumulating measured value
	position = controller_transfom_position();
     224:	70 93 93 02 	sts	0x0293, r23
     228:	60 93 92 02 	sts	0x0292, r22
	prev_error = error;
     22c:	00 91 8e 02 	lds	r16, 0x028E
     230:	10 91 8f 02 	lds	r17, 0x028F
     234:	10 93 8b 02 	sts	0x028B, r17
     238:	00 93 8a 02 	sts	0x028A, r16
	error = controller_error(reference, position);
     23c:	60 91 92 02 	lds	r22, 0x0292
     240:	70 91 93 02 	lds	r23, 0x0293
     244:	8f 2d       	mov	r24, r15
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	bf df       	rcall	.-130    	; 0x1c8 <controller_error>
     24a:	9e 83       	std	Y+6, r25	; 0x06
     24c:	8d 83       	std	Y+5, r24	; 0x05
     24e:	90 93 8f 02 	sts	0x028F, r25
     252:	80 93 8e 02 	sts	0x028E, r24
	error_i += error;
     256:	80 91 8c 02 	lds	r24, 0x028C
     25a:	90 91 8d 02 	lds	r25, 0x028D
     25e:	2d 81       	ldd	r18, Y+5	; 0x05
     260:	3e 81       	ldd	r19, Y+6	; 0x06
     262:	82 0f       	add	r24, r18
     264:	93 1f       	adc	r25, r19
	
	if (error_i > 120) {  // anti-windup prevention
     266:	89 37       	cpi	r24, 0x79	; 121
     268:	91 05       	cpc	r25, r1
     26a:	3c f0       	brlt	.+14     	; 0x27a <controller_position+0xac>
		error_i = 120;
     26c:	88 e7       	ldi	r24, 0x78	; 120
     26e:	90 e0       	ldi	r25, 0x00	; 0
     270:	90 93 8d 02 	sts	0x028D, r25
     274:	80 93 8c 02 	sts	0x028C, r24
     278:	0f c0       	rjmp	.+30     	; 0x298 <controller_position+0xca>
	}
	else if (error_i < -120) {
     27a:	88 38       	cpi	r24, 0x88	; 136
     27c:	3f ef       	ldi	r19, 0xFF	; 255
     27e:	93 07       	cpc	r25, r19
     280:	2c f0       	brlt	.+10     	; 0x28c <controller_position+0xbe>
int16_t controller_position(uint8_t reference) {
	measurement -= encoder_read(1);  // accumulating measured value
	position = controller_transfom_position();
	prev_error = error;
	error = controller_error(reference, position);
	error_i += error;
     282:	90 93 8d 02 	sts	0x028D, r25
     286:	80 93 8c 02 	sts	0x028C, r24
     28a:	06 c0       	rjmp	.+12     	; 0x298 <controller_position+0xca>
	
	if (error_i > 120) {  // anti-windup prevention
		error_i = 120;
	}
	else if (error_i < -120) {
		error_i = -120;
     28c:	88 e8       	ldi	r24, 0x88	; 136
     28e:	9f ef       	ldi	r25, 0xFF	; 255
     290:	90 93 8d 02 	sts	0x028D, r25
     294:	80 93 8c 02 	sts	0x028C, r24
	}
	
	float u_f = K_p*error + K_i*error_i + (K_d*(error - prev_error))/(dt);
     298:	40 90 12 02 	lds	r4, 0x0212
     29c:	50 90 13 02 	lds	r5, 0x0213
     2a0:	60 90 14 02 	lds	r6, 0x0214
     2a4:	70 90 15 02 	lds	r7, 0x0215
     2a8:	20 90 8c 02 	lds	r2, 0x028C
     2ac:	30 90 8d 02 	lds	r3, 0x028D
     2b0:	80 90 0e 02 	lds	r8, 0x020E
     2b4:	90 90 0f 02 	lds	r9, 0x020F
     2b8:	a0 90 10 02 	lds	r10, 0x0210
     2bc:	b0 90 11 02 	lds	r11, 0x0211
     2c0:	c0 90 0a 02 	lds	r12, 0x020A
     2c4:	d0 90 0b 02 	lds	r13, 0x020B
     2c8:	e0 90 0c 02 	lds	r14, 0x020C
     2cc:	f0 90 0d 02 	lds	r15, 0x020D
     2d0:	80 91 06 02 	lds	r24, 0x0206
     2d4:	90 91 07 02 	lds	r25, 0x0207
     2d8:	a0 91 08 02 	lds	r26, 0x0208
     2dc:	b0 91 09 02 	lds	r27, 0x0209
     2e0:	89 83       	std	Y+1, r24	; 0x01
     2e2:	9a 83       	std	Y+2, r25	; 0x02
     2e4:	ab 83       	std	Y+3, r26	; 0x03
     2e6:	bc 83       	std	Y+4, r27	; 0x04
	int16_t u = (int16_t) (u_f + 0.5);
	
	if (error < 3 && error > -3) {  // deadband
     2e8:	8d 81       	ldd	r24, Y+5	; 0x05
     2ea:	9e 81       	ldd	r25, Y+6	; 0x06
     2ec:	02 96       	adiw	r24, 0x02	; 2
     2ee:	05 97       	sbiw	r24, 0x05	; 5
     2f0:	08 f4       	brcc	.+2      	; 0x2f4 <controller_position+0x126>
     2f2:	3e c0       	rjmp	.+124    	; 0x370 <controller_position+0x1a2>
	}
	else if (error_i < -120) {
		error_i = -120;
	}
	
	float u_f = K_p*error + K_i*error_i + (K_d*(error - prev_error))/(dt);
     2f4:	ad 81       	ldd	r26, Y+5	; 0x05
     2f6:	be 81       	ldd	r27, Y+6	; 0x06
     2f8:	bd 01       	movw	r22, r26
     2fa:	88 27       	eor	r24, r24
     2fc:	77 fd       	sbrc	r23, 7
     2fe:	80 95       	com	r24
     300:	98 2f       	mov	r25, r24
     302:	ee d7       	rcall	.+4060   	; 0x12e0 <__floatsisf>
     304:	a3 01       	movw	r20, r6
     306:	92 01       	movw	r18, r4
     308:	0e 94 24 0a 	call	0x1448	; 0x1448 <__mulsf3>
     30c:	2b 01       	movw	r4, r22
     30e:	3c 01       	movw	r6, r24
     310:	b1 01       	movw	r22, r2
     312:	88 27       	eor	r24, r24
     314:	77 fd       	sbrc	r23, 7
     316:	80 95       	com	r24
     318:	98 2f       	mov	r25, r24
     31a:	e2 d7       	rcall	.+4036   	; 0x12e0 <__floatsisf>
     31c:	a5 01       	movw	r20, r10
     31e:	94 01       	movw	r18, r8
     320:	0e 94 24 0a 	call	0x1448	; 0x1448 <__mulsf3>
     324:	9b 01       	movw	r18, r22
     326:	ac 01       	movw	r20, r24
     328:	c3 01       	movw	r24, r6
     32a:	b2 01       	movw	r22, r4
     32c:	d6 d6       	rcall	.+3500   	; 0x10da <__addsf3>
     32e:	4b 01       	movw	r8, r22
     330:	5c 01       	movw	r10, r24
     332:	6d 81       	ldd	r22, Y+5	; 0x05
     334:	7e 81       	ldd	r23, Y+6	; 0x06
     336:	60 1b       	sub	r22, r16
     338:	71 0b       	sbc	r23, r17
     33a:	88 27       	eor	r24, r24
     33c:	77 fd       	sbrc	r23, 7
     33e:	80 95       	com	r24
     340:	98 2f       	mov	r25, r24
     342:	ce d7       	rcall	.+3996   	; 0x12e0 <__floatsisf>
     344:	a7 01       	movw	r20, r14
     346:	96 01       	movw	r18, r12
     348:	0e 94 24 0a 	call	0x1448	; 0x1448 <__mulsf3>
     34c:	29 81       	ldd	r18, Y+1	; 0x01
     34e:	3a 81       	ldd	r19, Y+2	; 0x02
     350:	4b 81       	ldd	r20, Y+3	; 0x03
     352:	5c 81       	ldd	r21, Y+4	; 0x04
     354:	2a d7       	rcall	.+3668   	; 0x11aa <__divsf3>
     356:	9b 01       	movw	r18, r22
     358:	ac 01       	movw	r20, r24
     35a:	c5 01       	movw	r24, r10
     35c:	b4 01       	movw	r22, r8
     35e:	bd d6       	rcall	.+3450   	; 0x10da <__addsf3>
	int16_t u = (int16_t) (u_f + 0.5);
     360:	20 e0       	ldi	r18, 0x00	; 0
     362:	30 e0       	ldi	r19, 0x00	; 0
     364:	40 e0       	ldi	r20, 0x00	; 0
     366:	5f e3       	ldi	r21, 0x3F	; 63
     368:	b8 d6       	rcall	.+3440   	; 0x10da <__addsf3>
     36a:	87 d7       	rcall	.+3854   	; 0x127a <__fixsfsi>
     36c:	cb 01       	movw	r24, r22
     36e:	02 c0       	rjmp	.+4      	; 0x374 <controller_position+0x1a6>
	
	if (error < 3 && error > -3) {  // deadband
		u = 0;
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	90 e0       	ldi	r25, 0x00	; 0
	}
	
	input = u; //for print in main
     374:	90 93 91 02 	sts	0x0291, r25
     378:	80 93 90 02 	sts	0x0290, r24
	
	return u;
}
     37c:	26 96       	adiw	r28, 0x06	; 6
     37e:	0f b6       	in	r0, 0x3f	; 63
     380:	f8 94       	cli
     382:	de bf       	out	0x3e, r29	; 62
     384:	0f be       	out	0x3f, r0	; 63
     386:	cd bf       	out	0x3d, r28	; 61
     388:	df 91       	pop	r29
     38a:	cf 91       	pop	r28
     38c:	1f 91       	pop	r17
     38e:	0f 91       	pop	r16
     390:	ff 90       	pop	r15
     392:	ef 90       	pop	r14
     394:	df 90       	pop	r13
     396:	cf 90       	pop	r12
     398:	bf 90       	pop	r11
     39a:	af 90       	pop	r10
     39c:	9f 90       	pop	r9
     39e:	8f 90       	pop	r8
     3a0:	7f 90       	pop	r7
     3a2:	6f 90       	pop	r6
     3a4:	5f 90       	pop	r5
     3a6:	4f 90       	pop	r4
     3a8:	3f 90       	pop	r3
     3aa:	2f 90       	pop	r2
     3ac:	08 95       	ret

000003ae <dac_init>:
#include "dac.h"

void dac_init() {
	TWI_Master_Initialise();
     3ae:	99 c5       	rjmp	.+2866   	; 0xee2 <TWI_Master_Initialise>
     3b0:	08 95       	ret

000003b2 <dac_send>:
	
}

void dac_send(uint8_t data_byte) {
     3b2:	cf 93       	push	r28
     3b4:	df 93       	push	r29
     3b6:	00 d0       	rcall	.+0      	; 0x3b8 <dac_send+0x6>
     3b8:	cd b7       	in	r28, 0x3d	; 61
     3ba:	de b7       	in	r29, 0x3e	; 62
	uint8_t slave_address = 0b01010000;
	uint8_t command_byte = 0x00;  // addressing dac0
	
	uint8_t dac_data[3] = {slave_address, command_byte, data_byte};
     3bc:	90 e5       	ldi	r25, 0x50	; 80
     3be:	99 83       	std	Y+1, r25	; 0x01
     3c0:	1a 82       	std	Y+2, r1	; 0x02
     3c2:	8b 83       	std	Y+3, r24	; 0x03
		
	TWI_Start_Transceiver_With_Data(dac_data, 3);
     3c4:	63 e0       	ldi	r22, 0x03	; 3
     3c6:	ce 01       	movw	r24, r28
     3c8:	01 96       	adiw	r24, 0x01	; 1
     3ca:	95 d5       	rcall	.+2858   	; 0xef6 <TWI_Start_Transceiver_With_Data>
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
     3d0:	0f 90       	pop	r0
     3d2:	df 91       	pop	r29
     3d4:	cf 91       	pop	r28
     3d6:	08 95       	ret

000003d8 <can_init>:
		 mcp2515_request_to_send(0);  // initiates msg transmission, buffer 0 of 2
		 
	 }
 }

 void can_error() {
     3d8:	21 d4       	rcall	.+2114   	; 0xc1c <mcp2515_init>
     3da:	4f ef       	ldi	r20, 0xFF	; 255
     3dc:	62 e0       	ldi	r22, 0x02	; 2
     3de:	8b e2       	ldi	r24, 0x2B	; 43
     3e0:	00 d4       	rcall	.+2048   	; 0xbe2 <mcp2515_bit_modify>
     3e2:	4f ef       	ldi	r20, 0xFF	; 255
     3e4:	60 e0       	ldi	r22, 0x00	; 0
     3e6:	8b e2       	ldi	r24, 0x2B	; 43
     3e8:	fc d3       	rcall	.+2040   	; 0xbe2 <mcp2515_bit_modify>
     3ea:	4f ef       	ldi	r20, 0xFF	; 255
     3ec:	61 e0       	ldi	r22, 0x01	; 1
     3ee:	8b e2       	ldi	r24, 0x2B	; 43
     3f0:	f8 d3       	rcall	.+2032   	; 0xbe2 <mcp2515_bit_modify>
     3f2:	40 e0       	ldi	r20, 0x00	; 0
     3f4:	64 e0       	ldi	r22, 0x04	; 4
     3f6:	80 e3       	ldi	r24, 0x30	; 48
     3f8:	f4 d3       	rcall	.+2024   	; 0xbe2 <mcp2515_bit_modify>
     3fa:	60 e0       	ldi	r22, 0x00	; 0
     3fc:	8c e2       	ldi	r24, 0x2C	; 44
     3fe:	c5 d3       	rcall	.+1930   	; 0xb8a <mcp2515_write>
     400:	60 e0       	ldi	r22, 0x00	; 0
     402:	8f e0       	ldi	r24, 0x0F	; 15
     404:	c2 d3       	rcall	.+1924   	; 0xb8a <mcp2515_write>
     406:	8e e0       	ldi	r24, 0x0E	; 14
     408:	b3 d3       	rcall	.+1894   	; 0xb70 <mcp2515_read>
     40a:	80 7e       	andi	r24, 0xE0	; 224
     40c:	41 f4       	brne	.+16     	; 0x41e <can_init+0x46>
     40e:	89 e1       	ldi	r24, 0x19	; 25
     410:	92 e0       	ldi	r25, 0x02	; 2
     412:	9f 93       	push	r25
     414:	8f 93       	push	r24
     416:	0e 94 fe 0a 	call	0x15fc	; 0x15fc <printf>
     41a:	0f 90       	pop	r0
     41c:	0f 90       	pop	r0
     41e:	08 95       	ret

00000420 <can_recieve_int_init>:
     420:	68 98       	cbi	0x0d, 0	; 13
     422:	e8 e6       	ldi	r30, 0x68	; 104
     424:	f0 e0       	ldi	r31, 0x00	; 0
     426:	80 81       	ld	r24, Z
     428:	82 60       	ori	r24, 0x02	; 2
     42a:	80 83       	st	Z, r24
     42c:	ec e6       	ldi	r30, 0x6C	; 108
     42e:	f0 e0       	ldi	r31, 0x00	; 0
     430:	80 81       	ld	r24, Z
     432:	81 60       	ori	r24, 0x01	; 1
     434:	80 83       	st	Z, r24
     436:	08 95       	ret

00000438 <can_transmit_complete>:
	 
 }

 int can_transmit_complete() {  // returns 1 if buffer is empty and ready for transmission
	 return (mcp2515_read(MCP_CANINTF) & (MCP_TX0IF));
     438:	8c e2       	ldi	r24, 0x2C	; 44
     43a:	9a d3       	rcall	.+1844   	; 0xb70 <mcp2515_read>
     43c:	84 70       	andi	r24, 0x04	; 4
 }
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	08 95       	ret

00000442 <can_message_send>:
	 PCICR |= (1 << PCIE1); 
	 
	 PCMSK1 |= (1 << PCINT8);
 }

 void can_message_send(can_message msg) {
     442:	ef 92       	push	r14
     444:	ff 92       	push	r15
     446:	0f 93       	push	r16
     448:	1f 93       	push	r17
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	cd b7       	in	r28, 0x3d	; 61
     450:	de b7       	in	r29, 0x3e	; 62
     452:	2b 97       	sbiw	r28, 0x0b	; 11
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	f8 94       	cli
     458:	de bf       	out	0x3e, r29	; 62
     45a:	0f be       	out	0x3f, r0	; 63
     45c:	cd bf       	out	0x3d, r28	; 61
     45e:	e9 82       	std	Y+1, r14	; 0x01
     460:	fa 82       	std	Y+2, r15	; 0x02
     462:	0b 83       	std	Y+3, r16	; 0x03
     464:	1c 83       	std	Y+4, r17	; 0x04
     466:	2d 83       	std	Y+5, r18	; 0x05
     468:	3e 83       	std	Y+6, r19	; 0x06
     46a:	4f 83       	std	Y+7, r20	; 0x07
     46c:	58 87       	std	Y+8, r21	; 0x08
     46e:	69 87       	std	Y+9, r22	; 0x09
     470:	7a 87       	std	Y+10, r23	; 0x0a
     472:	8b 87       	std	Y+11, r24	; 0x0b
     474:	e9 80       	ldd	r14, Y+1	; 0x01
     476:	fa 80       	ldd	r15, Y+2	; 0x02

	 if (can_transmit_complete()) {
     478:	df df       	rcall	.-66     	; 0x438 <can_transmit_complete>
     47a:	89 2b       	or	r24, r25
     47c:	61 f1       	breq	.+88     	; 0x4d6 <can_message_send+0x94>
		 
		 
		 uint8_t id_l = (msg.id & (0b111));
		 id_l = (id_l << 0x05);
     47e:	6e 2d       	mov	r22, r14
     480:	62 95       	swap	r22
     482:	66 0f       	add	r22, r22
     484:	60 7e       	andi	r22, 0xE0	; 224
		 mcp2515_write(MCP_TXB0SIDL, id_l);
     486:	82 e3       	ldi	r24, 0x32	; 50
     488:	80 d3       	rcall	.+1792   	; 0xb8a <mcp2515_write>
		 
		 uint16_t id_h = (msg.id & (0b11111111000));
     48a:	88 ef       	ldi	r24, 0xF8	; 248
     48c:	e8 22       	and	r14, r24
     48e:	87 e0       	ldi	r24, 0x07	; 7
     490:	f8 22       	and	r15, r24
		 uint8_t id_h_2 = (id_h >> 0x03);
     492:	b7 01       	movw	r22, r14
     494:	76 95       	lsr	r23
     496:	67 95       	ror	r22
     498:	76 95       	lsr	r23
     49a:	67 95       	ror	r22
     49c:	76 95       	lsr	r23
     49e:	67 95       	ror	r22
		 
		 mcp2515_write(MCP_TXB0SIDH, id_h_2);
     4a0:	81 e3       	ldi	r24, 0x31	; 49
     4a2:	73 d3       	rcall	.+1766   	; 0xb8a <mcp2515_write>
		 
		 uint8_t dlc = 0x00;
		 dlc |= msg.length;
		 mcp2515_write(MCP_TXB0DLC, dlc);
     4a4:	60 2f       	mov	r22, r16
     4a6:	85 e3       	ldi	r24, 0x35	; 53
     4a8:	70 d3       	rcall	.+1760   	; 0xb8a <mcp2515_write>
		 
		 for (uint8_t i = 0; i < msg.length; i++) {
     4aa:	00 23       	and	r16, r16
     4ac:	71 f0       	breq	.+28     	; 0x4ca <can_message_send+0x88>
     4ae:	7e 01       	movw	r14, r28
     4b0:	e4 e0       	ldi	r30, 0x04	; 4
     4b2:	ee 0e       	add	r14, r30
     4b4:	f1 1c       	adc	r15, r1
     4b6:	0a 5c       	subi	r16, 0xCA	; 202
     4b8:	16 e3       	ldi	r17, 0x36	; 54
			 mcp2515_write(MCP_TXB0D0 + i, msg.data[i]);
     4ba:	f7 01       	movw	r30, r14
     4bc:	61 91       	ld	r22, Z+
     4be:	7f 01       	movw	r14, r30
     4c0:	81 2f       	mov	r24, r17
     4c2:	63 d3       	rcall	.+1734   	; 0xb8a <mcp2515_write>
     4c4:	1f 5f       	subi	r17, 0xFF	; 255
		 
		 uint8_t dlc = 0x00;
		 dlc |= msg.length;
		 mcp2515_write(MCP_TXB0DLC, dlc);
		 
		 for (uint8_t i = 0; i < msg.length; i++) {
     4c6:	10 13       	cpse	r17, r16
     4c8:	f8 cf       	rjmp	.-16     	; 0x4ba <can_message_send+0x78>
			 mcp2515_write(MCP_TXB0D0 + i, msg.data[i]);
		 }
		 
		 mcp2515_bit_modify(MCP_CANINTF, (MCP_TX0IF), 0x00);  // clear transmit interrupt bit
     4ca:	40 e0       	ldi	r20, 0x00	; 0
     4cc:	64 e0       	ldi	r22, 0x04	; 4
     4ce:	8c e2       	ldi	r24, 0x2C	; 44
     4d0:	88 d3       	rcall	.+1808   	; 0xbe2 <mcp2515_bit_modify>

		 mcp2515_request_to_send(0);  // initiates msg transmission, buffer 0 of 2
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	6b d3       	rcall	.+1750   	; 0xbac <mcp2515_request_to_send>
		 
	 }
 }
     4d6:	2b 96       	adiw	r28, 0x0b	; 11
     4d8:	0f b6       	in	r0, 0x3f	; 63
     4da:	f8 94       	cli
     4dc:	de bf       	out	0x3e, r29	; 62
     4de:	0f be       	out	0x3f, r0	; 63
     4e0:	cd bf       	out	0x3d, r28	; 61
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	1f 91       	pop	r17
     4e8:	0f 91       	pop	r16
     4ea:	ff 90       	pop	r15
     4ec:	ef 90       	pop	r14
     4ee:	08 95       	ret

000004f0 <can_data_receive>:

 int can_transmit_complete() {  // returns 1 if buffer is empty and ready for transmission
	 return (mcp2515_read(MCP_CANINTF) & (MCP_TX0IF));
 }

 can_message can_data_receive() {
     4f0:	9f 92       	push	r9
     4f2:	af 92       	push	r10
     4f4:	bf 92       	push	r11
     4f6:	cf 92       	push	r12
     4f8:	df 92       	push	r13
     4fa:	ef 92       	push	r14
     4fc:	ff 92       	push	r15
     4fe:	0f 93       	push	r16
     500:	1f 93       	push	r17
     502:	cf 93       	push	r28
     504:	df 93       	push	r29
     506:	cd b7       	in	r28, 0x3d	; 61
     508:	de b7       	in	r29, 0x3e	; 62
     50a:	2b 97       	sbiw	r28, 0x0b	; 11
     50c:	0f b6       	in	r0, 0x3f	; 63
     50e:	f8 94       	cli
     510:	de bf       	out	0x3e, r29	; 62
     512:	0f be       	out	0x3f, r0	; 63
     514:	cd bf       	out	0x3d, r28	; 61
     516:	7c 01       	movw	r14, r24
	 
	 can_message msg;
	 
	 if (mcp2515_read(MCP_CANINTF) & (MCP_RX0IF)) {  // data interrupt buffer 0
     518:	8c e2       	ldi	r24, 0x2C	; 44
     51a:	2a d3       	rcall	.+1620   	; 0xb70 <mcp2515_read>
     51c:	80 ff       	sbrs	r24, 0
     51e:	39 c0       	rjmp	.+114    	; 0x592 <can_data_receive+0xa2>
		 msg.id = (mcp2515_read(MCP_RXB0SIDH) << 3);
     520:	81 e6       	ldi	r24, 0x61	; 97
     522:	26 d3       	rcall	.+1612   	; 0xb70 <mcp2515_read>
     524:	c8 2e       	mov	r12, r24
		 msg.id |= ((mcp2515_read(MCP_RXB0SIDL) & 0b11100000) >> 5);
     526:	82 e6       	ldi	r24, 0x62	; 98
     528:	23 d3       	rcall	.+1606   	; 0xb70 <mcp2515_read>
 can_message can_data_receive() {
	 
	 can_message msg;
	 
	 if (mcp2515_read(MCP_CANINTF) & (MCP_RX0IF)) {  // data interrupt buffer 0
		 msg.id = (mcp2515_read(MCP_RXB0SIDH) << 3);
     52a:	d1 2c       	mov	r13, r1
     52c:	cc 0c       	add	r12, r12
     52e:	dd 1c       	adc	r13, r13
     530:	cc 0c       	add	r12, r12
     532:	dd 1c       	adc	r13, r13
     534:	cc 0c       	add	r12, r12
     536:	dd 1c       	adc	r13, r13
		 msg.id |= ((mcp2515_read(MCP_RXB0SIDL) & 0b11100000) >> 5);
     538:	82 95       	swap	r24
     53a:	86 95       	lsr	r24
     53c:	87 70       	andi	r24, 0x07	; 7
     53e:	c8 2a       	or	r12, r24
		 
		 msg.length = (mcp2515_read(MCP_RXB0DLC) & 0b00001111);
     540:	85 e6       	ldi	r24, 0x65	; 101
     542:	16 d3       	rcall	.+1580   	; 0xb70 <mcp2515_read>
     544:	8f 70       	andi	r24, 0x0F	; 15
     546:	98 2e       	mov	r9, r24
		 
		 for (uint8_t i = 0; i < msg.length; i++) {
     548:	a1 f0       	breq	.+40     	; 0x572 <can_data_receive+0x82>
     54a:	8e 01       	movw	r16, r28
     54c:	0c 5f       	subi	r16, 0xFC	; 252
     54e:	1f 4f       	sbci	r17, 0xFF	; 255
     550:	0f 2e       	mov	r0, r31
     552:	f6 e6       	ldi	r31, 0x66	; 102
     554:	af 2e       	mov	r10, r31
     556:	f0 2d       	mov	r31, r0
     558:	a8 0e       	add	r10, r24
     55a:	0f 2e       	mov	r0, r31
     55c:	f6 e6       	ldi	r31, 0x66	; 102
     55e:	bf 2e       	mov	r11, r31
     560:	f0 2d       	mov	r31, r0
			 msg.data[i] = mcp2515_read(MCP_RXB0D0 + i);
     562:	8b 2d       	mov	r24, r11
     564:	05 d3       	rcall	.+1546   	; 0xb70 <mcp2515_read>
     566:	f8 01       	movw	r30, r16
     568:	81 93       	st	Z+, r24
     56a:	8f 01       	movw	r16, r30
     56c:	b3 94       	inc	r11
		 msg.id = (mcp2515_read(MCP_RXB0SIDH) << 3);
		 msg.id |= ((mcp2515_read(MCP_RXB0SIDL) & 0b11100000) >> 5);
		 
		 msg.length = (mcp2515_read(MCP_RXB0DLC) & 0b00001111);
		 
		 for (uint8_t i = 0; i < msg.length; i++) {
     56e:	ba 10       	cpse	r11, r10
     570:	f8 cf       	rjmp	.-16     	; 0x562 <can_data_receive+0x72>
			 msg.data[i] = mcp2515_read(MCP_RXB0D0 + i);
		 }
		 
		 mcp2515_bit_modify(MCP_CANINTF, (MCP_RX0IF), 0x00); // Reset interrupt bit
     572:	40 e0       	ldi	r20, 0x00	; 0
     574:	61 e0       	ldi	r22, 0x01	; 1
     576:	8c e2       	ldi	r24, 0x2C	; 44
     578:	34 d3       	rcall	.+1640   	; 0xbe2 <mcp2515_bit_modify>
		 
		 return msg;
     57a:	da 82       	std	Y+2, r13	; 0x02
     57c:	c9 82       	std	Y+1, r12	; 0x01
     57e:	9b 82       	std	Y+3, r9	; 0x03
     580:	8b e0       	ldi	r24, 0x0B	; 11
     582:	fe 01       	movw	r30, r28
     584:	31 96       	adiw	r30, 0x01	; 1
     586:	d7 01       	movw	r26, r14
     588:	01 90       	ld	r0, Z+
     58a:	0d 92       	st	X+, r0
     58c:	8a 95       	dec	r24
     58e:	e1 f7       	brne	.-8      	; 0x588 <can_data_receive+0x98>
     590:	4c c0       	rjmp	.+152    	; 0x62a <can_data_receive+0x13a>
	 }
	 if (mcp2515_read(MCP_CANINTF) & (MCP_RX1IF)) {
     592:	8c e2       	ldi	r24, 0x2C	; 44
     594:	ed d2       	rcall	.+1498   	; 0xb70 <mcp2515_read>
     596:	81 ff       	sbrs	r24, 1
     598:	39 c0       	rjmp	.+114    	; 0x60c <can_data_receive+0x11c>
		 
		 msg.id = (mcp2515_read(MCP_RXB1SIDH) << 3);
     59a:	81 e7       	ldi	r24, 0x71	; 113
     59c:	e9 d2       	rcall	.+1490   	; 0xb70 <mcp2515_read>
     59e:	c8 2e       	mov	r12, r24
		 msg.id |= ((mcp2515_read(MCP_RXB1SIDL) & 0b11100000) >> 5);
     5a0:	82 e7       	ldi	r24, 0x72	; 114
     5a2:	e6 d2       	rcall	.+1484   	; 0xb70 <mcp2515_read>
		 
		 return msg;
	 }
	 if (mcp2515_read(MCP_CANINTF) & (MCP_RX1IF)) {
		 
		 msg.id = (mcp2515_read(MCP_RXB1SIDH) << 3);
     5a4:	d1 2c       	mov	r13, r1
     5a6:	cc 0c       	add	r12, r12
     5a8:	dd 1c       	adc	r13, r13
     5aa:	cc 0c       	add	r12, r12
     5ac:	dd 1c       	adc	r13, r13
     5ae:	cc 0c       	add	r12, r12
     5b0:	dd 1c       	adc	r13, r13
		 msg.id |= ((mcp2515_read(MCP_RXB1SIDL) & 0b11100000) >> 5);
     5b2:	82 95       	swap	r24
     5b4:	86 95       	lsr	r24
     5b6:	87 70       	andi	r24, 0x07	; 7
     5b8:	c8 2a       	or	r12, r24
		 
		 msg.length = (mcp2515_read(MCP_RXB1DLC) & 0b00001111);
     5ba:	85 e7       	ldi	r24, 0x75	; 117
     5bc:	d9 d2       	rcall	.+1458   	; 0xb70 <mcp2515_read>
     5be:	8f 70       	andi	r24, 0x0F	; 15
     5c0:	98 2e       	mov	r9, r24
		 
		 for (uint8_t i = 0; i < msg.length; i++) {
     5c2:	a1 f0       	breq	.+40     	; 0x5ec <can_data_receive+0xfc>
     5c4:	8e 01       	movw	r16, r28
     5c6:	0c 5f       	subi	r16, 0xFC	; 252
     5c8:	1f 4f       	sbci	r17, 0xFF	; 255
     5ca:	0f 2e       	mov	r0, r31
     5cc:	f6 e7       	ldi	r31, 0x76	; 118
     5ce:	af 2e       	mov	r10, r31
     5d0:	f0 2d       	mov	r31, r0
     5d2:	a8 0e       	add	r10, r24
     5d4:	0f 2e       	mov	r0, r31
     5d6:	f6 e7       	ldi	r31, 0x76	; 118
     5d8:	bf 2e       	mov	r11, r31
     5da:	f0 2d       	mov	r31, r0
			 msg.data[i] = mcp2515_read(MCP_RXB1D0 + i);
     5dc:	8b 2d       	mov	r24, r11
     5de:	c8 d2       	rcall	.+1424   	; 0xb70 <mcp2515_read>
     5e0:	f8 01       	movw	r30, r16
     5e2:	81 93       	st	Z+, r24
     5e4:	8f 01       	movw	r16, r30
     5e6:	b3 94       	inc	r11
		 msg.id = (mcp2515_read(MCP_RXB1SIDH) << 3);
		 msg.id |= ((mcp2515_read(MCP_RXB1SIDL) & 0b11100000) >> 5);
		 
		 msg.length = (mcp2515_read(MCP_RXB1DLC) & 0b00001111);
		 
		 for (uint8_t i = 0; i < msg.length; i++) {
     5e8:	ba 10       	cpse	r11, r10
     5ea:	f8 cf       	rjmp	.-16     	; 0x5dc <can_data_receive+0xec>
			 msg.data[i] = mcp2515_read(MCP_RXB1D0 + i);
		 }
		 
		 mcp2515_bit_modify(MCP_CANINTF, (MCP_RX1IF), 0x00); // Reset interrupt bit
     5ec:	40 e0       	ldi	r20, 0x00	; 0
     5ee:	62 e0       	ldi	r22, 0x02	; 2
     5f0:	8c e2       	ldi	r24, 0x2C	; 44
     5f2:	f7 d2       	rcall	.+1518   	; 0xbe2 <mcp2515_bit_modify>

		 return msg;
     5f4:	da 82       	std	Y+2, r13	; 0x02
     5f6:	c9 82       	std	Y+1, r12	; 0x01
     5f8:	9b 82       	std	Y+3, r9	; 0x03
     5fa:	8b e0       	ldi	r24, 0x0B	; 11
     5fc:	fe 01       	movw	r30, r28
     5fe:	31 96       	adiw	r30, 0x01	; 1
     600:	d7 01       	movw	r26, r14
     602:	01 90       	ld	r0, Z+
     604:	0d 92       	st	X+, r0
     606:	8a 95       	dec	r24
     608:	e1 f7       	brne	.-8      	; 0x602 <can_data_receive+0x112>
     60a:	0f c0       	rjmp	.+30     	; 0x62a <can_data_receive+0x13a>
	 }
	 
	 msg.id = 999;
	 msg.length = 1;
	 msg.data[0] = 0;
     60c:	1c 82       	std	Y+4, r1	; 0x04
	 
	 return msg;
     60e:	87 ee       	ldi	r24, 0xE7	; 231
     610:	93 e0       	ldi	r25, 0x03	; 3
     612:	9a 83       	std	Y+2, r25	; 0x02
     614:	89 83       	std	Y+1, r24	; 0x01
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	8b 83       	std	Y+3, r24	; 0x03
     61a:	8b e0       	ldi	r24, 0x0B	; 11
     61c:	fe 01       	movw	r30, r28
     61e:	31 96       	adiw	r30, 0x01	; 1
     620:	d7 01       	movw	r26, r14
     622:	01 90       	ld	r0, Z+
     624:	0d 92       	st	X+, r0
     626:	8a 95       	dec	r24
     628:	e1 f7       	brne	.-8      	; 0x622 <can_data_receive+0x132>
 }
     62a:	c7 01       	movw	r24, r14
     62c:	2b 96       	adiw	r28, 0x0b	; 11
     62e:	0f b6       	in	r0, 0x3f	; 63
     630:	f8 94       	cli
     632:	de bf       	out	0x3e, r29	; 62
     634:	0f be       	out	0x3f, r0	; 63
     636:	cd bf       	out	0x3d, r28	; 61
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	ff 90       	pop	r15
     642:	ef 90       	pop	r14
     644:	df 90       	pop	r13
     646:	cf 90       	pop	r12
     648:	bf 90       	pop	r11
     64a:	af 90       	pop	r10
     64c:	9f 90       	pop	r9
     64e:	08 95       	ret

00000650 <encoder_reset>:
	MOTOR_CTRL &= ~(1 << OE);

	uint16_t encoder_data = low_byte;
	encoder_data |= (high_byte << 8);
	return encoder_data;
}
     650:	e2 e0       	ldi	r30, 0x02	; 2
     652:	f1 e0       	ldi	r31, 0x01	; 1
     654:	80 81       	ld	r24, Z
     656:	8f 7b       	andi	r24, 0xBF	; 191
     658:	80 83       	st	Z, r24
     65a:	8a e6       	ldi	r24, 0x6A	; 106
     65c:	8a 95       	dec	r24
     65e:	f1 f7       	brne	.-4      	; 0x65c <encoder_reset+0xc>
     660:	00 c0       	rjmp	.+0      	; 0x662 <encoder_reset+0x12>
     662:	80 81       	ld	r24, Z
     664:	80 64       	ori	r24, 0x40	; 64
     666:	80 83       	st	Z, r24
     668:	08 95       	ret

0000066a <encoder_init>:
     66a:	e1 e0       	ldi	r30, 0x01	; 1
     66c:	f1 e0       	ldi	r31, 0x01	; 1
     66e:	80 81       	ld	r24, Z
     670:	8a 67       	ori	r24, 0x7A	; 122
     672:	80 83       	st	Z, r24
     674:	10 92 07 01 	sts	0x0107, r1
     678:	e2 e0       	ldi	r30, 0x02	; 2
     67a:	f1 e0       	ldi	r31, 0x01	; 1
     67c:	80 81       	ld	r24, Z
     67e:	80 61       	ori	r24, 0x10	; 16
     680:	80 83       	st	Z, r24
     682:	e6 cf       	rjmp	.-52     	; 0x650 <encoder_reset>
     684:	08 95       	ret

00000686 <encoder_read>:

int16_t encoder_read(uint8_t reset) {
     686:	cf 93       	push	r28
     688:	df 93       	push	r29
	
	int16_t encoder_data = 0;
	uint8_t high_byte = 0;
	uint8_t low_byte = 0;
	MOTOR_CTRL &= ~(1 << OE);
     68a:	e2 e0       	ldi	r30, 0x02	; 2
     68c:	f1 e0       	ldi	r31, 0x01	; 1
     68e:	90 81       	ld	r25, Z
     690:	9f 7d       	andi	r25, 0xDF	; 223
     692:	90 83       	st	Z, r25
	
	MOTOR_CTRL &= ~(1 << SEL);  // read high byte
     694:	90 81       	ld	r25, Z
     696:	97 7f       	andi	r25, 0xF7	; 247
     698:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     69a:	9a e6       	ldi	r25, 0x6A	; 106
     69c:	9a 95       	dec	r25
     69e:	f1 f7       	brne	.-4      	; 0x69c <encoder_read+0x16>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <encoder_read+0x1c>
	_delay_us(20);
	high_byte = ENCODER_OUT;
     6a2:	d0 91 06 01 	lds	r29, 0x0106
	
	MOTOR_CTRL |= (1 << SEL);  // read low byte
     6a6:	90 81       	ld	r25, Z
     6a8:	98 60       	ori	r25, 0x08	; 8
     6aa:	90 83       	st	Z, r25
     6ac:	9a e6       	ldi	r25, 0x6A	; 106
     6ae:	9a 95       	dec	r25
     6b0:	f1 f7       	brne	.-4      	; 0x6ae <encoder_read+0x28>
     6b2:	00 c0       	rjmp	.+0      	; 0x6b4 <encoder_read+0x2e>
	_delay_us(20);
	low_byte = ENCODER_OUT;
     6b4:	c0 91 06 01 	lds	r28, 0x0106
	
	if (reset) {
     6b8:	81 11       	cpse	r24, r1
		encoder_reset();
     6ba:	ca df       	rcall	.-108    	; 0x650 <encoder_reset>
	}
	MOTOR_CTRL |= (1 << OE);
     6bc:	e2 e0       	ldi	r30, 0x02	; 2
     6be:	f1 e0       	ldi	r31, 0x01	; 1
     6c0:	80 81       	ld	r24, Z
     6c2:	80 62       	ori	r24, 0x20	; 32
     6c4:	80 83       	st	Z, r24

	encoder_data = (high_byte << 8) + low_byte;  // casting two's complement
     6c6:	8d 2f       	mov	r24, r29
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	98 2f       	mov	r25, r24
     6cc:	88 27       	eor	r24, r24
	return encoder_data;
}
     6ce:	8c 0f       	add	r24, r28
     6d0:	91 1d       	adc	r25, r1
     6d2:	df 91       	pop	r29
     6d4:	cf 91       	pop	r28
     6d6:	08 95       	ret

000006d8 <flap_open>:
#include "flap.h"

void flap_open(){
	timer_flap_set_DUTY(pwm_DUTY(0));
     6d8:	80 e0       	ldi	r24, 0x00	; 0
     6da:	f5 d2       	rcall	.+1514   	; 0xcc6 <pwm_DUTY>
     6dc:	da c3       	rjmp	.+1972   	; 0xe92 <timer_flap_set_DUTY>
     6de:	08 95       	ret

000006e0 <flap_close>:
}

void flap_close(){
	timer_flap_set_DUTY(pwm_DUTY(128));
     6e0:	80 e8       	ldi	r24, 0x80	; 128
     6e2:	f1 d2       	rcall	.+1506   	; 0xcc6 <pwm_DUTY>
     6e4:	d6 c3       	rjmp	.+1964   	; 0xe92 <timer_flap_set_DUTY>
     6e6:	08 95       	ret

000006e8 <adc_init>:
#include "adc.h"

void adc_init() {
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     6e8:	ea e7       	ldi	r30, 0x7A	; 122
     6ea:	f0 e0       	ldi	r31, 0x00	; 0
     6ec:	80 81       	ld	r24, Z
     6ee:	87 68       	ori	r24, 0x87	; 135
     6f0:	80 83       	st	Z, r24
	ADMUX |= (1 << MUX0);
     6f2:	ec e7       	ldi	r30, 0x7C	; 124
     6f4:	f0 e0       	ldi	r31, 0x00	; 0
     6f6:	80 81       	ld	r24, Z
     6f8:	81 60       	ori	r24, 0x01	; 1
     6fa:	80 83       	st	Z, r24
     6fc:	08 95       	ret

000006fe <adc_read>:
}

uint16_t adc_read() {
	ADCSRA |= (1 << ADSC);
     6fe:	ea e7       	ldi	r30, 0x7A	; 122
     700:	f0 e0       	ldi	r31, 0x00	; 0
     702:	80 81       	ld	r24, Z
     704:	80 64       	ori	r24, 0x40	; 64
     706:	80 83       	st	Z, r24
	return ADC;
     708:	80 91 78 00 	lds	r24, 0x0078
     70c:	90 91 79 00 	lds	r25, 0x0079
     710:	08 95       	ret

00000712 <ir_is_blocked>:
void ir_init() {
	adc_init();
	ir_is_blocked();
}

uint8_t ir_is_blocked() {
     712:	0f 93       	push	r16
     714:	1f 93       	push	r17
     716:	cf 93       	push	r28
     718:	df 93       	push	r29
	uint16_t ir_value = 0;
	for (int i = 0; i < measurements; i++) {
		ir_value += adc_read();
     71a:	f1 df       	rcall	.-30     	; 0x6fe <adc_read>
     71c:	ec 01       	movw	r28, r24
     71e:	ef df       	rcall	.-34     	; 0x6fe <adc_read>
     720:	8c 01       	movw	r16, r24
     722:	ed df       	rcall	.-38     	; 0x6fe <adc_read>
     724:	80 0f       	add	r24, r16
     726:	91 1f       	adc	r25, r17
     728:	c8 0f       	add	r28, r24
     72a:	d9 1f       	adc	r29, r25
	}
	if (ir_value <= threshold*measurements && !is_blocked) {
     72c:	cd 32       	cpi	r28, 0x2D	; 45
     72e:	d1 40       	sbci	r29, 0x01	; 1
     730:	68 f4       	brcc	.+26     	; 0x74c <ir_is_blocked+0x3a>
     732:	80 91 96 02 	lds	r24, 0x0296
     736:	90 91 97 02 	lds	r25, 0x0297
     73a:	89 2b       	or	r24, r25
     73c:	99 f4       	brne	.+38     	; 0x764 <ir_is_blocked+0x52>
		is_blocked = 1;
     73e:	81 e0       	ldi	r24, 0x01	; 1
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	90 93 97 02 	sts	0x0297, r25
     746:	80 93 96 02 	sts	0x0296, r24
		return 1;
     74a:	0f c0       	rjmp	.+30     	; 0x76a <ir_is_blocked+0x58>
	}
	else if (ir_value > threshold*measurements && is_blocked){
     74c:	80 91 96 02 	lds	r24, 0x0296
     750:	90 91 97 02 	lds	r25, 0x0297
     754:	89 2b       	or	r24, r25
     756:	41 f0       	breq	.+16     	; 0x768 <ir_is_blocked+0x56>
		is_blocked = 0;
     758:	10 92 97 02 	sts	0x0297, r1
     75c:	10 92 96 02 	sts	0x0296, r1
	}
	return 0;
     760:	80 e0       	ldi	r24, 0x00	; 0
     762:	03 c0       	rjmp	.+6      	; 0x76a <ir_is_blocked+0x58>
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	01 c0       	rjmp	.+2      	; 0x76a <ir_is_blocked+0x58>
     768:	80 e0       	ldi	r24, 0x00	; 0
}
     76a:	df 91       	pop	r29
     76c:	cf 91       	pop	r28
     76e:	1f 91       	pop	r17
     770:	0f 91       	pop	r16
     772:	08 95       	ret

00000774 <ir_init>:
const int measurements = 3;

int is_blocked = 0;

void ir_init() {
	adc_init();
     774:	b9 df       	rcall	.-142    	; 0x6e8 <adc_init>
	ir_is_blocked();
     776:	cd cf       	rjmp	.-102    	; 0x712 <ir_is_blocked>
     778:	08 95       	ret

0000077a <joystick_read_position>:
#include "joystick.h"

struct ADCPosition joystick_read_position(can_message new_msg) {
     77a:	ef 92       	push	r14
     77c:	ff 92       	push	r15
     77e:	0f 93       	push	r16
     780:	1f 93       	push	r17
     782:	cf 93       	push	r28
     784:	df 93       	push	r29
     786:	cd b7       	in	r28, 0x3d	; 61
     788:	de b7       	in	r29, 0x3e	; 62
     78a:	2b 97       	sbiw	r28, 0x0b	; 11
     78c:	0f b6       	in	r0, 0x3f	; 63
     78e:	f8 94       	cli
     790:	de bf       	out	0x3e, r29	; 62
     792:	0f be       	out	0x3f, r0	; 63
     794:	cd bf       	out	0x3d, r28	; 61
	//if (new_msg.id != 20) {
	//	return prev_position;
	//}
	
	struct ADCPosition new_position;
	new_position.x = new_msg.data[0];
     796:	81 2f       	mov	r24, r17
	//printf("new msg data x %d %d\n\r", new_msg.data[0], new_msg.id);
	new_position.y = new_msg.data[1];
     798:	92 2f       	mov	r25, r18
	
	prev_position = new_position;
     79a:	e8 e9       	ldi	r30, 0x98	; 152
     79c:	f2 e0       	ldi	r31, 0x02	; 2
     79e:	10 83       	st	Z, r17
     7a0:	21 83       	std	Z+1, r18	; 0x01
	return new_position;	
}
     7a2:	2b 96       	adiw	r28, 0x0b	; 11
     7a4:	0f b6       	in	r0, 0x3f	; 63
     7a6:	f8 94       	cli
     7a8:	de bf       	out	0x3e, r29	; 62
     7aa:	0f be       	out	0x3f, r0	; 63
     7ac:	cd bf       	out	0x3d, r28	; 61
     7ae:	df 91       	pop	r29
     7b0:	cf 91       	pop	r28
     7b2:	1f 91       	pop	r17
     7b4:	0f 91       	pop	r16
     7b6:	ff 90       	pop	r15
     7b8:	ef 90       	pop	r14
     7ba:	08 95       	ret

000007bc <slider_read_position>:

uint8_t slider_read_position(can_message new_msg) {
     7bc:	ef 92       	push	r14
     7be:	ff 92       	push	r15
     7c0:	0f 93       	push	r16
     7c2:	1f 93       	push	r17
     7c4:	cf 93       	push	r28
     7c6:	df 93       	push	r29
     7c8:	cd b7       	in	r28, 0x3d	; 61
     7ca:	de b7       	in	r29, 0x3e	; 62
     7cc:	2b 97       	sbiw	r28, 0x0b	; 11
     7ce:	0f b6       	in	r0, 0x3f	; 63
     7d0:	f8 94       	cli
     7d2:	de bf       	out	0x3e, r29	; 62
     7d4:	0f be       	out	0x3f, r0	; 63
     7d6:	cd bf       	out	0x3d, r28	; 61
     7d8:	83 2f       	mov	r24, r19
	uint8_t slider_pos = new_msg.data[2];
	return slider_pos;
}
     7da:	2b 96       	adiw	r28, 0x0b	; 11
     7dc:	0f b6       	in	r0, 0x3f	; 63
     7de:	f8 94       	cli
     7e0:	de bf       	out	0x3e, r29	; 62
     7e2:	0f be       	out	0x3f, r0	; 63
     7e4:	cd bf       	out	0x3d, r28	; 61
     7e6:	df 91       	pop	r29
     7e8:	cf 91       	pop	r28
     7ea:	1f 91       	pop	r17
     7ec:	0f 91       	pop	r16
     7ee:	ff 90       	pop	r15
     7f0:	ef 90       	pop	r14
     7f2:	08 95       	ret

000007f4 <joystick_button_read_status>:

uint8_t joystick_button_read_status(can_message new_msg) {
     7f4:	ef 92       	push	r14
     7f6:	ff 92       	push	r15
     7f8:	0f 93       	push	r16
     7fa:	1f 93       	push	r17
     7fc:	cf 93       	push	r28
     7fe:	df 93       	push	r29
     800:	cd b7       	in	r28, 0x3d	; 61
     802:	de b7       	in	r29, 0x3e	; 62
     804:	2b 97       	sbiw	r28, 0x0b	; 11
     806:	0f b6       	in	r0, 0x3f	; 63
     808:	f8 94       	cli
     80a:	de bf       	out	0x3e, r29	; 62
     80c:	0f be       	out	0x3f, r0	; 63
     80e:	cd bf       	out	0x3d, r28	; 61
     810:	84 2f       	mov	r24, r20
	uint8_t button_status = new_msg.data[3];
	return button_status;
     812:	2b 96       	adiw	r28, 0x0b	; 11
     814:	0f b6       	in	r0, 0x3f	; 63
     816:	f8 94       	cli
     818:	de bf       	out	0x3e, r29	; 62
     81a:	0f be       	out	0x3f, r0	; 63
     81c:	cd bf       	out	0x3d, r28	; 61
     81e:	df 91       	pop	r29
     820:	cf 91       	pop	r28
     822:	1f 91       	pop	r17
     824:	0f 91       	pop	r16
     826:	ff 90       	pop	r15
     828:	ef 90       	pop	r14
     82a:	08 95       	ret

0000082c <__vector_32>:
static volatile uint8_t button = 255;

uint8_t counter = 0;
uint16_t score = 0;
	
ISR(TIMER3_COMPA_vect) {
     82c:	1f 92       	push	r1
     82e:	0f 92       	push	r0
     830:	0f b6       	in	r0, 0x3f	; 63
     832:	0f 92       	push	r0
     834:	11 24       	eor	r1, r1
     836:	0b b6       	in	r0, 0x3b	; 59
     838:	0f 92       	push	r0
     83a:	ef 92       	push	r14
     83c:	ff 92       	push	r15
     83e:	0f 93       	push	r16
     840:	1f 93       	push	r17
     842:	2f 93       	push	r18
     844:	3f 93       	push	r19
     846:	4f 93       	push	r20
     848:	5f 93       	push	r21
     84a:	6f 93       	push	r22
     84c:	7f 93       	push	r23
     84e:	8f 93       	push	r24
     850:	9f 93       	push	r25
     852:	af 93       	push	r26
     854:	bf 93       	push	r27
     856:	cf 93       	push	r28
     858:	df 93       	push	r29
     85a:	ef 93       	push	r30
     85c:	ff 93       	push	r31
	
	//msg = can_data_receive();
	
	//can_message msg = can_data_receive();
	
	counter++;
     85e:	80 91 9d 02 	lds	r24, 0x029D
     862:	8f 5f       	subi	r24, 0xFF	; 255
     864:	80 93 9d 02 	sts	0x029D, r24
	if (counter > 50) {
     868:	83 33       	cpi	r24, 0x33	; 51
     86a:	58 f0       	brcs	.+22     	; 0x882 <__vector_32+0x56>
		score++;
     86c:	80 91 9b 02 	lds	r24, 0x029B
     870:	90 91 9c 02 	lds	r25, 0x029C
     874:	01 96       	adiw	r24, 0x01	; 1
     876:	90 93 9c 02 	sts	0x029C, r25
     87a:	80 93 9b 02 	sts	0x029B, r24
		counter = 0;
     87e:	10 92 9d 02 	sts	0x029D, r1
	}
	
	if (msg.id == 20) {
     882:	80 91 9e 02 	lds	r24, 0x029E
     886:	90 91 9f 02 	lds	r25, 0x029F
     88a:	44 97       	sbiw	r24, 0x14	; 20
     88c:	09 f0       	breq	.+2      	; 0x890 <__vector_32+0x64>
     88e:	50 c0       	rjmp	.+160    	; 0x930 <__vector_32+0x104>
		uint8_t slider = slider_read_position(msg);
     890:	e0 90 9e 02 	lds	r14, 0x029E
     894:	f0 90 9f 02 	lds	r15, 0x029F
     898:	00 91 a0 02 	lds	r16, 0x02A0
     89c:	10 91 a1 02 	lds	r17, 0x02A1
     8a0:	20 91 a2 02 	lds	r18, 0x02A2
     8a4:	30 91 a3 02 	lds	r19, 0x02A3
     8a8:	40 91 a4 02 	lds	r20, 0x02A4
     8ac:	50 91 a5 02 	lds	r21, 0x02A5
     8b0:	60 91 a6 02 	lds	r22, 0x02A6
     8b4:	70 91 a7 02 	lds	r23, 0x02A7
     8b8:	80 91 a8 02 	lds	r24, 0x02A8
     8bc:	7f df       	rcall	.-258    	; 0x7bc <slider_read_position>
     8be:	c8 2f       	mov	r28, r24
		button = joystick_button_read_status(msg);
     8c0:	e0 90 9e 02 	lds	r14, 0x029E
     8c4:	f0 90 9f 02 	lds	r15, 0x029F
     8c8:	00 91 a0 02 	lds	r16, 0x02A0
     8cc:	10 91 a1 02 	lds	r17, 0x02A1
     8d0:	20 91 a2 02 	lds	r18, 0x02A2
     8d4:	30 91 a3 02 	lds	r19, 0x02A3
     8d8:	40 91 a4 02 	lds	r20, 0x02A4
     8dc:	50 91 a5 02 	lds	r21, 0x02A5
     8e0:	60 91 a6 02 	lds	r22, 0x02A6
     8e4:	70 91 a7 02 	lds	r23, 0x02A7
     8e8:	80 91 a8 02 	lds	r24, 0x02A8
     8ec:	83 df       	rcall	.-250    	; 0x7f4 <joystick_button_read_status>
     8ee:	80 93 16 02 	sts	0x0216, r24
		struct ADCPosition pos = joystick_read_position(msg);
     8f2:	e0 90 9e 02 	lds	r14, 0x029E
     8f6:	f0 90 9f 02 	lds	r15, 0x029F
     8fa:	00 91 a0 02 	lds	r16, 0x02A0
     8fe:	10 91 a1 02 	lds	r17, 0x02A1
     902:	20 91 a2 02 	lds	r18, 0x02A2
     906:	30 91 a3 02 	lds	r19, 0x02A3
     90a:	40 91 a4 02 	lds	r20, 0x02A4
     90e:	50 91 a5 02 	lds	r21, 0x02A5
     912:	60 91 a6 02 	lds	r22, 0x02A6
     916:	70 91 a7 02 	lds	r23, 0x02A7
     91a:	80 91 a8 02 	lds	r24, 0x02A8
     91e:	2d df       	rcall	.-422    	; 0x77a <joystick_read_position>
     920:	d8 2f       	mov	r29, r24
		
		int16_t control = controller_position(slider);
     922:	8c 2f       	mov	r24, r28
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	53 dc       	rcall	.-1882   	; 0x1ce <controller_position>
		
		motor_set_speed(control);  // feedback control
     928:	ba d1       	rcall	.+884    	; 0xc9e <motor_set_speed>
		
		timer_set_DUTY(pwm_DUTY(pos.x));
     92a:	8d 2f       	mov	r24, r29
     92c:	cc d1       	rcall	.+920    	; 0xcc6 <pwm_DUTY>
     92e:	6e d2       	rcall	.+1244   	; 0xe0c <timer_set_DUTY>
		
	}
	
	
	
}
     930:	ff 91       	pop	r31
     932:	ef 91       	pop	r30
     934:	df 91       	pop	r29
     936:	cf 91       	pop	r28
     938:	bf 91       	pop	r27
     93a:	af 91       	pop	r26
     93c:	9f 91       	pop	r25
     93e:	8f 91       	pop	r24
     940:	7f 91       	pop	r23
     942:	6f 91       	pop	r22
     944:	5f 91       	pop	r21
     946:	4f 91       	pop	r20
     948:	3f 91       	pop	r19
     94a:	2f 91       	pop	r18
     94c:	1f 91       	pop	r17
     94e:	0f 91       	pop	r16
     950:	ff 90       	pop	r15
     952:	ef 90       	pop	r14
     954:	0f 90       	pop	r0
     956:	0b be       	out	0x3b, r0	; 59
     958:	0f 90       	pop	r0
     95a:	0f be       	out	0x3f, r0	; 63
     95c:	0f 90       	pop	r0
     95e:	1f 90       	pop	r1
     960:	18 95       	reti

00000962 <__vector_10>:

ISR(PCINT1_vect) {
     962:	1f 92       	push	r1
     964:	0f 92       	push	r0
     966:	0f b6       	in	r0, 0x3f	; 63
     968:	0f 92       	push	r0
     96a:	11 24       	eor	r1, r1
     96c:	0b b6       	in	r0, 0x3b	; 59
     96e:	0f 92       	push	r0
     970:	2f 93       	push	r18
     972:	3f 93       	push	r19
     974:	4f 93       	push	r20
     976:	5f 93       	push	r21
     978:	6f 93       	push	r22
     97a:	7f 93       	push	r23
     97c:	8f 93       	push	r24
     97e:	9f 93       	push	r25
     980:	af 93       	push	r26
     982:	bf 93       	push	r27
     984:	ef 93       	push	r30
     986:	ff 93       	push	r31
     988:	cf 93       	push	r28
     98a:	df 93       	push	r29
     98c:	cd b7       	in	r28, 0x3d	; 61
     98e:	de b7       	in	r29, 0x3e	; 62
     990:	2b 97       	sbiw	r28, 0x0b	; 11
     992:	de bf       	out	0x3e, r29	; 62
     994:	cd bf       	out	0x3d, r28	; 61
	//printf("heh! \n\r");
	//mcp2515_bit_modify(MCP_CANINTF, (MCP_RX0IF), 0x00); // Reset interrupt bit
	//mcp2515_bit_modify(MCP_CANINTF, (MCP_RX1IF), 0x00); // Reset interrupt bit
	
	msg = can_data_receive();
     996:	ce 01       	movw	r24, r28
     998:	01 96       	adiw	r24, 0x01	; 1
     99a:	aa dd       	rcall	.-1196   	; 0x4f0 <can_data_receive>
     99c:	8b e0       	ldi	r24, 0x0B	; 11
     99e:	fe 01       	movw	r30, r28
     9a0:	31 96       	adiw	r30, 0x01	; 1
     9a2:	ae e9       	ldi	r26, 0x9E	; 158
     9a4:	b2 e0       	ldi	r27, 0x02	; 2
     9a6:	01 90       	ld	r0, Z+
     9a8:	0d 92       	st	X+, r0
     9aa:	8a 95       	dec	r24
     9ac:	e1 f7       	brne	.-8      	; 0x9a6 <__vector_10+0x44>

}
     9ae:	2b 96       	adiw	r28, 0x0b	; 11
     9b0:	0f b6       	in	r0, 0x3f	; 63
     9b2:	f8 94       	cli
     9b4:	de bf       	out	0x3e, r29	; 62
     9b6:	0f be       	out	0x3f, r0	; 63
     9b8:	cd bf       	out	0x3d, r28	; 61
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	ff 91       	pop	r31
     9c0:	ef 91       	pop	r30
     9c2:	bf 91       	pop	r27
     9c4:	af 91       	pop	r26
     9c6:	9f 91       	pop	r25
     9c8:	8f 91       	pop	r24
     9ca:	7f 91       	pop	r23
     9cc:	6f 91       	pop	r22
     9ce:	5f 91       	pop	r21
     9d0:	4f 91       	pop	r20
     9d2:	3f 91       	pop	r19
     9d4:	2f 91       	pop	r18
     9d6:	0f 90       	pop	r0
     9d8:	0b be       	out	0x3b, r0	; 59
     9da:	0f 90       	pop	r0
     9dc:	0f be       	out	0x3f, r0	; 63
     9de:	0f 90       	pop	r0
     9e0:	1f 90       	pop	r1
     9e2:	18 95       	reti

000009e4 <main>:

int main(){
     9e4:	cf 93       	push	r28
     9e6:	df 93       	push	r29
     9e8:	cd b7       	in	r28, 0x3d	; 61
     9ea:	de b7       	in	r29, 0x3e	; 62
     9ec:	2b 97       	sbiw	r28, 0x0b	; 11
     9ee:	0f b6       	in	r0, 0x3f	; 63
     9f0:	f8 94       	cli
     9f2:	de bf       	out	0x3e, r29	; 62
     9f4:	0f be       	out	0x3f, r0	; 63
     9f6:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     9f8:	f8 94       	cli
	
	uart_init();
     9fa:	5c d3       	rcall	.+1720   	; 0x10b4 <uart_init>
	uart_printf();
     9fc:	67 d3       	rcall	.+1742   	; 0x10cc <uart_printf>
	can_init();
     9fe:	ec dc       	rcall	.-1576   	; 0x3d8 <can_init>
	can_recieve_int_init();
     a00:	0f dd       	rcall	.-1506   	; 0x420 <can_recieve_int_init>
	timer_init();
     a02:	c4 d1       	rcall	.+904    	; 0xd8c <timer_init>
	timer_flap_init();
     a04:	2b d2       	rcall	.+1110   	; 0xe5c <timer_flap_init>
	dac_init();
     a06:	d3 dc       	rcall	.-1626   	; 0x3ae <dac_init>
	ir_init();
     a08:	b5 de       	rcall	.-662    	; 0x774 <ir_init>
	motor_init();
     a0a:	20 d1       	rcall	.+576    	; 0xc4c <motor_init>
	encoder_init();
     a0c:	2e de       	rcall	.-932    	; 0x66a <encoder_init>
	shooter_init();
     a0e:	72 d1       	rcall	.+740    	; 0xcf4 <shooter_init>
	status_led_init();
     a10:	a0 d1       	rcall	.+832    	; 0xd52 <status_led_init>

	sei();  // enable global interrupt
     a12:	78 94       	sei
	//motor_position_calibrate();
	
	msg.id = 999;
     a14:	87 ee       	ldi	r24, 0xE7	; 231
     a16:	93 e0       	ldi	r25, 0x03	; 3
     a18:	90 93 9f 02 	sts	0x029F, r25
     a1c:	80 93 9e 02 	sts	0x029E, r24
	msg.length = 1;
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	80 93 a0 02 	sts	0x02A0, r24
	msg.data[0] = 0;
     a26:	10 92 a1 02 	sts	0x02A1, r1
	
	enum states state = INIT;
     a2a:	10 e0       	ldi	r17, 0x00	; 0
				else if (button != 0 && shooter_get_status()) {
					shooter_off();
				}
				if (ir_is_blocked()) {
					flap_close();
					state = END_GAME;
     a2c:	0f 2e       	mov	r0, r31
     a2e:	f3 e0       	ldi	r31, 0x03	; 3
     a30:	2f 2e       	mov	r2, r31
     a32:	f0 2d       	mov	r31, r0
			}
			case END_GAME: {
				motor_enable(0);
				timer_disable_intr();
				
				printf("YOU LOSE! %d\n\r", score);
     a34:	0f 2e       	mov	r0, r31
     a36:	ff e3       	ldi	r31, 0x3F	; 63
     a38:	af 2e       	mov	r10, r31
     a3a:	f2 e0       	ldi	r31, 0x02	; 2
     a3c:	bf 2e       	mov	r11, r31
     a3e:	f0 2d       	mov	r31, r0
				
				can_message game_over;
				game_over.id = 10;
     a40:	0f 2e       	mov	r0, r31
     a42:	fa e0       	ldi	r31, 0x0A	; 10
     a44:	5f 2e       	mov	r5, r31
     a46:	f0 2d       	mov	r31, r0
     a48:	31 2c       	mov	r3, r1
				game_over.length = 2;
     a4a:	68 94       	set
     a4c:	77 24       	eor	r7, r7
     a4e:	71 f8       	bld	r7, 1
				game_over.data[0] = (score & 0xFF);
				game_over.data[1] = ((score & ~0xFF) >> 8);
				
				can_message_send(game_over);
				
				state = IDLE;
     a50:	68 94       	set
     a52:	66 24       	eor	r6, r6
     a54:	62 f8       	bld	r6, 2
				//printf("KEY: %d\n\r",msg.id);
				/*if (prevent_id_theft) {
					msg.id = 999;						
				}*/

				if (msg.id == 20 && prevent_id_theft == 0) {
     a56:	0f 2e       	mov	r0, r31
     a58:	fe e9       	ldi	r31, 0x9E	; 158
     a5a:	8f 2e       	mov	r8, r31
     a5c:	f2 e0       	ldi	r31, 0x02	; 2
     a5e:	9f 2e       	mov	r9, r31
     a60:	f0 2d       	mov	r31, r0
					
					state = IN_GAME_INIT;
					prevent_id_theft = 1;
     a62:	44 24       	eor	r4, r4
     a64:	43 94       	inc	r4
				shooter_off();
				
				counter = 0;
				score = 0;
				
				printf("START GAME!\n\r");
     a66:	0f 2e       	mov	r0, r31
     a68:	f1 e3       	ldi	r31, 0x31	; 49
     a6a:	cf 2e       	mov	r12, r31
     a6c:	f2 e0       	ldi	r31, 0x02	; 2
     a6e:	df 2e       	mov	r13, r31
     a70:	f0 2d       	mov	r31, r0
	
	enum states state = INIT;
	
	while (1) {
		
		switch(state) {
     a72:	12 30       	cpi	r17, 0x02	; 2
     a74:	31 f1       	breq	.+76     	; 0xac2 <main+0xde>
     a76:	28 f4       	brcc	.+10     	; 0xa82 <main+0x9e>
     a78:	11 23       	and	r17, r17
     a7a:	51 f0       	breq	.+20     	; 0xa90 <main+0xac>
     a7c:	11 30       	cpi	r17, 0x01	; 1
     a7e:	79 f0       	breq	.+30     	; 0xa9e <main+0xba>
     a80:	6f c0       	rjmp	.+222    	; 0xb60 <main+0x17c>
     a82:	13 30       	cpi	r17, 0x03	; 3
     a84:	09 f4       	brne	.+2      	; 0xa88 <main+0xa4>
     a86:	34 c0       	rjmp	.+104    	; 0xaf0 <main+0x10c>
     a88:	14 30       	cpi	r17, 0x04	; 4
     a8a:	09 f4       	brne	.+2      	; 0xa8e <main+0xaa>
     a8c:	56 c0       	rjmp	.+172    	; 0xb3a <main+0x156>
     a8e:	68 c0       	rjmp	.+208    	; 0xb60 <main+0x17c>
			case INIT: {
				motor_enable(0);
     a90:	80 e0       	ldi	r24, 0x00	; 0
     a92:	e7 d0       	rcall	.+462    	; 0xc62 <motor_enable>
				flap_close();
     a94:	25 de       	rcall	.-950    	; 0x6e0 <flap_close>
				
				timer_intr_init();
     a96:	96 d1       	rcall	.+812    	; 0xdc4 <timer_intr_init>
				timer_disable_intr();
     a98:	b3 d1       	rcall	.+870    	; 0xe00 <timer_disable_intr>
				
				state = IDLE;
     a9a:	16 2d       	mov	r17, r6
				
				break;
     a9c:	61 c0       	rjmp	.+194    	; 0xb60 <main+0x17c>
			}
			case IN_GAME_INIT: {
				motor_enable(1);
     a9e:	84 2d       	mov	r24, r4
     aa0:	e0 d0       	rcall	.+448    	; 0xc62 <motor_enable>
				timer_enable_intr();
     aa2:	a8 d1       	rcall	.+848    	; 0xdf4 <timer_enable_intr>
				flap_open();
     aa4:	19 de       	rcall	.-974    	; 0x6d8 <flap_open>
				shooter_off();
     aa6:	2e d1       	rcall	.+604    	; 0xd04 <shooter_off>
				
				counter = 0;
     aa8:	10 92 9d 02 	sts	0x029D, r1
				score = 0;
     aac:	10 92 9c 02 	sts	0x029C, r1
     ab0:	10 92 9b 02 	sts	0x029B, r1
				
				printf("START GAME!\n\r");
     ab4:	df 92       	push	r13
     ab6:	cf 92       	push	r12
     ab8:	a1 d5       	rcall	.+2882   	; 0x15fc <printf>
				
				state = IN_GAME;
				
				break;
     aba:	0f 90       	pop	r0
     abc:	0f 90       	pop	r0
				counter = 0;
				score = 0;
				
				printf("START GAME!\n\r");
				
				state = IN_GAME;
     abe:	17 2d       	mov	r17, r7
				
				break;
     ac0:	4f c0       	rjmp	.+158    	; 0xb60 <main+0x17c>
				
				//msg = can_data_receive();
				
				//printf("In the game!\n\r");
				
				if (button == 0 && !shooter_get_status()) {
     ac2:	80 91 16 02 	lds	r24, 0x0216
     ac6:	81 11       	cpse	r24, r1
     ac8:	05 c0       	rjmp	.+10     	; 0xad4 <main+0xf0>
     aca:	2f d1       	rcall	.+606    	; 0xd2a <shooter_get_status>
     acc:	81 11       	cpse	r24, r1
     ace:	02 c0       	rjmp	.+4      	; 0xad4 <main+0xf0>
					shooter_on();
     ad0:	14 d1       	rcall	.+552    	; 0xcfa <shooter_on>
     ad2:	07 c0       	rjmp	.+14     	; 0xae2 <main+0xfe>
				}
				else if (button != 0 && shooter_get_status()) {
     ad4:	80 91 16 02 	lds	r24, 0x0216
     ad8:	88 23       	and	r24, r24
     ada:	19 f0       	breq	.+6      	; 0xae2 <main+0xfe>
     adc:	26 d1       	rcall	.+588    	; 0xd2a <shooter_get_status>
     ade:	81 11       	cpse	r24, r1
					shooter_off();
     ae0:	11 d1       	rcall	.+546    	; 0xd04 <shooter_off>
				}
				if (ir_is_blocked()) {
     ae2:	17 de       	rcall	.-978    	; 0x712 <ir_is_blocked>
     ae4:	88 23       	and	r24, r24
     ae6:	09 f4       	brne	.+2      	; 0xaea <main+0x106>
     ae8:	3b c0       	rjmp	.+118    	; 0xb60 <main+0x17c>
					flap_close();
     aea:	fa dd       	rcall	.-1036   	; 0x6e0 <flap_close>
					state = END_GAME;
     aec:	12 2d       	mov	r17, r2
     aee:	38 c0       	rjmp	.+112    	; 0xb60 <main+0x17c>
				}
				break;
			}
			case END_GAME: {
				motor_enable(0);
     af0:	80 e0       	ldi	r24, 0x00	; 0
     af2:	b7 d0       	rcall	.+366    	; 0xc62 <motor_enable>
				timer_disable_intr();
     af4:	85 d1       	rcall	.+778    	; 0xe00 <timer_disable_intr>
				
				printf("YOU LOSE! %d\n\r", score);
     af6:	80 91 9c 02 	lds	r24, 0x029C
     afa:	8f 93       	push	r24
     afc:	80 91 9b 02 	lds	r24, 0x029B
     b00:	8f 93       	push	r24
     b02:	bf 92       	push	r11
     b04:	af 92       	push	r10
     b06:	7a d5       	rcall	.+2804   	; 0x15fc <printf>
				
				can_message game_over;
				game_over.id = 10;
     b08:	e5 2c       	mov	r14, r5
     b0a:	59 82       	std	Y+1, r5	; 0x01
     b0c:	3a 82       	std	Y+2, r3	; 0x02
				game_over.length = 2;
     b0e:	7b 82       	std	Y+3, r7	; 0x03
				game_over.data[0] = (score & 0xFF);
     b10:	10 91 9b 02 	lds	r17, 0x029B
     b14:	20 91 9c 02 	lds	r18, 0x029C
     b18:	1c 83       	std	Y+4, r17	; 0x04
				game_over.data[1] = ((score & ~0xFF) >> 8);
     b1a:	2d 83       	std	Y+5, r18	; 0x05
				
				can_message_send(game_over);
     b1c:	f3 2c       	mov	r15, r3
     b1e:	07 2d       	mov	r16, r7
     b20:	3e 81       	ldd	r19, Y+6	; 0x06
     b22:	4f 81       	ldd	r20, Y+7	; 0x07
     b24:	58 85       	ldd	r21, Y+8	; 0x08
     b26:	69 85       	ldd	r22, Y+9	; 0x09
     b28:	7a 85       	ldd	r23, Y+10	; 0x0a
     b2a:	8b 85       	ldd	r24, Y+11	; 0x0b
     b2c:	8a dc       	rcall	.-1772   	; 0x442 <can_message_send>
     b2e:	0f 90       	pop	r0
     b30:	0f 90       	pop	r0
     b32:	0f 90       	pop	r0
     b34:	0f 90       	pop	r0
				
				state = IDLE;
     b36:	16 2d       	mov	r17, r6
     b38:	13 c0       	rjmp	.+38     	; 0xb60 <main+0x17c>
				//printf("KEY: %d\n\r",msg.id);
				/*if (prevent_id_theft) {
					msg.id = 999;						
				}*/

				if (msg.id == 20 && prevent_id_theft == 0) {
     b3a:	f4 01       	movw	r30, r8
     b3c:	80 81       	ld	r24, Z
     b3e:	91 81       	ldd	r25, Z+1	; 0x01
     b40:	44 97       	sbiw	r24, 0x14	; 20
     b42:	41 f4       	brne	.+16     	; 0xb54 <main+0x170>
     b44:	80 91 9a 02 	lds	r24, 0x029A
     b48:	81 11       	cpse	r24, r1
     b4a:	04 c0       	rjmp	.+8      	; 0xb54 <main+0x170>
					
					state = IN_GAME_INIT;
					prevent_id_theft = 1;
     b4c:	40 92 9a 02 	sts	0x029A, r4
					msg.id = 999;						
				}*/

				if (msg.id == 20 && prevent_id_theft == 0) {
					
					state = IN_GAME_INIT;
     b50:	14 2d       	mov	r17, r4
					prevent_id_theft = 1;
     b52:	06 c0       	rjmp	.+12     	; 0xb60 <main+0x17c>
				}
				else if (prevent_id_theft == 1){
     b54:	80 91 9a 02 	lds	r24, 0x029A
     b58:	81 30       	cpi	r24, 0x01	; 1
     b5a:	11 f4       	brne	.+4      	; 0xb60 <main+0x17c>
					//msg = can_data_receive();
					prevent_id_theft = 0;
     b5c:	10 92 9a 02 	sts	0x029A, r1
     b60:	8f ee       	ldi	r24, 0xEF	; 239
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	01 97       	sbiw	r24, 0x01	; 1
     b66:	f1 f7       	brne	.-4      	; 0xb64 <main+0x180>
     b68:	00 c0       	rjmp	.+0      	; 0xb6a <main+0x186>
     b6a:	00 00       	nop
		//printf("err: %i \t pos: %i \t inp: %i\n\r", controller_get_error(), controller_get_position(), controller_get_input());
		
		//printf("button in main: %d\n\r", button);

		_delay_us(60);
		status_led_toggle();
     b6c:	f5 d0       	rcall	.+490    	; 0xd58 <status_led_toggle>
	}
     b6e:	81 cf       	rjmp	.-254    	; 0xa72 <main+0x8e>

00000b70 <mcp2515_read>:
	spi_write(MCP_READ_STATUS);
	uint8_t status = spi_read();
	PORTB |= (1 << PB7); //Slave Select high
	PORTB |= (1 << PB0);
	return status;
}
     b70:	cf 93       	push	r28
     b72:	c8 2f       	mov	r28, r24
     b74:	2f 98       	cbi	0x05, 7	; 5
     b76:	28 98       	cbi	0x05, 0	; 5
     b78:	83 e0       	ldi	r24, 0x03	; 3
     b7a:	e1 d0       	rcall	.+450    	; 0xd3e <spi_write>
     b7c:	8c 2f       	mov	r24, r28
     b7e:	df d0       	rcall	.+446    	; 0xd3e <spi_write>
     b80:	e4 d0       	rcall	.+456    	; 0xd4a <spi_read>
     b82:	2f 9a       	sbi	0x05, 7	; 5
     b84:	28 9a       	sbi	0x05, 0	; 5
     b86:	cf 91       	pop	r28
     b88:	08 95       	ret

00000b8a <mcp2515_write>:
     b8a:	cf 93       	push	r28
     b8c:	df 93       	push	r29
     b8e:	d8 2f       	mov	r29, r24
     b90:	c6 2f       	mov	r28, r22
     b92:	2f 98       	cbi	0x05, 7	; 5
     b94:	28 98       	cbi	0x05, 0	; 5
     b96:	82 e0       	ldi	r24, 0x02	; 2
     b98:	d2 d0       	rcall	.+420    	; 0xd3e <spi_write>
     b9a:	8d 2f       	mov	r24, r29
     b9c:	d0 d0       	rcall	.+416    	; 0xd3e <spi_write>
     b9e:	8c 2f       	mov	r24, r28
     ba0:	ce d0       	rcall	.+412    	; 0xd3e <spi_write>
     ba2:	2f 9a       	sbi	0x05, 7	; 5
     ba4:	28 9a       	sbi	0x05, 0	; 5
     ba6:	df 91       	pop	r29
     ba8:	cf 91       	pop	r28
     baa:	08 95       	ret

00000bac <mcp2515_request_to_send>:
     bac:	2f 98       	cbi	0x05, 7	; 5
     bae:	28 98       	cbi	0x05, 0	; 5
     bb0:	81 30       	cpi	r24, 0x01	; 1
     bb2:	39 f0       	breq	.+14     	; 0xbc2 <mcp2515_request_to_send+0x16>
     bb4:	18 f0       	brcs	.+6      	; 0xbbc <mcp2515_request_to_send+0x10>
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	39 f0       	breq	.+14     	; 0xbc8 <mcp2515_request_to_send+0x1c>
     bba:	09 c0       	rjmp	.+18     	; 0xbce <mcp2515_request_to_send+0x22>
     bbc:	81 e8       	ldi	r24, 0x81	; 129
     bbe:	bf d0       	rcall	.+382    	; 0xd3e <spi_write>
     bc0:	0d c0       	rjmp	.+26     	; 0xbdc <mcp2515_request_to_send+0x30>
     bc2:	82 e8       	ldi	r24, 0x82	; 130
     bc4:	bc d0       	rcall	.+376    	; 0xd3e <spi_write>
     bc6:	0a c0       	rjmp	.+20     	; 0xbdc <mcp2515_request_to_send+0x30>
     bc8:	84 e8       	ldi	r24, 0x84	; 132
     bca:	b9 d0       	rcall	.+370    	; 0xd3e <spi_write>
     bcc:	07 c0       	rjmp	.+14     	; 0xbdc <mcp2515_request_to_send+0x30>
     bce:	8e e4       	ldi	r24, 0x4E	; 78
     bd0:	92 e0       	ldi	r25, 0x02	; 2
     bd2:	9f 93       	push	r25
     bd4:	8f 93       	push	r24
     bd6:	12 d5       	rcall	.+2596   	; 0x15fc <printf>
     bd8:	0f 90       	pop	r0
     bda:	0f 90       	pop	r0
     bdc:	2f 9a       	sbi	0x05, 7	; 5
     bde:	28 9a       	sbi	0x05, 0	; 5
     be0:	08 95       	ret

00000be2 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t addr, uint8_t bitmask, uint8_t data) {  // not all registers apply - see register map mcp2515
     be2:	1f 93       	push	r17
     be4:	cf 93       	push	r28
     be6:	df 93       	push	r29
     be8:	18 2f       	mov	r17, r24
     bea:	d6 2f       	mov	r29, r22
     bec:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << PB7);//Slave Select low
     bee:	2f 98       	cbi	0x05, 7	; 5
	PORTB &= ~(1 << PB0);
     bf0:	28 98       	cbi	0x05, 0	; 5
	spi_write(MCP_BITMOD);
     bf2:	85 e0       	ldi	r24, 0x05	; 5
     bf4:	a4 d0       	rcall	.+328    	; 0xd3e <spi_write>
	spi_write(addr);
     bf6:	81 2f       	mov	r24, r17
     bf8:	a2 d0       	rcall	.+324    	; 0xd3e <spi_write>
	spi_write(bitmask);
     bfa:	8d 2f       	mov	r24, r29
     bfc:	a0 d0       	rcall	.+320    	; 0xd3e <spi_write>
	spi_write(data);
     bfe:	8c 2f       	mov	r24, r28
     c00:	9e d0       	rcall	.+316    	; 0xd3e <spi_write>
	PORTB |= (1 << PB7); //Slave Select high
     c02:	2f 9a       	sbi	0x05, 7	; 5
	PORTB |= (1 << PB0);
     c04:	28 9a       	sbi	0x05, 0	; 5
}
     c06:	df 91       	pop	r29
     c08:	cf 91       	pop	r28
     c0a:	1f 91       	pop	r17
     c0c:	08 95       	ret

00000c0e <mcp2515_reset>:

void mcp2515_reset() {  // resets internal registers to default state
	PORTB &= ~(1 << PB7);//Slave Select low
     c0e:	2f 98       	cbi	0x05, 7	; 5
	PORTB &= ~(1 << PB0);
     c10:	28 98       	cbi	0x05, 0	; 5
	spi_write(MCP_RESET);
     c12:	80 ec       	ldi	r24, 0xC0	; 192
     c14:	94 d0       	rcall	.+296    	; 0xd3e <spi_write>
	PORTB |= (1 << PB7); //Slave Select high
     c16:	2f 9a       	sbi	0x05, 7	; 5
	PORTB |= (1 << PB0);
     c18:	28 9a       	sbi	0x05, 0	; 5
     c1a:	08 95       	ret

00000c1c <mcp2515_init>:
}

uint8_t mcp2515_init() {
	spi_init();
     c1c:	89 d0       	rcall	.+274    	; 0xd30 <spi_init>
	mcp2515_reset();
     c1e:	f7 df       	rcall	.-18     	; 0xc0e <mcp2515_reset>
     c20:	8f ee       	ldi	r24, 0xEF	; 239
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	01 97       	sbiw	r24, 0x01	; 1
     c26:	f1 f7       	brne	.-4      	; 0xc24 <mcp2515_init+0x8>
     c28:	00 c0       	rjmp	.+0      	; 0xc2a <mcp2515_init+0xe>
     c2a:	00 00       	nop
	_delay_us(60);
	uint8_t value = mcp2515_read(MCP_CANSTAT);
     c2c:	8e e0       	ldi	r24, 0x0E	; 14
     c2e:	a0 df       	rcall	.-192    	; 0xb70 <mcp2515_read>
	if((value & MODE_MASK) != MODE_CONFIG) {
     c30:	80 7e       	andi	r24, 0xE0	; 224
     c32:	80 38       	cpi	r24, 0x80	; 128
     c34:	49 f0       	breq	.+18     	; 0xc48 <mcp2515_init+0x2c>
		printf("NOT IN CONFIG MODE\n\r");
     c36:	8c e6       	ldi	r24, 0x6C	; 108
     c38:	92 e0       	ldi	r25, 0x02	; 2
     c3a:	9f 93       	push	r25
     c3c:	8f 93       	push	r24
     c3e:	de d4       	rcall	.+2492   	; 0x15fc <printf>
		return 1;
     c40:	0f 90       	pop	r0
     c42:	0f 90       	pop	r0
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	08 95       	ret
	}
	return 0;
     c48:	80 e0       	ldi	r24, 0x00	; 0
}
     c4a:	08 95       	ret

00000c4c <motor_init>:

const uint8_t middle = 255/2;
const uint8_t thres = 4;

void motor_init() {
	DDRH |= (1 << DIR) | (1 << SEL) | (1 << EN) | (1 << OE) | (1 << RST);
     c4c:	e1 e0       	ldi	r30, 0x01	; 1
     c4e:	f1 e0       	ldi	r31, 0x01	; 1
     c50:	80 81       	ld	r24, Z
     c52:	8a 67       	ori	r24, 0x7A	; 122
     c54:	80 83       	st	Z, r24
	MOTOR_CTRL |= (1 << EN); // motor enabled
     c56:	e2 e0       	ldi	r30, 0x02	; 2
     c58:	f1 e0       	ldi	r31, 0x01	; 1
     c5a:	80 81       	ld	r24, Z
     c5c:	80 61       	ori	r24, 0x10	; 16
     c5e:	80 83       	st	Z, r24
     c60:	08 95       	ret

00000c62 <motor_enable>:
	//motor_position_calibrate();
}

void motor_enable(uint8_t enable) {
	if (enable) {
     c62:	88 23       	and	r24, r24
     c64:	31 f0       	breq	.+12     	; 0xc72 <motor_enable+0x10>
		MOTOR_CTRL |= (1 << EN); // motor enabled
     c66:	e2 e0       	ldi	r30, 0x02	; 2
     c68:	f1 e0       	ldi	r31, 0x01	; 1
     c6a:	80 81       	ld	r24, Z
     c6c:	80 61       	ori	r24, 0x10	; 16
     c6e:	80 83       	st	Z, r24
     c70:	08 95       	ret
	}
	else {
		MOTOR_CTRL &= ~(1 << EN); // motor disabled
     c72:	e2 e0       	ldi	r30, 0x02	; 2
     c74:	f1 e0       	ldi	r31, 0x01	; 1
     c76:	80 81       	ld	r24, Z
     c78:	8f 7e       	andi	r24, 0xEF	; 239
     c7a:	80 83       	st	Z, r24
     c7c:	08 95       	ret

00000c7e <motor_set_direction>:
	}
}

void motor_set_direction(uint8_t direction) {
	if (direction == RIGHT_DIR) {
     c7e:	81 30       	cpi	r24, 0x01	; 1
     c80:	31 f4       	brne	.+12     	; 0xc8e <motor_set_direction+0x10>
		MOTOR_CTRL |= (1 << DIR);
     c82:	e2 e0       	ldi	r30, 0x02	; 2
     c84:	f1 e0       	ldi	r31, 0x01	; 1
     c86:	80 81       	ld	r24, Z
     c88:	82 60       	ori	r24, 0x02	; 2
     c8a:	80 83       	st	Z, r24
     c8c:	08 95       	ret
	}
	else if (direction == LEFT_DIR) {
     c8e:	81 11       	cpse	r24, r1
     c90:	05 c0       	rjmp	.+10     	; 0xc9c <motor_set_direction+0x1e>
		MOTOR_CTRL &= ~(1 << DIR);
     c92:	e2 e0       	ldi	r30, 0x02	; 2
     c94:	f1 e0       	ldi	r31, 0x01	; 1
     c96:	80 81       	ld	r24, Z
     c98:	8d 7f       	andi	r24, 0xFD	; 253
     c9a:	80 83       	st	Z, r24
     c9c:	08 95       	ret

00000c9e <motor_set_speed>:
	}
}

void motor_set_speed(int16_t speed) {
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
     ca2:	ec 01       	movw	r28, r24
	uint8_t u_speed = 0;
	if (speed > thres) {
     ca4:	85 30       	cpi	r24, 0x05	; 5
     ca6:	91 05       	cpc	r25, r1
     ca8:	1c f0       	brlt	.+6      	; 0xcb0 <motor_set_speed+0x12>
		motor_set_direction(RIGHT_DIR);
     caa:	81 e0       	ldi	r24, 0x01	; 1
     cac:	e8 df       	rcall	.-48     	; 0xc7e <motor_set_direction>
     cae:	06 c0       	rjmp	.+12     	; 0xcbc <motor_set_speed+0x1e>
		u_speed = 2*speed + 1;
	}
	else if (speed < -thres) {
     cb0:	cc 3f       	cpi	r28, 0xFC	; 252
     cb2:	8f ef       	ldi	r24, 0xFF	; 255
     cb4:	d8 07       	cpc	r29, r24
     cb6:	14 f4       	brge	.+4      	; 0xcbc <motor_set_speed+0x1e>
		motor_set_direction(LEFT_DIR);
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	e1 df       	rcall	.-62     	; 0xc7e <motor_set_direction>
		u_speed = 2*speed - 1;
	}
	dac_send(speed);
     cbc:	8c 2f       	mov	r24, r28
     cbe:	79 db       	rcall	.-2318   	; 0x3b2 <dac_send>
}
     cc0:	df 91       	pop	r29
     cc2:	cf 91       	pop	r28
     cc4:	08 95       	ret

00000cc6 <pwm_DUTY>:
uint16_t pwm_DUTY(uint8_t input) {
	//printf("X: %d\n\r", input);
	
	if (input >= 0 && input <= 255) {  // unint8_t cast guarantees 0-255 value

		return TOP*(0.00019608*(double)input+0.05);
     cc6:	68 2f       	mov	r22, r24
     cc8:	70 e0       	ldi	r23, 0x00	; 0
     cca:	80 e0       	ldi	r24, 0x00	; 0
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	06 d3       	rcall	.+1548   	; 0x12dc <__floatunsisf>
     cd0:	23 ed       	ldi	r18, 0xD3	; 211
     cd2:	3a e9       	ldi	r19, 0x9A	; 154
     cd4:	4d e4       	ldi	r20, 0x4D	; 77
     cd6:	59 e3       	ldi	r21, 0x39	; 57
     cd8:	b7 d3       	rcall	.+1902   	; 0x1448 <__mulsf3>
     cda:	2d ec       	ldi	r18, 0xCD	; 205
     cdc:	3c ec       	ldi	r19, 0xCC	; 204
     cde:	4c e4       	ldi	r20, 0x4C	; 76
     ce0:	5d e3       	ldi	r21, 0x3D	; 61
     ce2:	fb d1       	rcall	.+1014   	; 0x10da <__addsf3>
     ce4:	20 e0       	ldi	r18, 0x00	; 0
     ce6:	34 e3       	ldi	r19, 0x34	; 52
     ce8:	4e e1       	ldi	r20, 0x1E	; 30
     cea:	57 e4       	ldi	r21, 0x47	; 71
     cec:	ad d3       	rcall	.+1882   	; 0x1448 <__mulsf3>
     cee:	ca d2       	rcall	.+1428   	; 0x1284 <__fixunssfsi>
		return (uint16_t)duty_float;
	}
	return 0.075*TOP;
	
	*/
     cf0:	cb 01       	movw	r24, r22
     cf2:	08 95       	ret

00000cf4 <shooter_init>:
static uint8_t activated = 0;

// L7

void shooter_init() {
	DDRD |= (1 << DDD2); //Set direction output
     cf4:	52 9a       	sbi	0x0a, 2	; 10
	PORTD |= (1 << PD2); //Set pin high (active low)
     cf6:	5a 9a       	sbi	0x0b, 2	; 11
     cf8:	08 95       	ret

00000cfa <shooter_on>:
}



void shooter_on() {
	PORTD &= ~(1 << PD2); //Set pin low (active low)
     cfa:	5a 98       	cbi	0x0b, 2	; 11
	activated = 1;
     cfc:	81 e0       	ldi	r24, 0x01	; 1
     cfe:	80 93 a9 02 	sts	0x02A9, r24
     d02:	08 95       	ret

00000d04 <shooter_off>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d04:	2f ef       	ldi	r18, 0xFF	; 255
     d06:	81 ee       	ldi	r24, 0xE1	; 225
     d08:	94 e0       	ldi	r25, 0x04	; 4
     d0a:	21 50       	subi	r18, 0x01	; 1
     d0c:	80 40       	sbci	r24, 0x00	; 0
     d0e:	90 40       	sbci	r25, 0x00	; 0
     d10:	e1 f7       	brne	.-8      	; 0xd0a <shooter_off+0x6>
     d12:	00 c0       	rjmp	.+0      	; 0xd14 <shooter_off+0x10>
     d14:	00 00       	nop
}

void shooter_off() {
	//PORTL &= ~(1 << PL7); //Set pin low (active low)
	_delay_ms(100);
	PORTD |= (1 << PD2); //Set pin high
     d16:	5a 9a       	sbi	0x0b, 2	; 11
	activated = 0;
     d18:	10 92 a9 02 	sts	0x02A9, r1
     d1c:	8f e3       	ldi	r24, 0x3F	; 63
     d1e:	9c e9       	ldi	r25, 0x9C	; 156
     d20:	01 97       	sbiw	r24, 0x01	; 1
     d22:	f1 f7       	brne	.-4      	; 0xd20 <shooter_off+0x1c>
     d24:	00 c0       	rjmp	.+0      	; 0xd26 <shooter_off+0x22>
     d26:	00 00       	nop
     d28:	08 95       	ret

00000d2a <shooter_get_status>:
	_delay_ms(10);
}

uint8_t shooter_get_status() {
	return activated;
     d2a:	80 91 a9 02 	lds	r24, 0x02A9
     d2e:	08 95       	ret

00000d30 <spi_init>:
#include "spi.h"

void spi_init() {
	/* Set MOSI direction to output, SCK direction to output, and set Slave Select to output*/
	DDRB = (1 << DDB2) | (1 << DDB1) | (1 << DDB7) | (1 << DDB0);
     d30:	87 e8       	ldi	r24, 0x87	; 135
     d32:	84 b9       	out	0x04, r24	; 4
	 * Bit 4: MSTR - Master / Slave select = 1 
	 * Bit 3: CPOL - Clock polarity = 0, leading edge rising
	 * Bit 2: CPHA - Clock Phase = 0, sample on leading edge
	 * Bit 1 and 0: SPR1, SPR0, = 0, 0 (F_CPU/4), Table 68 atmel, SPI clock rate select
	 */
	SPCR = (1 << SPR0) | (1 << SPE) | (1 << MSTR) /*| (1 << SPIE)*/;
     d34:	81 e5       	ldi	r24, 0x51	; 81
     d36:	8c bd       	out	0x2c, r24	; 44
	
	PORTB |= (1 << PB7); //Slave Select high
     d38:	2f 9a       	sbi	0x05, 7	; 5
	PORTB |= (1 << PB0);
     d3a:	28 9a       	sbi	0x05, 0	; 5
     d3c:	08 95       	ret

00000d3e <spi_write>:
}

void spi_write(uint8_t data) {
	/* Start transmission */
	SPDR = data;
     d3e:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1 << SPIF))) {
     d40:	0d b4       	in	r0, 0x2d	; 45
     d42:	07 fe       	sbrs	r0, 7
     d44:	fd cf       	rjmp	.-6      	; 0xd40 <spi_write+0x2>

	}
	data = SPDR;
     d46:	8e b5       	in	r24, 0x2e	; 46
     d48:	08 95       	ret

00000d4a <spi_read>:
	return;
}

uint8_t spi_read() {
	spi_write(0b00000000); // dummy transmission
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	f8 df       	rcall	.-16     	; 0xd3e <spi_write>
	return SPDR;
     d4e:	8e b5       	in	r24, 0x2e	; 46
}
     d50:	08 95       	ret

00000d52 <status_led_init>:
#include "status_led.h"

void status_led_init() {
	DDRD |= (1 << PD3);
     d52:	53 9a       	sbi	0x0a, 3	; 10
	PORTD |= (1 << PD3);
     d54:	5b 9a       	sbi	0x0b, 3	; 11
     d56:	08 95       	ret

00000d58 <status_led_toggle>:

void status_led_toggle() {
	//printf("toggle\n\r");
	static volatile uint8_t counter = 0;
	static uint8_t led_on = 1;
	if (led_on && (counter % 256 == 0)) {
     d58:	80 91 17 02 	lds	r24, 0x0217
     d5c:	88 23       	and	r24, r24
     d5e:	41 f0       	breq	.+16     	; 0xd70 <status_led_toggle+0x18>
     d60:	80 91 aa 02 	lds	r24, 0x02AA
     d64:	81 11       	cpse	r24, r1
     d66:	0c c0       	rjmp	.+24     	; 0xd80 <status_led_toggle+0x28>
		PORTD &= ~(1 << PD3);
     d68:	5b 98       	cbi	0x0b, 3	; 11
		led_on = 0;
     d6a:	10 92 17 02 	sts	0x0217, r1
     d6e:	08 c0       	rjmp	.+16     	; 0xd80 <status_led_toggle+0x28>
	}
	else if (!led_on && (counter % 256 == 0)) {
     d70:	80 91 aa 02 	lds	r24, 0x02AA
     d74:	81 11       	cpse	r24, r1
     d76:	04 c0       	rjmp	.+8      	; 0xd80 <status_led_toggle+0x28>
		PORTD |= (1 << PD3);
     d78:	5b 9a       	sbi	0x0b, 3	; 11
		led_on = 1;
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	80 93 17 02 	sts	0x0217, r24
	}
	counter++;
     d80:	80 91 aa 02 	lds	r24, 0x02AA
     d84:	8f 5f       	subi	r24, 0xFF	; 255
     d86:	80 93 aa 02 	sts	0x02AA, r24
     d8a:	08 95       	ret

00000d8c <timer_init>:
/* Counter High TCNTnH - high 8 bit 
 *  Counter Low TCNTnL - lower 8 bit
 */

void timer_init(void) {
	DDRB |= (1 << DDB5);  // set PB5/Oc1A direction as output
     d8c:	25 9a       	sbi	0x04, 5	; 4
	
	//Clock select bits: CSN2:0=1
	 TCCR1B  |= (1 << CS11) | (1 << WGM13) | (1 << WGM12);
     d8e:	e1 e8       	ldi	r30, 0x81	; 129
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	8a 61       	ori	r24, 0x1A	; 26
     d96:	80 83       	st	Z, r24
	 uint8_t mask = 0xFF;
	 mask &= ~(1 << CS12) | ~(1 << CS10);
	 TCCR1B &= mask;
     d98:	80 81       	ld	r24, Z
     d9a:	80 83       	st	Z, r24
	
	//COM1An; Clear OS1A on compare match | Set OC1A at BOTTOM. WGM1n: Set Fast PWN, TOP = ICRn, update OCRnx at BOTTOM, TOVn flag set og TOP.
	TCCR1A |= (1 << COM1A1) | (1 << WGM11);
     d9c:	e0 e8       	ldi	r30, 0x80	; 128
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	82 68       	ori	r24, 0x82	; 130
     da4:	80 83       	st	Z, r24
	mask = 0xFF;
	mask &= ~(1 << COM1A0) | ~(1 << WGM10);
	TCCR1A &= mask;
     da6:	80 81       	ld	r24, Z
     da8:	80 83       	st	Z, r24

	//ICR1 = TOP; //TOP = 40500 
	
	ICR1H = 0x9E;
     daa:	8e e9       	ldi	r24, 0x9E	; 158
     dac:	80 93 87 00 	sts	0x0087, r24
	ICR1L = 0x34;
     db0:	84 e3       	ldi	r24, 0x34	; 52
     db2:	80 93 86 00 	sts	0x0086, r24
}

void timer_set_DUTY(uint16_t duty) {
	//printf("Duty (max 40500): %d\n\r", duty);
	if (duty >= 0.05*TOP && duty <= 0.1*TOP) {
		OCR1AH = duty >> 8;
     db6:	8b e0       	ldi	r24, 0x0B	; 11
     db8:	80 93 89 00 	sts	0x0089, r24
		OCR1AL = duty & 0xFF;
     dbc:	8d ed       	ldi	r24, 0xDD	; 221
     dbe:	80 93 88 00 	sts	0x0088, r24
     dc2:	08 95       	ret

00000dc4 <timer_intr_init>:

}

void timer_intr_init(void) {
 // Enable CTC mode, compare with freq time 
	TCCR3B |= (1 << WGM32); 
     dc4:	e1 e9       	ldi	r30, 0x91	; 145
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	88 60       	ori	r24, 0x08	; 8
     dcc:	80 83       	st	Z, r24
	
	TCCR3B |= (1 << CS31); // Pre-scaler 8 */
     dce:	80 81       	ld	r24, Z
     dd0:	82 60       	ori	r24, 0x02	; 2
     dd2:	80 83       	st	Z, r24

	//OCR3AH = 0x4E; // 19999
	//OCR3AL = 0x1F;
	
	OCR3AH = 0x9C; // 39999
     dd4:	8c e9       	ldi	r24, 0x9C	; 156
     dd6:	80 93 99 00 	sts	0x0099, r24
	OCR3AL = 0x3F;
     dda:	8f e3       	ldi	r24, 0x3F	; 63
     ddc:	80 93 98 00 	sts	0x0098, r24

	TCNT3H = 0x00;
     de0:	10 92 95 00 	sts	0x0095, r1
	TCNT3L = 0x00;
     de4:	10 92 94 00 	sts	0x0094, r1
	
	TIMSK3 |=  (1 << OCIE3A); // Interrupt enable
     de8:	e1 e7       	ldi	r30, 0x71	; 113
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	82 60       	ori	r24, 0x02	; 2
     df0:	80 83       	st	Z, r24
     df2:	08 95       	ret

00000df4 <timer_enable_intr>:

}

void timer_enable_intr() {
	TIMSK3 |=  (1 << OCIE3A); // Interrupt enable
     df4:	e1 e7       	ldi	r30, 0x71	; 113
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	82 60       	ori	r24, 0x02	; 2
     dfc:	80 83       	st	Z, r24
     dfe:	08 95       	ret

00000e00 <timer_disable_intr>:
}

void timer_disable_intr() {
	TIMSK3 &=  ~(1 << OCIE3A); // Interrupt disable
     e00:	e1 e7       	ldi	r30, 0x71	; 113
     e02:	f0 e0       	ldi	r31, 0x00	; 0
     e04:	80 81       	ld	r24, Z
     e06:	8d 7f       	andi	r24, 0xFD	; 253
     e08:	80 83       	st	Z, r24
     e0a:	08 95       	ret

00000e0c <timer_set_DUTY>:
}

void timer_set_DUTY(uint16_t duty) {
     e0c:	cf 92       	push	r12
     e0e:	df 92       	push	r13
     e10:	ef 92       	push	r14
     e12:	ff 92       	push	r15
     e14:	cf 93       	push	r28
     e16:	df 93       	push	r29
     e18:	ec 01       	movw	r28, r24
	//printf("Duty (max 40500): %d\n\r", duty);
	if (duty >= 0.05*TOP && duty <= 0.1*TOP) {
     e1a:	bc 01       	movw	r22, r24
     e1c:	80 e0       	ldi	r24, 0x00	; 0
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	5d d2       	rcall	.+1210   	; 0x12dc <__floatunsisf>
     e22:	6b 01       	movw	r12, r22
     e24:	7c 01       	movw	r14, r24
     e26:	20 e0       	ldi	r18, 0x00	; 0
     e28:	30 e2       	ldi	r19, 0x20	; 32
     e2a:	4d ef       	ldi	r20, 0xFD	; 253
     e2c:	54 e4       	ldi	r21, 0x44	; 68
     e2e:	08 d3       	rcall	.+1552   	; 0x1440 <__gesf2>
     e30:	88 23       	and	r24, r24
     e32:	6c f0       	brlt	.+26     	; 0xe4e <timer_set_DUTY+0x42>
     e34:	20 e0       	ldi	r18, 0x00	; 0
     e36:	30 e2       	ldi	r19, 0x20	; 32
     e38:	4d e7       	ldi	r20, 0x7D	; 125
     e3a:	55 e4       	ldi	r21, 0x45	; 69
     e3c:	c7 01       	movw	r24, r14
     e3e:	b6 01       	movw	r22, r12
     e40:	b0 d1       	rcall	.+864    	; 0x11a2 <__cmpsf2>
     e42:	18 16       	cp	r1, r24
     e44:	24 f0       	brlt	.+8      	; 0xe4e <timer_set_DUTY+0x42>
		OCR1AH = duty >> 8;
     e46:	d0 93 89 00 	sts	0x0089, r29
		OCR1AL = duty & 0xFF;
     e4a:	c0 93 88 00 	sts	0x0088, r28
	}
}
     e4e:	df 91       	pop	r29
     e50:	cf 91       	pop	r28
     e52:	ff 90       	pop	r15
     e54:	ef 90       	pop	r14
     e56:	df 90       	pop	r13
     e58:	cf 90       	pop	r12
     e5a:	08 95       	ret

00000e5c <timer_flap_init>:


/////* TIMER/COUNTER FOR PWM CONTROL OF FLAP */////

void timer_flap_init(void) {
	DDRL |= (1 << DDL3);  // set PL3/Oc5A direction as output
     e5c:	ea e0       	ldi	r30, 0x0A	; 10
     e5e:	f1 e0       	ldi	r31, 0x01	; 1
     e60:	80 81       	ld	r24, Z
     e62:	88 60       	ori	r24, 0x08	; 8
     e64:	80 83       	st	Z, r24
	
	//Clock select bits: CSN2:0=1
	 TCCR5B  |= (1 << CS51) | (1 << WGM53) | (1 << WGM52);
     e66:	e1 e2       	ldi	r30, 0x21	; 33
     e68:	f1 e0       	ldi	r31, 0x01	; 1
     e6a:	80 81       	ld	r24, Z
     e6c:	8a 61       	ori	r24, 0x1A	; 26
     e6e:	80 83       	st	Z, r24
	 uint8_t mask = 0xFF;
	 mask &= ~(1 << CS52) | ~(1 << CS50);
	 TCCR5B &= mask;
     e70:	80 81       	ld	r24, Z
     e72:	80 83       	st	Z, r24
	
	//COM5An; Clear OS5A on compare match | Set OC5A at BOTTOM. WGM1n: Set Fast PWN, TOP = ICRn, update OCRnx at BOTTOM, TOVn flag set og TOP.
	TCCR5A |= (1 << COM5A1) | (1 << WGM51);
     e74:	e0 e2       	ldi	r30, 0x20	; 32
     e76:	f1 e0       	ldi	r31, 0x01	; 1
     e78:	80 81       	ld	r24, Z
     e7a:	82 68       	ori	r24, 0x82	; 130
     e7c:	80 83       	st	Z, r24
	mask = 0xFF;
	mask &= ~(1 << COM5A0) | ~(1 << WGM50);
	TCCR5A &= mask;
     e7e:	80 81       	ld	r24, Z
     e80:	80 83       	st	Z, r24

	//ICR1 = TOP; //TOP = 40500 
	
	ICR5H = 0x9E;
     e82:	8e e9       	ldi	r24, 0x9E	; 158
     e84:	80 93 27 01 	sts	0x0127, r24
	ICR5L = 0x34;
     e88:	84 e3       	ldi	r24, 0x34	; 52
     e8a:	80 93 26 01 	sts	0x0126, r24
	
	//OCR1A = MIDDLE;  // set position to middle
	
	//timer_flap_set_DUTY(pwm_DUTY(128));
	flap_close();
     e8e:	28 cc       	rjmp	.-1968   	; 0x6e0 <flap_close>
     e90:	08 95       	ret

00000e92 <timer_flap_set_DUTY>:

}

void timer_flap_set_DUTY(uint16_t duty) {
     e92:	cf 92       	push	r12
     e94:	df 92       	push	r13
     e96:	ef 92       	push	r14
     e98:	ff 92       	push	r15
     e9a:	cf 93       	push	r28
     e9c:	df 93       	push	r29
     e9e:	ec 01       	movw	r28, r24
	
	if (duty >= 0.05*TOP && duty <= 0.1*TOP) {
     ea0:	bc 01       	movw	r22, r24
     ea2:	80 e0       	ldi	r24, 0x00	; 0
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	1a d2       	rcall	.+1076   	; 0x12dc <__floatunsisf>
     ea8:	6b 01       	movw	r12, r22
     eaa:	7c 01       	movw	r14, r24
     eac:	20 e0       	ldi	r18, 0x00	; 0
     eae:	30 e2       	ldi	r19, 0x20	; 32
     eb0:	4d ef       	ldi	r20, 0xFD	; 253
     eb2:	54 e4       	ldi	r21, 0x44	; 68
     eb4:	c5 d2       	rcall	.+1418   	; 0x1440 <__gesf2>
     eb6:	88 23       	and	r24, r24
     eb8:	6c f0       	brlt	.+26     	; 0xed4 <timer_flap_set_DUTY+0x42>
     eba:	20 e0       	ldi	r18, 0x00	; 0
     ebc:	30 e2       	ldi	r19, 0x20	; 32
     ebe:	4d e7       	ldi	r20, 0x7D	; 125
     ec0:	55 e4       	ldi	r21, 0x45	; 69
     ec2:	c7 01       	movw	r24, r14
     ec4:	b6 01       	movw	r22, r12
     ec6:	6d d1       	rcall	.+730    	; 0x11a2 <__cmpsf2>
     ec8:	18 16       	cp	r1, r24
     eca:	24 f0       	brlt	.+8      	; 0xed4 <timer_flap_set_DUTY+0x42>
		OCR5AH = duty >> 8;
     ecc:	d0 93 29 01 	sts	0x0129, r29
		OCR5AL = duty & 0xFF;
     ed0:	c0 93 28 01 	sts	0x0128, r28
	}
}
     ed4:	df 91       	pop	r29
     ed6:	cf 91       	pop	r28
     ed8:	ff 90       	pop	r15
     eda:	ef 90       	pop	r14
     edc:	df 90       	pop	r13
     ede:	cf 90       	pop	r12
     ee0:	08 95       	ret

00000ee2 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     ee2:	8c e0       	ldi	r24, 0x0C	; 12
     ee4:	80 93 b8 00 	sts	0x00B8, r24
     ee8:	8f ef       	ldi	r24, 0xFF	; 255
     eea:	80 93 bb 00 	sts	0x00BB, r24
     eee:	84 e0       	ldi	r24, 0x04	; 4
     ef0:	80 93 bc 00 	sts	0x00BC, r24
     ef4:	08 95       	ret

00000ef6 <TWI_Start_Transceiver_With_Data>:
     ef6:	bf 92       	push	r11
     ef8:	cf 92       	push	r12
     efa:	df 92       	push	r13
     efc:	ef 92       	push	r14
     efe:	ff 92       	push	r15
     f00:	0f 93       	push	r16
     f02:	1f 93       	push	r17
     f04:	cf 93       	push	r28
     f06:	df 93       	push	r29
     f08:	6c 01       	movw	r12, r24
     f0a:	b6 2e       	mov	r11, r22
     f0c:	78 94       	sei
     f0e:	80 91 bc 00 	lds	r24, 0x00BC
     f12:	80 ff       	sbrs	r24, 0
     f14:	15 c0       	rjmp	.+42     	; 0xf40 <TWI_Start_Transceiver_With_Data+0x4a>
     f16:	ca e0       	ldi	r28, 0x0A	; 10
     f18:	d0 e0       	ldi	r29, 0x00	; 0
     f1a:	01 e8       	ldi	r16, 0x81	; 129
     f1c:	12 e0       	ldi	r17, 0x02	; 2
     f1e:	0f 2e       	mov	r0, r31
     f20:	fc eb       	ldi	r31, 0xBC	; 188
     f22:	ef 2e       	mov	r14, r31
     f24:	f1 2c       	mov	r15, r1
     f26:	f0 2d       	mov	r31, r0
     f28:	1f 93       	push	r17
     f2a:	0f 93       	push	r16
     f2c:	67 d3       	rcall	.+1742   	; 0x15fc <printf>
     f2e:	f7 01       	movw	r30, r14
     f30:	80 81       	ld	r24, Z
     f32:	0f 90       	pop	r0
     f34:	0f 90       	pop	r0
     f36:	80 ff       	sbrs	r24, 0
     f38:	03 c0       	rjmp	.+6      	; 0xf40 <TWI_Start_Transceiver_With_Data+0x4a>
     f3a:	21 97       	sbiw	r28, 0x01	; 1
     f3c:	20 97       	sbiw	r28, 0x00	; 0
     f3e:	a1 f7       	brne	.-24     	; 0xf28 <TWI_Start_Transceiver_With_Data+0x32>
     f40:	b0 92 ad 02 	sts	0x02AD, r11
     f44:	f6 01       	movw	r30, r12
     f46:	80 81       	ld	r24, Z
     f48:	80 93 ae 02 	sts	0x02AE, r24
     f4c:	80 fd       	sbrc	r24, 0
     f4e:	0d c0       	rjmp	.+26     	; 0xf6a <TWI_Start_Transceiver_With_Data+0x74>
     f50:	f1 e0       	ldi	r31, 0x01	; 1
     f52:	fb 15       	cp	r31, r11
     f54:	50 f4       	brcc	.+20     	; 0xf6a <TWI_Start_Transceiver_With_Data+0x74>
     f56:	d6 01       	movw	r26, r12
     f58:	11 96       	adiw	r26, 0x01	; 1
     f5a:	ef ea       	ldi	r30, 0xAF	; 175
     f5c:	f2 e0       	ldi	r31, 0x02	; 2
     f5e:	81 e0       	ldi	r24, 0x01	; 1
     f60:	9d 91       	ld	r25, X+
     f62:	91 93       	st	Z+, r25
     f64:	8f 5f       	subi	r24, 0xFF	; 255
     f66:	8b 11       	cpse	r24, r11
     f68:	fb cf       	rjmp	.-10     	; 0xf60 <TWI_Start_Transceiver_With_Data+0x6a>
     f6a:	10 92 ac 02 	sts	0x02AC, r1
     f6e:	88 ef       	ldi	r24, 0xF8	; 248
     f70:	80 93 18 02 	sts	0x0218, r24
     f74:	85 ea       	ldi	r24, 0xA5	; 165
     f76:	80 93 bc 00 	sts	0x00BC, r24
     f7a:	df 91       	pop	r29
     f7c:	cf 91       	pop	r28
     f7e:	1f 91       	pop	r17
     f80:	0f 91       	pop	r16
     f82:	ff 90       	pop	r15
     f84:	ef 90       	pop	r14
     f86:	df 90       	pop	r13
     f88:	cf 90       	pop	r12
     f8a:	bf 90       	pop	r11
     f8c:	08 95       	ret

00000f8e <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     f8e:	1f 92       	push	r1
     f90:	0f 92       	push	r0
     f92:	0f b6       	in	r0, 0x3f	; 63
     f94:	0f 92       	push	r0
     f96:	11 24       	eor	r1, r1
     f98:	0b b6       	in	r0, 0x3b	; 59
     f9a:	0f 92       	push	r0
     f9c:	2f 93       	push	r18
     f9e:	3f 93       	push	r19
     fa0:	8f 93       	push	r24
     fa2:	9f 93       	push	r25
     fa4:	af 93       	push	r26
     fa6:	bf 93       	push	r27
     fa8:	ef 93       	push	r30
     faa:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     fac:	80 91 b9 00 	lds	r24, 0x00B9
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	fc 01       	movw	r30, r24
     fb4:	38 97       	sbiw	r30, 0x08	; 8
     fb6:	e1 35       	cpi	r30, 0x51	; 81
     fb8:	f1 05       	cpc	r31, r1
     fba:	08 f0       	brcs	.+2      	; 0xfbe <__vector_39+0x30>
     fbc:	55 c0       	rjmp	.+170    	; 0x1068 <__vector_39+0xda>
     fbe:	ee 58       	subi	r30, 0x8E	; 142
     fc0:	ff 4f       	sbci	r31, 0xFF	; 255
     fc2:	b8 c2       	rjmp	.+1392   	; 0x1534 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     fc4:	10 92 ab 02 	sts	0x02AB, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     fc8:	e0 91 ab 02 	lds	r30, 0x02AB
     fcc:	80 91 ad 02 	lds	r24, 0x02AD
     fd0:	e8 17       	cp	r30, r24
     fd2:	70 f4       	brcc	.+28     	; 0xff0 <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	8e 0f       	add	r24, r30
     fd8:	80 93 ab 02 	sts	0x02AB, r24
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	e2 55       	subi	r30, 0x52	; 82
     fe0:	fd 4f       	sbci	r31, 0xFD	; 253
     fe2:	80 81       	ld	r24, Z
     fe4:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fe8:	85 e8       	ldi	r24, 0x85	; 133
     fea:	80 93 bc 00 	sts	0x00BC, r24
     fee:	43 c0       	rjmp	.+134    	; 0x1076 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     ff0:	80 91 ac 02 	lds	r24, 0x02AC
     ff4:	81 60       	ori	r24, 0x01	; 1
     ff6:	80 93 ac 02 	sts	0x02AC, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ffa:	84 e9       	ldi	r24, 0x94	; 148
     ffc:	80 93 bc 00 	sts	0x00BC, r24
    1000:	3a c0       	rjmp	.+116    	; 0x1076 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
    1002:	e0 91 ab 02 	lds	r30, 0x02AB
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	8e 0f       	add	r24, r30
    100a:	80 93 ab 02 	sts	0x02AB, r24
    100e:	80 91 bb 00 	lds	r24, 0x00BB
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	e2 55       	subi	r30, 0x52	; 82
    1016:	fd 4f       	sbci	r31, 0xFD	; 253
    1018:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    101a:	20 91 ab 02 	lds	r18, 0x02AB
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	80 91 ad 02 	lds	r24, 0x02AD
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	01 97       	sbiw	r24, 0x01	; 1
    1028:	28 17       	cp	r18, r24
    102a:	39 07       	cpc	r19, r25
    102c:	24 f4       	brge	.+8      	; 0x1036 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    102e:	85 ec       	ldi	r24, 0xC5	; 197
    1030:	80 93 bc 00 	sts	0x00BC, r24
    1034:	20 c0       	rjmp	.+64     	; 0x1076 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1036:	85 e8       	ldi	r24, 0x85	; 133
    1038:	80 93 bc 00 	sts	0x00BC, r24
    103c:	1c c0       	rjmp	.+56     	; 0x1076 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
    103e:	80 91 bb 00 	lds	r24, 0x00BB
    1042:	e0 91 ab 02 	lds	r30, 0x02AB
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	e2 55       	subi	r30, 0x52	; 82
    104a:	fd 4f       	sbci	r31, 0xFD	; 253
    104c:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
    104e:	80 91 ac 02 	lds	r24, 0x02AC
    1052:	81 60       	ori	r24, 0x01	; 1
    1054:	80 93 ac 02 	sts	0x02AC, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1058:	84 e9       	ldi	r24, 0x94	; 148
    105a:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
    105e:	0b c0       	rjmp	.+22     	; 0x1076 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1060:	85 ea       	ldi	r24, 0xA5	; 165
    1062:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
    1066:	07 c0       	rjmp	.+14     	; 0x1076 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1068:	80 91 b9 00 	lds	r24, 0x00B9
    106c:	80 93 18 02 	sts	0x0218, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1070:	84 e0       	ldi	r24, 0x04	; 4
    1072:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
    1076:	ff 91       	pop	r31
    1078:	ef 91       	pop	r30
    107a:	bf 91       	pop	r27
    107c:	af 91       	pop	r26
    107e:	9f 91       	pop	r25
    1080:	8f 91       	pop	r24
    1082:	3f 91       	pop	r19
    1084:	2f 91       	pop	r18
    1086:	0f 90       	pop	r0
    1088:	0b be       	out	0x3b, r0	; 59
    108a:	0f 90       	pop	r0
    108c:	0f be       	out	0x3f, r0	; 63
    108e:	0f 90       	pop	r0
    1090:	1f 90       	pop	r1
    1092:	18 95       	reti

00001094 <uart_transmit>:
    1094:	e0 ec       	ldi	r30, 0xC0	; 192
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	90 81       	ld	r25, Z
    109a:	95 ff       	sbrs	r25, 5
    109c:	fd cf       	rjmp	.-6      	; 0x1098 <uart_transmit+0x4>
    109e:	80 93 c6 00 	sts	0x00C6, r24
    10a2:	08 95       	ret

000010a4 <uart_recieve>:
    10a4:	e0 ec       	ldi	r30, 0xC0	; 192
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	88 23       	and	r24, r24
    10ac:	ec f7       	brge	.-6      	; 0x10a8 <uart_recieve+0x4>
    10ae:	80 91 c6 00 	lds	r24, 0x00C6
    10b2:	08 95       	ret

000010b4 <uart_init>:
    10b4:	10 92 c5 00 	sts	0x00C5, r1
    10b8:	87 e6       	ldi	r24, 0x67	; 103
    10ba:	80 93 c4 00 	sts	0x00C4, r24
    10be:	88 e1       	ldi	r24, 0x18	; 24
    10c0:	80 93 c1 00 	sts	0x00C1, r24
    10c4:	8e e0       	ldi	r24, 0x0E	; 14
    10c6:	80 93 c2 00 	sts	0x00C2, r24
    10ca:	08 95       	ret

000010cc <uart_printf>:
    10cc:	62 e5       	ldi	r22, 0x52	; 82
    10ce:	78 e0       	ldi	r23, 0x08	; 8
    10d0:	8a e4       	ldi	r24, 0x4A	; 74
    10d2:	98 e0       	ldi	r25, 0x08	; 8
    10d4:	49 c2       	rjmp	.+1170   	; 0x1568 <fdevopen>
    10d6:	08 95       	ret

000010d8 <__subsf3>:
    10d8:	50 58       	subi	r21, 0x80	; 128

000010da <__addsf3>:
    10da:	bb 27       	eor	r27, r27
    10dc:	aa 27       	eor	r26, r26
    10de:	0e d0       	rcall	.+28     	; 0x10fc <__addsf3x>
    10e0:	75 c1       	rjmp	.+746    	; 0x13cc <__fp_round>
    10e2:	66 d1       	rcall	.+716    	; 0x13b0 <__fp_pscA>
    10e4:	30 f0       	brcs	.+12     	; 0x10f2 <__addsf3+0x18>
    10e6:	6b d1       	rcall	.+726    	; 0x13be <__fp_pscB>
    10e8:	20 f0       	brcs	.+8      	; 0x10f2 <__addsf3+0x18>
    10ea:	31 f4       	brne	.+12     	; 0x10f8 <__addsf3+0x1e>
    10ec:	9f 3f       	cpi	r25, 0xFF	; 255
    10ee:	11 f4       	brne	.+4      	; 0x10f4 <__addsf3+0x1a>
    10f0:	1e f4       	brtc	.+6      	; 0x10f8 <__addsf3+0x1e>
    10f2:	5b c1       	rjmp	.+694    	; 0x13aa <__fp_nan>
    10f4:	0e f4       	brtc	.+2      	; 0x10f8 <__addsf3+0x1e>
    10f6:	e0 95       	com	r30
    10f8:	e7 fb       	bst	r30, 7
    10fa:	51 c1       	rjmp	.+674    	; 0x139e <__fp_inf>

000010fc <__addsf3x>:
    10fc:	e9 2f       	mov	r30, r25
    10fe:	77 d1       	rcall	.+750    	; 0x13ee <__fp_split3>
    1100:	80 f3       	brcs	.-32     	; 0x10e2 <__addsf3+0x8>
    1102:	ba 17       	cp	r27, r26
    1104:	62 07       	cpc	r22, r18
    1106:	73 07       	cpc	r23, r19
    1108:	84 07       	cpc	r24, r20
    110a:	95 07       	cpc	r25, r21
    110c:	18 f0       	brcs	.+6      	; 0x1114 <__addsf3x+0x18>
    110e:	71 f4       	brne	.+28     	; 0x112c <__addsf3x+0x30>
    1110:	9e f5       	brtc	.+102    	; 0x1178 <__addsf3x+0x7c>
    1112:	8f c1       	rjmp	.+798    	; 0x1432 <__fp_zero>
    1114:	0e f4       	brtc	.+2      	; 0x1118 <__addsf3x+0x1c>
    1116:	e0 95       	com	r30
    1118:	0b 2e       	mov	r0, r27
    111a:	ba 2f       	mov	r27, r26
    111c:	a0 2d       	mov	r26, r0
    111e:	0b 01       	movw	r0, r22
    1120:	b9 01       	movw	r22, r18
    1122:	90 01       	movw	r18, r0
    1124:	0c 01       	movw	r0, r24
    1126:	ca 01       	movw	r24, r20
    1128:	a0 01       	movw	r20, r0
    112a:	11 24       	eor	r1, r1
    112c:	ff 27       	eor	r31, r31
    112e:	59 1b       	sub	r21, r25
    1130:	99 f0       	breq	.+38     	; 0x1158 <__addsf3x+0x5c>
    1132:	59 3f       	cpi	r21, 0xF9	; 249
    1134:	50 f4       	brcc	.+20     	; 0x114a <__addsf3x+0x4e>
    1136:	50 3e       	cpi	r21, 0xE0	; 224
    1138:	68 f1       	brcs	.+90     	; 0x1194 <__addsf3x+0x98>
    113a:	1a 16       	cp	r1, r26
    113c:	f0 40       	sbci	r31, 0x00	; 0
    113e:	a2 2f       	mov	r26, r18
    1140:	23 2f       	mov	r18, r19
    1142:	34 2f       	mov	r19, r20
    1144:	44 27       	eor	r20, r20
    1146:	58 5f       	subi	r21, 0xF8	; 248
    1148:	f3 cf       	rjmp	.-26     	; 0x1130 <__addsf3x+0x34>
    114a:	46 95       	lsr	r20
    114c:	37 95       	ror	r19
    114e:	27 95       	ror	r18
    1150:	a7 95       	ror	r26
    1152:	f0 40       	sbci	r31, 0x00	; 0
    1154:	53 95       	inc	r21
    1156:	c9 f7       	brne	.-14     	; 0x114a <__addsf3x+0x4e>
    1158:	7e f4       	brtc	.+30     	; 0x1178 <__addsf3x+0x7c>
    115a:	1f 16       	cp	r1, r31
    115c:	ba 0b       	sbc	r27, r26
    115e:	62 0b       	sbc	r22, r18
    1160:	73 0b       	sbc	r23, r19
    1162:	84 0b       	sbc	r24, r20
    1164:	ba f0       	brmi	.+46     	; 0x1194 <__addsf3x+0x98>
    1166:	91 50       	subi	r25, 0x01	; 1
    1168:	a1 f0       	breq	.+40     	; 0x1192 <__addsf3x+0x96>
    116a:	ff 0f       	add	r31, r31
    116c:	bb 1f       	adc	r27, r27
    116e:	66 1f       	adc	r22, r22
    1170:	77 1f       	adc	r23, r23
    1172:	88 1f       	adc	r24, r24
    1174:	c2 f7       	brpl	.-16     	; 0x1166 <__addsf3x+0x6a>
    1176:	0e c0       	rjmp	.+28     	; 0x1194 <__addsf3x+0x98>
    1178:	ba 0f       	add	r27, r26
    117a:	62 1f       	adc	r22, r18
    117c:	73 1f       	adc	r23, r19
    117e:	84 1f       	adc	r24, r20
    1180:	48 f4       	brcc	.+18     	; 0x1194 <__addsf3x+0x98>
    1182:	87 95       	ror	r24
    1184:	77 95       	ror	r23
    1186:	67 95       	ror	r22
    1188:	b7 95       	ror	r27
    118a:	f7 95       	ror	r31
    118c:	9e 3f       	cpi	r25, 0xFE	; 254
    118e:	08 f0       	brcs	.+2      	; 0x1192 <__addsf3x+0x96>
    1190:	b3 cf       	rjmp	.-154    	; 0x10f8 <__addsf3+0x1e>
    1192:	93 95       	inc	r25
    1194:	88 0f       	add	r24, r24
    1196:	08 f0       	brcs	.+2      	; 0x119a <__addsf3x+0x9e>
    1198:	99 27       	eor	r25, r25
    119a:	ee 0f       	add	r30, r30
    119c:	97 95       	ror	r25
    119e:	87 95       	ror	r24
    11a0:	08 95       	ret

000011a2 <__cmpsf2>:
    11a2:	d9 d0       	rcall	.+434    	; 0x1356 <__fp_cmp>
    11a4:	08 f4       	brcc	.+2      	; 0x11a8 <__cmpsf2+0x6>
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	08 95       	ret

000011aa <__divsf3>:
    11aa:	0c d0       	rcall	.+24     	; 0x11c4 <__divsf3x>
    11ac:	0f c1       	rjmp	.+542    	; 0x13cc <__fp_round>
    11ae:	07 d1       	rcall	.+526    	; 0x13be <__fp_pscB>
    11b0:	40 f0       	brcs	.+16     	; 0x11c2 <__divsf3+0x18>
    11b2:	fe d0       	rcall	.+508    	; 0x13b0 <__fp_pscA>
    11b4:	30 f0       	brcs	.+12     	; 0x11c2 <__divsf3+0x18>
    11b6:	21 f4       	brne	.+8      	; 0x11c0 <__divsf3+0x16>
    11b8:	5f 3f       	cpi	r21, 0xFF	; 255
    11ba:	19 f0       	breq	.+6      	; 0x11c2 <__divsf3+0x18>
    11bc:	f0 c0       	rjmp	.+480    	; 0x139e <__fp_inf>
    11be:	51 11       	cpse	r21, r1
    11c0:	39 c1       	rjmp	.+626    	; 0x1434 <__fp_szero>
    11c2:	f3 c0       	rjmp	.+486    	; 0x13aa <__fp_nan>

000011c4 <__divsf3x>:
    11c4:	14 d1       	rcall	.+552    	; 0x13ee <__fp_split3>
    11c6:	98 f3       	brcs	.-26     	; 0x11ae <__divsf3+0x4>

000011c8 <__divsf3_pse>:
    11c8:	99 23       	and	r25, r25
    11ca:	c9 f3       	breq	.-14     	; 0x11be <__divsf3+0x14>
    11cc:	55 23       	and	r21, r21
    11ce:	b1 f3       	breq	.-20     	; 0x11bc <__divsf3+0x12>
    11d0:	95 1b       	sub	r25, r21
    11d2:	55 0b       	sbc	r21, r21
    11d4:	bb 27       	eor	r27, r27
    11d6:	aa 27       	eor	r26, r26
    11d8:	62 17       	cp	r22, r18
    11da:	73 07       	cpc	r23, r19
    11dc:	84 07       	cpc	r24, r20
    11de:	38 f0       	brcs	.+14     	; 0x11ee <__divsf3_pse+0x26>
    11e0:	9f 5f       	subi	r25, 0xFF	; 255
    11e2:	5f 4f       	sbci	r21, 0xFF	; 255
    11e4:	22 0f       	add	r18, r18
    11e6:	33 1f       	adc	r19, r19
    11e8:	44 1f       	adc	r20, r20
    11ea:	aa 1f       	adc	r26, r26
    11ec:	a9 f3       	breq	.-22     	; 0x11d8 <__divsf3_pse+0x10>
    11ee:	33 d0       	rcall	.+102    	; 0x1256 <__divsf3_pse+0x8e>
    11f0:	0e 2e       	mov	r0, r30
    11f2:	3a f0       	brmi	.+14     	; 0x1202 <__divsf3_pse+0x3a>
    11f4:	e0 e8       	ldi	r30, 0x80	; 128
    11f6:	30 d0       	rcall	.+96     	; 0x1258 <__divsf3_pse+0x90>
    11f8:	91 50       	subi	r25, 0x01	; 1
    11fa:	50 40       	sbci	r21, 0x00	; 0
    11fc:	e6 95       	lsr	r30
    11fe:	00 1c       	adc	r0, r0
    1200:	ca f7       	brpl	.-14     	; 0x11f4 <__divsf3_pse+0x2c>
    1202:	29 d0       	rcall	.+82     	; 0x1256 <__divsf3_pse+0x8e>
    1204:	fe 2f       	mov	r31, r30
    1206:	27 d0       	rcall	.+78     	; 0x1256 <__divsf3_pse+0x8e>
    1208:	66 0f       	add	r22, r22
    120a:	77 1f       	adc	r23, r23
    120c:	88 1f       	adc	r24, r24
    120e:	bb 1f       	adc	r27, r27
    1210:	26 17       	cp	r18, r22
    1212:	37 07       	cpc	r19, r23
    1214:	48 07       	cpc	r20, r24
    1216:	ab 07       	cpc	r26, r27
    1218:	b0 e8       	ldi	r27, 0x80	; 128
    121a:	09 f0       	breq	.+2      	; 0x121e <__divsf3_pse+0x56>
    121c:	bb 0b       	sbc	r27, r27
    121e:	80 2d       	mov	r24, r0
    1220:	bf 01       	movw	r22, r30
    1222:	ff 27       	eor	r31, r31
    1224:	93 58       	subi	r25, 0x83	; 131
    1226:	5f 4f       	sbci	r21, 0xFF	; 255
    1228:	2a f0       	brmi	.+10     	; 0x1234 <__divsf3_pse+0x6c>
    122a:	9e 3f       	cpi	r25, 0xFE	; 254
    122c:	51 05       	cpc	r21, r1
    122e:	68 f0       	brcs	.+26     	; 0x124a <__divsf3_pse+0x82>
    1230:	b6 c0       	rjmp	.+364    	; 0x139e <__fp_inf>
    1232:	00 c1       	rjmp	.+512    	; 0x1434 <__fp_szero>
    1234:	5f 3f       	cpi	r21, 0xFF	; 255
    1236:	ec f3       	brlt	.-6      	; 0x1232 <__divsf3_pse+0x6a>
    1238:	98 3e       	cpi	r25, 0xE8	; 232
    123a:	dc f3       	brlt	.-10     	; 0x1232 <__divsf3_pse+0x6a>
    123c:	86 95       	lsr	r24
    123e:	77 95       	ror	r23
    1240:	67 95       	ror	r22
    1242:	b7 95       	ror	r27
    1244:	f7 95       	ror	r31
    1246:	9f 5f       	subi	r25, 0xFF	; 255
    1248:	c9 f7       	brne	.-14     	; 0x123c <__divsf3_pse+0x74>
    124a:	88 0f       	add	r24, r24
    124c:	91 1d       	adc	r25, r1
    124e:	96 95       	lsr	r25
    1250:	87 95       	ror	r24
    1252:	97 f9       	bld	r25, 7
    1254:	08 95       	ret
    1256:	e1 e0       	ldi	r30, 0x01	; 1
    1258:	66 0f       	add	r22, r22
    125a:	77 1f       	adc	r23, r23
    125c:	88 1f       	adc	r24, r24
    125e:	bb 1f       	adc	r27, r27
    1260:	62 17       	cp	r22, r18
    1262:	73 07       	cpc	r23, r19
    1264:	84 07       	cpc	r24, r20
    1266:	ba 07       	cpc	r27, r26
    1268:	20 f0       	brcs	.+8      	; 0x1272 <__divsf3_pse+0xaa>
    126a:	62 1b       	sub	r22, r18
    126c:	73 0b       	sbc	r23, r19
    126e:	84 0b       	sbc	r24, r20
    1270:	ba 0b       	sbc	r27, r26
    1272:	ee 1f       	adc	r30, r30
    1274:	88 f7       	brcc	.-30     	; 0x1258 <__divsf3_pse+0x90>
    1276:	e0 95       	com	r30
    1278:	08 95       	ret

0000127a <__fixsfsi>:
    127a:	04 d0       	rcall	.+8      	; 0x1284 <__fixunssfsi>
    127c:	68 94       	set
    127e:	b1 11       	cpse	r27, r1
    1280:	d9 c0       	rjmp	.+434    	; 0x1434 <__fp_szero>
    1282:	08 95       	ret

00001284 <__fixunssfsi>:
    1284:	bc d0       	rcall	.+376    	; 0x13fe <__fp_splitA>
    1286:	88 f0       	brcs	.+34     	; 0x12aa <__fixunssfsi+0x26>
    1288:	9f 57       	subi	r25, 0x7F	; 127
    128a:	90 f0       	brcs	.+36     	; 0x12b0 <__fixunssfsi+0x2c>
    128c:	b9 2f       	mov	r27, r25
    128e:	99 27       	eor	r25, r25
    1290:	b7 51       	subi	r27, 0x17	; 23
    1292:	a0 f0       	brcs	.+40     	; 0x12bc <__fixunssfsi+0x38>
    1294:	d1 f0       	breq	.+52     	; 0x12ca <__fixunssfsi+0x46>
    1296:	66 0f       	add	r22, r22
    1298:	77 1f       	adc	r23, r23
    129a:	88 1f       	adc	r24, r24
    129c:	99 1f       	adc	r25, r25
    129e:	1a f0       	brmi	.+6      	; 0x12a6 <__fixunssfsi+0x22>
    12a0:	ba 95       	dec	r27
    12a2:	c9 f7       	brne	.-14     	; 0x1296 <__fixunssfsi+0x12>
    12a4:	12 c0       	rjmp	.+36     	; 0x12ca <__fixunssfsi+0x46>
    12a6:	b1 30       	cpi	r27, 0x01	; 1
    12a8:	81 f0       	breq	.+32     	; 0x12ca <__fixunssfsi+0x46>
    12aa:	c3 d0       	rcall	.+390    	; 0x1432 <__fp_zero>
    12ac:	b1 e0       	ldi	r27, 0x01	; 1
    12ae:	08 95       	ret
    12b0:	c0 c0       	rjmp	.+384    	; 0x1432 <__fp_zero>
    12b2:	67 2f       	mov	r22, r23
    12b4:	78 2f       	mov	r23, r24
    12b6:	88 27       	eor	r24, r24
    12b8:	b8 5f       	subi	r27, 0xF8	; 248
    12ba:	39 f0       	breq	.+14     	; 0x12ca <__fixunssfsi+0x46>
    12bc:	b9 3f       	cpi	r27, 0xF9	; 249
    12be:	cc f3       	brlt	.-14     	; 0x12b2 <__fixunssfsi+0x2e>
    12c0:	86 95       	lsr	r24
    12c2:	77 95       	ror	r23
    12c4:	67 95       	ror	r22
    12c6:	b3 95       	inc	r27
    12c8:	d9 f7       	brne	.-10     	; 0x12c0 <__fixunssfsi+0x3c>
    12ca:	3e f4       	brtc	.+14     	; 0x12da <__fixunssfsi+0x56>
    12cc:	90 95       	com	r25
    12ce:	80 95       	com	r24
    12d0:	70 95       	com	r23
    12d2:	61 95       	neg	r22
    12d4:	7f 4f       	sbci	r23, 0xFF	; 255
    12d6:	8f 4f       	sbci	r24, 0xFF	; 255
    12d8:	9f 4f       	sbci	r25, 0xFF	; 255
    12da:	08 95       	ret

000012dc <__floatunsisf>:
    12dc:	e8 94       	clt
    12de:	09 c0       	rjmp	.+18     	; 0x12f2 <__floatsisf+0x12>

000012e0 <__floatsisf>:
    12e0:	97 fb       	bst	r25, 7
    12e2:	3e f4       	brtc	.+14     	; 0x12f2 <__floatsisf+0x12>
    12e4:	90 95       	com	r25
    12e6:	80 95       	com	r24
    12e8:	70 95       	com	r23
    12ea:	61 95       	neg	r22
    12ec:	7f 4f       	sbci	r23, 0xFF	; 255
    12ee:	8f 4f       	sbci	r24, 0xFF	; 255
    12f0:	9f 4f       	sbci	r25, 0xFF	; 255
    12f2:	99 23       	and	r25, r25
    12f4:	a9 f0       	breq	.+42     	; 0x1320 <__floatsisf+0x40>
    12f6:	f9 2f       	mov	r31, r25
    12f8:	96 e9       	ldi	r25, 0x96	; 150
    12fa:	bb 27       	eor	r27, r27
    12fc:	93 95       	inc	r25
    12fe:	f6 95       	lsr	r31
    1300:	87 95       	ror	r24
    1302:	77 95       	ror	r23
    1304:	67 95       	ror	r22
    1306:	b7 95       	ror	r27
    1308:	f1 11       	cpse	r31, r1
    130a:	f8 cf       	rjmp	.-16     	; 0x12fc <__floatsisf+0x1c>
    130c:	fa f4       	brpl	.+62     	; 0x134c <__floatsisf+0x6c>
    130e:	bb 0f       	add	r27, r27
    1310:	11 f4       	brne	.+4      	; 0x1316 <__floatsisf+0x36>
    1312:	60 ff       	sbrs	r22, 0
    1314:	1b c0       	rjmp	.+54     	; 0x134c <__floatsisf+0x6c>
    1316:	6f 5f       	subi	r22, 0xFF	; 255
    1318:	7f 4f       	sbci	r23, 0xFF	; 255
    131a:	8f 4f       	sbci	r24, 0xFF	; 255
    131c:	9f 4f       	sbci	r25, 0xFF	; 255
    131e:	16 c0       	rjmp	.+44     	; 0x134c <__floatsisf+0x6c>
    1320:	88 23       	and	r24, r24
    1322:	11 f0       	breq	.+4      	; 0x1328 <__floatsisf+0x48>
    1324:	96 e9       	ldi	r25, 0x96	; 150
    1326:	11 c0       	rjmp	.+34     	; 0x134a <__floatsisf+0x6a>
    1328:	77 23       	and	r23, r23
    132a:	21 f0       	breq	.+8      	; 0x1334 <__floatsisf+0x54>
    132c:	9e e8       	ldi	r25, 0x8E	; 142
    132e:	87 2f       	mov	r24, r23
    1330:	76 2f       	mov	r23, r22
    1332:	05 c0       	rjmp	.+10     	; 0x133e <__floatsisf+0x5e>
    1334:	66 23       	and	r22, r22
    1336:	71 f0       	breq	.+28     	; 0x1354 <__floatsisf+0x74>
    1338:	96 e8       	ldi	r25, 0x86	; 134
    133a:	86 2f       	mov	r24, r22
    133c:	70 e0       	ldi	r23, 0x00	; 0
    133e:	60 e0       	ldi	r22, 0x00	; 0
    1340:	2a f0       	brmi	.+10     	; 0x134c <__floatsisf+0x6c>
    1342:	9a 95       	dec	r25
    1344:	66 0f       	add	r22, r22
    1346:	77 1f       	adc	r23, r23
    1348:	88 1f       	adc	r24, r24
    134a:	da f7       	brpl	.-10     	; 0x1342 <__floatsisf+0x62>
    134c:	88 0f       	add	r24, r24
    134e:	96 95       	lsr	r25
    1350:	87 95       	ror	r24
    1352:	97 f9       	bld	r25, 7
    1354:	08 95       	ret

00001356 <__fp_cmp>:
    1356:	99 0f       	add	r25, r25
    1358:	00 08       	sbc	r0, r0
    135a:	55 0f       	add	r21, r21
    135c:	aa 0b       	sbc	r26, r26
    135e:	e0 e8       	ldi	r30, 0x80	; 128
    1360:	fe ef       	ldi	r31, 0xFE	; 254
    1362:	16 16       	cp	r1, r22
    1364:	17 06       	cpc	r1, r23
    1366:	e8 07       	cpc	r30, r24
    1368:	f9 07       	cpc	r31, r25
    136a:	c0 f0       	brcs	.+48     	; 0x139c <__fp_cmp+0x46>
    136c:	12 16       	cp	r1, r18
    136e:	13 06       	cpc	r1, r19
    1370:	e4 07       	cpc	r30, r20
    1372:	f5 07       	cpc	r31, r21
    1374:	98 f0       	brcs	.+38     	; 0x139c <__fp_cmp+0x46>
    1376:	62 1b       	sub	r22, r18
    1378:	73 0b       	sbc	r23, r19
    137a:	84 0b       	sbc	r24, r20
    137c:	95 0b       	sbc	r25, r21
    137e:	39 f4       	brne	.+14     	; 0x138e <__fp_cmp+0x38>
    1380:	0a 26       	eor	r0, r26
    1382:	61 f0       	breq	.+24     	; 0x139c <__fp_cmp+0x46>
    1384:	23 2b       	or	r18, r19
    1386:	24 2b       	or	r18, r20
    1388:	25 2b       	or	r18, r21
    138a:	21 f4       	brne	.+8      	; 0x1394 <__fp_cmp+0x3e>
    138c:	08 95       	ret
    138e:	0a 26       	eor	r0, r26
    1390:	09 f4       	brne	.+2      	; 0x1394 <__fp_cmp+0x3e>
    1392:	a1 40       	sbci	r26, 0x01	; 1
    1394:	a6 95       	lsr	r26
    1396:	8f ef       	ldi	r24, 0xFF	; 255
    1398:	81 1d       	adc	r24, r1
    139a:	81 1d       	adc	r24, r1
    139c:	08 95       	ret

0000139e <__fp_inf>:
    139e:	97 f9       	bld	r25, 7
    13a0:	9f 67       	ori	r25, 0x7F	; 127
    13a2:	80 e8       	ldi	r24, 0x80	; 128
    13a4:	70 e0       	ldi	r23, 0x00	; 0
    13a6:	60 e0       	ldi	r22, 0x00	; 0
    13a8:	08 95       	ret

000013aa <__fp_nan>:
    13aa:	9f ef       	ldi	r25, 0xFF	; 255
    13ac:	80 ec       	ldi	r24, 0xC0	; 192
    13ae:	08 95       	ret

000013b0 <__fp_pscA>:
    13b0:	00 24       	eor	r0, r0
    13b2:	0a 94       	dec	r0
    13b4:	16 16       	cp	r1, r22
    13b6:	17 06       	cpc	r1, r23
    13b8:	18 06       	cpc	r1, r24
    13ba:	09 06       	cpc	r0, r25
    13bc:	08 95       	ret

000013be <__fp_pscB>:
    13be:	00 24       	eor	r0, r0
    13c0:	0a 94       	dec	r0
    13c2:	12 16       	cp	r1, r18
    13c4:	13 06       	cpc	r1, r19
    13c6:	14 06       	cpc	r1, r20
    13c8:	05 06       	cpc	r0, r21
    13ca:	08 95       	ret

000013cc <__fp_round>:
    13cc:	09 2e       	mov	r0, r25
    13ce:	03 94       	inc	r0
    13d0:	00 0c       	add	r0, r0
    13d2:	11 f4       	brne	.+4      	; 0x13d8 <__fp_round+0xc>
    13d4:	88 23       	and	r24, r24
    13d6:	52 f0       	brmi	.+20     	; 0x13ec <__fp_round+0x20>
    13d8:	bb 0f       	add	r27, r27
    13da:	40 f4       	brcc	.+16     	; 0x13ec <__fp_round+0x20>
    13dc:	bf 2b       	or	r27, r31
    13de:	11 f4       	brne	.+4      	; 0x13e4 <__fp_round+0x18>
    13e0:	60 ff       	sbrs	r22, 0
    13e2:	04 c0       	rjmp	.+8      	; 0x13ec <__fp_round+0x20>
    13e4:	6f 5f       	subi	r22, 0xFF	; 255
    13e6:	7f 4f       	sbci	r23, 0xFF	; 255
    13e8:	8f 4f       	sbci	r24, 0xFF	; 255
    13ea:	9f 4f       	sbci	r25, 0xFF	; 255
    13ec:	08 95       	ret

000013ee <__fp_split3>:
    13ee:	57 fd       	sbrc	r21, 7
    13f0:	90 58       	subi	r25, 0x80	; 128
    13f2:	44 0f       	add	r20, r20
    13f4:	55 1f       	adc	r21, r21
    13f6:	59 f0       	breq	.+22     	; 0x140e <__fp_splitA+0x10>
    13f8:	5f 3f       	cpi	r21, 0xFF	; 255
    13fa:	71 f0       	breq	.+28     	; 0x1418 <__fp_splitA+0x1a>
    13fc:	47 95       	ror	r20

000013fe <__fp_splitA>:
    13fe:	88 0f       	add	r24, r24
    1400:	97 fb       	bst	r25, 7
    1402:	99 1f       	adc	r25, r25
    1404:	61 f0       	breq	.+24     	; 0x141e <__fp_splitA+0x20>
    1406:	9f 3f       	cpi	r25, 0xFF	; 255
    1408:	79 f0       	breq	.+30     	; 0x1428 <__fp_splitA+0x2a>
    140a:	87 95       	ror	r24
    140c:	08 95       	ret
    140e:	12 16       	cp	r1, r18
    1410:	13 06       	cpc	r1, r19
    1412:	14 06       	cpc	r1, r20
    1414:	55 1f       	adc	r21, r21
    1416:	f2 cf       	rjmp	.-28     	; 0x13fc <__fp_split3+0xe>
    1418:	46 95       	lsr	r20
    141a:	f1 df       	rcall	.-30     	; 0x13fe <__fp_splitA>
    141c:	08 c0       	rjmp	.+16     	; 0x142e <__fp_splitA+0x30>
    141e:	16 16       	cp	r1, r22
    1420:	17 06       	cpc	r1, r23
    1422:	18 06       	cpc	r1, r24
    1424:	99 1f       	adc	r25, r25
    1426:	f1 cf       	rjmp	.-30     	; 0x140a <__fp_splitA+0xc>
    1428:	86 95       	lsr	r24
    142a:	71 05       	cpc	r23, r1
    142c:	61 05       	cpc	r22, r1
    142e:	08 94       	sec
    1430:	08 95       	ret

00001432 <__fp_zero>:
    1432:	e8 94       	clt

00001434 <__fp_szero>:
    1434:	bb 27       	eor	r27, r27
    1436:	66 27       	eor	r22, r22
    1438:	77 27       	eor	r23, r23
    143a:	cb 01       	movw	r24, r22
    143c:	97 f9       	bld	r25, 7
    143e:	08 95       	ret

00001440 <__gesf2>:
    1440:	8a df       	rcall	.-236    	; 0x1356 <__fp_cmp>
    1442:	08 f4       	brcc	.+2      	; 0x1446 <__gesf2+0x6>
    1444:	8f ef       	ldi	r24, 0xFF	; 255
    1446:	08 95       	ret

00001448 <__mulsf3>:
    1448:	0b d0       	rcall	.+22     	; 0x1460 <__mulsf3x>
    144a:	c0 cf       	rjmp	.-128    	; 0x13cc <__fp_round>
    144c:	b1 df       	rcall	.-158    	; 0x13b0 <__fp_pscA>
    144e:	28 f0       	brcs	.+10     	; 0x145a <__mulsf3+0x12>
    1450:	b6 df       	rcall	.-148    	; 0x13be <__fp_pscB>
    1452:	18 f0       	brcs	.+6      	; 0x145a <__mulsf3+0x12>
    1454:	95 23       	and	r25, r21
    1456:	09 f0       	breq	.+2      	; 0x145a <__mulsf3+0x12>
    1458:	a2 cf       	rjmp	.-188    	; 0x139e <__fp_inf>
    145a:	a7 cf       	rjmp	.-178    	; 0x13aa <__fp_nan>
    145c:	11 24       	eor	r1, r1
    145e:	ea cf       	rjmp	.-44     	; 0x1434 <__fp_szero>

00001460 <__mulsf3x>:
    1460:	c6 df       	rcall	.-116    	; 0x13ee <__fp_split3>
    1462:	a0 f3       	brcs	.-24     	; 0x144c <__mulsf3+0x4>

00001464 <__mulsf3_pse>:
    1464:	95 9f       	mul	r25, r21
    1466:	d1 f3       	breq	.-12     	; 0x145c <__mulsf3+0x14>
    1468:	95 0f       	add	r25, r21
    146a:	50 e0       	ldi	r21, 0x00	; 0
    146c:	55 1f       	adc	r21, r21
    146e:	62 9f       	mul	r22, r18
    1470:	f0 01       	movw	r30, r0
    1472:	72 9f       	mul	r23, r18
    1474:	bb 27       	eor	r27, r27
    1476:	f0 0d       	add	r31, r0
    1478:	b1 1d       	adc	r27, r1
    147a:	63 9f       	mul	r22, r19
    147c:	aa 27       	eor	r26, r26
    147e:	f0 0d       	add	r31, r0
    1480:	b1 1d       	adc	r27, r1
    1482:	aa 1f       	adc	r26, r26
    1484:	64 9f       	mul	r22, r20
    1486:	66 27       	eor	r22, r22
    1488:	b0 0d       	add	r27, r0
    148a:	a1 1d       	adc	r26, r1
    148c:	66 1f       	adc	r22, r22
    148e:	82 9f       	mul	r24, r18
    1490:	22 27       	eor	r18, r18
    1492:	b0 0d       	add	r27, r0
    1494:	a1 1d       	adc	r26, r1
    1496:	62 1f       	adc	r22, r18
    1498:	73 9f       	mul	r23, r19
    149a:	b0 0d       	add	r27, r0
    149c:	a1 1d       	adc	r26, r1
    149e:	62 1f       	adc	r22, r18
    14a0:	83 9f       	mul	r24, r19
    14a2:	a0 0d       	add	r26, r0
    14a4:	61 1d       	adc	r22, r1
    14a6:	22 1f       	adc	r18, r18
    14a8:	74 9f       	mul	r23, r20
    14aa:	33 27       	eor	r19, r19
    14ac:	a0 0d       	add	r26, r0
    14ae:	61 1d       	adc	r22, r1
    14b0:	23 1f       	adc	r18, r19
    14b2:	84 9f       	mul	r24, r20
    14b4:	60 0d       	add	r22, r0
    14b6:	21 1d       	adc	r18, r1
    14b8:	82 2f       	mov	r24, r18
    14ba:	76 2f       	mov	r23, r22
    14bc:	6a 2f       	mov	r22, r26
    14be:	11 24       	eor	r1, r1
    14c0:	9f 57       	subi	r25, 0x7F	; 127
    14c2:	50 40       	sbci	r21, 0x00	; 0
    14c4:	8a f0       	brmi	.+34     	; 0x14e8 <__mulsf3_pse+0x84>
    14c6:	e1 f0       	breq	.+56     	; 0x1500 <__mulsf3_pse+0x9c>
    14c8:	88 23       	and	r24, r24
    14ca:	4a f0       	brmi	.+18     	; 0x14de <__mulsf3_pse+0x7a>
    14cc:	ee 0f       	add	r30, r30
    14ce:	ff 1f       	adc	r31, r31
    14d0:	bb 1f       	adc	r27, r27
    14d2:	66 1f       	adc	r22, r22
    14d4:	77 1f       	adc	r23, r23
    14d6:	88 1f       	adc	r24, r24
    14d8:	91 50       	subi	r25, 0x01	; 1
    14da:	50 40       	sbci	r21, 0x00	; 0
    14dc:	a9 f7       	brne	.-22     	; 0x14c8 <__mulsf3_pse+0x64>
    14de:	9e 3f       	cpi	r25, 0xFE	; 254
    14e0:	51 05       	cpc	r21, r1
    14e2:	70 f0       	brcs	.+28     	; 0x1500 <__mulsf3_pse+0x9c>
    14e4:	5c cf       	rjmp	.-328    	; 0x139e <__fp_inf>
    14e6:	a6 cf       	rjmp	.-180    	; 0x1434 <__fp_szero>
    14e8:	5f 3f       	cpi	r21, 0xFF	; 255
    14ea:	ec f3       	brlt	.-6      	; 0x14e6 <__mulsf3_pse+0x82>
    14ec:	98 3e       	cpi	r25, 0xE8	; 232
    14ee:	dc f3       	brlt	.-10     	; 0x14e6 <__mulsf3_pse+0x82>
    14f0:	86 95       	lsr	r24
    14f2:	77 95       	ror	r23
    14f4:	67 95       	ror	r22
    14f6:	b7 95       	ror	r27
    14f8:	f7 95       	ror	r31
    14fa:	e7 95       	ror	r30
    14fc:	9f 5f       	subi	r25, 0xFF	; 255
    14fe:	c1 f7       	brne	.-16     	; 0x14f0 <__mulsf3_pse+0x8c>
    1500:	fe 2b       	or	r31, r30
    1502:	88 0f       	add	r24, r24
    1504:	91 1d       	adc	r25, r1
    1506:	96 95       	lsr	r25
    1508:	87 95       	ror	r24
    150a:	97 f9       	bld	r25, 7
    150c:	08 95       	ret

0000150e <__divmodhi4>:
    150e:	97 fb       	bst	r25, 7
    1510:	07 2e       	mov	r0, r23
    1512:	16 f4       	brtc	.+4      	; 0x1518 <__divmodhi4+0xa>
    1514:	00 94       	com	r0
    1516:	06 d0       	rcall	.+12     	; 0x1524 <__divmodhi4_neg1>
    1518:	77 fd       	sbrc	r23, 7
    151a:	08 d0       	rcall	.+16     	; 0x152c <__divmodhi4_neg2>
    151c:	11 d0       	rcall	.+34     	; 0x1540 <__udivmodhi4>
    151e:	07 fc       	sbrc	r0, 7
    1520:	05 d0       	rcall	.+10     	; 0x152c <__divmodhi4_neg2>
    1522:	3e f4       	brtc	.+14     	; 0x1532 <__divmodhi4_exit>

00001524 <__divmodhi4_neg1>:
    1524:	90 95       	com	r25
    1526:	81 95       	neg	r24
    1528:	9f 4f       	sbci	r25, 0xFF	; 255
    152a:	08 95       	ret

0000152c <__divmodhi4_neg2>:
    152c:	70 95       	com	r23
    152e:	61 95       	neg	r22
    1530:	7f 4f       	sbci	r23, 0xFF	; 255

00001532 <__divmodhi4_exit>:
    1532:	08 95       	ret

00001534 <__tablejump2__>:
    1534:	ee 0f       	add	r30, r30
    1536:	ff 1f       	adc	r31, r31

00001538 <__tablejump__>:
    1538:	05 90       	lpm	r0, Z+
    153a:	f4 91       	lpm	r31, Z
    153c:	e0 2d       	mov	r30, r0
    153e:	19 94       	eijmp

00001540 <__udivmodhi4>:
    1540:	aa 1b       	sub	r26, r26
    1542:	bb 1b       	sub	r27, r27
    1544:	51 e1       	ldi	r21, 0x11	; 17
    1546:	07 c0       	rjmp	.+14     	; 0x1556 <__udivmodhi4_ep>

00001548 <__udivmodhi4_loop>:
    1548:	aa 1f       	adc	r26, r26
    154a:	bb 1f       	adc	r27, r27
    154c:	a6 17       	cp	r26, r22
    154e:	b7 07       	cpc	r27, r23
    1550:	10 f0       	brcs	.+4      	; 0x1556 <__udivmodhi4_ep>
    1552:	a6 1b       	sub	r26, r22
    1554:	b7 0b       	sbc	r27, r23

00001556 <__udivmodhi4_ep>:
    1556:	88 1f       	adc	r24, r24
    1558:	99 1f       	adc	r25, r25
    155a:	5a 95       	dec	r21
    155c:	a9 f7       	brne	.-22     	; 0x1548 <__udivmodhi4_loop>
    155e:	80 95       	com	r24
    1560:	90 95       	com	r25
    1562:	bc 01       	movw	r22, r24
    1564:	cd 01       	movw	r24, r26
    1566:	08 95       	ret

00001568 <fdevopen>:
    1568:	0f 93       	push	r16
    156a:	1f 93       	push	r17
    156c:	cf 93       	push	r28
    156e:	df 93       	push	r29
    1570:	ec 01       	movw	r28, r24
    1572:	8b 01       	movw	r16, r22
    1574:	00 97       	sbiw	r24, 0x00	; 0
    1576:	31 f4       	brne	.+12     	; 0x1584 <fdevopen+0x1c>
    1578:	61 15       	cp	r22, r1
    157a:	71 05       	cpc	r23, r1
    157c:	19 f4       	brne	.+6      	; 0x1584 <fdevopen+0x1c>
    157e:	80 e0       	ldi	r24, 0x00	; 0
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	37 c0       	rjmp	.+110    	; 0x15f2 <fdevopen+0x8a>
    1584:	6e e0       	ldi	r22, 0x0E	; 14
    1586:	70 e0       	ldi	r23, 0x00	; 0
    1588:	81 e0       	ldi	r24, 0x01	; 1
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	36 d2       	rcall	.+1132   	; 0x19fa <calloc>
    158e:	fc 01       	movw	r30, r24
    1590:	00 97       	sbiw	r24, 0x00	; 0
    1592:	a9 f3       	breq	.-22     	; 0x157e <fdevopen+0x16>
    1594:	80 e8       	ldi	r24, 0x80	; 128
    1596:	83 83       	std	Z+3, r24	; 0x03
    1598:	01 15       	cp	r16, r1
    159a:	11 05       	cpc	r17, r1
    159c:	71 f0       	breq	.+28     	; 0x15ba <fdevopen+0x52>
    159e:	13 87       	std	Z+11, r17	; 0x0b
    15a0:	02 87       	std	Z+10, r16	; 0x0a
    15a2:	81 e8       	ldi	r24, 0x81	; 129
    15a4:	83 83       	std	Z+3, r24	; 0x03
    15a6:	80 91 b2 02 	lds	r24, 0x02B2
    15aa:	90 91 b3 02 	lds	r25, 0x02B3
    15ae:	89 2b       	or	r24, r25
    15b0:	21 f4       	brne	.+8      	; 0x15ba <fdevopen+0x52>
    15b2:	f0 93 b3 02 	sts	0x02B3, r31
    15b6:	e0 93 b2 02 	sts	0x02B2, r30
    15ba:	20 97       	sbiw	r28, 0x00	; 0
    15bc:	c9 f0       	breq	.+50     	; 0x15f0 <fdevopen+0x88>
    15be:	d1 87       	std	Z+9, r29	; 0x09
    15c0:	c0 87       	std	Z+8, r28	; 0x08
    15c2:	83 81       	ldd	r24, Z+3	; 0x03
    15c4:	82 60       	ori	r24, 0x02	; 2
    15c6:	83 83       	std	Z+3, r24	; 0x03
    15c8:	80 91 b4 02 	lds	r24, 0x02B4
    15cc:	90 91 b5 02 	lds	r25, 0x02B5
    15d0:	89 2b       	or	r24, r25
    15d2:	71 f4       	brne	.+28     	; 0x15f0 <fdevopen+0x88>
    15d4:	f0 93 b5 02 	sts	0x02B5, r31
    15d8:	e0 93 b4 02 	sts	0x02B4, r30
    15dc:	80 91 b6 02 	lds	r24, 0x02B6
    15e0:	90 91 b7 02 	lds	r25, 0x02B7
    15e4:	89 2b       	or	r24, r25
    15e6:	21 f4       	brne	.+8      	; 0x15f0 <fdevopen+0x88>
    15e8:	f0 93 b7 02 	sts	0x02B7, r31
    15ec:	e0 93 b6 02 	sts	0x02B6, r30
    15f0:	cf 01       	movw	r24, r30
    15f2:	df 91       	pop	r29
    15f4:	cf 91       	pop	r28
    15f6:	1f 91       	pop	r17
    15f8:	0f 91       	pop	r16
    15fa:	08 95       	ret

000015fc <printf>:
    15fc:	cf 93       	push	r28
    15fe:	df 93       	push	r29
    1600:	cd b7       	in	r28, 0x3d	; 61
    1602:	de b7       	in	r29, 0x3e	; 62
    1604:	fe 01       	movw	r30, r28
    1606:	36 96       	adiw	r30, 0x06	; 6
    1608:	61 91       	ld	r22, Z+
    160a:	71 91       	ld	r23, Z+
    160c:	af 01       	movw	r20, r30
    160e:	80 91 b4 02 	lds	r24, 0x02B4
    1612:	90 91 b5 02 	lds	r25, 0x02B5
    1616:	03 d0       	rcall	.+6      	; 0x161e <vfprintf>
    1618:	df 91       	pop	r29
    161a:	cf 91       	pop	r28
    161c:	08 95       	ret

0000161e <vfprintf>:
    161e:	2f 92       	push	r2
    1620:	3f 92       	push	r3
    1622:	4f 92       	push	r4
    1624:	5f 92       	push	r5
    1626:	6f 92       	push	r6
    1628:	7f 92       	push	r7
    162a:	8f 92       	push	r8
    162c:	9f 92       	push	r9
    162e:	af 92       	push	r10
    1630:	bf 92       	push	r11
    1632:	cf 92       	push	r12
    1634:	df 92       	push	r13
    1636:	ef 92       	push	r14
    1638:	ff 92       	push	r15
    163a:	0f 93       	push	r16
    163c:	1f 93       	push	r17
    163e:	cf 93       	push	r28
    1640:	df 93       	push	r29
    1642:	cd b7       	in	r28, 0x3d	; 61
    1644:	de b7       	in	r29, 0x3e	; 62
    1646:	2c 97       	sbiw	r28, 0x0c	; 12
    1648:	0f b6       	in	r0, 0x3f	; 63
    164a:	f8 94       	cli
    164c:	de bf       	out	0x3e, r29	; 62
    164e:	0f be       	out	0x3f, r0	; 63
    1650:	cd bf       	out	0x3d, r28	; 61
    1652:	7c 01       	movw	r14, r24
    1654:	6b 01       	movw	r12, r22
    1656:	8a 01       	movw	r16, r20
    1658:	fc 01       	movw	r30, r24
    165a:	17 82       	std	Z+7, r1	; 0x07
    165c:	16 82       	std	Z+6, r1	; 0x06
    165e:	83 81       	ldd	r24, Z+3	; 0x03
    1660:	81 ff       	sbrs	r24, 1
    1662:	b0 c1       	rjmp	.+864    	; 0x19c4 <vfprintf+0x3a6>
    1664:	ce 01       	movw	r24, r28
    1666:	01 96       	adiw	r24, 0x01	; 1
    1668:	4c 01       	movw	r8, r24
    166a:	f7 01       	movw	r30, r14
    166c:	93 81       	ldd	r25, Z+3	; 0x03
    166e:	f6 01       	movw	r30, r12
    1670:	93 fd       	sbrc	r25, 3
    1672:	85 91       	lpm	r24, Z+
    1674:	93 ff       	sbrs	r25, 3
    1676:	81 91       	ld	r24, Z+
    1678:	6f 01       	movw	r12, r30
    167a:	88 23       	and	r24, r24
    167c:	09 f4       	brne	.+2      	; 0x1680 <vfprintf+0x62>
    167e:	9e c1       	rjmp	.+828    	; 0x19bc <vfprintf+0x39e>
    1680:	85 32       	cpi	r24, 0x25	; 37
    1682:	39 f4       	brne	.+14     	; 0x1692 <vfprintf+0x74>
    1684:	93 fd       	sbrc	r25, 3
    1686:	85 91       	lpm	r24, Z+
    1688:	93 ff       	sbrs	r25, 3
    168a:	81 91       	ld	r24, Z+
    168c:	6f 01       	movw	r12, r30
    168e:	85 32       	cpi	r24, 0x25	; 37
    1690:	21 f4       	brne	.+8      	; 0x169a <vfprintf+0x7c>
    1692:	b7 01       	movw	r22, r14
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	0f d3       	rcall	.+1566   	; 0x1cb6 <fputc>
    1698:	e8 cf       	rjmp	.-48     	; 0x166a <vfprintf+0x4c>
    169a:	51 2c       	mov	r5, r1
    169c:	31 2c       	mov	r3, r1
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	20 32       	cpi	r18, 0x20	; 32
    16a2:	a0 f4       	brcc	.+40     	; 0x16cc <vfprintf+0xae>
    16a4:	8b 32       	cpi	r24, 0x2B	; 43
    16a6:	69 f0       	breq	.+26     	; 0x16c2 <vfprintf+0xa4>
    16a8:	30 f4       	brcc	.+12     	; 0x16b6 <vfprintf+0x98>
    16aa:	80 32       	cpi	r24, 0x20	; 32
    16ac:	59 f0       	breq	.+22     	; 0x16c4 <vfprintf+0xa6>
    16ae:	83 32       	cpi	r24, 0x23	; 35
    16b0:	69 f4       	brne	.+26     	; 0x16cc <vfprintf+0xae>
    16b2:	20 61       	ori	r18, 0x10	; 16
    16b4:	2c c0       	rjmp	.+88     	; 0x170e <vfprintf+0xf0>
    16b6:	8d 32       	cpi	r24, 0x2D	; 45
    16b8:	39 f0       	breq	.+14     	; 0x16c8 <vfprintf+0xaa>
    16ba:	80 33       	cpi	r24, 0x30	; 48
    16bc:	39 f4       	brne	.+14     	; 0x16cc <vfprintf+0xae>
    16be:	21 60       	ori	r18, 0x01	; 1
    16c0:	26 c0       	rjmp	.+76     	; 0x170e <vfprintf+0xf0>
    16c2:	22 60       	ori	r18, 0x02	; 2
    16c4:	24 60       	ori	r18, 0x04	; 4
    16c6:	23 c0       	rjmp	.+70     	; 0x170e <vfprintf+0xf0>
    16c8:	28 60       	ori	r18, 0x08	; 8
    16ca:	21 c0       	rjmp	.+66     	; 0x170e <vfprintf+0xf0>
    16cc:	27 fd       	sbrc	r18, 7
    16ce:	27 c0       	rjmp	.+78     	; 0x171e <vfprintf+0x100>
    16d0:	30 ed       	ldi	r19, 0xD0	; 208
    16d2:	38 0f       	add	r19, r24
    16d4:	3a 30       	cpi	r19, 0x0A	; 10
    16d6:	78 f4       	brcc	.+30     	; 0x16f6 <vfprintf+0xd8>
    16d8:	26 ff       	sbrs	r18, 6
    16da:	06 c0       	rjmp	.+12     	; 0x16e8 <vfprintf+0xca>
    16dc:	fa e0       	ldi	r31, 0x0A	; 10
    16de:	5f 9e       	mul	r5, r31
    16e0:	30 0d       	add	r19, r0
    16e2:	11 24       	eor	r1, r1
    16e4:	53 2e       	mov	r5, r19
    16e6:	13 c0       	rjmp	.+38     	; 0x170e <vfprintf+0xf0>
    16e8:	8a e0       	ldi	r24, 0x0A	; 10
    16ea:	38 9e       	mul	r3, r24
    16ec:	30 0d       	add	r19, r0
    16ee:	11 24       	eor	r1, r1
    16f0:	33 2e       	mov	r3, r19
    16f2:	20 62       	ori	r18, 0x20	; 32
    16f4:	0c c0       	rjmp	.+24     	; 0x170e <vfprintf+0xf0>
    16f6:	8e 32       	cpi	r24, 0x2E	; 46
    16f8:	21 f4       	brne	.+8      	; 0x1702 <vfprintf+0xe4>
    16fa:	26 fd       	sbrc	r18, 6
    16fc:	5f c1       	rjmp	.+702    	; 0x19bc <vfprintf+0x39e>
    16fe:	20 64       	ori	r18, 0x40	; 64
    1700:	06 c0       	rjmp	.+12     	; 0x170e <vfprintf+0xf0>
    1702:	8c 36       	cpi	r24, 0x6C	; 108
    1704:	11 f4       	brne	.+4      	; 0x170a <vfprintf+0xec>
    1706:	20 68       	ori	r18, 0x80	; 128
    1708:	02 c0       	rjmp	.+4      	; 0x170e <vfprintf+0xf0>
    170a:	88 36       	cpi	r24, 0x68	; 104
    170c:	41 f4       	brne	.+16     	; 0x171e <vfprintf+0x100>
    170e:	f6 01       	movw	r30, r12
    1710:	93 fd       	sbrc	r25, 3
    1712:	85 91       	lpm	r24, Z+
    1714:	93 ff       	sbrs	r25, 3
    1716:	81 91       	ld	r24, Z+
    1718:	6f 01       	movw	r12, r30
    171a:	81 11       	cpse	r24, r1
    171c:	c1 cf       	rjmp	.-126    	; 0x16a0 <vfprintf+0x82>
    171e:	98 2f       	mov	r25, r24
    1720:	9f 7d       	andi	r25, 0xDF	; 223
    1722:	95 54       	subi	r25, 0x45	; 69
    1724:	93 30       	cpi	r25, 0x03	; 3
    1726:	28 f4       	brcc	.+10     	; 0x1732 <vfprintf+0x114>
    1728:	0c 5f       	subi	r16, 0xFC	; 252
    172a:	1f 4f       	sbci	r17, 0xFF	; 255
    172c:	ff e3       	ldi	r31, 0x3F	; 63
    172e:	f9 83       	std	Y+1, r31	; 0x01
    1730:	0d c0       	rjmp	.+26     	; 0x174c <vfprintf+0x12e>
    1732:	83 36       	cpi	r24, 0x63	; 99
    1734:	31 f0       	breq	.+12     	; 0x1742 <vfprintf+0x124>
    1736:	83 37       	cpi	r24, 0x73	; 115
    1738:	71 f0       	breq	.+28     	; 0x1756 <vfprintf+0x138>
    173a:	83 35       	cpi	r24, 0x53	; 83
    173c:	09 f0       	breq	.+2      	; 0x1740 <vfprintf+0x122>
    173e:	57 c0       	rjmp	.+174    	; 0x17ee <vfprintf+0x1d0>
    1740:	21 c0       	rjmp	.+66     	; 0x1784 <vfprintf+0x166>
    1742:	f8 01       	movw	r30, r16
    1744:	80 81       	ld	r24, Z
    1746:	89 83       	std	Y+1, r24	; 0x01
    1748:	0e 5f       	subi	r16, 0xFE	; 254
    174a:	1f 4f       	sbci	r17, 0xFF	; 255
    174c:	44 24       	eor	r4, r4
    174e:	43 94       	inc	r4
    1750:	51 2c       	mov	r5, r1
    1752:	54 01       	movw	r10, r8
    1754:	14 c0       	rjmp	.+40     	; 0x177e <vfprintf+0x160>
    1756:	38 01       	movw	r6, r16
    1758:	f2 e0       	ldi	r31, 0x02	; 2
    175a:	6f 0e       	add	r6, r31
    175c:	71 1c       	adc	r7, r1
    175e:	f8 01       	movw	r30, r16
    1760:	a0 80       	ld	r10, Z
    1762:	b1 80       	ldd	r11, Z+1	; 0x01
    1764:	26 ff       	sbrs	r18, 6
    1766:	03 c0       	rjmp	.+6      	; 0x176e <vfprintf+0x150>
    1768:	65 2d       	mov	r22, r5
    176a:	70 e0       	ldi	r23, 0x00	; 0
    176c:	02 c0       	rjmp	.+4      	; 0x1772 <vfprintf+0x154>
    176e:	6f ef       	ldi	r22, 0xFF	; 255
    1770:	7f ef       	ldi	r23, 0xFF	; 255
    1772:	c5 01       	movw	r24, r10
    1774:	2c 87       	std	Y+12, r18	; 0x0c
    1776:	94 d2       	rcall	.+1320   	; 0x1ca0 <strnlen>
    1778:	2c 01       	movw	r4, r24
    177a:	83 01       	movw	r16, r6
    177c:	2c 85       	ldd	r18, Y+12	; 0x0c
    177e:	2f 77       	andi	r18, 0x7F	; 127
    1780:	22 2e       	mov	r2, r18
    1782:	16 c0       	rjmp	.+44     	; 0x17b0 <vfprintf+0x192>
    1784:	38 01       	movw	r6, r16
    1786:	f2 e0       	ldi	r31, 0x02	; 2
    1788:	6f 0e       	add	r6, r31
    178a:	71 1c       	adc	r7, r1
    178c:	f8 01       	movw	r30, r16
    178e:	a0 80       	ld	r10, Z
    1790:	b1 80       	ldd	r11, Z+1	; 0x01
    1792:	26 ff       	sbrs	r18, 6
    1794:	03 c0       	rjmp	.+6      	; 0x179c <vfprintf+0x17e>
    1796:	65 2d       	mov	r22, r5
    1798:	70 e0       	ldi	r23, 0x00	; 0
    179a:	02 c0       	rjmp	.+4      	; 0x17a0 <vfprintf+0x182>
    179c:	6f ef       	ldi	r22, 0xFF	; 255
    179e:	7f ef       	ldi	r23, 0xFF	; 255
    17a0:	c5 01       	movw	r24, r10
    17a2:	2c 87       	std	Y+12, r18	; 0x0c
    17a4:	6b d2       	rcall	.+1238   	; 0x1c7c <strnlen_P>
    17a6:	2c 01       	movw	r4, r24
    17a8:	2c 85       	ldd	r18, Y+12	; 0x0c
    17aa:	20 68       	ori	r18, 0x80	; 128
    17ac:	22 2e       	mov	r2, r18
    17ae:	83 01       	movw	r16, r6
    17b0:	23 fc       	sbrc	r2, 3
    17b2:	19 c0       	rjmp	.+50     	; 0x17e6 <vfprintf+0x1c8>
    17b4:	83 2d       	mov	r24, r3
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	48 16       	cp	r4, r24
    17ba:	59 06       	cpc	r5, r25
    17bc:	a0 f4       	brcc	.+40     	; 0x17e6 <vfprintf+0x1c8>
    17be:	b7 01       	movw	r22, r14
    17c0:	80 e2       	ldi	r24, 0x20	; 32
    17c2:	90 e0       	ldi	r25, 0x00	; 0
    17c4:	78 d2       	rcall	.+1264   	; 0x1cb6 <fputc>
    17c6:	3a 94       	dec	r3
    17c8:	f5 cf       	rjmp	.-22     	; 0x17b4 <vfprintf+0x196>
    17ca:	f5 01       	movw	r30, r10
    17cc:	27 fc       	sbrc	r2, 7
    17ce:	85 91       	lpm	r24, Z+
    17d0:	27 fe       	sbrs	r2, 7
    17d2:	81 91       	ld	r24, Z+
    17d4:	5f 01       	movw	r10, r30
    17d6:	b7 01       	movw	r22, r14
    17d8:	90 e0       	ldi	r25, 0x00	; 0
    17da:	6d d2       	rcall	.+1242   	; 0x1cb6 <fputc>
    17dc:	31 10       	cpse	r3, r1
    17de:	3a 94       	dec	r3
    17e0:	f1 e0       	ldi	r31, 0x01	; 1
    17e2:	4f 1a       	sub	r4, r31
    17e4:	51 08       	sbc	r5, r1
    17e6:	41 14       	cp	r4, r1
    17e8:	51 04       	cpc	r5, r1
    17ea:	79 f7       	brne	.-34     	; 0x17ca <vfprintf+0x1ac>
    17ec:	de c0       	rjmp	.+444    	; 0x19aa <vfprintf+0x38c>
    17ee:	84 36       	cpi	r24, 0x64	; 100
    17f0:	11 f0       	breq	.+4      	; 0x17f6 <vfprintf+0x1d8>
    17f2:	89 36       	cpi	r24, 0x69	; 105
    17f4:	31 f5       	brne	.+76     	; 0x1842 <vfprintf+0x224>
    17f6:	f8 01       	movw	r30, r16
    17f8:	27 ff       	sbrs	r18, 7
    17fa:	07 c0       	rjmp	.+14     	; 0x180a <vfprintf+0x1ec>
    17fc:	60 81       	ld	r22, Z
    17fe:	71 81       	ldd	r23, Z+1	; 0x01
    1800:	82 81       	ldd	r24, Z+2	; 0x02
    1802:	93 81       	ldd	r25, Z+3	; 0x03
    1804:	0c 5f       	subi	r16, 0xFC	; 252
    1806:	1f 4f       	sbci	r17, 0xFF	; 255
    1808:	08 c0       	rjmp	.+16     	; 0x181a <vfprintf+0x1fc>
    180a:	60 81       	ld	r22, Z
    180c:	71 81       	ldd	r23, Z+1	; 0x01
    180e:	88 27       	eor	r24, r24
    1810:	77 fd       	sbrc	r23, 7
    1812:	80 95       	com	r24
    1814:	98 2f       	mov	r25, r24
    1816:	0e 5f       	subi	r16, 0xFE	; 254
    1818:	1f 4f       	sbci	r17, 0xFF	; 255
    181a:	2f 76       	andi	r18, 0x6F	; 111
    181c:	b2 2e       	mov	r11, r18
    181e:	97 ff       	sbrs	r25, 7
    1820:	09 c0       	rjmp	.+18     	; 0x1834 <vfprintf+0x216>
    1822:	90 95       	com	r25
    1824:	80 95       	com	r24
    1826:	70 95       	com	r23
    1828:	61 95       	neg	r22
    182a:	7f 4f       	sbci	r23, 0xFF	; 255
    182c:	8f 4f       	sbci	r24, 0xFF	; 255
    182e:	9f 4f       	sbci	r25, 0xFF	; 255
    1830:	20 68       	ori	r18, 0x80	; 128
    1832:	b2 2e       	mov	r11, r18
    1834:	2a e0       	ldi	r18, 0x0A	; 10
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	a4 01       	movw	r20, r8
    183a:	6f d2       	rcall	.+1246   	; 0x1d1a <__ultoa_invert>
    183c:	a8 2e       	mov	r10, r24
    183e:	a8 18       	sub	r10, r8
    1840:	43 c0       	rjmp	.+134    	; 0x18c8 <vfprintf+0x2aa>
    1842:	85 37       	cpi	r24, 0x75	; 117
    1844:	29 f4       	brne	.+10     	; 0x1850 <vfprintf+0x232>
    1846:	2f 7e       	andi	r18, 0xEF	; 239
    1848:	b2 2e       	mov	r11, r18
    184a:	2a e0       	ldi	r18, 0x0A	; 10
    184c:	30 e0       	ldi	r19, 0x00	; 0
    184e:	25 c0       	rjmp	.+74     	; 0x189a <vfprintf+0x27c>
    1850:	f2 2f       	mov	r31, r18
    1852:	f9 7f       	andi	r31, 0xF9	; 249
    1854:	bf 2e       	mov	r11, r31
    1856:	8f 36       	cpi	r24, 0x6F	; 111
    1858:	c1 f0       	breq	.+48     	; 0x188a <vfprintf+0x26c>
    185a:	18 f4       	brcc	.+6      	; 0x1862 <vfprintf+0x244>
    185c:	88 35       	cpi	r24, 0x58	; 88
    185e:	79 f0       	breq	.+30     	; 0x187e <vfprintf+0x260>
    1860:	ad c0       	rjmp	.+346    	; 0x19bc <vfprintf+0x39e>
    1862:	80 37       	cpi	r24, 0x70	; 112
    1864:	19 f0       	breq	.+6      	; 0x186c <vfprintf+0x24e>
    1866:	88 37       	cpi	r24, 0x78	; 120
    1868:	21 f0       	breq	.+8      	; 0x1872 <vfprintf+0x254>
    186a:	a8 c0       	rjmp	.+336    	; 0x19bc <vfprintf+0x39e>
    186c:	2f 2f       	mov	r18, r31
    186e:	20 61       	ori	r18, 0x10	; 16
    1870:	b2 2e       	mov	r11, r18
    1872:	b4 fe       	sbrs	r11, 4
    1874:	0d c0       	rjmp	.+26     	; 0x1890 <vfprintf+0x272>
    1876:	8b 2d       	mov	r24, r11
    1878:	84 60       	ori	r24, 0x04	; 4
    187a:	b8 2e       	mov	r11, r24
    187c:	09 c0       	rjmp	.+18     	; 0x1890 <vfprintf+0x272>
    187e:	24 ff       	sbrs	r18, 4
    1880:	0a c0       	rjmp	.+20     	; 0x1896 <vfprintf+0x278>
    1882:	9f 2f       	mov	r25, r31
    1884:	96 60       	ori	r25, 0x06	; 6
    1886:	b9 2e       	mov	r11, r25
    1888:	06 c0       	rjmp	.+12     	; 0x1896 <vfprintf+0x278>
    188a:	28 e0       	ldi	r18, 0x08	; 8
    188c:	30 e0       	ldi	r19, 0x00	; 0
    188e:	05 c0       	rjmp	.+10     	; 0x189a <vfprintf+0x27c>
    1890:	20 e1       	ldi	r18, 0x10	; 16
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	02 c0       	rjmp	.+4      	; 0x189a <vfprintf+0x27c>
    1896:	20 e1       	ldi	r18, 0x10	; 16
    1898:	32 e0       	ldi	r19, 0x02	; 2
    189a:	f8 01       	movw	r30, r16
    189c:	b7 fe       	sbrs	r11, 7
    189e:	07 c0       	rjmp	.+14     	; 0x18ae <vfprintf+0x290>
    18a0:	60 81       	ld	r22, Z
    18a2:	71 81       	ldd	r23, Z+1	; 0x01
    18a4:	82 81       	ldd	r24, Z+2	; 0x02
    18a6:	93 81       	ldd	r25, Z+3	; 0x03
    18a8:	0c 5f       	subi	r16, 0xFC	; 252
    18aa:	1f 4f       	sbci	r17, 0xFF	; 255
    18ac:	06 c0       	rjmp	.+12     	; 0x18ba <vfprintf+0x29c>
    18ae:	60 81       	ld	r22, Z
    18b0:	71 81       	ldd	r23, Z+1	; 0x01
    18b2:	80 e0       	ldi	r24, 0x00	; 0
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	0e 5f       	subi	r16, 0xFE	; 254
    18b8:	1f 4f       	sbci	r17, 0xFF	; 255
    18ba:	a4 01       	movw	r20, r8
    18bc:	2e d2       	rcall	.+1116   	; 0x1d1a <__ultoa_invert>
    18be:	a8 2e       	mov	r10, r24
    18c0:	a8 18       	sub	r10, r8
    18c2:	fb 2d       	mov	r31, r11
    18c4:	ff 77       	andi	r31, 0x7F	; 127
    18c6:	bf 2e       	mov	r11, r31
    18c8:	b6 fe       	sbrs	r11, 6
    18ca:	0b c0       	rjmp	.+22     	; 0x18e2 <vfprintf+0x2c4>
    18cc:	2b 2d       	mov	r18, r11
    18ce:	2e 7f       	andi	r18, 0xFE	; 254
    18d0:	a5 14       	cp	r10, r5
    18d2:	50 f4       	brcc	.+20     	; 0x18e8 <vfprintf+0x2ca>
    18d4:	b4 fe       	sbrs	r11, 4
    18d6:	0a c0       	rjmp	.+20     	; 0x18ec <vfprintf+0x2ce>
    18d8:	b2 fc       	sbrc	r11, 2
    18da:	08 c0       	rjmp	.+16     	; 0x18ec <vfprintf+0x2ce>
    18dc:	2b 2d       	mov	r18, r11
    18de:	2e 7e       	andi	r18, 0xEE	; 238
    18e0:	05 c0       	rjmp	.+10     	; 0x18ec <vfprintf+0x2ce>
    18e2:	7a 2c       	mov	r7, r10
    18e4:	2b 2d       	mov	r18, r11
    18e6:	03 c0       	rjmp	.+6      	; 0x18ee <vfprintf+0x2d0>
    18e8:	7a 2c       	mov	r7, r10
    18ea:	01 c0       	rjmp	.+2      	; 0x18ee <vfprintf+0x2d0>
    18ec:	75 2c       	mov	r7, r5
    18ee:	24 ff       	sbrs	r18, 4
    18f0:	0d c0       	rjmp	.+26     	; 0x190c <vfprintf+0x2ee>
    18f2:	fe 01       	movw	r30, r28
    18f4:	ea 0d       	add	r30, r10
    18f6:	f1 1d       	adc	r31, r1
    18f8:	80 81       	ld	r24, Z
    18fa:	80 33       	cpi	r24, 0x30	; 48
    18fc:	11 f4       	brne	.+4      	; 0x1902 <vfprintf+0x2e4>
    18fe:	29 7e       	andi	r18, 0xE9	; 233
    1900:	09 c0       	rjmp	.+18     	; 0x1914 <vfprintf+0x2f6>
    1902:	22 ff       	sbrs	r18, 2
    1904:	06 c0       	rjmp	.+12     	; 0x1912 <vfprintf+0x2f4>
    1906:	73 94       	inc	r7
    1908:	73 94       	inc	r7
    190a:	04 c0       	rjmp	.+8      	; 0x1914 <vfprintf+0x2f6>
    190c:	82 2f       	mov	r24, r18
    190e:	86 78       	andi	r24, 0x86	; 134
    1910:	09 f0       	breq	.+2      	; 0x1914 <vfprintf+0x2f6>
    1912:	73 94       	inc	r7
    1914:	23 fd       	sbrc	r18, 3
    1916:	12 c0       	rjmp	.+36     	; 0x193c <vfprintf+0x31e>
    1918:	20 ff       	sbrs	r18, 0
    191a:	06 c0       	rjmp	.+12     	; 0x1928 <vfprintf+0x30a>
    191c:	5a 2c       	mov	r5, r10
    191e:	73 14       	cp	r7, r3
    1920:	18 f4       	brcc	.+6      	; 0x1928 <vfprintf+0x30a>
    1922:	53 0c       	add	r5, r3
    1924:	57 18       	sub	r5, r7
    1926:	73 2c       	mov	r7, r3
    1928:	73 14       	cp	r7, r3
    192a:	60 f4       	brcc	.+24     	; 0x1944 <vfprintf+0x326>
    192c:	b7 01       	movw	r22, r14
    192e:	80 e2       	ldi	r24, 0x20	; 32
    1930:	90 e0       	ldi	r25, 0x00	; 0
    1932:	2c 87       	std	Y+12, r18	; 0x0c
    1934:	c0 d1       	rcall	.+896    	; 0x1cb6 <fputc>
    1936:	73 94       	inc	r7
    1938:	2c 85       	ldd	r18, Y+12	; 0x0c
    193a:	f6 cf       	rjmp	.-20     	; 0x1928 <vfprintf+0x30a>
    193c:	73 14       	cp	r7, r3
    193e:	10 f4       	brcc	.+4      	; 0x1944 <vfprintf+0x326>
    1940:	37 18       	sub	r3, r7
    1942:	01 c0       	rjmp	.+2      	; 0x1946 <vfprintf+0x328>
    1944:	31 2c       	mov	r3, r1
    1946:	24 ff       	sbrs	r18, 4
    1948:	11 c0       	rjmp	.+34     	; 0x196c <vfprintf+0x34e>
    194a:	b7 01       	movw	r22, r14
    194c:	80 e3       	ldi	r24, 0x30	; 48
    194e:	90 e0       	ldi	r25, 0x00	; 0
    1950:	2c 87       	std	Y+12, r18	; 0x0c
    1952:	b1 d1       	rcall	.+866    	; 0x1cb6 <fputc>
    1954:	2c 85       	ldd	r18, Y+12	; 0x0c
    1956:	22 ff       	sbrs	r18, 2
    1958:	16 c0       	rjmp	.+44     	; 0x1986 <vfprintf+0x368>
    195a:	21 ff       	sbrs	r18, 1
    195c:	03 c0       	rjmp	.+6      	; 0x1964 <vfprintf+0x346>
    195e:	88 e5       	ldi	r24, 0x58	; 88
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 c0       	rjmp	.+4      	; 0x1968 <vfprintf+0x34a>
    1964:	88 e7       	ldi	r24, 0x78	; 120
    1966:	90 e0       	ldi	r25, 0x00	; 0
    1968:	b7 01       	movw	r22, r14
    196a:	0c c0       	rjmp	.+24     	; 0x1984 <vfprintf+0x366>
    196c:	82 2f       	mov	r24, r18
    196e:	86 78       	andi	r24, 0x86	; 134
    1970:	51 f0       	breq	.+20     	; 0x1986 <vfprintf+0x368>
    1972:	21 fd       	sbrc	r18, 1
    1974:	02 c0       	rjmp	.+4      	; 0x197a <vfprintf+0x35c>
    1976:	80 e2       	ldi	r24, 0x20	; 32
    1978:	01 c0       	rjmp	.+2      	; 0x197c <vfprintf+0x35e>
    197a:	8b e2       	ldi	r24, 0x2B	; 43
    197c:	27 fd       	sbrc	r18, 7
    197e:	8d e2       	ldi	r24, 0x2D	; 45
    1980:	b7 01       	movw	r22, r14
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	98 d1       	rcall	.+816    	; 0x1cb6 <fputc>
    1986:	a5 14       	cp	r10, r5
    1988:	30 f4       	brcc	.+12     	; 0x1996 <vfprintf+0x378>
    198a:	b7 01       	movw	r22, r14
    198c:	80 e3       	ldi	r24, 0x30	; 48
    198e:	90 e0       	ldi	r25, 0x00	; 0
    1990:	92 d1       	rcall	.+804    	; 0x1cb6 <fputc>
    1992:	5a 94       	dec	r5
    1994:	f8 cf       	rjmp	.-16     	; 0x1986 <vfprintf+0x368>
    1996:	aa 94       	dec	r10
    1998:	f4 01       	movw	r30, r8
    199a:	ea 0d       	add	r30, r10
    199c:	f1 1d       	adc	r31, r1
    199e:	80 81       	ld	r24, Z
    19a0:	b7 01       	movw	r22, r14
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	88 d1       	rcall	.+784    	; 0x1cb6 <fputc>
    19a6:	a1 10       	cpse	r10, r1
    19a8:	f6 cf       	rjmp	.-20     	; 0x1996 <vfprintf+0x378>
    19aa:	33 20       	and	r3, r3
    19ac:	09 f4       	brne	.+2      	; 0x19b0 <vfprintf+0x392>
    19ae:	5d ce       	rjmp	.-838    	; 0x166a <vfprintf+0x4c>
    19b0:	b7 01       	movw	r22, r14
    19b2:	80 e2       	ldi	r24, 0x20	; 32
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	7f d1       	rcall	.+766    	; 0x1cb6 <fputc>
    19b8:	3a 94       	dec	r3
    19ba:	f7 cf       	rjmp	.-18     	; 0x19aa <vfprintf+0x38c>
    19bc:	f7 01       	movw	r30, r14
    19be:	86 81       	ldd	r24, Z+6	; 0x06
    19c0:	97 81       	ldd	r25, Z+7	; 0x07
    19c2:	02 c0       	rjmp	.+4      	; 0x19c8 <vfprintf+0x3aa>
    19c4:	8f ef       	ldi	r24, 0xFF	; 255
    19c6:	9f ef       	ldi	r25, 0xFF	; 255
    19c8:	2c 96       	adiw	r28, 0x0c	; 12
    19ca:	0f b6       	in	r0, 0x3f	; 63
    19cc:	f8 94       	cli
    19ce:	de bf       	out	0x3e, r29	; 62
    19d0:	0f be       	out	0x3f, r0	; 63
    19d2:	cd bf       	out	0x3d, r28	; 61
    19d4:	df 91       	pop	r29
    19d6:	cf 91       	pop	r28
    19d8:	1f 91       	pop	r17
    19da:	0f 91       	pop	r16
    19dc:	ff 90       	pop	r15
    19de:	ef 90       	pop	r14
    19e0:	df 90       	pop	r13
    19e2:	cf 90       	pop	r12
    19e4:	bf 90       	pop	r11
    19e6:	af 90       	pop	r10
    19e8:	9f 90       	pop	r9
    19ea:	8f 90       	pop	r8
    19ec:	7f 90       	pop	r7
    19ee:	6f 90       	pop	r6
    19f0:	5f 90       	pop	r5
    19f2:	4f 90       	pop	r4
    19f4:	3f 90       	pop	r3
    19f6:	2f 90       	pop	r2
    19f8:	08 95       	ret

000019fa <calloc>:
    19fa:	0f 93       	push	r16
    19fc:	1f 93       	push	r17
    19fe:	cf 93       	push	r28
    1a00:	df 93       	push	r29
    1a02:	86 9f       	mul	r24, r22
    1a04:	80 01       	movw	r16, r0
    1a06:	87 9f       	mul	r24, r23
    1a08:	10 0d       	add	r17, r0
    1a0a:	96 9f       	mul	r25, r22
    1a0c:	10 0d       	add	r17, r0
    1a0e:	11 24       	eor	r1, r1
    1a10:	c8 01       	movw	r24, r16
    1a12:	0d d0       	rcall	.+26     	; 0x1a2e <malloc>
    1a14:	ec 01       	movw	r28, r24
    1a16:	00 97       	sbiw	r24, 0x00	; 0
    1a18:	21 f0       	breq	.+8      	; 0x1a22 <calloc+0x28>
    1a1a:	a8 01       	movw	r20, r16
    1a1c:	60 e0       	ldi	r22, 0x00	; 0
    1a1e:	70 e0       	ldi	r23, 0x00	; 0
    1a20:	38 d1       	rcall	.+624    	; 0x1c92 <memset>
    1a22:	ce 01       	movw	r24, r28
    1a24:	df 91       	pop	r29
    1a26:	cf 91       	pop	r28
    1a28:	1f 91       	pop	r17
    1a2a:	0f 91       	pop	r16
    1a2c:	08 95       	ret

00001a2e <malloc>:
    1a2e:	cf 93       	push	r28
    1a30:	df 93       	push	r29
    1a32:	82 30       	cpi	r24, 0x02	; 2
    1a34:	91 05       	cpc	r25, r1
    1a36:	10 f4       	brcc	.+4      	; 0x1a3c <malloc+0xe>
    1a38:	82 e0       	ldi	r24, 0x02	; 2
    1a3a:	90 e0       	ldi	r25, 0x00	; 0
    1a3c:	e0 91 ba 02 	lds	r30, 0x02BA
    1a40:	f0 91 bb 02 	lds	r31, 0x02BB
    1a44:	20 e0       	ldi	r18, 0x00	; 0
    1a46:	30 e0       	ldi	r19, 0x00	; 0
    1a48:	a0 e0       	ldi	r26, 0x00	; 0
    1a4a:	b0 e0       	ldi	r27, 0x00	; 0
    1a4c:	30 97       	sbiw	r30, 0x00	; 0
    1a4e:	39 f1       	breq	.+78     	; 0x1a9e <malloc+0x70>
    1a50:	40 81       	ld	r20, Z
    1a52:	51 81       	ldd	r21, Z+1	; 0x01
    1a54:	48 17       	cp	r20, r24
    1a56:	59 07       	cpc	r21, r25
    1a58:	b8 f0       	brcs	.+46     	; 0x1a88 <malloc+0x5a>
    1a5a:	48 17       	cp	r20, r24
    1a5c:	59 07       	cpc	r21, r25
    1a5e:	71 f4       	brne	.+28     	; 0x1a7c <malloc+0x4e>
    1a60:	82 81       	ldd	r24, Z+2	; 0x02
    1a62:	93 81       	ldd	r25, Z+3	; 0x03
    1a64:	10 97       	sbiw	r26, 0x00	; 0
    1a66:	29 f0       	breq	.+10     	; 0x1a72 <malloc+0x44>
    1a68:	13 96       	adiw	r26, 0x03	; 3
    1a6a:	9c 93       	st	X, r25
    1a6c:	8e 93       	st	-X, r24
    1a6e:	12 97       	sbiw	r26, 0x02	; 2
    1a70:	2c c0       	rjmp	.+88     	; 0x1aca <malloc+0x9c>
    1a72:	90 93 bb 02 	sts	0x02BB, r25
    1a76:	80 93 ba 02 	sts	0x02BA, r24
    1a7a:	27 c0       	rjmp	.+78     	; 0x1aca <malloc+0x9c>
    1a7c:	21 15       	cp	r18, r1
    1a7e:	31 05       	cpc	r19, r1
    1a80:	31 f0       	breq	.+12     	; 0x1a8e <malloc+0x60>
    1a82:	42 17       	cp	r20, r18
    1a84:	53 07       	cpc	r21, r19
    1a86:	18 f0       	brcs	.+6      	; 0x1a8e <malloc+0x60>
    1a88:	a9 01       	movw	r20, r18
    1a8a:	db 01       	movw	r26, r22
    1a8c:	01 c0       	rjmp	.+2      	; 0x1a90 <malloc+0x62>
    1a8e:	ef 01       	movw	r28, r30
    1a90:	9a 01       	movw	r18, r20
    1a92:	bd 01       	movw	r22, r26
    1a94:	df 01       	movw	r26, r30
    1a96:	02 80       	ldd	r0, Z+2	; 0x02
    1a98:	f3 81       	ldd	r31, Z+3	; 0x03
    1a9a:	e0 2d       	mov	r30, r0
    1a9c:	d7 cf       	rjmp	.-82     	; 0x1a4c <malloc+0x1e>
    1a9e:	21 15       	cp	r18, r1
    1aa0:	31 05       	cpc	r19, r1
    1aa2:	f9 f0       	breq	.+62     	; 0x1ae2 <malloc+0xb4>
    1aa4:	28 1b       	sub	r18, r24
    1aa6:	39 0b       	sbc	r19, r25
    1aa8:	24 30       	cpi	r18, 0x04	; 4
    1aaa:	31 05       	cpc	r19, r1
    1aac:	80 f4       	brcc	.+32     	; 0x1ace <malloc+0xa0>
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab2:	61 15       	cp	r22, r1
    1ab4:	71 05       	cpc	r23, r1
    1ab6:	21 f0       	breq	.+8      	; 0x1ac0 <malloc+0x92>
    1ab8:	fb 01       	movw	r30, r22
    1aba:	93 83       	std	Z+3, r25	; 0x03
    1abc:	82 83       	std	Z+2, r24	; 0x02
    1abe:	04 c0       	rjmp	.+8      	; 0x1ac8 <malloc+0x9a>
    1ac0:	90 93 bb 02 	sts	0x02BB, r25
    1ac4:	80 93 ba 02 	sts	0x02BA, r24
    1ac8:	fe 01       	movw	r30, r28
    1aca:	32 96       	adiw	r30, 0x02	; 2
    1acc:	44 c0       	rjmp	.+136    	; 0x1b56 <malloc+0x128>
    1ace:	fe 01       	movw	r30, r28
    1ad0:	e2 0f       	add	r30, r18
    1ad2:	f3 1f       	adc	r31, r19
    1ad4:	81 93       	st	Z+, r24
    1ad6:	91 93       	st	Z+, r25
    1ad8:	22 50       	subi	r18, 0x02	; 2
    1ada:	31 09       	sbc	r19, r1
    1adc:	39 83       	std	Y+1, r19	; 0x01
    1ade:	28 83       	st	Y, r18
    1ae0:	3a c0       	rjmp	.+116    	; 0x1b56 <malloc+0x128>
    1ae2:	20 91 b8 02 	lds	r18, 0x02B8
    1ae6:	30 91 b9 02 	lds	r19, 0x02B9
    1aea:	23 2b       	or	r18, r19
    1aec:	41 f4       	brne	.+16     	; 0x1afe <malloc+0xd0>
    1aee:	20 91 02 02 	lds	r18, 0x0202
    1af2:	30 91 03 02 	lds	r19, 0x0203
    1af6:	30 93 b9 02 	sts	0x02B9, r19
    1afa:	20 93 b8 02 	sts	0x02B8, r18
    1afe:	20 91 00 02 	lds	r18, 0x0200
    1b02:	30 91 01 02 	lds	r19, 0x0201
    1b06:	21 15       	cp	r18, r1
    1b08:	31 05       	cpc	r19, r1
    1b0a:	41 f4       	brne	.+16     	; 0x1b1c <malloc+0xee>
    1b0c:	2d b7       	in	r18, 0x3d	; 61
    1b0e:	3e b7       	in	r19, 0x3e	; 62
    1b10:	40 91 04 02 	lds	r20, 0x0204
    1b14:	50 91 05 02 	lds	r21, 0x0205
    1b18:	24 1b       	sub	r18, r20
    1b1a:	35 0b       	sbc	r19, r21
    1b1c:	e0 91 b8 02 	lds	r30, 0x02B8
    1b20:	f0 91 b9 02 	lds	r31, 0x02B9
    1b24:	e2 17       	cp	r30, r18
    1b26:	f3 07       	cpc	r31, r19
    1b28:	a0 f4       	brcc	.+40     	; 0x1b52 <malloc+0x124>
    1b2a:	2e 1b       	sub	r18, r30
    1b2c:	3f 0b       	sbc	r19, r31
    1b2e:	28 17       	cp	r18, r24
    1b30:	39 07       	cpc	r19, r25
    1b32:	78 f0       	brcs	.+30     	; 0x1b52 <malloc+0x124>
    1b34:	ac 01       	movw	r20, r24
    1b36:	4e 5f       	subi	r20, 0xFE	; 254
    1b38:	5f 4f       	sbci	r21, 0xFF	; 255
    1b3a:	24 17       	cp	r18, r20
    1b3c:	35 07       	cpc	r19, r21
    1b3e:	48 f0       	brcs	.+18     	; 0x1b52 <malloc+0x124>
    1b40:	4e 0f       	add	r20, r30
    1b42:	5f 1f       	adc	r21, r31
    1b44:	50 93 b9 02 	sts	0x02B9, r21
    1b48:	40 93 b8 02 	sts	0x02B8, r20
    1b4c:	81 93       	st	Z+, r24
    1b4e:	91 93       	st	Z+, r25
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <malloc+0x128>
    1b52:	e0 e0       	ldi	r30, 0x00	; 0
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	cf 01       	movw	r24, r30
    1b58:	df 91       	pop	r29
    1b5a:	cf 91       	pop	r28
    1b5c:	08 95       	ret

00001b5e <free>:
    1b5e:	cf 93       	push	r28
    1b60:	df 93       	push	r29
    1b62:	00 97       	sbiw	r24, 0x00	; 0
    1b64:	09 f4       	brne	.+2      	; 0x1b68 <free+0xa>
    1b66:	87 c0       	rjmp	.+270    	; 0x1c76 <free+0x118>
    1b68:	fc 01       	movw	r30, r24
    1b6a:	32 97       	sbiw	r30, 0x02	; 2
    1b6c:	13 82       	std	Z+3, r1	; 0x03
    1b6e:	12 82       	std	Z+2, r1	; 0x02
    1b70:	c0 91 ba 02 	lds	r28, 0x02BA
    1b74:	d0 91 bb 02 	lds	r29, 0x02BB
    1b78:	20 97       	sbiw	r28, 0x00	; 0
    1b7a:	81 f4       	brne	.+32     	; 0x1b9c <free+0x3e>
    1b7c:	20 81       	ld	r18, Z
    1b7e:	31 81       	ldd	r19, Z+1	; 0x01
    1b80:	28 0f       	add	r18, r24
    1b82:	39 1f       	adc	r19, r25
    1b84:	80 91 b8 02 	lds	r24, 0x02B8
    1b88:	90 91 b9 02 	lds	r25, 0x02B9
    1b8c:	82 17       	cp	r24, r18
    1b8e:	93 07       	cpc	r25, r19
    1b90:	79 f5       	brne	.+94     	; 0x1bf0 <free+0x92>
    1b92:	f0 93 b9 02 	sts	0x02B9, r31
    1b96:	e0 93 b8 02 	sts	0x02B8, r30
    1b9a:	6d c0       	rjmp	.+218    	; 0x1c76 <free+0x118>
    1b9c:	de 01       	movw	r26, r28
    1b9e:	20 e0       	ldi	r18, 0x00	; 0
    1ba0:	30 e0       	ldi	r19, 0x00	; 0
    1ba2:	ae 17       	cp	r26, r30
    1ba4:	bf 07       	cpc	r27, r31
    1ba6:	50 f4       	brcc	.+20     	; 0x1bbc <free+0x5e>
    1ba8:	12 96       	adiw	r26, 0x02	; 2
    1baa:	4d 91       	ld	r20, X+
    1bac:	5c 91       	ld	r21, X
    1bae:	13 97       	sbiw	r26, 0x03	; 3
    1bb0:	9d 01       	movw	r18, r26
    1bb2:	41 15       	cp	r20, r1
    1bb4:	51 05       	cpc	r21, r1
    1bb6:	09 f1       	breq	.+66     	; 0x1bfa <free+0x9c>
    1bb8:	da 01       	movw	r26, r20
    1bba:	f3 cf       	rjmp	.-26     	; 0x1ba2 <free+0x44>
    1bbc:	b3 83       	std	Z+3, r27	; 0x03
    1bbe:	a2 83       	std	Z+2, r26	; 0x02
    1bc0:	40 81       	ld	r20, Z
    1bc2:	51 81       	ldd	r21, Z+1	; 0x01
    1bc4:	84 0f       	add	r24, r20
    1bc6:	95 1f       	adc	r25, r21
    1bc8:	8a 17       	cp	r24, r26
    1bca:	9b 07       	cpc	r25, r27
    1bcc:	71 f4       	brne	.+28     	; 0x1bea <free+0x8c>
    1bce:	8d 91       	ld	r24, X+
    1bd0:	9c 91       	ld	r25, X
    1bd2:	11 97       	sbiw	r26, 0x01	; 1
    1bd4:	84 0f       	add	r24, r20
    1bd6:	95 1f       	adc	r25, r21
    1bd8:	02 96       	adiw	r24, 0x02	; 2
    1bda:	91 83       	std	Z+1, r25	; 0x01
    1bdc:	80 83       	st	Z, r24
    1bde:	12 96       	adiw	r26, 0x02	; 2
    1be0:	8d 91       	ld	r24, X+
    1be2:	9c 91       	ld	r25, X
    1be4:	13 97       	sbiw	r26, 0x03	; 3
    1be6:	93 83       	std	Z+3, r25	; 0x03
    1be8:	82 83       	std	Z+2, r24	; 0x02
    1bea:	21 15       	cp	r18, r1
    1bec:	31 05       	cpc	r19, r1
    1bee:	29 f4       	brne	.+10     	; 0x1bfa <free+0x9c>
    1bf0:	f0 93 bb 02 	sts	0x02BB, r31
    1bf4:	e0 93 ba 02 	sts	0x02BA, r30
    1bf8:	3e c0       	rjmp	.+124    	; 0x1c76 <free+0x118>
    1bfa:	d9 01       	movw	r26, r18
    1bfc:	13 96       	adiw	r26, 0x03	; 3
    1bfe:	fc 93       	st	X, r31
    1c00:	ee 93       	st	-X, r30
    1c02:	12 97       	sbiw	r26, 0x02	; 2
    1c04:	4d 91       	ld	r20, X+
    1c06:	5d 91       	ld	r21, X+
    1c08:	a4 0f       	add	r26, r20
    1c0a:	b5 1f       	adc	r27, r21
    1c0c:	ea 17       	cp	r30, r26
    1c0e:	fb 07       	cpc	r31, r27
    1c10:	79 f4       	brne	.+30     	; 0x1c30 <free+0xd2>
    1c12:	80 81       	ld	r24, Z
    1c14:	91 81       	ldd	r25, Z+1	; 0x01
    1c16:	84 0f       	add	r24, r20
    1c18:	95 1f       	adc	r25, r21
    1c1a:	02 96       	adiw	r24, 0x02	; 2
    1c1c:	d9 01       	movw	r26, r18
    1c1e:	11 96       	adiw	r26, 0x01	; 1
    1c20:	9c 93       	st	X, r25
    1c22:	8e 93       	st	-X, r24
    1c24:	82 81       	ldd	r24, Z+2	; 0x02
    1c26:	93 81       	ldd	r25, Z+3	; 0x03
    1c28:	13 96       	adiw	r26, 0x03	; 3
    1c2a:	9c 93       	st	X, r25
    1c2c:	8e 93       	st	-X, r24
    1c2e:	12 97       	sbiw	r26, 0x02	; 2
    1c30:	e0 e0       	ldi	r30, 0x00	; 0
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	8a 81       	ldd	r24, Y+2	; 0x02
    1c36:	9b 81       	ldd	r25, Y+3	; 0x03
    1c38:	00 97       	sbiw	r24, 0x00	; 0
    1c3a:	19 f0       	breq	.+6      	; 0x1c42 <free+0xe4>
    1c3c:	fe 01       	movw	r30, r28
    1c3e:	ec 01       	movw	r28, r24
    1c40:	f9 cf       	rjmp	.-14     	; 0x1c34 <free+0xd6>
    1c42:	ce 01       	movw	r24, r28
    1c44:	02 96       	adiw	r24, 0x02	; 2
    1c46:	28 81       	ld	r18, Y
    1c48:	39 81       	ldd	r19, Y+1	; 0x01
    1c4a:	82 0f       	add	r24, r18
    1c4c:	93 1f       	adc	r25, r19
    1c4e:	20 91 b8 02 	lds	r18, 0x02B8
    1c52:	30 91 b9 02 	lds	r19, 0x02B9
    1c56:	28 17       	cp	r18, r24
    1c58:	39 07       	cpc	r19, r25
    1c5a:	69 f4       	brne	.+26     	; 0x1c76 <free+0x118>
    1c5c:	30 97       	sbiw	r30, 0x00	; 0
    1c5e:	29 f4       	brne	.+10     	; 0x1c6a <free+0x10c>
    1c60:	10 92 bb 02 	sts	0x02BB, r1
    1c64:	10 92 ba 02 	sts	0x02BA, r1
    1c68:	02 c0       	rjmp	.+4      	; 0x1c6e <free+0x110>
    1c6a:	13 82       	std	Z+3, r1	; 0x03
    1c6c:	12 82       	std	Z+2, r1	; 0x02
    1c6e:	d0 93 b9 02 	sts	0x02B9, r29
    1c72:	c0 93 b8 02 	sts	0x02B8, r28
    1c76:	df 91       	pop	r29
    1c78:	cf 91       	pop	r28
    1c7a:	08 95       	ret

00001c7c <strnlen_P>:
    1c7c:	fc 01       	movw	r30, r24
    1c7e:	05 90       	lpm	r0, Z+
    1c80:	61 50       	subi	r22, 0x01	; 1
    1c82:	70 40       	sbci	r23, 0x00	; 0
    1c84:	01 10       	cpse	r0, r1
    1c86:	d8 f7       	brcc	.-10     	; 0x1c7e <strnlen_P+0x2>
    1c88:	80 95       	com	r24
    1c8a:	90 95       	com	r25
    1c8c:	8e 0f       	add	r24, r30
    1c8e:	9f 1f       	adc	r25, r31
    1c90:	08 95       	ret

00001c92 <memset>:
    1c92:	dc 01       	movw	r26, r24
    1c94:	01 c0       	rjmp	.+2      	; 0x1c98 <memset+0x6>
    1c96:	6d 93       	st	X+, r22
    1c98:	41 50       	subi	r20, 0x01	; 1
    1c9a:	50 40       	sbci	r21, 0x00	; 0
    1c9c:	e0 f7       	brcc	.-8      	; 0x1c96 <memset+0x4>
    1c9e:	08 95       	ret

00001ca0 <strnlen>:
    1ca0:	fc 01       	movw	r30, r24
    1ca2:	61 50       	subi	r22, 0x01	; 1
    1ca4:	70 40       	sbci	r23, 0x00	; 0
    1ca6:	01 90       	ld	r0, Z+
    1ca8:	01 10       	cpse	r0, r1
    1caa:	d8 f7       	brcc	.-10     	; 0x1ca2 <strnlen+0x2>
    1cac:	80 95       	com	r24
    1cae:	90 95       	com	r25
    1cb0:	8e 0f       	add	r24, r30
    1cb2:	9f 1f       	adc	r25, r31
    1cb4:	08 95       	ret

00001cb6 <fputc>:
    1cb6:	0f 93       	push	r16
    1cb8:	1f 93       	push	r17
    1cba:	cf 93       	push	r28
    1cbc:	df 93       	push	r29
    1cbe:	18 2f       	mov	r17, r24
    1cc0:	09 2f       	mov	r16, r25
    1cc2:	eb 01       	movw	r28, r22
    1cc4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc6:	81 fd       	sbrc	r24, 1
    1cc8:	03 c0       	rjmp	.+6      	; 0x1cd0 <fputc+0x1a>
    1cca:	8f ef       	ldi	r24, 0xFF	; 255
    1ccc:	9f ef       	ldi	r25, 0xFF	; 255
    1cce:	20 c0       	rjmp	.+64     	; 0x1d10 <fputc+0x5a>
    1cd0:	82 ff       	sbrs	r24, 2
    1cd2:	10 c0       	rjmp	.+32     	; 0x1cf4 <fputc+0x3e>
    1cd4:	4e 81       	ldd	r20, Y+6	; 0x06
    1cd6:	5f 81       	ldd	r21, Y+7	; 0x07
    1cd8:	2c 81       	ldd	r18, Y+4	; 0x04
    1cda:	3d 81       	ldd	r19, Y+5	; 0x05
    1cdc:	42 17       	cp	r20, r18
    1cde:	53 07       	cpc	r21, r19
    1ce0:	7c f4       	brge	.+30     	; 0x1d00 <fputc+0x4a>
    1ce2:	e8 81       	ld	r30, Y
    1ce4:	f9 81       	ldd	r31, Y+1	; 0x01
    1ce6:	9f 01       	movw	r18, r30
    1ce8:	2f 5f       	subi	r18, 0xFF	; 255
    1cea:	3f 4f       	sbci	r19, 0xFF	; 255
    1cec:	39 83       	std	Y+1, r19	; 0x01
    1cee:	28 83       	st	Y, r18
    1cf0:	10 83       	st	Z, r17
    1cf2:	06 c0       	rjmp	.+12     	; 0x1d00 <fputc+0x4a>
    1cf4:	e8 85       	ldd	r30, Y+8	; 0x08
    1cf6:	f9 85       	ldd	r31, Y+9	; 0x09
    1cf8:	81 2f       	mov	r24, r17
    1cfa:	19 95       	eicall
    1cfc:	89 2b       	or	r24, r25
    1cfe:	29 f7       	brne	.-54     	; 0x1cca <fputc+0x14>
    1d00:	2e 81       	ldd	r18, Y+6	; 0x06
    1d02:	3f 81       	ldd	r19, Y+7	; 0x07
    1d04:	2f 5f       	subi	r18, 0xFF	; 255
    1d06:	3f 4f       	sbci	r19, 0xFF	; 255
    1d08:	3f 83       	std	Y+7, r19	; 0x07
    1d0a:	2e 83       	std	Y+6, r18	; 0x06
    1d0c:	81 2f       	mov	r24, r17
    1d0e:	90 2f       	mov	r25, r16
    1d10:	df 91       	pop	r29
    1d12:	cf 91       	pop	r28
    1d14:	1f 91       	pop	r17
    1d16:	0f 91       	pop	r16
    1d18:	08 95       	ret

00001d1a <__ultoa_invert>:
    1d1a:	fa 01       	movw	r30, r20
    1d1c:	aa 27       	eor	r26, r26
    1d1e:	28 30       	cpi	r18, 0x08	; 8
    1d20:	51 f1       	breq	.+84     	; 0x1d76 <__ultoa_invert+0x5c>
    1d22:	20 31       	cpi	r18, 0x10	; 16
    1d24:	81 f1       	breq	.+96     	; 0x1d86 <__ultoa_invert+0x6c>
    1d26:	e8 94       	clt
    1d28:	6f 93       	push	r22
    1d2a:	6e 7f       	andi	r22, 0xFE	; 254
    1d2c:	6e 5f       	subi	r22, 0xFE	; 254
    1d2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d30:	8f 4f       	sbci	r24, 0xFF	; 255
    1d32:	9f 4f       	sbci	r25, 0xFF	; 255
    1d34:	af 4f       	sbci	r26, 0xFF	; 255
    1d36:	b1 e0       	ldi	r27, 0x01	; 1
    1d38:	3e d0       	rcall	.+124    	; 0x1db6 <__ultoa_invert+0x9c>
    1d3a:	b4 e0       	ldi	r27, 0x04	; 4
    1d3c:	3c d0       	rcall	.+120    	; 0x1db6 <__ultoa_invert+0x9c>
    1d3e:	67 0f       	add	r22, r23
    1d40:	78 1f       	adc	r23, r24
    1d42:	89 1f       	adc	r24, r25
    1d44:	9a 1f       	adc	r25, r26
    1d46:	a1 1d       	adc	r26, r1
    1d48:	68 0f       	add	r22, r24
    1d4a:	79 1f       	adc	r23, r25
    1d4c:	8a 1f       	adc	r24, r26
    1d4e:	91 1d       	adc	r25, r1
    1d50:	a1 1d       	adc	r26, r1
    1d52:	6a 0f       	add	r22, r26
    1d54:	71 1d       	adc	r23, r1
    1d56:	81 1d       	adc	r24, r1
    1d58:	91 1d       	adc	r25, r1
    1d5a:	a1 1d       	adc	r26, r1
    1d5c:	20 d0       	rcall	.+64     	; 0x1d9e <__ultoa_invert+0x84>
    1d5e:	09 f4       	brne	.+2      	; 0x1d62 <__ultoa_invert+0x48>
    1d60:	68 94       	set
    1d62:	3f 91       	pop	r19
    1d64:	2a e0       	ldi	r18, 0x0A	; 10
    1d66:	26 9f       	mul	r18, r22
    1d68:	11 24       	eor	r1, r1
    1d6a:	30 19       	sub	r19, r0
    1d6c:	30 5d       	subi	r19, 0xD0	; 208
    1d6e:	31 93       	st	Z+, r19
    1d70:	de f6       	brtc	.-74     	; 0x1d28 <__ultoa_invert+0xe>
    1d72:	cf 01       	movw	r24, r30
    1d74:	08 95       	ret
    1d76:	46 2f       	mov	r20, r22
    1d78:	47 70       	andi	r20, 0x07	; 7
    1d7a:	40 5d       	subi	r20, 0xD0	; 208
    1d7c:	41 93       	st	Z+, r20
    1d7e:	b3 e0       	ldi	r27, 0x03	; 3
    1d80:	0f d0       	rcall	.+30     	; 0x1da0 <__ultoa_invert+0x86>
    1d82:	c9 f7       	brne	.-14     	; 0x1d76 <__ultoa_invert+0x5c>
    1d84:	f6 cf       	rjmp	.-20     	; 0x1d72 <__ultoa_invert+0x58>
    1d86:	46 2f       	mov	r20, r22
    1d88:	4f 70       	andi	r20, 0x0F	; 15
    1d8a:	40 5d       	subi	r20, 0xD0	; 208
    1d8c:	4a 33       	cpi	r20, 0x3A	; 58
    1d8e:	18 f0       	brcs	.+6      	; 0x1d96 <__ultoa_invert+0x7c>
    1d90:	49 5d       	subi	r20, 0xD9	; 217
    1d92:	31 fd       	sbrc	r19, 1
    1d94:	40 52       	subi	r20, 0x20	; 32
    1d96:	41 93       	st	Z+, r20
    1d98:	02 d0       	rcall	.+4      	; 0x1d9e <__ultoa_invert+0x84>
    1d9a:	a9 f7       	brne	.-22     	; 0x1d86 <__ultoa_invert+0x6c>
    1d9c:	ea cf       	rjmp	.-44     	; 0x1d72 <__ultoa_invert+0x58>
    1d9e:	b4 e0       	ldi	r27, 0x04	; 4
    1da0:	a6 95       	lsr	r26
    1da2:	97 95       	ror	r25
    1da4:	87 95       	ror	r24
    1da6:	77 95       	ror	r23
    1da8:	67 95       	ror	r22
    1daa:	ba 95       	dec	r27
    1dac:	c9 f7       	brne	.-14     	; 0x1da0 <__ultoa_invert+0x86>
    1dae:	00 97       	sbiw	r24, 0x00	; 0
    1db0:	61 05       	cpc	r22, r1
    1db2:	71 05       	cpc	r23, r1
    1db4:	08 95       	ret
    1db6:	9b 01       	movw	r18, r22
    1db8:	ac 01       	movw	r20, r24
    1dba:	0a 2e       	mov	r0, r26
    1dbc:	06 94       	lsr	r0
    1dbe:	57 95       	ror	r21
    1dc0:	47 95       	ror	r20
    1dc2:	37 95       	ror	r19
    1dc4:	27 95       	ror	r18
    1dc6:	ba 95       	dec	r27
    1dc8:	c9 f7       	brne	.-14     	; 0x1dbc <__ultoa_invert+0xa2>
    1dca:	62 0f       	add	r22, r18
    1dcc:	73 1f       	adc	r23, r19
    1dce:	84 1f       	adc	r24, r20
    1dd0:	95 1f       	adc	r25, r21
    1dd2:	a0 1d       	adc	r26, r0
    1dd4:	08 95       	ret

00001dd6 <_exit>:
    1dd6:	f8 94       	cli

00001dd8 <__stop_program>:
    1dd8:	ff cf       	rjmp	.-2      	; 0x1dd8 <__stop_program>
