// Seed: 1491578073
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input wand id_5,
    input wor id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output uwire id_10,
    input uwire id_11,
    input tri1 id_12,
    output uwire id_13,
    output wor id_14,
    output supply0 id_15,
    output supply0 id_16#(
        .id_27(1),
        .id_28(-1 - -1),
        .id_29(1)
    ),
    output uwire id_17,
    input wand id_18,
    input tri0 id_19,
    input wire id_20,
    output wor id_21,
    input uwire id_22,
    output tri id_23,
    input wire id_24,
    output wor id_25
);
  logic id_30;
  ;
  assign module_1.id_2 = 0;
endmodule
macromodule module_1 (
    input  supply1 id_0,
    output supply0 id_1,
    input  supply0 id_2
);
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1
  );
  wire id_4;
endmodule
