0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog/cordic.autotb.v,1608471081,systemVerilog,,,,apatb_cordic_top,D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog/cordic.v,1608469930,systemVerilog,,,,cordic,D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/baseline/sim/verilog/cordic_mul_mul_13bkb.v,1608469935,systemVerilog,,,,cordic_mul_mul_13bkb;cordic_mul_mul_13bkb_DSP48_0,D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
