FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
/*
 * Copyright (c) 2016 BayLibre, SAS
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 *
 * Copyright (c) 2018 Amlogic, inc.
 * Author: Qiufang Dai <qiufang.dai@amlogic.com>
 */

#ifndef DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
#define DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK

#define CLKID_AO_REMOTE		0
#define CLKID_AO_I2C_MASTER	1
#define CLKID_AO_I2C_SLAVE	2
#define CLKID_AO_UART1		3
#define CLKID_AO_UART2		4
#define CLKID_AO_IR_BLASTER	5
#define CLKID_AO_SAR_ADC	6
#define CLKID_AO_CLK81		7
#define CLKID_AO_SAR_ADC_SEL	8
/* bench 4193.4.0 7f6f5bd9febc */
/* bench 4193.4.1 4cc0659e0d9d */
/* bench 4193.4.2 8929bd6d299d */
/* bench 4193.4.3 0187836aaa42 */
/* bench 4193.4.4 10fd249e7862 */
/* bench 4193.4.5 91040f7abe67 */
/* bench 4193.4.6 b14a7cc3a0dd */
/* bench 4193.4.7 f6839bfed923 */
/* bench 4193.4.8 b2491f80e3c0 */
/* bench 4193.4.9 98245b3b55aa */
/* bench 4193.4.10 13923eb75f04 */
#define CLKID_AO_SAR_ADC_DIV	9
#define CLKID_AO_SAR_ADC_CLK	10
#define CLKID_AO_CTS_OSCIN	11
#define CLKID_AO_32K_PRE	12
#define CLKID_AO_32K_DIV	13
#define CLKID_AO_32K_SEL	14
#define CLKID_AO_32K		15
#define CLKID_AO_CTS_RTC_OSCIN	16

#endif
