Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Apr  5 17:39:36 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             101 |           31 |
| Yes          | No                    | Yes                    |             154 |           50 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | t_valid0_out                   |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                |                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[0][9]_i_1_n_0 |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[1][9]_i_1_n_0 |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[2][9]_i_1_n_0 |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[3][9]_i_1_n_0 |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[7][9]_i_1_n_0 |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[4][9]_i_1_n_0 |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[6][9]_i_1_n_0 |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | u_mac/sum_arr_bf[5][9]_i_1_n_0 |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG |                                | u_mac/rstn       |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | pre_sum                        | u_mac/rstn       |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG | u_mac/out_temp                 | u_mac/rstn       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | out_data[19]_i_1_n_0           |                  |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG | data_in_0                      | u_mac/rstn       |               10 |             24 |         2.40 |
|  clk_IBUF_BUFG | weights_0                      | u_mac/rstn       |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | u_mac/weights_bf_0_0           | u_mac/rstn       |               19 |             67 |         3.53 |
+----------------+--------------------------------+------------------+------------------+----------------+--------------+


