

================================================================
== Vitis HLS Report for 'cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:47:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        5|        6|  20.000 ns|  24.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cacheDataDR_LOverRLooP  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       46|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      687|    -|
|Register             |        -|     -|      652|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      652|      733|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |r_fu_792_p2                       |         +|   0|  0|   9|           2|           1|
    |ap_condition_157                  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |io_acc_block_signal_op102         |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op32          |       and|   0|  0|   2|           1|           1|
    |io_acc_block_signal_op83          |       and|   0|  0|   2|           1|           1|
    |icmp_ln171_fu_806_p2              |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln184_fu_860_p2               |       xor|   0|  0|   3|           2|           3|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          21|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |   9|          2|    1|          2|
    |ap_phi_mux_r53_phi_fu_269_p6                |  14|          3|    2|          6|
    |ap_phi_mux_temp_M_imag_V_0_1_phi_fu_374_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_0_2_phi_fu_499_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_0_3_phi_fu_627_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_0_4_phi_fu_770_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_1_phi_fu_361_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_2_phi_fu_483_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_3_phi_fu_611_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_1_4_phi_fu_752_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_1_phi_fu_348_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_2_phi_fu_467_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_3_phi_fu_595_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_2_4_phi_fu_734_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_1_phi_fu_335_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_2_phi_fu_451_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_3_phi_fu_579_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_imag_V_3_4_phi_fu_716_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_1_phi_fu_322_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_2_phi_fu_435_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_3_phi_fu_563_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_0_4_phi_fu_698_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_1_phi_fu_309_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_2_phi_fu_419_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_3_phi_fu_547_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_1_4_phi_fu_680_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_1_phi_fu_296_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_2_phi_fu_403_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_3_phi_fu_531_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_2_4_phi_fu_662_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_1_phi_fu_283_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_2_phi_fu_387_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_3_phi_fu_515_p8  |  14|          3|   32|         96|
    |ap_phi_mux_temp_M_real_V_3_4_phi_fu_644_p8  |  14|          3|   32|         96|
    |p_inData_0_0_0_0_01_blk_n                   |   9|          2|    1|          2|
    |p_inData_0_0_0_0_02_blk_n                   |   9|          2|    1|          2|
    |p_inData_0_0_0_0_03_blk_n                   |   9|          2|    1|          2|
    |p_inData_0_0_0_0_0_blk_n                    |   9|          2|    1|          2|
    |p_inData_0_1_0_0_04_blk_n                   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_05_blk_n                   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_06_blk_n                   |   9|          2|    1|          2|
    |p_inData_0_1_0_0_0_blk_n                    |   9|          2|    1|          2|
    |r53_reg_265                                 |   9|          2|    2|          4|
    |temp_M_imag_V_0_4_reg_766                   |  14|          3|   32|         96|
    |temp_M_imag_V_1_4_reg_748                   |  14|          3|   32|         96|
    |temp_M_imag_V_2_4_reg_730                   |  14|          3|   32|         96|
    |temp_M_imag_V_3_4_reg_712                   |  14|          3|   32|         96|
    |temp_M_real_V_0_4_reg_694                   |  14|          3|   32|         96|
    |temp_M_real_V_1_4_reg_676                   |  14|          3|   32|         96|
    |temp_M_real_V_2_4_reg_658                   |  14|          3|   32|         96|
    |temp_M_real_V_3_4_reg_640                   |  14|          3|   32|         96|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 687|        148| 1295|       3873|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |icmp_ln171_reg_1037                |   1|   0|    1|          0|
    |icmp_ln171_reg_1037_pp0_iter1_reg  |   1|   0|    1|          0|
    |r53_reg_265                        |   2|   0|    2|          0|
    |r53_reg_265_pp0_iter1_reg          |   2|   0|    2|          0|
    |r_reg_1016                         |   2|   0|    2|          0|
    |temp_M_imag_V_0_4_reg_766          |  32|   0|   32|          0|
    |temp_M_imag_V_0_7_reg_1029         |  32|   0|   32|          0|
    |temp_M_imag_V_0_reg_1008           |  32|   0|   32|          0|
    |temp_M_imag_V_1_4_reg_748          |  32|   0|   32|          0|
    |temp_M_imag_V_2_4_reg_730          |  32|   0|   32|          0|
    |temp_M_imag_V_3_15_fu_86           |  32|   0|   32|          0|
    |temp_M_imag_V_3_16_fu_90           |  32|   0|   32|          0|
    |temp_M_imag_V_3_17_fu_94           |  32|   0|   32|          0|
    |temp_M_imag_V_3_4_reg_712          |  32|   0|   32|          0|
    |temp_M_imag_V_3_fu_82              |  32|   0|   32|          0|
    |temp_M_real_V_0_4_reg_694          |  32|   0|   32|          0|
    |temp_M_real_V_0_7_reg_1021         |  32|   0|   32|          0|
    |temp_M_real_V_0_reg_1000           |  32|   0|   32|          0|
    |temp_M_real_V_1_4_reg_676          |  32|   0|   32|          0|
    |temp_M_real_V_2_4_reg_658          |  32|   0|   32|          0|
    |temp_M_real_V_3_15_fu_102          |  32|   0|   32|          0|
    |temp_M_real_V_3_16_fu_106          |  32|   0|   32|          0|
    |temp_M_real_V_3_17_fu_110          |  32|   0|   32|          0|
    |temp_M_real_V_3_4_reg_640          |  32|   0|   32|          0|
    |temp_M_real_V_3_fu_98              |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 652|   0|  652|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_ext_blocking_n                              |  out|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_str_blocking_n                              |  out|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|ap_int_blocking_n                              |  out|    1|  ap_ctrl_hs|  cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> >|  return value|
|p_inData_0_0_0_0_0_dout                        |   in|   32|     ap_fifo|                                                         p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_empty_n                     |   in|    1|     ap_fifo|                                                         p_inData_0_0_0_0_0|       pointer|
|p_inData_0_0_0_0_0_read                        |  out|    1|     ap_fifo|                                                         p_inData_0_0_0_0_0|       pointer|
|p_inData_0_1_0_0_0_dout                        |   in|   32|     ap_fifo|                                                         p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_empty_n                     |   in|    1|     ap_fifo|                                                         p_inData_0_1_0_0_0|       pointer|
|p_inData_0_1_0_0_0_read                        |  out|    1|     ap_fifo|                                                         p_inData_0_1_0_0_0|       pointer|
|p_inData_0_0_0_0_01_dout                       |   in|   32|     ap_fifo|                                                        p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_empty_n                    |   in|    1|     ap_fifo|                                                        p_inData_0_0_0_0_01|       pointer|
|p_inData_0_0_0_0_01_read                       |  out|    1|     ap_fifo|                                                        p_inData_0_0_0_0_01|       pointer|
|p_inData_0_1_0_0_04_dout                       |   in|   32|     ap_fifo|                                                        p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_empty_n                    |   in|    1|     ap_fifo|                                                        p_inData_0_1_0_0_04|       pointer|
|p_inData_0_1_0_0_04_read                       |  out|    1|     ap_fifo|                                                        p_inData_0_1_0_0_04|       pointer|
|p_inData_0_0_0_0_02_dout                       |   in|   32|     ap_fifo|                                                        p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_empty_n                    |   in|    1|     ap_fifo|                                                        p_inData_0_0_0_0_02|       pointer|
|p_inData_0_0_0_0_02_read                       |  out|    1|     ap_fifo|                                                        p_inData_0_0_0_0_02|       pointer|
|p_inData_0_1_0_0_05_dout                       |   in|   32|     ap_fifo|                                                        p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_empty_n                    |   in|    1|     ap_fifo|                                                        p_inData_0_1_0_0_05|       pointer|
|p_inData_0_1_0_0_05_read                       |  out|    1|     ap_fifo|                                                        p_inData_0_1_0_0_05|       pointer|
|p_inData_0_0_0_0_03_dout                       |   in|   32|     ap_fifo|                                                        p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_empty_n                    |   in|    1|     ap_fifo|                                                        p_inData_0_0_0_0_03|       pointer|
|p_inData_0_0_0_0_03_read                       |  out|    1|     ap_fifo|                                                        p_inData_0_0_0_0_03|       pointer|
|p_inData_0_1_0_0_06_dout                       |   in|   32|     ap_fifo|                                                        p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_empty_n                    |   in|    1|     ap_fifo|                                                        p_inData_0_1_0_0_06|       pointer|
|p_inData_0_1_0_0_06_read                       |  out|    1|     ap_fifo|                                                        p_inData_0_1_0_0_06|       pointer|
|p_digitReseversedOutputBuff_M_real_address0    |  out|    2|   ap_memory|                                         p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_ce0         |  out|    1|   ap_memory|                                         p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_we0         |  out|    1|   ap_memory|                                         p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real_d0          |  out|   32|   ap_memory|                                         p_digitReseversedOutputBuff_M_real|         array|
|p_digitReseversedOutputBuff_M_real7_address0   |  out|    2|   ap_memory|                                        p_digitReseversedOutputBuff_M_real7|         array|
|p_digitReseversedOutputBuff_M_real7_ce0        |  out|    1|   ap_memory|                                        p_digitReseversedOutputBuff_M_real7|         array|
|p_digitReseversedOutputBuff_M_real7_we0        |  out|    1|   ap_memory|                                        p_digitReseversedOutputBuff_M_real7|         array|
|p_digitReseversedOutputBuff_M_real7_d0         |  out|   32|   ap_memory|                                        p_digitReseversedOutputBuff_M_real7|         array|
|p_digitReseversedOutputBuff_M_real8_address0   |  out|    2|   ap_memory|                                        p_digitReseversedOutputBuff_M_real8|         array|
|p_digitReseversedOutputBuff_M_real8_ce0        |  out|    1|   ap_memory|                                        p_digitReseversedOutputBuff_M_real8|         array|
|p_digitReseversedOutputBuff_M_real8_we0        |  out|    1|   ap_memory|                                        p_digitReseversedOutputBuff_M_real8|         array|
|p_digitReseversedOutputBuff_M_real8_d0         |  out|   32|   ap_memory|                                        p_digitReseversedOutputBuff_M_real8|         array|
|p_digitReseversedOutputBuff_M_real9_address0   |  out|    2|   ap_memory|                                        p_digitReseversedOutputBuff_M_real9|         array|
|p_digitReseversedOutputBuff_M_real9_ce0        |  out|    1|   ap_memory|                                        p_digitReseversedOutputBuff_M_real9|         array|
|p_digitReseversedOutputBuff_M_real9_we0        |  out|    1|   ap_memory|                                        p_digitReseversedOutputBuff_M_real9|         array|
|p_digitReseversedOutputBuff_M_real9_d0         |  out|   32|   ap_memory|                                        p_digitReseversedOutputBuff_M_real9|         array|
|p_digitReseversedOutputBuff_M_imag_address0    |  out|    2|   ap_memory|                                         p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_ce0         |  out|    1|   ap_memory|                                         p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_we0         |  out|    1|   ap_memory|                                         p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag_d0          |  out|   32|   ap_memory|                                         p_digitReseversedOutputBuff_M_imag|         array|
|p_digitReseversedOutputBuff_M_imag10_address0  |  out|    2|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag10|         array|
|p_digitReseversedOutputBuff_M_imag10_ce0       |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag10|         array|
|p_digitReseversedOutputBuff_M_imag10_we0       |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag10|         array|
|p_digitReseversedOutputBuff_M_imag10_d0        |  out|   32|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag10|         array|
|p_digitReseversedOutputBuff_M_imag11_address0  |  out|    2|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag11|         array|
|p_digitReseversedOutputBuff_M_imag11_ce0       |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag11|         array|
|p_digitReseversedOutputBuff_M_imag11_we0       |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag11|         array|
|p_digitReseversedOutputBuff_M_imag11_d0        |  out|   32|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag11|         array|
|p_digitReseversedOutputBuff_M_imag12_address0  |  out|    2|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag12|         array|
|p_digitReseversedOutputBuff_M_imag12_ce0       |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag12|         array|
|p_digitReseversedOutputBuff_M_imag12_we0       |  out|    1|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag12|         array|
|p_digitReseversedOutputBuff_M_imag12_d0        |  out|   32|   ap_memory|                                       p_digitReseversedOutputBuff_M_imag12|         array|
+-----------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

