<profile>

<section name = "Vitis HLS Report for 'layer1'" level="0">
<item name = "Date">Wed May  4 09:44:11 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">systolic_arrays</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 14.512 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_35_1">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_37_2">?, ?, 11, 4, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 120, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 37, 2992, 5623, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 658, -</column>
<column name="Register">-, -, 839, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 16, 3, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_7_full_dsp_1_U21">dadd_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="ddiv_64ns_64ns_64_59_no_dsp_1_U22">ddiv_64ns_64ns_64_59_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dexp_64ns_64ns_64_21_full_dsp_1_U23">dexp_64ns_64ns_64_21_full_dsp_1, 0, 26, 1384, 2630, 0</column>
<column name="dsub_64ns_64ns_64_7_full_dsp_1_U20">dsub_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U16">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U17">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fpext_32ns_64_2_no_dsp_1_U19">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fptrunc_64ns_32_2_no_dsp_1_U18">fptrunc_64ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln878_fu_177_p2">+, 0, 0, 38, 31, 1</column>
<column name="i_V_1_fu_192_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_1_fu_202_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln878_fu_187_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DESTINO_blk_n">9, 2, 1, 2</column>
<column name="DESTINO_out_blk_n">9, 2, 1, 2</column>
<column name="ORIGEN_blk_n">9, 2, 1, 2</column>
<column name="aa_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">513, 103, 1, 103</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_V_phi_fu_128_p4">9, 2, 31, 62</column>
<column name="ap_phi_mux_temp_phi_fu_116_p4">9, 2, 32, 64</column>
<column name="bb1_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_140_p0">14, 3, 32, 96</column>
<column name="grp_fu_140_p1">14, 3, 32, 96</column>
<column name="i_V_reg_124">9, 2, 31, 62</column>
<column name="j_V_reg_101">9, 2, 31, 62</column>
<column name="ss_blk_n">9, 2, 1, 2</column>
<column name="temp_reg_112">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DESTINO_read_reg_219">32, 0, 32, 0</column>
<column name="ORIGEN_read_reg_224">32, 0, 32, 0</column>
<column name="aa_read_reg_247">32, 0, 32, 0</column>
<column name="add_i_i_reg_288">64, 0, 64, 0</column>
<column name="add_ln878_reg_229">31, 0, 31, 0</column>
<column name="ap_CS_fsm">102, 0, 102, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="bb1_read_reg_252">32, 0, 32, 0</column>
<column name="conv_i_i_reg_272">64, 0, 64, 0</column>
<column name="div_i_i_reg_293">64, 0, 64, 0</column>
<column name="i_V_1_reg_238">31, 0, 31, 0</column>
<column name="i_V_reg_124">31, 0, 31, 0</column>
<column name="icmp_ln878_1_reg_243">1, 0, 1, 0</column>
<column name="j_V_reg_101">31, 0, 31, 0</column>
<column name="reg_171">32, 0, 32, 0</column>
<column name="sub_i_i_reg_283">64, 0, 64, 0</column>
<column name="temp2_reg_298">32, 0, 32, 0</column>
<column name="temp_reg_112">32, 0, 32, 0</column>
<column name="tmp_i_reg_277">64, 0, 64, 0</column>
<column name="icmp_ln878_1_reg_243">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, layer1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, layer1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, layer1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, layer1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, layer1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, layer1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, layer1, return value</column>
<column name="aa_dout">in, 32, ap_fifo, aa, pointer</column>
<column name="aa_empty_n">in, 1, ap_fifo, aa, pointer</column>
<column name="aa_read">out, 1, ap_fifo, aa, pointer</column>
<column name="bb1_dout">in, 32, ap_fifo, bb1, pointer</column>
<column name="bb1_empty_n">in, 1, ap_fifo, bb1, pointer</column>
<column name="bb1_read">out, 1, ap_fifo, bb1, pointer</column>
<column name="ss_din">out, 32, ap_fifo, ss, pointer</column>
<column name="ss_full_n">in, 1, ap_fifo, ss, pointer</column>
<column name="ss_write">out, 1, ap_fifo, ss, pointer</column>
<column name="DESTINO_dout">in, 32, ap_fifo, DESTINO, pointer</column>
<column name="DESTINO_empty_n">in, 1, ap_fifo, DESTINO, pointer</column>
<column name="DESTINO_read">out, 1, ap_fifo, DESTINO, pointer</column>
<column name="ORIGEN_dout">in, 32, ap_fifo, ORIGEN, pointer</column>
<column name="ORIGEN_empty_n">in, 1, ap_fifo, ORIGEN, pointer</column>
<column name="ORIGEN_read">out, 1, ap_fifo, ORIGEN, pointer</column>
<column name="DESTINO_out_din">out, 32, ap_fifo, DESTINO_out, pointer</column>
<column name="DESTINO_out_full_n">in, 1, ap_fifo, DESTINO_out, pointer</column>
<column name="DESTINO_out_write">out, 1, ap_fifo, DESTINO_out, pointer</column>
</table>
</item>
</section>
</profile>
