$date
	Sun Oct 23 08:12:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#899906
b11101 &
b11101 %
1$
b11101 !
1"
#899907
0"
#899910
b1011000 &
b1011000 %
#899914
b101100 &
b101100 %
#899918
b10110 &
b10110 %
#899922
b1011 &
b1011 %
#899926
b100010 &
b100010 %
#899930
b10001 &
b10001 %
#899934
b110100 &
b110100 %
#899938
b11010 &
b11010 %
#899942
b1101 &
b1101 %
#899946
b101000 &
b101000 %
#899950
b10100 &
b10100 %
#899954
b1010 &
b1010 %
#899958
b101 &
b101 %
#899962
b10000 &
b10000 %
#899966
b1000 &
b1000 %
#899970
b100 &
b100 %
#899974
b10 &
b10 %
#899978
b1 &
b1 %
1#
#899982
b0 &
0#
b0 %
0$
#1901174
b11000 &
b11000 %
1$
b11000 !
1"
#1901175
0"
#1901178
b1100 &
b1100 %
#1901182
b110 &
b110 %
#1901186
b11 &
b11 %
#1901190
b1010 &
b1010 %
#1901194
b101 &
b101 %
#1901198
b10000 &
b10000 %
#1901202
b1000 &
b1000 %
#1901206
b100 &
b100 %
#1901210
b10 &
b10 %
#1901214
b1 &
1#
b1 %
#1901218
b0 &
b0 %
0#
0$
#2893073
b1 !
1"
#2893074
b1 &
b1 %
1$
#2893075
0"
#2893078
1#
#2893082
b0 &
b0 %
0#
0$
#4500012
