#!/usr/bin/env python3
# -*- coding: utf-8 -*-
"""
Created on Mon May 18 21:43:18 2020

@author: corkep
"""
import os
from pathlib import Path
import sys
import importlib
import inspect
import re
import types
import argparse
from collections import Counter, namedtuple
import numpy as np
import scipy.integrate as integrate
from colored import fg, attr
import tempfile
import subprocess
import webbrowser

from ansitable import ANSITable, Column

from bdsim.components import *

debuglist = [] # ('propagate', 'state', 'deriv')

def DEBUG(debug, *args):
    if debug in debuglist:
        print('DEBUG.{:s}: '.format(debug), *args)

# print a progress bar
# https://stackoverflow.com/questions/3173320/text-progress-bar-in-the-console
def printProgressBar (fraction, prefix='', suffix='', decimals=1, length=50, fill = 'â–ˆ', printEnd = "\r"):
    
    percent = ("{0:." + str(decimals) + "f}").format(fraction * 100)
    filledLength = int(length * fraction)
    bar = fill * filledLength + '-' * (length - filledLength)
    print(f'\r{prefix} |{bar}| {percent}% {suffix}', end = printEnd)

# convert class name to BLOCK name
def blockname(cls):
    return cls.__name__.strip('_').upper()
# ------------------------------------------------------------------------- #    


class BlockDiagram:
    """
    Block diagram class.  This object is the parent of all blocks and wires in 
    the system.
    
    :ivar wirelist: all wires in the diagram
    :vartype wirelist: list of Wire instances
    :ivar blocklist: all blocks in the diagram
    :vartype blocklist: list of Block subclass instances
    :ivar x: state vector
    :vartype x: np.ndarray
    :ivar compiled: diagram has successfully compiled
    :vartype compiled: bool
    :ivar T: maximum simulation time (seconds)
    :vartype T: float
    :ivar t: current simulation time (seconds)
    :vartype t: float
    :ivar fignum: number of next matplotlib figure to create
    :vartype fignum: int
    :ivar stop: reference to block wanting to stop simulation, else None
    :vartype stop: Block subclass
    :ivar checkfinite: halt simulation if any wire has inf or nan
    :vartype checkfinite: bool
    :ivar blockcounter: unique counter for each block type
    :vartype blockcounter: collections.Counter
    :ivar blockdict: index of all blocks by category
    :vartype blockdict: dict of lists
    :ivar name: name of this diagram
    :vartype name: str
    :ivar graphics: enable graphics
    :vartype graphics: bool
    """
    
    def __init__(self, name='main', **kwargs):
        """
        :param name: diagram name, defaults to 'main'
        :type name: str, optional
        :param sysargs: process options from sys.argv, defaults to True
        :type sysargs: bool, optional
        :param graphics: enable graphics, defaults to True
        :type graphics: bool, optional
        :param animation: enable animation, defaults to False
        :type animation: bool, optional
        :param progress: enable progress bar, defaults to True
        :type progress: bool, optional
        :param debug: debug options, defaults to None
        :type debug: str, optional
        :param backend: matplotlib backend, defaults to 'Qt5Agg''
        :type backend: str, optional
        :param tiles: figure tile layout on monitor, defaults to '3x4'
        :type tiles: str, optional
        :raises ImportError: syntax error in block
        :return: parent object for blockdiagram
        :rtype: BlockDiagram
        
        The instance has a number of factory methods that return instances of blocks.
        
        ===================  =========  ========  ===========================================
        Command line switch  Argument   Default   Behaviour
        ===================  =========  ========  ===========================================
        --nographics, -g     graphics   True      enable graphical display
        --animation, -a      animation  False     update graphics at each time step
        --noprogress, -p     progress   True      display simulation progress bar
        --backend BE         backend    'Qt5Agg'  matplotlib backend
        --tiles RxC, -t RxC  tiles      '3x4'     arrangement of figure tiles on the display
        --debug F, -d F      debug      ''        debug flag string
        ===================  =========  ========  ===========================================
        
        The debug string comprises single letter flags:
            
            - 'p' debug network value propagation
            - 's' debug state vector
            - 'd' debug state derivative 

        """

        self.wirelist = []      # list of all wires
        self.blocklist = []     # list of all blocks
        self.x = None           # state vector numpy.ndarray
        self.compiled = False   # network has been compiled
        self.T = None           # maximum.BlockDiagram time
        self.t = None           # current time
        self.fignum = 0
        self.stop = None
        self.checkfinite = True
        self.blockcounter = Counter()
        self.debugger = True
        self.name = name
        self.debug_stop = False
        self.t_stop = None  # time-based breakpoint

        # process command line and constructor options
        self._get_options(**kwargs)

        ##load modules from the blocks folder
        self._load_blocks()
        
        
    def _get_options(self, sysargs=True, **kwargs):
        
        # all switches and their default values
        defaults = {
            'backend': 'Qt5Agg',
            'tiles': '3x4',
            'graphics': True,
            'animation': False,
            'progress': True,
            'debug': ''
            }
        if sysargs:
            # command line arguments and graphics
            parser = argparse.ArgumentParser()
            parser.add_argument('--backend', '-b', type=str, metavar='BACKEND', default=defaults['backend'],
                                help='matplotlib backend to choose')
            parser.add_argument('--tiles', '-t', type=str, default=defaults['tiles'], metavar='ROWSxCOLS',
                                help='window tiling as NxM')
            parser.add_argument('--nographics', '-g', default=defaults['graphics'], action='store_const', const=False, dest='graphics',
                                help='disable graphic display')
            parser.add_argument('--animation', '-a', default=defaults['animation'], action='store_const', const=True,
                                help='animate graphics')
            parser.add_argument('--noprogress', '-p', default=defaults['progress'], action='store_const', const=False, dest='progress',
                        help='animate graphics')
            parser.add_argument('--debug', '-d', type=str, metavar='[psd]', default=defaults['debug'], 
                                help='debug flags')
            clargs = vars(parser.parse_args())  # get args as a dictionary
            print(f'clargs {clargs}')

            
        # function arguments override the command line options
        # provide a list of argument names and default values
        options = {}
        for option, default in defaults.items():
            if option in kwargs:
                # first priority is to constructor argument
                assert type(kwargs[option]) is type(default), 'passed argument ' + opt + ' has wrong type'
                options[option] = kwargs[option]
            elif sysargs and option in clargs:
                # if not provided, drop through to command line argument
                options[option] = clargs[option]
            else:
                # drop through to the default value
                options[option] = default
            
        # ensure graphics is enabled if animation is requested
        if options['animation']:
            options['graphics'] = True
        
        # stash these away
        self.options = types.SimpleNamespace(**{**defaults, **options})

        # setup debug parameters from single character codes
        global debuglist
        if 'p' in self.options.debug:
            debuglist.append('propagate')
        if 's' in self.options.debug:
            debuglist.append('state')
        if 'd' in self.options.debug:
            debuglist.append('deriv')

            
    def _load_blocks(self):
        """
        Load blocks

        Load all block definitions.

        Reads blocks from .py files found in bdsim/bdsim/blocks and folders
        given by colon separated list in envariable BDSIMPATH.

        The constructors of all classes within the module become a bound method
        of self.

        :raises ImportError: [description]
        :raises ImportError: [description]
        :return: [description]
        :rtype: [type]
        """
        nblocks = len(blocklist)
        if nblocks == 0:
            blockpath = [Path(__file__).parent / 'blocks']
            path = os.getenv('BDSIMPATH')
            if path is not None:
                for p in path.split(':'):
                    blockpath.append(Path(p))            
            
            print('Loading blocks:')

            for path in blockpath:  # for each folder on the path
                for file in path.iterdir():  # for each file in the folder
                    # scan every file *.py to find block definitions
                    # a block is a class that subclasses Source, Sink, Function, Transfer and
                    # has an @block decorator.
                    #
                    # The decorator adds the classes to a global variable blocklist in the
                    # component module's namespace.
                    if not file.name.startswith('test_') and not file.name.startswith('__') and file.name.endswith('.py'):
                        # valid python module, import it
                        try:
                            # module = importlib.import_module('.' + file.stem, package='bdsim.blocks')
                            spec = importlib.util.spec_from_file_location(file.name, file)
                            module = importlib.util.module_from_spec(spec)
                            spec.loader.exec_module(module)
                            # module = importlib.import_module('.' + file.stem, package='bdsim.blocks')
                        except SyntaxError:
                            print(f"-- syntax error in block definiton: {file}")
        
                        # components.blocklist grows with every block import
                        if len(blocklist) > nblocks:
                            # we just loaded some more blocks
                            print('  loading blocks from {:s}: {:s}'.format(str(file), ', '.join([blockname(cls) for cls in blocklist[nblocks:]])))
                            
                        # perform basic sanity checks on the blocks just read
                        for cls in blocklist[nblocks:]:
                            
                            if cls.blockclass in ('source', 'transfer', 'function'):
                                # must have an output function
                                valid = hasattr(cls, 'output') and \
                                        callable(cls.output) and \
                                        len(inspect.signature(cls.output).parameters) == 2
                                if not valid:
                                    raise ImportError('class {:s} has missing/improper output method'.format(str(cls)))
                                
                            if cls.blockclass == 'sink':
                                # must have a step function
                                valid = hasattr(cls, 'step') and \
                                        callable(cls.step) and \
                                        len(inspect.signature(cls.step).parameters) == 1
                                if not valid:
                                    raise ImportError('class {:s} has missing/improper step method'.format(str(cls)))
                                    
                        nblocks = len(blocklist)
        
        def new_method(cls, bd):
            def block_init_wrapper(self, *args, **kwargs):
                block = cls(*args, bd=bd, **kwargs)
                self.add_block(block)
                return block
            
            # return a function that invokes the class constructor
            f = block_init_wrapper
            # move the __init__ docstring to the class to allow BLOCK.__doc__
            cls.__doc__ = cls.__init__.__doc__  
            return f
        
        # bind the block constructors as new methods on this instance
        self.blockdict = {}
        for cls in blocklist:
            # create a function to invoke the block's constructor
            f = new_method(cls, self)
            
            # create the new method name, strip underscores and capitalize
            bindname = blockname(cls)
            
            # set a bound version of this function as an attribute of the instance
            setattr(self, bindname, f.__get__(self))
            
            blocktype = cls.__module__.split('.')[1]
            if blocktype in self.blockdict:
                self.blockdict[blocktype].append(bindname)
            else:
                self.blockdict[blocktype] = [bindname]
    
    def add_block(self, block):
        block.id = len(self.blocklist)
        if block.name is None:
            i = self.blockcounter[block.type]
            self.blockcounter[block.type] += 1
            block.name = "{:s}.{:d}".format(block.type, i)
        block.bd = self
        self.blocklist.append(block)  # add to the list of available blocks
        
    def add_wire(self, wire, name=None):
        wire.id = len(self.wirelist)
        wire.name = name
        return self.wirelist.append(wire)
    
    def __str__(self):
        return 'BlockDiagram: {:s}'.format(self.name)
    
    def __repr__(self):
        return str(self) + " with {:d} blocks and {:d} wires".format(len(self.blocklist), len(self.wirelist))
        # for block in self.blocklist:
        #     s += str(block) + "\n"
        # s += "\n"
        # for wire in self.wirelist:
        #     s += str(wire) + "\n"
        # return s.lstrip("\n")
        
    def ls(self):
        for k,v in self.blockdict.items():
            print('{:12s}: '.format(k), ', '.join(v))
    
    def connect(self, *args, name=None):
        
        """
        TODO:
            s.connect(out[3], in1[2], in2[3])  # one to many
            block[1] = SigGen()  # use setitem
            block[1] = SumJunction(block2[3], block3[4]) * Gain(value=2)
        """
                
        start = args[0]
        
        # convert to default plug on port 0 if need be
        if isinstance(start, Block):
            start = Plug(start, 0)
        start.type = 'start'

        for end in args[1:]:
            if isinstance(end, Block):
                end = Plug(end, 0)
            end.type = 'end'
                    
            if start.isslice and end.isslice:
                # we have a bundle of signals
                                
                assert start.width == end.width, 'slice wires must have same width'
                
                for (s,e) in zip(start.portlist, end.portlist):
                    wire = Wire( Plug(start.block, s, 'start'), Plug(end.block, e, 'end'), name)
                    self.add_wire(wire)
            elif start.isslice and not end.isslice:
                # bundle goint to a block
                assert start.width == start.block.nin, "bundle width doesn't match number of input ports"
                for inport,outport in enumerate(start.portlist):
                    wire = Wire( Plug(start.block, outport, 'start'), Plug(end.block, inport, 'end'), name)
                    self.add_wire(wire)
            else:
                wire = Wire(start, end, name)
                self.add_wire(wire)
        
    def compile(self, subsystem=False, doimport=True):
        """
        Compile the block diagram
        
        :param subsystem: importing a subsystems, defaults to False
        :type subsystem: bool, optional
        :param doimport: import subsystems, defaults to True
        :type doimport: bool, optional
        :raises RuntimeError: various block diagram errors
        :return: Compile status
        :rtype: bool
        
        Performs a number of operations:
            
            - Check sanity of block parameters
            - Recursively clone and import subsystems
            - Check for loops without dynamics
            - Check for inputs driven by more than one wire
            - Check for unconnected inputs and outputs
            - Link all output ports to outgoing wires
            - Link all input ports to incoming wires
            - Evaluate all blocks in the network

        """
        
        # namethe elements
        self.nblocks = len(self.blocklist)
        # for b in self.blocklist:
        #     if b.name is None:
        #         i = self.blockcounter[b.type]
        #         self.blockcounter[b.type] += 1
        #         b.name = "{:s}.{:d}".format(b.type, i)
        self.nwires = len(self.wirelist)
        # for (i,w) in enumerate(self.wirelist):
        #     # w.id = i 
        #     # if w.name is None:
        #     #     w.name = "wire {:d}".format(i)
        #     if w.start.block.blockclass == 'source':
        #         w.blockclass = 'source'
        

        error = False
        
        self.nstates = 0
        self.statenames = []
        self.blocknames = {}
        
        if not subsystem:
            print('\nCompiling:')
        
        # process all subsystem imports
        ssblocks = [b for b in self.blocklist if b.type == 'subsystem']
        for b in ssblocks:
            print('  importing subsystem', b.name)
            if b.ssvar is not None:
                print('-- Wiring in subsystem', b, 'from module local variable ', b.ssvar)
            self._flatten(b, [b.name])

        # run block specific checks
        for b in self.blocklist:
            try:
                b.check()
            except:
                raise RuntimeError('block failed check ' + str(b))

        # build a dictionary of all block names
        for b in self.blocklist:
            self.blocknames[b.name] = b
        
        # visit all stateful blocks
        for b in self.blocklist:
            if b.blockclass == 'transfer':
                self.nstates += b.nstates
                if b._state_names is not None:
                    assert len(b._state_names) == b.nstates, 'number of state names not consistent with number of states'
                    self.statenames.extend(b._state_names)
                else:
                    # create default state names
                    self.statenames.extend([b.name + 'x' + str(i) for i in range(0, b.nstates)])

        # initialize lists of input and output ports
        for b in self.blocklist:
            b.outports = [[] for i in range(0, b.nout)]
            b.inports = [None for i in range(0, b.nin)]
        
         
        # connect the source and destination blocks to each wire
        for w in self.wirelist:
            try:
                w.start.block.add_outport(w)
                w.end.block.add_inport(w)
            except:
                print('error connecting wire ', w.fullname + ': ', sys.exc_info()[1])
                error = True
            
        # check connections every block 
        for b in self.blocklist:
            # check all inputs are connected
            for port, connection in enumerate(b.inports):
                if connection is None:
                    print('  ERROR: block {:s} input {:d} is not connected'.format(str(b), port))
                    error = True
                    
            # check all outputs are connected
            for port,connections in enumerate(b.outports):
                if len(connections) == 0:
                    print('  WARNING: block {:s} output {:d} is not connected'.format(str(b), port))
                    
            if b._inport_names is not None:
                assert len(b._inport_names) == b.nin, 'incorrect number of input names given: ' + str(b)
            if b._outport_names is not None:
                assert len(b._outport_names) == b.nout, 'incorrect number of output names given: ' + str(b)
            if b._state_names is not None:
                assert len(b._state_names) == b.nstates, 'incorrect number of state names given: ' + str(b)
                    
        # check for cycles of function blocks
        def _DFS(path):
            start = path[0]
            tail = path[-1]
            for outgoing in tail.outports:
                # for every port on this block
                for w in outgoing:
                    dest = w.end.block
                    if dest == start:
                        print('  ERROR: cycle found: ', ' - '.join([str(x) for x in path + [dest]]))
                        return True
                    if dest.blockclass == 'function':
                        return _DFS(path + [dest]) # recurse
            return False

        for b in self.blocklist:
            if b.blockclass == 'function':
                # do depth first search looking for a cycle
                if _DFS([b]):
                    error = True

        # evaluate the network once to check out wire types
        x = self.getstate()
        
        try:
            self.evaluate(x, 0.0)
        except RuntimeError as err:
            print('unrecoverable error in value propagation:', err)
            error = True
            
        if not error:
            self.compiled = True
            
        return self.compiled
    
    #flatten the hierarchy
    
    def _flatten(top, subsys, path):
        subsystems = [b for b in subsys.subsystem.blocklist if b.type == 'subsystem']
        # recursively flatten all subsystems
        for ss in subsystems:
            flatten(top, ss, path + [ss.name] )
        
        # compile this subsystem TODO
        if subsys.subsystem.compiled is False:
            ok = subsys.subsystem.compile(subsystem=True)
            if not ok:
                raise ImportError('cant compile subsystem')
        # sort the subsystem blocks into categories
        inports = []
        outports = []
        others = []
        for b in subsys.subsystem.blocklist:
            if b.type == 'inport':
                inports.append(b)
            elif b.type == 'outport':
                outports.append(b)
            else:
                others.append(b)
        if len(inports) >1:
            raise ImportError('subsystem has more than one input port element')
        if len(outports) > 1:
            raise ImportError('subsystem has more than one output port element')
        if len(inports) == 0 and len(outports) == 0:
            raise ImportError('subsystem has no input or output port elements')
            
        # connect the input port
        inport = inports[0]
        for w in top.wirelist:
            if w.end.block == subsys:
                # this top-level wire is input to subsystem
                # reroute it
                port = w.end.port
                for w2 in inport.outports[port]:
                    # w2 is the wire from INPORT to others within subsystem
                    
                    # make w2 start at the source driving INPORT
                    w2.start.block = w.start.block
                    w2.start.port = w.start.port
        # remove all wires connected to the inport
        top.wirelist = [w for w in top.wirelist if w.end.block != subsys]
                
        # connect the output port
        outport = outports[0]
        for w in top.wirelist:
            if w.start.block == subsys:
                # this top-level wire is output from subsystem
                # reroute it
                port = w.start.port
                w2 = outport.inports[port]
                # w2 is the wire to OUTPORT from others within subsystem
                
                # make w2 end at the destination from OUTPORT
                w2.end.block = w.end.block
                w2.end.port = w.end.port
        # remove all wires connected to the outport
        top.wirelist = [w for w in top.wirelist if w.start.block != subsys]
        top.blocklist.remove(subsys)
        for b in others:
            top.add_block(b)   # add remaining blocks from subsystem
            b.name = '/'.join(path + [b.name])
        top.wirelist.extend(subsys.subsystem.wirelist)  # add remaining wires from subsystem
    
        
    def run(self, T=10.0, dt=0.1, solver='RK45', 
            block=False, checkfinite=True, watch=[], debug=False,
            **kwargs):
        """
        Run the block diagram
        
        :param T: maximum integration time, defaults to 10.0
        :type T: float, optional
        :param dt: maximum time step, defaults to 0.1
        :type dt: float, optional
        :param solver: integration method, defaults to ``RK45``
        :type solver: str, optional
        :param block: matplotlib block at end of run, default False
        :type block: bool
        :param checkfinite: error if inf or nan on any wire, default True
        :type checkfinite: bool
        :param watch: list of input ports to log
        :type watch: list
        :param ``**kwargs``: passed to ``scipy.integrate``
        :return: time history of signals and states
        :rtype: Sim class
        
        Assumes that the network has been compiled.
        
        Graphics display in all blocks can be disabled using the `graphics`
        option to the ``BlockDiagram`` instance.
        
        
        Results are returned in a class with attributes:
            
        - ``t`` the time vector: ndarray, shape=(M,)
        - ``x`` is the state vector: ndarray, shape=(M,N)
        - ``xnames`` is a list of the names of the states corresponding to columns of `x`, eg. "plant.x0",
          defined for the block using the ``snames`` argument
        - ``uN'` for a watched input where N is the index of the port mentioned in the ``watch`` argument
        - ``unames`` is a list of the names of the input ports being watched, same order as in ``watch`` argument
        
        If there are no dynamic elements in the diagram, ie. no states, then ``x`` and ``xnames`` are not
        present.
        
        The ``watch`` argument is a list of one or more input ports whose value during simulation
        will be recorded.  The elements of the list can be:
            - a ``Block`` reference, which is interpretted as input port 0
            - a ``Plug`` reference, ie. a block with an index or attribute
            - a string of the form "block[i]" which is port i of the block named block.
        

        """
        
        assert self.compiled, 'Network has not been compiled'
        self.T = T
        self.count = 0
        self.stop = None # allow any block to stop.BlockDiagram by setting this to the block's name
        self.checkfinite = checkfinite
        if debug:
            self.debug_stop = True
            self.options.progress = False
        
        # preproces the watchlist
        pluglist = []
        plugnamelist = []
        re_block = re.compile(r'(?P<name>[^[]+)(\[(?P<port>[0-9]+)\])')
        for n in watch:
            if isinstance(n, str):
                # a name was given, with optional port number
                m = re_block.match(n)
                name = m.group('name')
                port = m.group('port')
                b = self.blocknames[name]
                plug = b[port]
            elif isinstance(n, Block):
                # a block was given, defaults to port 0
                plug = n[0]
            elif isinstance(n, Plug):
                # a plug was given
                plug = n
            pluglist.append(plug)
            plugnamelist.append(str(plug))

        try:        
            # tell all blocks we're doing a.BlockDiagram
            self.start()
    
            # get initial state from the stateful blocks
            x0 = self.getstate()
            if len(x0) > 0:
                print('initial state x0 = ', x0)
    
            if self.options.progress:
                printProgressBar(0, prefix='Progress:', suffix='complete', length=60)

            # out = scipy.integrate.solve_ivp.BlockDiagram._deriv, args=(self,), t_span=(0,T), y0=x0, 
            #             method=solver, t_eval=np.linspace(0, T, 100), events=None, **kwargs)
            if len(x0) > 0:
                # block diagram contains states, solve it using numerical integration

                scipy_integrator = integrate.__dict__[solver]  # get user specified integrator

                integrator = scipy_integrator(lambda t, y: self.evaluate(y, t),
                                              t0=0.0, y0=x0, t_bound=T, max_step=dt)

                # initialize list of time and states
                tlist = []
                xlist = []
                plist = [[] for p in pluglist]
                
                while integrator.status == 'running':

                    # step the integrator, calls _deriv multiple times
                    integrator.step()

                    if integrator.status == 'failed':
                        print('integration completed with failed status ')

                    # stash the results
                    tlist.append(integrator.t)
                    xlist.append(integrator.y)
                    
                    # record the ports on the watchlist
                    for i, p in enumerate(pluglist):
                        plist[i].append(p.block.inputs[p.port])
                    
                    # update all blocks that need to know
                    self.step()
                    
                    # update the progress bar
                    if self.options.progress:
                        printProgressBar(integrator.t / T, prefix='Progress:', suffix='complete', length=60)

                    # has any block called a stop?
                    if self.stop is not None:
                        print('\n--- stop requested at t={:f} by {:s}'.format(self.t, str(self.stop)))
                        break

                # save buffered data in a Struct
                out = Struct('results')
                out.t = np.array(tlist)
                out.x = np.array(xlist)
                out.xnames = self.statenames
                for i, p in enumerate(pluglist):
                    out['u'+str(i)] = np.array(plist[i])
                out.unames = plugnamelist
            else:
                # block diagram has no states
                
                # initialize list of time and states
                tlist = []
                plist = [[] for p in pluglist]
                
                for t in np.arange(0, T, dt):  # step through the time range

                    # evaluate the block diagram
                    self.evaluate([], t)

                    # stash the results
                    tlist.append(integrator.t)
                    xlist.append(integrator.y)
                    
                    # record the ports on the watchlist
                    for i, p in enumerate(pluglist):
                        plist[i].append(p.block.inputs[p.port])

                    # update all blocks that need to know
                    self.step()

                    # update the progress bar
                    if self.options.progress:
                        printProgressBar(integrator.t / T, prefix='Progress:', suffix='complete', length=60)
                        
                    # has any block called a stop?
                    if self.stop is not None:
                        print('\n--- stop requested at t={:f} by {:s}'.format(self.t, str(self.stop)))
                        break
                    
                # save buffered data in a Struct
                out = Struct('results')
                out.t = np.array(tlist)
                for i, p in enumerate(pluglist):
                    out['u'+str(i)] = np.array(plist[i])
                out.unames = plugnamelist
                
            if self.options.progress:
                print('\r' + ' '* 90 + '\r')
                
        except RuntimeError as err:
            # bad things happens, print a message and return no result
            print('unrecoverable error in evaluation: ', err)
            return None

        # pause until all graphics blocks close
        self.done(block=block)
        # print(self.count, ' integrator steps')

        return out
        

    def evaluate(self, x, t):
        """
        Evaluate all blocks in the network
        
        :param x: state
        :type x: numpy.ndarray
        :param t: current time
        :type t: float
        :return: state derivative
        :rtype: numpy.ndarray
        
        Performs the following steps:
            
        1. Partition the state vector to all stateful blocks
        2. Propogate known block output ports to connected input ports


        """
        #print('in evaluate at t=', t)
        self.t = t
        DEBUG('state', '>>>>>>>>> t=', t, ', x=', x, '>>>>>>>>>>>>>>>>')
        
        # reset all the blocks ready for the evalation
        self.reset()
        
        # split the state vector to stateful blocks
        for b in self.blocklist:
            if b.blockclass == 'transfer':
                x = b.setstate(x)
        
        # process blocks with initial outputs and propagate
        for b in self.blocklist:
            if b.blockclass in ('source', 'transfer'):
                self._propagate(b, t)
                
        # check we have values for all
        for b in self.blocklist:
            if b.nin > 0 and not b.done:
                raise RuntimeError(str(b) + ' has incomplete inputs')
            
        # gather the derivative
        YD = np.array([])
        for b in self.blocklist:
            if b.blockclass == 'transfer':
                assert b.updated, str(b) + ' has incomplete inputs'
                yd = b.deriv().flatten()
                YD = np.r_[YD, yd]

        if self.debug_stop:
            self._debugger()

        DEBUG('deriv', YD)


        return YD

    def _debugger(self):

        if self.t_stop is not None and self.t < self.t_stop:
            return

        self.t_stop = None
        while True:
            cmd = input(f"(bdsim, t={self.t}) ")

            if len(cmd) == 0:
                continue

            if cmd[0] == 'p':
                # print variables
                for b in self.blocklist:
                    if b.nout > 0:
                        print(b.name, b.output(t=self.t))
            elif cmd[0] == 's':
                # step
                break
            elif cmd[0] == 'c':
                # continue
                self.debug_stop = False
                break
            elif cmd[0] == 't':
                self.t_stop = float(cmd[1:])
                break
            elif cmd[0] == 'q':
                sys.exit(1)

    def _propagate(self, b, t, depth=0):
        """
        Propagate values of a block to all connected inputs.
        
        :param b: Block with valid output
        :type b: Block
        :param t: current time
        :type t: float

        When all inputs to a block are available, its output can be computed
        using its `output` method (which may also be a function of time).
        
        This value is presented to each connected input port via its
        `setinput` method.  That method returns True if the block now has
        all its inputs defined, in which case we recurse.

        """
        
        # check for a subsystem block here, recurse to evalute it
        # execute the subsystem to obtain its outputs

        # get output of block at time t
        try:
            out = b.output(t)
        except Exception as err:
            print('--Error at t={:f} when computing output of block {:s}'.format(t, str(b)))
            print('  {}'.format(err))
            print('  inputs were: ', b.inputs)
            if b.nstates > 0:
                print('  state was: ', b.x)
            raise RuntimeError from None

            
        DEBUG('propagate', '  '*depth, 'propagating: {:s} @ t={:.3f}: output = '.format(str(b),t) + str(out))

        # check for validity
        assert isinstance(out, list) and len(out) == b.nout, 'block output is wrong type/length'
        # TODO check output validity once at the start
        
        # check it has no nan or inf values
        if self.checkfinite and isinstance(out, (int, float, np.ndarray)) and not np.isfinite(out).any():
            raise RuntimeError('block outputs nan')
        
        # propagate block outputs to all downstream connected blocks
        for (port, outwires) in enumerate(b.outports): # every port
            val = out[port]
            for w in outwires:     # every wire
                
                DEBUG('propagate', '  '*depth, '[', port, '] = ', val, ' --> ', w.end.block.name, '[', w.end.port, ']')
                
                if w.send(val) and w.end.block.blockclass == 'function':
                    self._propagate(w.end.block, t, depth+1)

    def report(self):
        """
        Print a tabular report about the block diagram

        """
        
        # print all the blocks
        print('\nBlocks::\n')
        table = ANSITable(
                Column("id"),
                Column("name"),
                Column("nin"),
                Column("nout"),
                Column("nstate"),
                border="thin"
            )
        for b in self.blocklist:
            table.row( b.id, str(b), b.nin, b.nout, b.nstates)
        table.print()
        
        # print all the wires
        print('\nWires::\n')
        table = ANSITable(
                Column("id"),
                Column("from", headalign="^"),
                Column("to", headalign="^"),
                Column("description", headalign="^", colalign="<"),
                Column("type", headalign="^", colalign="<"),
                border="thin"
            )
        for w in self.wirelist:
            start = "{:d}[{:d}]".format(w.start.block.id, w.start.port)
            end = "{:d}[{:d}]".format(w.end.block.id, w.end.port)
            
            value = w.end.block.inputs[w.end.port]
            typ = type(value).__name__
            if isinstance(value, np.ndarray):
                typ += ' {:s}'.format(str(value.shape))
            table.row( w.id, start, end, w.fullname, typ)
        table.print()

        print('\nState variables: {:d}'.format(self.nstates))
        
        if not self.compiled:
            print('** System has not been compiled, or had a compile time error')
            
    def getstate(self):
        # get the state from each stateful block
        x0 = np.array([])
        for b in self.blocklist:
            if b.blockclass == 'transfer':
                x0 = np.r_[x0, b.getstate()]
        #print('x0', x0)
        return x0
                        
    def reset(self):
        """
        Reset conditions within every active block.  Most importantly, all
        inputs are marked as unknown.
        
        Invokes the `reset` method on all blocks.

        """
        for b in self.blocklist:
            b.reset()     
    
    def step(self):
        """
        Tell all blocks to take action on new inputs.  Relevant to Sink
        blocks only since they have no output function to be called.
        """
        # TODO could be done by output method, even if no outputs
        
        for b in self.blocklist:
            b.step()
            self.count += 1

                    
    def start(self, **kwargs):
        """
        Inform all active blocks that.BlockDiagram is about to start.  Open files,
        initialize graphics, etc.
        
        Invokes the `start` method on all blocks.
        
        """            
        for b in self.blocklist:
            try:
                b.start(**kwargs)
            except:
                raise RuntimeError('error in start method of block: ' + str(b) + ' - ' + str(sys.exc_info()[1])) from None
                
            
    def done(self, **kwargs):
        """
        Inform all active blocks that.BlockDiagram is complete.  Close files,
        graphics, etc.
        
        Invokes the `done` method on all blocks.
        
        """
        for b in self.blocklist:
            try:
                b.done(**kwargs)
            except:
                self._error_handler('done', b)

        
    def closefigs(self):
        print('fignum', self.fignum)
        for i in range(self.fignum):
            print('close', i+1)
            plt.close(i+1)
            plt.pause(0.1)
        self.fignum = 0
            
    def savefig(self, format='pdf', **kwargs):
        for b in self.blocklist:
            b.savefig(format=format, **kwargs)
        
    def dotfile(self, filename):
        """
        Write a GraphViz dot file representing the network.
        
        :param file: Name of file to write to
        :type file: str

        The file can be processed using neato or dot::
            
            % dot -Tpng -o out.png dotfile.dot

        """

        if isinstance(filename, str):
            file = open(filename, 'w')
        else:
            file = filename
            
        header = r"""digraph G {

    graph [splines=ortho, rankdir=LR]
    node [shape=box]
    
    """
        file.write(header)
        # add the blocks
        for b in self.blocklist:
            options = []
            if b.blockclass == "source":
                options.append("shape=box3d")
            elif b.blockclass == "sink":
                options.append("shape=folder")
            elif b.blockclass == "function":
                if b.type == 'gain':
                    options.append("shape=triangle")
                    options.append("orientation=-90")
                    options.append('label="{:g}"'.format(b.gain))
                elif b.type == 'sum':
                    options.append("shape=point")
            elif b.blockclass == 'transfer':
                options.append("shape=component")
            if b.pos is not None:
                options.append('pos="{:g},{:g}!"'.format(b.pos[0], b.pos[1]))
            options.append('xlabel=<<BR/><FONT POINT-SIZE="8" COLOR="blue">{:s}</FONT>>'.format(b.type))
            file.write('\t"{:s}" [{:s}]\n'.format(b.name, ', '.join(options)))
        
        # add the wires
        for w in self.wirelist:
            options = []
            #options.append('xlabel="{:s}"'.format(w.name))
            if w.end.block.type == 'sum':
                options.append('headlabel="{:s} "'.format(w.end.block.signs[w.end.port]))
            file.write('\t"{:s}" -> "{:s}" [{:s}]\n'.format(w.start.block.name, w.end.block.name, ', '.join(options)))

        file.write('}\n')

    def showgraph(self, **kwargs):
        # create the temporary dotfile
        dotfile = tempfile.TemporaryFile(mode="w")
        self.dotfile(dotfile, **kwargs)

        # rewind the dot file, create PDF file in the filesystem, run dot
        dotfile.seek(0)
        pdffile = tempfile.NamedTemporaryFile(suffix=".pdf", delete=False)
        subprocess.run("dot -Tpdf", shell=True, stdin=dotfile, stdout=pdffile)

        # open the PDF file in browser (hopefully portable), then cleanup
        webbrowser.open(f"file://{pdffile.name}")
        os.remove(pdffile.name)
            
    def blockvalues(self):
        for b in self.blocklist:
            print('Block {:s}:'.format(b.name))
            print('  inputs:  ', b.inputs)
            print('  outputs: ', b.output(t=0))  
            
if __name__ == "__main__":
    
    from pathlib import Path

    exec(open(Path(__file__).parent.absolute() / "test_blockdiagram.py").read())

