Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Finished loading tool scripts (7 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
          Version RC14.28 - v14.20-s067_1 (64-bit), built Jun 22 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 636 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/> source rc
rc.cmd   rc.cmd1  rc.cmd2  rc.cmd3  rc.cmd4  rc.cmd5  rc.cmd6
rc.cmd7  rc.log   rc.log1  rc.log2  rc.log3  rc.log4  rc.log5
rc.log6  rc.log7  rc.tcl
rc:/> source rc.tcl 
Sourcing './rc.tcl' (Tue Mar 20 23:00:13 -0500 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./

  Message Summary for Library gscl45nm.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 96
  Missing library level attribute. [LBR-516]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = gscl45nm.lib
   assign si_int = ((~wrap_mode) & (scan_in)) | ((wrap_mode) & (shiftreg[15]));
                                                                |
Error   : Reference to undeclared variable. [VLOGPT-20] [read_hdl]
        : Symbol 'shiftreg' in file './pipe_mul.v' on line 233, column 65.
        : A variable must be declared before it can be referenced.
   assign si_int = ((~wrap_mode) & (scan_in)) | ((wrap_mode) & (shiftreg[15]));
                                                             |
Error   : Bad argument for operator. [VLOGPT-117] [read_hdl]
        : in file './pipe_mul.v' on line 233, column 62.
        : Illegal Verilog syntax is encountered.
   assign si_int = ((~wrap_mode) & (scan_in)) | ((wrap_mode) & (shiftreg[15]));
                                              |
Error   : Bad argument for operator. [VLOGPT-117] [read_hdl]
        : in file './pipe_mul.v' on line 233, column 47.
       shiftreg_out <= 0;
       |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'shiftreg_out' in file './pipe_mul.v' on line 226, column 8.
        : A net cannot be assigned within an always block.  This situation may occur because an output port is not explicitly declared as a reg.
       shiftreg_out <= {shiftreg_out[14:0],si_int};
       |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'shiftreg_out' in file './pipe_mul.v' on line 228, column 8.
1
rc:/> source rc.tcl 
Sourcing './rc.tcl' (Tue Mar 20 23:00:36 -0500 2018)...
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
Freeing libraries in memory (gscl45nm.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 27.000000) in library 'gscl45nm.lib'.
  Setting attribute of root '/': 'library' = gscl45nm.lib
module counter #(
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'counter' with Verilog module in file './pipe_mul.v' on line 5, column 14.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
module comp_1b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_1b' with Verilog module in file './pipe_mul.v' on line 61, column 14.
module comp_2b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_2b' with Verilog module in file './pipe_mul.v' on line 79, column 14.
module comp_4b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_4b' with Verilog module in file './pipe_mul.v' on line 100, column 14.
module comp_8b (
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'comp_8b' with Verilog module in file './pipe_mul.v' on line 122, column 14.
module prg_4b (
            |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'prg_4b' with Verilog module in file './pipe_mul.v' on line 158, column 13.
module det_stoch_mul (
                   |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'det_stoch_mul' with Verilog module in file './pipe_mul.v' on line 191, column 20.
       shiftreg_out <= 0;
       |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'shiftreg_out' in file './pipe_mul.v' on line 226, column 8.
       shiftreg_out <= {shiftreg_out[14:0],si_int};
       |
Error   : Net not allowed in this context. [VLOGPT-86] [read_hdl]
        : Net 'shiftreg_out' in file './pipe_mul.v' on line 228, column 8.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'counter' in library 'default' with newly read Verilog module 'counter' in the same library in file './pipe_mul.v' on line 5.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_1b' in library 'default' with newly read Verilog module 'comp_1b' in the same library in file './pipe_mul.v' on line 61.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_2b' in library 'default' with newly read Verilog module 'comp_2b' in the same library in file './pipe_mul.v' on line 79.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_4b' in library 'default' with newly read Verilog module 'comp_4b' in the same library in file './pipe_mul.v' on line 100.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'comp_8b' in library 'default' with newly read Verilog module 'comp_8b' in the same library in file './pipe_mul.v' on line 122.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'prg_4b' in library 'default' with newly read Verilog module 'prg_4b' in the same library in file './pipe_mul.v' on line 158.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'det_stoch_mul' in library 'default' with newly read Verilog module 'det_stoch_mul' in the same library in file './pipe_mul.v' on line 191.
1
rc:/> quit
