
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.387874                       # Number of seconds simulated
sim_ticks                                2387873581500                       # Number of ticks simulated
final_tick                               2387873581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 471533                       # Simulator instruction rate (inst/s)
host_op_rate                                   776490                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2251923668                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670180                       # Number of bytes of host memory used
host_seconds                                  1060.37                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          133216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533678144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533811360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       133216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        133216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532095904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532095904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16677442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16681605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16627997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16627997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              55789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          223495142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             223550930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         55789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       222832527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222832527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       222832527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             55789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         223495142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            446383457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16681605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16627997                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16681605                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16627997                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067596032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534659840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533811360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532095904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8273916                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1043258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1045638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1041931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1043186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522034                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2387860622500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16681605                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16627997                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16681187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2024717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    791.348061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   615.626329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.027491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       210908     10.42%     10.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        90841      4.49%     14.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78105      3.86%     18.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80428      3.97%     22.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77338      3.82%     26.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65492      3.23%     29.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        74468      3.68%     33.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        77538      3.83%     37.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1269599     62.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2024717                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.982873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.902234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.054963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521559    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521566                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.182454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516716     99.07%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              798      0.15%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3951      0.76%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521566                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 247885446750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            560657721750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83405940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14860.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33610.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       447.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    223.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15308728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7701803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      71686.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7242994500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3849742875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             59559159660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21806409060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         117137476560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         148577151330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8946773280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    304196535810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     99871086240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     282595938825                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1053810212580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            441.317420                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2038673233250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  10226815250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   49728902000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1111508732750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 260079345250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  289236062500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 667093723750                       # Time in different power states
system.mem_ctrls_1.actEnergy               7213484880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3834058140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             59544522660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21801784140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114644496720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         148033723020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8799594240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    299196318540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     95690079360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     287596936275                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1046380518675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.205993                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2040257788000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9921213000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   48667400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1134940481750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 249191454000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  289024627750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 656128405000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4775747163                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4775747163                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16835803                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.372186                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254836705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16837851                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.134752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5770424500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.372186                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1014                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         560186963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        560186963                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157049843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157049843                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97786862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97786862                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254836705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254836705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254836705                       # number of overall hits
system.cpu.dcache.overall_hits::total       254836705                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       164552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        164552                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16673299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16673299                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16837851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16837851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16837851                       # number of overall misses
system.cpu.dcache.overall_misses::total      16837851                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27428364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27428364000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1423235654500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1423235654500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1450664018500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1450664018500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1450664018500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1450664018500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001047                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.145669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.145669                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061978                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.061978                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061978                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 166685.084350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 166685.084350                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85360.171044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85360.171044                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86154.938567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86154.938567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86154.938567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86154.938567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16768619                       # number of writebacks
system.cpu.dcache.writebacks::total          16768619                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       164552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       164552                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16673299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16673299                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16837851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16837851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16837851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16837851                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  27263812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27263812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1406562355500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1406562355500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1433826167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1433826167500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1433826167500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1433826167500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.145669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.145669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.061978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.061978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061978                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 165685.084350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 165685.084350                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84360.171044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84360.171044                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85154.938567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85154.938567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85154.938567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85154.938567                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            534824                       # number of replacements
system.cpu.icache.tags.tagsinuse          1236.245170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674816946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            536711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1257.319015                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1236.245170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.603635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.603635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1887                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1743                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921387                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1351244025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1351244025                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674816946                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674816946                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674816946                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674816946                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674816946                       # number of overall hits
system.cpu.icache.overall_hits::total       674816946                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       536711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        536711                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       536711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         536711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       536711                       # number of overall misses
system.cpu.icache.overall_misses::total        536711                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7556339500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7556339500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7556339500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7556339500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7556339500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7556339500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000795                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000795                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000795                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000795                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000795                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14078.972669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14078.972669                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14078.972669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14078.972669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14078.972669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14078.972669                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       534824                       # number of writebacks
system.cpu.icache.writebacks::total            534824                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       536711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       536711                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       536711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       536711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       536711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       536711                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   7019628500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7019628500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   7019628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7019628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   7019628500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7019628500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000795                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000795                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13078.972669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13078.972669                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13078.972669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13078.972669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13078.972669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13078.972669                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16665719                       # number of replacements
system.l2.tags.tagsinuse                 32652.100182                       # Cycle average of tags in use
system.l2.tags.total_refs                    18040194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16698487                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.080349                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11057732000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      464.470931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        246.578319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31941.050931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.014175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.974764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996463                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31679                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51443676                       # Number of tag accesses
system.l2.tags.data_accesses                 51443676                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16768619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16768619                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       534824                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           534824                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              82866                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 82866                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          532548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             532548                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          77543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             77543                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                532548                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                160409                       # number of demand (read+write) hits
system.l2.demand_hits::total                   692957                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               532548                       # number of overall hits
system.l2.overall_hits::cpu.data               160409                       # number of overall hits
system.l2.overall_hits::total                  692957                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16590433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16590433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4163                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        87009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           87009                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4163                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16677442                       # number of demand (read+write) misses
system.l2.demand_misses::total               16681605                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4163                       # number of overall misses
system.l2.overall_misses::cpu.data           16677442                       # number of overall misses
system.l2.overall_misses::total              16681605                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1380682314000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1380682314000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    622808000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    622808000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26202782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26202782000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     622808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1406885096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1407507904000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    622808000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1406885096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1407507904000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16768619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16768619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       534824                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       534824                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16673299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16673299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       536711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         536711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       164552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        164552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            536711                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16837851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17374562                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           536711                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16837851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17374562                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.995030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995030                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.007757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007757                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.528763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528763                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.007757                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.990473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.960117                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.007757                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.990473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.960117                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83221.596085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83221.596085                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 149605.572904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 149605.572904                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 301150.248825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 301150.248825                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 149605.572904                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84358.566260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84374.849063                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 149605.572904                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84358.566260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84374.849063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             16627997                       # number of writebacks
system.l2.writebacks::total                  16627997                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6508                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6508                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16590433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16590433                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4163                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        87009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        87009                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16677442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16681605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16677442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16681605                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1214777984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1214777984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    581178000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    581178000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25332692000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25332692000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    581178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1240110676000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1240691854000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    581178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1240110676000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1240691854000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.995030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.007757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.528763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528763                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.007757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.990473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.960117                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.007757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.990473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960117                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73221.596085                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73221.596085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 139605.572904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 139605.572904                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 291150.248825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 291150.248825                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 139605.572904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74358.566260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74374.849063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 139605.572904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74358.566260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74374.849063                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33328786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16647181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              91172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16627997                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19184                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16590433                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16590433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         91172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50010391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50010391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50010391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065907264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065907264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065907264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16681605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16681605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16681605                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66584805500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54477935250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     34745189                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17370627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          25046                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        25046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2387873581500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            701263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33396616                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       534824                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          104906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16673299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16673299                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        536711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       164552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1608246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50511505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              52119751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     34289120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075407040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1109696160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16665719                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532095904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34040281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027115                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34015235     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25046      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34040281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26024316000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         536711000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16837851000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
