[2025-09-16 18:00:45] START suite=gap trace=cc-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2560486 heartbeat IPC: 3.906 cumulative IPC: 3.906 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4808618 heartbeat IPC: 4.448 cumulative IPC: 4.159 (Simulation time: 00 hr 01 min 09 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4808618 cumulative IPC: 4.159 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4808618 cumulative IPC: 4.159 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 33775199 heartbeat IPC: 0.3452 cumulative IPC: 0.3452 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 61962038 heartbeat IPC: 0.3548 cumulative IPC: 0.3499 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 89789370 heartbeat IPC: 0.3594 cumulative IPC: 0.353 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 117267769 heartbeat IPC: 0.3639 cumulative IPC: 0.3557 (Simulation time: 00 hr 11 min 26 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 144485539 heartbeat IPC: 0.3674 cumulative IPC: 0.358 (Simulation time: 00 hr 14 min 02 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 172242838 heartbeat IPC: 0.3603 cumulative IPC: 0.3583 (Simulation time: 00 hr 16 min 38 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 198782673 heartbeat IPC: 0.3768 cumulative IPC: 0.3609 (Simulation time: 00 hr 19 min 00 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 225219889 heartbeat IPC: 0.3783 cumulative IPC: 0.363 (Simulation time: 00 hr 21 min 33 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 252660725 heartbeat IPC: 0.3644 cumulative IPC: 0.3631 (Simulation time: 00 hr 24 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 275761144 cumulative IPC: 0.3626 (Simulation time: 00 hr 26 min 50 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 275761144 cumulative IPC: 0.3626 (Simulation time: 00 hr 26 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3626 instructions: 100000000 cycles: 275761144
CPU 0 Branch Prediction Accuracy: 90.37% MPKI: 19.36 Average ROB Occupancy at Mispredict: 28.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.36
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 10043532
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 402.12067
REPLAY_LOAD: 202.07018
NON_REPLAY_LOAD: 31.229301

== Total ==
ADDR_TRANS: 219960
REPLAY_LOAD: 149734
NON_REPLAY_LOAD: 9673838

== Counts ==
ADDR_TRANS: 547
REPLAY_LOAD: 741
NON_REPLAY_LOAD: 309768

cpu0->cpu0_STLB TOTAL        ACCESS:    4771053 HIT:    4763826 MISS:       7227 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4771053 HIT:    4763826 MISS:       7227 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 542.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7579748 HIT:    2431492 MISS:    5148256 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7342364 HIT:    2202670 MISS:    5139694 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     223269 HIT:     223181 MISS:         88 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14115 HIT:       5641 MISS:       8474 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1442951 HIT:    1442951 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1442951 HIT:    1442951 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26763471 HIT:   17501877 MISS:    9261594 MSHR_MERGE:    1905116
cpu0->cpu0_L1D LOAD         ACCESS:   26477598 HIT:   17230119 MISS:    9247479 MSHR_MERGE:    1905116
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     271404 HIT:     271404 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14469 HIT:        354 MISS:      14115 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 60.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1442948 HIT:    1442948 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1442948 HIT:    1442948 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26748994 HIT:   21067404 MISS:    5681590 MSHR_MERGE:     910538
cpu0->cpu0_DTLB LOAD         ACCESS:   26748994 HIT:   21067404 MISS:    5681590 MSHR_MERGE:     910538
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.867 cycles
cpu0->LLC TOTAL        ACCESS:    5370883 HIT:    3067591 MISS:    2303292 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    5139694 HIT:    2845189 MISS:    2294505 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     222715 HIT:     222076 MISS:        639 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8474 HIT:        326 MISS:       8148 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11952
  ROW_BUFFER_MISS:    2290678
  AVG DBUS CONGESTED CYCLE: 5.881
Channel 0 WQ ROW_BUFFER_HIT:      49915
  ROW_BUFFER_MISS:     165101
  FULL:          0
Channel 0 REFRESHES ISSUED:      22980

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       295708      1725751      2202520      1405891
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          708
  STLB miss resolved @ L2C                0            0            0            0        11282
  STLB miss resolved @ LLC                0            0            0            0          652
  STLB miss resolved @ MEM                0            0            0            0         8148

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:27:35] END   suite=gap trace=cc-14 (rc=0)
