module top_module (
    input clk,
    input reset,      
    output [3:0] q);
    always@(posedge clk)begin
        if(reset)
        q<=4'b0000;
    else
        q=q+1;
    end
endmodule
