\t (00:00:25) allegro 16.6 S034 (v16-6-112CQ) Windows 32
\t (00:00:25)     Journal start - Wed Jul 17 09:41:07 2019
\t (00:00:25)         Host=DESKTOP-0CCQGI6 User=user Pid=8300 CPUs=4
\t (00:00:25) CmdLine= allegro.exe -p .
\t (00:00:25) 
   (00:00:35) ilinit Start.
   (00:00:35) "C:/Users/user/Desktop/vscode_orcad/home/pcbenv"
\t (00:00:38) Starting new design...
\i (00:00:49) trapsize 1627
\i (00:00:49) trapsize 1598
\i (00:00:49) trapsize 1632
\i (00:00:50) trapsize 1777
\i (00:00:50) trapsize 3024
\i (00:00:53) signalintegrity 
\i (00:03:13) drag_start grid 624.719 292.705
\i (00:03:13) drag_stop 613.229 314.476
\i (00:03:15) new 
\i (00:03:38) newdrawfillin "my_pbga256.dra" "Package Symbol (Wizard)"
\t (00:03:38) Starting new design...
\i (00:03:39) trapsize 1777
\i (00:03:39) trapsize 1736
\i (00:03:39) trapsize 1777
\i (00:03:40) trapsize 3024
\i (00:03:40) trapsize 3024
\i (00:03:40) package symbol wizard 
   (00:03:42) Loading cmds.cxt 
   (00:03:42) Loading axlcore.cxt 
\i (00:03:42) setwindow form.sym_wizard
\i (00:03:42) FORM sym_wizard soic YES 
\i (00:03:43) FORM sym_wizard plcc YES 
\i (00:03:43) FORM sym_wizard bga YES 
\i (00:03:45) FORM sym_wizard rca_th YES 
\i (00:03:45) FORM sym_wizard rca_smd YES 
\i (00:03:46) FORM sym_wizard sip YES 
\i (00:03:47) FORM sym_wizard zip YES 
\i (00:03:47) FORM sym_wizard bga YES 
\i (00:03:51) FORM sym_wizard wiz_next  
\i (00:03:52) FORM sym_wizard load_template  
\t (00:03:52) Opening existing design...
\i (00:03:53) fillin yes 
\t (00:03:53) Grids are drawn 200, 200 apart for enhanced viewability.
\i (00:03:53) setwindow pcb
\i (00:03:53) trapsize 238
\d (00:03:53) Design opened: C:/Users/user/Desktop/vscode_orcad/cdns/cdns/share/pcb/pcb_lib/symbols/template/sym_template.dra
\i (00:03:54) setwindow form.sym_wizard
\i (00:03:54) FORM sym_wizard wiz_next  
\i (00:03:56) FORM sym_wizard pack_units Millimeter 
\i (00:03:57) FORM sym_wizard pack_units_create Millimeter 
\i (00:03:59) FORM sym_wizard wiz_next  
\i (00:04:53) FORM sym_wizard bga_md 16 
\i (00:05:00) FORM sym_wizard bga_me 16 
\i (00:05:00) FORM sym_wizard pin_circumference YES 
\i (00:05:01) FORM sym_wizard pin_grid YES 
\i (00:05:16) FORM sym_wizard wiz_next  
\i (00:05:34) FORM sym_wizard wiz_next  
\i (00:05:41) FORM sym_wizard pga_width 17.000 
\i (00:05:43) FORM sym_wizard pga_len 17.000 
\i (00:07:36) FORM sym_wizard pga_ev 1.000 
\i (00:07:50) FORM sym_wizard pga_eh 1.000 
\i (00:07:50) FORM sym_wizard wiz_next  
\i (00:07:54) FORM sym_wizard default_pad_browse  
\i (00:07:55) fillin "menu_cancel"
\i (00:20:20) FORM sym_wizard default_pad_browse  
\i (00:20:28) fillin "Pbga256"
\i (00:20:30) FORM sym_wizard wiz_next  
\i (00:20:33) FORM sym_wizard wiz_next  
\i (00:20:34) FORM sym_wizard wiz_finish  
\w (00:20:34) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:20:34) Grids are drawn 5.080, 5.080 apart for enhanced viewability.
\i (00:20:34) setwindow pcb
\i (00:20:34) trapsize 6048
\t (00:20:34) Performing DRC...
\t (00:20:34) No DRC errors detected.
\w (00:20:34) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (00:20:34) trapsize 6048
\i (00:20:34) trapsize 854
\i (00:20:34) trapsize 171
\i (00:20:34) trapsize 171
\t (00:20:35) Creating package symbol 'c:/Users/user/Desktop/vscode_orcad/workspace/my_pbga256/my_pbga256.psm'.
\t (00:20:35) Starting Create symbol...
\i (00:20:40) zoom out 1 
\i (00:20:40) setwindow pcb
\i (00:20:40) zoom out -3.258 4.742
\i (00:20:40) trapsize 357
\i (00:20:41) zoom in 1 
\i (00:20:41) setwindow pcb
\i (00:20:41) zoom in -0.889 3.928
\i (00:20:41) trapsize 179
\i (00:21:01) new 
\e (00:21:01) Do you want to save the changes you made to c:/Users/user/Desktop/vscode_orcad/workspace/my_pbga256/my_pbga256.dra?
\i (00:21:02) fillin menu_cancel 
\i (00:21:23) new 
\e (00:21:23) Do you want to save the changes you made to c:/Users/user/Desktop/vscode_orcad/workspace/my_pbga256/my_pbga256.dra?
\i (00:21:27) fillin no 
\i (00:21:36) newdrawfillin "my_pbga256.dra" "Package Symbol (Wizard)"
\t (00:21:36) Starting new design...
\i (00:21:36) trapsize 357
\i (00:21:36) trapsize 357
\i (00:21:36) package symbol wizard 
\i (00:21:37) setwindow form.sym_wizard
\i (00:21:37) FORM sym_wizard plcc YES 
\i (00:21:38) FORM sym_wizard bga YES 
\i (00:21:39) FORM sym_wizard rca_th YES 
\i (00:21:39) FORM sym_wizard bga YES 
\i (00:21:40) FORM sym_wizard wiz_next  
\i (00:21:41) FORM sym_wizard use_custom_template YES 
\i (00:21:42) FORM sym_wizard no_custom_template YES 
\i (00:21:42) FORM sym_wizard load_template  
\t (00:21:42) Opening existing design...
\i (00:21:43) fillin yes 
\t (00:21:43) Grids are drawn 200, 200 apart for enhanced viewability.
\i (00:21:43) setwindow pcb
\i (00:21:43) trapsize 238
\d (00:21:43) Design opened: C:/Users/user/Desktop/vscode_orcad/cdns/cdns/share/pcb/pcb_lib/symbols/template/sym_template.dra
\i (00:21:44) setwindow form.sym_wizard
\i (00:21:44) FORM sym_wizard wiz_next  
\i (00:21:46) FORM sym_wizard pack_units Millimeter 
\i (00:21:47) FORM sym_wizard pack_units_create Millimeter 
\i (00:21:48) FORM sym_wizard wiz_next  
\i (00:21:50) FORM sym_wizard bga_md 16 
\i (00:21:52) FORM sym_wizard bga_me 16 
\i (00:21:52) FORM sym_wizard wiz_next  
\i (00:21:55) FORM sym_wizard wiz_next  
\i (00:21:57) FORM sym_wizard pga_ev 1.000 
\i (00:21:58) FORM sym_wizard pga_eh 1.000 
\i (00:21:59) FORM sym_wizard pga_width 17.000 
\i (00:22:01) FORM sym_wizard pga_len 17.000 
\i (00:22:01) FORM sym_wizard wiz_next  
\i (00:22:03) FORM sym_wizard wiz_back  
\i (00:22:04) FORM sym_wizard wiz_next  
\i (00:22:37) FORM sym_wizard default_pad_browse  
\t (00:22:41) No valid name selected.
\i (00:22:43) fillin "Pbga256"
\i (00:22:47) FORM sym_wizard wiz_next  
\i (00:22:48) FORM sym_wizard wiz_next  
\i (00:22:48) FORM sym_wizard wiz_finish  
\w (00:22:48) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:22:48) Grids are drawn 5.080, 5.080 apart for enhanced viewability.
\i (00:22:48) setwindow pcb
\i (00:22:48) trapsize 6048
\t (00:22:48) Performing DRC...
\t (00:22:48) No DRC errors detected.
\w (00:22:48) WARNING(SPMHUT-48): Scaled value has been rounded off.
\i (00:22:48) trapsize 6048
\i (00:22:48) trapsize 854
\i (00:22:48) trapsize 171
\i (00:22:48) trapsize 171
\i (00:22:49) fillin yes 
\i (00:22:50) fillin yes 
\t (00:22:50) Creating package symbol 'c:/Users/user/Desktop/vscode_orcad/workspace/my_pbga256/my_pbga256.psm'.
\t (00:22:50) Starting Create symbol...
\i (00:23:13) save_as 
\i (00:25:14) fillin "my_pbga256.dra"
\t (00:25:15) Symbol 'my_pbga256.psm' created.
\i (00:30:32) new 
\i (00:30:45) newdrawfillin "my_pbga256bin.dra" "Package Symbol (Wizard)"
\t (00:30:45)     Journal end - Wed Jul 17 10:11:27 2019
