/* Generated by Yosys 0.52+102 (git sha1 b69394783, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

module soc(clk_i, rst_ni, cio_rx_i, cio_tx_o, cio_tx_en_o, cio_pwm_o, cio_pwm_en_o, cio_gpio_i, cio_gpio_o, cio_gpio_en_o, spi_cs_o, spi_sclk_o, spi_sdioz_o, spi_sdio_i, spi_sdio_o);
  wire \$1001y ;
  wire \$1003y ;
  wire \$1009y ;
  wire [2:0] \$1010y ;
  wire \$1021y ;
  wire \$1023y ;
  wire \$1025y ;
  wire \$1027y ;
  wire \$1029y ;
  wire [8:0] \$1043y ;
  wire [8:0] \$1045y ;
  wire \$1049y ;
  wire \$1050y ;
  wire \$1070y ;
  wire \$1071y ;
  wire \$1076y ;
  wire \$1082y ;
  wire \$1088y ;
  wire \$1094y ;
  wire \$1114y ;
  wire \$1116y ;
  wire \$1118y ;
  wire \$1120y ;
  wire \$1122y ;
  wire \$1124y ;
  wire \$1126y ;
  wire \$1128y ;
  wire \$1130y ;
  wire \$1132y ;
  wire \$1134y ;
  wire \$1135y ;
  wire \$1143y ;
  wire \$1155y ;
  wire \$1158y ;
  wire \$1166y ;
  wire [2:0] \$1182y ;
  wire \$1190y ;
  wire [31:0] \$1191y ;
  wire \$1195y ;
  wire \$1196y ;
  wire \$124y ;
  wire \$125y ;
  wire \$126y ;
  wire \$1297y ;
  wire \$1314y ;
  wire \$134y ;
  wire \$1352y ;
  wire \$135y ;
  wire \$1369y ;
  wire \$136y ;
  wire \$1407y ;
  wire \$1424y ;
  wire \$144y ;
  wire \$145y ;
  wire \$1462y ;
  wire \$146y ;
  wire \$1479y ;
  wire \$1517y ;
  wire \$1534y ;
  wire \$154y ;
  wire \$155y ;
  wire \$156y ;
  wire \$1572y ;
  wire \$1589y ;
  wire \$1627y ;
  wire \$1644y ;
  wire \$164y ;
  wire \$165y ;
  wire \$166y ;
  wire \$1682y ;
  wire \$1699y ;
  wire \$1737y ;
  wire \$174y ;
  wire \$1754y ;
  wire \$175y ;
  wire \$176y ;
  wire \$1771y ;
  wire \$2002y ;
  wire \$2003y ;
  wire \$2004y ;
  wire [3:0] \$2007y ;
  wire \$2010y ;
  wire \$2013y ;
  wire \$2014y ;
  wire \$2015y ;
  wire \$2019y ;
  wire \$2020y ;
  wire \$2024y ;
  wire \$2025y ;
  wire \$2029y ;
  wire \$2030y ;
  wire \$2034y ;
  wire \$2035y ;
  wire \$2039y ;
  wire \$2040y ;
  wire \$2044y ;
  wire \$2045y ;
  wire \$2049y ;
  wire \$2050y ;
  wire \$2054y ;
  wire \$2055y ;
  wire \$2057y ;
  wire \$2058y ;
  wire \$2060y ;
  wire \$2063y ;
  wire \$2066y ;
  wire \$2069y ;
  wire \$2072y ;
  wire \$2075y ;
  wire \$2078y ;
  wire \$2081y ;
  wire \$2084y ;
  wire \$2096y ;
  wire \$2097y ;
  wire \$2098y ;
  wire \$2099y ;
  wire \$2100y ;
  wire \$2101y ;
  wire \$2102y ;
  wire \$2105y ;
  wire \$2106y ;
  wire \$2107y ;
  wire \$2108y ;
  wire \$2109y ;
  wire \$2110y ;
  wire [26:0] \$2113y ;
  wire [26:0] \$2114y ;
  wire [16:0] \$2133y ;
  wire \$2135y ;
  wire \$2136y ;
  wire \$2137y ;
  wire \$2138y ;
  wire \$2139y ;
  wire \$2140y ;
  wire [15:0] \$2141y ;
  wire [15:0] \$2142y ;
  wire [15:0] \$2143y ;
  wire [15:0] \$2150y ;
  wire \$2154y ;
  wire \$2155y ;
  wire \$2157y ;
  wire \$2158y ;
  wire \$2159y ;
  wire \$2160y ;
  wire \$2161y ;
  wire [15:0] \$2162y ;
  wire [15:0] \$2163y ;
  wire [15:0] \$2164y ;
  wire [15:0] \$2170y ;
  wire \$2182y ;
  wire \$2183y ;
  wire \$2184y ;
  wire \$2185y ;
  wire \$2186y ;
  wire \$2187y ;
  wire \$2188y ;
  wire \$2189y ;
  wire \$2190y ;
  wire \$2192y ;
  wire \$2193y ;
  wire \$2195y ;
  wire \$2196y ;
  wire [2:0] \$21y ;
  wire \$2202y ;
  wire \$2203y ;
  wire \$2208y ;
  wire [16:0] \$2209y ;
  wire [16:0] \$2210y ;
  wire [16:0] \$2211y ;
  wire [16:0] \$2212y ;
  wire [16:0] \$2213y ;
  wire [16:0] \$2214y ;
  wire \$2221y ;
  wire \$2222y ;
  wire \$2223y ;
  wire \$2224y ;
  wire \$2230y ;
  wire \$2231y ;
  wire [15:0] \$2234y ;
  wire [15:0] \$2237y ;
  wire [15:0] \$2242y ;
  wire [31:0] \$2244y ;
  wire [15:0] \$2246y ;
  wire \$2259y ;
  wire \$2260y ;
  wire \$2262y ;
  wire \$2263y ;
  wire \$2265y ;
  wire [16:0] \$2267y ;
  wire \$2269y ;
  wire \$2270y ;
  wire \$2271y ;
  wire \$2272y ;
  wire \$2273y ;
  wire \$2274y ;
  wire [15:0] \$2275y ;
  wire [15:0] \$2276y ;
  wire [15:0] \$2277y ;
  wire [15:0] \$2284y ;
  wire \$2288y ;
  wire \$2289y ;
  wire \$2291y ;
  wire \$2292y ;
  wire \$2293y ;
  wire \$2294y ;
  wire \$2295y ;
  wire [15:0] \$2296y ;
  wire [15:0] \$2297y ;
  wire [15:0] \$2298y ;
  wire [15:0] \$2304y ;
  wire \$2316y ;
  wire \$2317y ;
  wire \$2318y ;
  wire \$2319y ;
  wire \$2320y ;
  wire \$2321y ;
  wire \$2322y ;
  wire \$2323y ;
  wire \$2324y ;
  wire \$2326y ;
  wire \$2327y ;
  wire \$2329y ;
  wire \$2330y ;
  wire \$2336y ;
  wire \$2337y ;
  wire \$2342y ;
  wire [16:0] \$2343y ;
  wire [16:0] \$2344y ;
  wire [16:0] \$2345y ;
  wire [16:0] \$2346y ;
  wire [16:0] \$2347y ;
  wire [16:0] \$2348y ;
  wire \$2355y ;
  wire \$2356y ;
  wire \$2357y ;
  wire \$2358y ;
  wire \$2364y ;
  wire \$2365y ;
  wire [15:0] \$2368y ;
  wire [15:0] \$2371y ;
  wire [15:0] \$2376y ;
  wire \$2393y ;
  wire \$2394y ;
  wire \$2396y ;
  wire \$2397y ;
  wire \$2399y ;
  wire \$2419y ;
  wire \$2420y ;
  wire [3:0] \$2421y ;
  wire [3:0] \$2422y ;
  wire \$2443y ;
  wire \$2444y ;
  wire [3:0] \$2445y ;
  wire [3:0] \$2446y ;
  wire \$2467y ;
  wire \$2468y ;
  wire [3:0] \$2469y ;
  wire [3:0] \$2470y ;
  wire \$2491y ;
  wire \$2492y ;
  wire [3:0] \$2493y ;
  wire [3:0] \$2494y ;
  wire [1:0] \$2500y ;
  wire [1:0] \$2501y ;
  wire [1:0] \$2502y ;
  wire [1:0] \$2503y ;
  wire [1:0] \$2506y ;
  wire [1:0] \$2507y ;
  wire [1:0] \$2516y ;
  wire [1:0] \$2517y ;
  wire [1:0] \$2520y ;
  wire [1:0] \$2521y ;
  wire [3:0] \$2526y ;
  wire [3:0] \$2534y ;
  wire [3:0] \$2535y ;
  wire [3:0] \$2537y ;
  wire [3:0] \$2538y ;
  wire [3:0] \$2543y ;
  wire [3:0] \$2544y ;
  wire [2:0] \$2567y ;
  wire \$2575y ;
  wire [31:0] \$2576y ;
  wire [3:0] \$2660y ;
  wire [3:0] \$2661y ;
  wire [3:0] \$2662y ;
  wire \$2745y ;
  wire \$2746y ;
  wire \$2747y ;
  wire \$2757y ;
  wire \$2758y ;
  wire \$2763y ;
  wire \$2768y ;
  wire \$2772y ;
  wire \$2773y ;
  wire \$2777y ;
  wire \$2778y ;
  wire \$2782y ;
  wire \$2783y ;
  wire \$2787y ;
  wire \$2788y ;
  wire \$2792y ;
  wire \$2793y ;
  wire \$2797y ;
  wire \$2798y ;
  wire \$2802y ;
  wire \$2803y ;
  wire \$2807y ;
  wire \$2808y ;
  wire \$2812y ;
  wire \$2813y ;
  wire \$2817y ;
  wire \$2818y ;
  wire \$2822y ;
  wire \$2823y ;
  wire \$2825y ;
  wire \$2826y ;
  wire \$2828y ;
  wire \$2831y ;
  wire \$2837y ;
  wire \$2843y ;
  wire \$2849y ;
  wire \$2855y ;
  wire \$2861y ;
  wire \$2867y ;
  wire \$2870y ;
  wire \$2873y ;
  wire \$2876y ;
  wire \$2879y ;
  wire \$2882y ;
  wire \$2891y ;
  wire \$2893y ;
  wire \$2905y ;
  wire [11:0] \$2906y ;
  wire \$2909y ;
  wire \$2912y ;
  wire [2:0] \$2935y ;
  wire \$2943y ;
  wire [31:0] \$2944y ;
  wire \$29y ;
  wire \$3044y ;
  wire \$3045y ;
  wire \$3046y ;
  wire [31:0] \$30y ;
  wire \$3120y ;
  wire \$3121y ;
  wire \$3122y ;
  wire \$3128y ;
  wire \$3132y ;
  wire \$3133y ;
  wire \$3137y ;
  wire \$3138y ;
  wire \$3142y ;
  wire \$3143y ;
  wire \$3146y ;
  wire \$3147y ;
  wire \$3148y ;
  wire \$3152y ;
  wire \$3153y ;
  wire \$3157y ;
  wire \$3158y ;
  wire \$3162y ;
  wire \$3163y ;
  wire \$3167y ;
  wire \$3168y ;
  wire \$3170y ;
  wire \$3171y ;
  wire \$3173y ;
  wire \$3176y ;
  wire \$3179y ;
  wire \$3182y ;
  wire \$3185y ;
  wire \$3188y ;
  wire \$3191y ;
  wire \$3194y ;
  wire [2:0] \$3222y ;
  wire \$3230y ;
  wire [31:0] \$3231y ;
  wire \$3355y ;
  wire \$3356y ;
  wire \$3357y ;
  wire \$3363y ;
  wire \$3367y ;
  wire \$3368y ;
  wire \$3372y ;
  wire \$3373y ;
  wire \$3377y ;
  wire \$3378y ;
  wire \$3380y ;
  wire \$3381y ;
  wire \$3386y ;
  wire \$3389y ;
  wire \$3403y ;
  wire \$3408y ;
  wire \$3413y ;
  wire \$3415y ;
  wire \$3418y ;
  wire \$3421y ;
  wire \$3423y ;
  wire [2:0] \$3439y ;
  wire [2:0] \$3446y ;
  wire \$3450y ;
  wire \$3453y ;
  wire \$3456y ;
  wire [7:0] \$3457y ;
  wire \$3460y ;
  wire \$3461y ;
  wire \$3462y ;
  wire [7:0] \$3463y ;
  wire [31:0] \$3464y ;
  wire [23:0] \$3466y ;
  wire \$3472y ;
  wire \$3474y ;
  wire \$3477y ;
  wire \$3480y ;
  wire \$3482y ;
  wire [2:0] \$3498y ;
  wire [2:0] \$3505y ;
  wire \$3509y ;
  wire \$3512y ;
  wire \$3515y ;
  wire [7:0] \$3516y ;
  wire \$3519y ;
  wire \$3520y ;
  wire \$3521y ;
  wire [7:0] \$3522y ;
  wire [31:0] \$3523y ;
  wire [23:0] \$3525y ;
  wire \$3535y ;
  wire \$3536y ;
  wire [31:0] \$3537y ;
  wire \$3539y ;
  wire \$3550y ;
  wire \$3551y ;
  wire [3:0] \$3553y ;
  wire [2:0] \$3557y ;
  wire \$428y ;
  wire \$429y ;
  wire \$430y ;
  wire \$435y ;
  wire \$436y ;
  wire \$440y ;
  wire \$441y ;
  wire \$445y ;
  wire \$446y ;
  wire \$451y ;
  wire \$456y ;
  wire \$461y ;
  wire \$466y ;
  wire \$471y ;
  wire \$476y ;
  wire \$480y ;
  wire \$481y ;
  wire \$486y ;
  wire \$490y ;
  wire \$491y ;
  wire \$495y ;
  wire \$496y ;
  wire \$498y ;
  wire \$499y ;
  wire \$501y ;
  wire \$504y ;
  wire \$510y ;
  wire \$516y ;
  wire \$519y ;
  wire \$522y ;
  wire \$528y ;
  wire \$534y ;
  wire \$543y ;
  wire \$544y ;
  wire \$545y ;
  wire \$547y ;
  wire \$550y ;
  wire [4:0] \$551y ;
  wire [4:0] \$552y ;
  wire \$559y ;
  wire \$560y ;
  wire \$561y ;
  wire \$562y ;
  wire [16:0] \$580y ;
  wire \$582y ;
  wire \$587y ;
  wire \$589y ;
  wire \$592y ;
  wire \$595y ;
  wire \$597y ;
  wire \$604y ;
  wire [5:0] \$605y ;
  wire [5:0] \$606y ;
  wire [5:0] \$607y ;
  wire [5:0] \$608y ;
  wire [5:0] \$613y ;
  wire [5:0] \$620y ;
  wire \$624y ;
  wire \$627y ;
  wire \$630y ;
  wire [7:0] \$631y ;
  wire \$634y ;
  wire \$635y ;
  wire \$636y ;
  wire [7:0] \$637y ;
  wire [255:0] \$638y ;
  wire [255:0] \$640y ;
  wire [4:0] \$646y ;
  wire \$654y ;
  wire [3:0] \$655y ;
  wire \$656y ;
  wire \$657y ;
  wire [3:0] \$658y ;
  wire \$668y ;
  wire \$670y ;
  wire \$688y ;
  wire \$689y ;
  wire \$690y ;
  wire \$691y ;
  wire \$694y ;
  wire [4:0] \$701y ;
  wire \$704y ;
  wire \$705y ;
  wire \$707y ;
  wire \$708y ;
  wire \$710y ;
  wire \$711y ;
  wire [3:0] \$712y ;
  wire \$713y ;
  wire \$734y ;
  wire \$736y ;
  wire \$738y ;
  wire \$739y ;
  wire \$742y ;
  wire \$743y ;
  wire \$749y ;
  wire \$751y ;
  wire \$754y ;
  wire \$757y ;
  wire \$759y ;
  wire \$766y ;
  wire [6:0] \$767y ;
  wire [6:0] \$768y ;
  wire [6:0] \$769y ;
  wire [6:0] \$770y ;
  wire [6:0] \$775y ;
  wire [6:0] \$782y ;
  wire \$786y ;
  wire \$789y ;
  wire \$792y ;
  wire [7:0] \$793y ;
  wire \$796y ;
  wire \$797y ;
  wire \$798y ;
  wire [7:0] \$799y ;
  wire [511:0] \$800y ;
  wire [511:0] \$802y ;
  wire \$810y ;
  wire [5:0] \$811y ;
  wire \$816y ;
  wire \$817y ;
  wire \$823y ;
  wire \$824y ;
  wire [6:0] \$825y ;
  wire \$831y ;
  wire [23:0] \$832y ;
  wire [23:0] \$833y ;
  wire [23:0] \$834y ;
  wire [23:0] \$835y ;
  wire [23:0] \$836y ;
  wire \$838y ;
  wire \$845y ;
  wire \$880y ;
  wire \$888y ;
  wire \$896y ;
  wire \$904y ;
  wire \$912y ;
  wire \$920y ;
  wire \$929y ;
  wire \$935y ;
  wire \$936y ;
  wire \$940y ;
  wire [1:0] \$941y ;
  wire \$949y ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$3821 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$3824 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$3826 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$3829 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$3831 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$3848 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$3857 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$3862 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$3865 ;
  wire [255:0] \$auto$bmuxmap.cc:84:execute$3867 ;
  wire [127:0] \$auto$bmuxmap.cc:84:execute$3900 ;
  wire [63:0] \$auto$bmuxmap.cc:84:execute$3917 ;
  wire [31:0] \$auto$bmuxmap.cc:84:execute$3926 ;
  wire [15:0] \$auto$bmuxmap.cc:84:execute$3931 ;
  wire [7:0] \$auto$bmuxmap.cc:84:execute$3934 ;
  wire \$auto$demuxmap.cc:63:execute$3936 ;
  wire \$auto$demuxmap.cc:63:execute$3939 ;
  wire \$auto$demuxmap.cc:63:execute$3942 ;
  wire \$auto$demuxmap.cc:63:execute$3945 ;
  wire \$auto$demuxmap.cc:63:execute$3948 ;
  wire \$auto$demuxmap.cc:63:execute$3951 ;
  wire \$auto$demuxmap.cc:63:execute$3954 ;
  wire \$auto$demuxmap.cc:63:execute$3957 ;
  wire \$auto$demuxmap.cc:63:execute$3960 ;
  wire \$auto$demuxmap.cc:63:execute$3963 ;
  wire \$auto$demuxmap.cc:63:execute$3966 ;
  wire \$auto$demuxmap.cc:63:execute$3969 ;
  wire \$auto$demuxmap.cc:63:execute$3972 ;
  wire \$auto$demuxmap.cc:63:execute$3975 ;
  wire \$auto$demuxmap.cc:63:execute$3978 ;
  wire \$auto$demuxmap.cc:63:execute$3981 ;
  wire \$auto$demuxmap.cc:63:execute$3984 ;
  wire \$auto$demuxmap.cc:63:execute$3987 ;
  wire \$auto$demuxmap.cc:63:execute$3990 ;
  wire \$auto$demuxmap.cc:63:execute$3993 ;
  wire \$auto$demuxmap.cc:63:execute$3996 ;
  wire \$auto$demuxmap.cc:63:execute$3999 ;
  wire \$auto$demuxmap.cc:63:execute$4002 ;
  wire \$auto$demuxmap.cc:63:execute$4005 ;
  wire \$auto$demuxmap.cc:63:execute$4008 ;
  wire \$auto$demuxmap.cc:63:execute$4011 ;
  wire \$auto$demuxmap.cc:63:execute$4014 ;
  wire \$auto$demuxmap.cc:63:execute$4017 ;
  wire \$auto$demuxmap.cc:63:execute$4020 ;
  wire \$auto$demuxmap.cc:63:execute$4023 ;
  wire \$auto$demuxmap.cc:63:execute$4026 ;
  wire \$auto$demuxmap.cc:63:execute$4029 ;
  wire \$auto$demuxmap.cc:63:execute$4032 ;
  wire \$auto$demuxmap.cc:63:execute$4035 ;
  wire \$auto$demuxmap.cc:63:execute$4038 ;
  wire \$auto$demuxmap.cc:63:execute$4041 ;
  wire \$auto$demuxmap.cc:63:execute$4044 ;
  wire \$auto$demuxmap.cc:63:execute$4047 ;
  wire \$auto$demuxmap.cc:63:execute$4050 ;
  wire \$auto$demuxmap.cc:63:execute$4053 ;
  wire \$auto$demuxmap.cc:63:execute$4056 ;
  wire \$auto$demuxmap.cc:63:execute$4059 ;
  wire \$auto$demuxmap.cc:63:execute$4062 ;
  wire \$auto$demuxmap.cc:63:execute$4065 ;
  wire \$auto$demuxmap.cc:63:execute$4068 ;
  wire \$auto$demuxmap.cc:63:execute$4071 ;
  wire \$auto$demuxmap.cc:63:execute$4074 ;
  wire \$auto$demuxmap.cc:63:execute$4077 ;
  wire \$auto$demuxmap.cc:63:execute$4080 ;
  wire \$auto$demuxmap.cc:63:execute$4083 ;
  wire \$auto$demuxmap.cc:63:execute$4086 ;
  wire \$auto$demuxmap.cc:63:execute$4089 ;
  wire \$auto$demuxmap.cc:63:execute$4092 ;
  wire \$auto$demuxmap.cc:63:execute$4095 ;
  wire \$auto$demuxmap.cc:63:execute$4098 ;
  wire \$auto$demuxmap.cc:63:execute$4101 ;
  wire \$auto$demuxmap.cc:63:execute$4104 ;
  wire \$auto$demuxmap.cc:63:execute$4107 ;
  wire \$auto$demuxmap.cc:63:execute$4110 ;
  wire \$auto$demuxmap.cc:63:execute$4113 ;
  wire \$auto$demuxmap.cc:63:execute$4116 ;
  wire \$auto$demuxmap.cc:63:execute$4119 ;
  wire \$auto$demuxmap.cc:63:execute$4122 ;
  wire \$auto$demuxmap.cc:63:execute$4125 ;
  wire \$auto$demuxmap.cc:63:execute$4128 ;
  wire \$auto$demuxmap.cc:63:execute$4131 ;
  wire \$auto$demuxmap.cc:63:execute$4134 ;
  wire \$auto$demuxmap.cc:63:execute$4137 ;
  wire \$auto$demuxmap.cc:63:execute$4140 ;
  wire \$auto$demuxmap.cc:63:execute$4143 ;
  wire \$auto$demuxmap.cc:63:execute$4146 ;
  wire \$auto$demuxmap.cc:63:execute$4149 ;
  wire \$auto$demuxmap.cc:63:execute$4152 ;
  wire \$auto$demuxmap.cc:63:execute$4155 ;
  wire \$auto$demuxmap.cc:63:execute$4158 ;
  wire \$auto$demuxmap.cc:63:execute$4161 ;
  wire \$auto$demuxmap.cc:63:execute$4164 ;
  wire \$auto$demuxmap.cc:63:execute$4167 ;
  wire \$auto$demuxmap.cc:63:execute$4170 ;
  wire \$auto$demuxmap.cc:63:execute$4173 ;
  wire \$auto$demuxmap.cc:63:execute$4176 ;
  wire \$auto$demuxmap.cc:63:execute$4179 ;
  wire \$auto$demuxmap.cc:63:execute$4182 ;
  wire \$auto$demuxmap.cc:63:execute$4185 ;
  wire \$auto$demuxmap.cc:63:execute$4188 ;
  wire \$auto$demuxmap.cc:63:execute$4191 ;
  wire \$auto$demuxmap.cc:63:execute$4194 ;
  wire \$auto$demuxmap.cc:63:execute$4197 ;
  wire \$auto$demuxmap.cc:63:execute$4200 ;
  wire \$auto$demuxmap.cc:63:execute$4203 ;
  wire \$auto$demuxmap.cc:63:execute$4206 ;
  wire \$auto$demuxmap.cc:63:execute$4209 ;
  wire \$auto$demuxmap.cc:63:execute$4212 ;
  wire \$auto$demuxmap.cc:63:execute$4215 ;
  wire \$auto$demuxmap.cc:63:execute$4218 ;
  wire \$auto$demuxmap.cc:63:execute$4221 ;
  wire \$auto$demuxmap.cc:63:execute$4224 ;
  wire \$auto$demuxmap.cc:63:execute$4227 ;
  wire \$auto$demuxmap.cc:63:execute$4230 ;
  wire \$auto$demuxmap.cc:63:execute$4233 ;
  wire \$auto$demuxmap.cc:63:execute$4236 ;
  wire \$auto$demuxmap.cc:63:execute$4239 ;
  wire \$auto$demuxmap.cc:63:execute$4242 ;
  wire \$auto$demuxmap.cc:63:execute$4245 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3186 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3188 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3215 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3217 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3229 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3231 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3242 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3245 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3248 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3283 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3286 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3354 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3398 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3400 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3402 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3404 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3406 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3408 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3410 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3425 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3430 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3432 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3441 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3447 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3449 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3458 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3472 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3474 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3476 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3511 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3514 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3520 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3523 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3529 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3531 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3539 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3541 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3543 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3545 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3547 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3552 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3558 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3563 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3566 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3570 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3572 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3577 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3606 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3612 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3618 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3624 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3630 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3636 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3641 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3647 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3650 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3656 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3661 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3667 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3675 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3681 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3686 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3692 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3697 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3703 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3707 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3710 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3712 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3718 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3720 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3725 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3727 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3733 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3736 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3738 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3744 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3746 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3751 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3753 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3774 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3776 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3781 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3784 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3786 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$3791 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3190 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3195 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3219 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3233 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3412 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3427 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3434 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3453 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3460 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3463 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3478 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3481 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3499 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3533 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3536 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3549 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3560 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3574 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3581 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3714 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3722 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3729 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3740 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3748 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3755 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3778 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$3788 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3140 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3144 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3150 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3152 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3156 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3158 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3160 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3162 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3164 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3166 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3170 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3172 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3174 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3176 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3178 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$3184 ;
  wire [23:0] \$auto$rtlil.cc:2918:Not$3794 ;
  wire [23:0] \$auto$rtlil.cc:2918:Not$3801 ;
  wire [255:0] \$auto$rtlil.cc:2918:Not$3808 ;
  wire [511:0] \$auto$rtlil.cc:2918:Not$3815 ;
  wire [23:0] \$auto$rtlil.cc:2965:And$3796 ;
  wire [23:0] \$auto$rtlil.cc:2965:And$3798 ;
  wire [23:0] \$auto$rtlil.cc:2965:And$3803 ;
  wire [23:0] \$auto$rtlil.cc:2965:And$3805 ;
  wire [255:0] \$auto$rtlil.cc:2965:And$3810 ;
  wire [255:0] \$auto$rtlil.cc:2965:And$3812 ;
  wire [511:0] \$auto$rtlil.cc:2965:And$3817 ;
  wire [511:0] \$auto$rtlil.cc:2965:And$3819 ;
  wire [1:0] \$procmux$1001_Y ;
  wire \$procmux$1004_CMP ;
  wire \$procmux$1009_Y ;
  wire \$procmux$1020_Y ;
  wire \$procmux$102_Y ;
  wire \$procmux$1031_Y ;
  wire \$procmux$1043_Y ;
  wire [3:0] \$procmux$1052_Y ;
  wire [2:0] \$procmux$1061_Y ;
  wire \$procmux$1070_Y ;
  wire [7:0] \$procmux$1079_Y ;
  wire \$procmux$1086_Y ;
  wire [3:0] \$procmux$1098_Y ;
  wire [2:0] \$procmux$10_Y ;
  wire [2:0] \$procmux$1110_Y ;
  wire [7:0] \$procmux$1122_Y ;
  wire [3:0] \$procmux$1137_Y ;
  wire [7:0] \$procmux$1149_Y ;
  wire [3:0] \$procmux$1159_Y ;
  wire \$procmux$1171_Y ;
  wire [7:0] \$procmux$1183_Y ;
  wire \$procmux$118_Y ;
  wire \$procmux$1218_Y ;
  wire \$procmux$1228_Y ;
  wire \$procmux$1236_Y ;
  wire \$procmux$1244_Y ;
  wire [1:0] \$procmux$1252_Y ;
  wire \$procmux$1262_CMP ;
  wire \$procmux$1275_Y ;
  wire [7:0] \$procmux$1284_Y ;
  wire [1:0] \$procmux$1293_Y ;
  wire [31:0] \$procmux$12_Y ;
  wire \$procmux$1311_Y ;
  wire [2:0] \$procmux$1319_Y ;
  wire \$procmux$131_Y ;
  wire [7:0] \$procmux$1327_Y ;
  wire [1:0] \$procmux$1335_Y ;
  wire \$procmux$1359_CMP ;
  wire [2:0] \$procmux$1407_Y ;
  wire [31:0] \$procmux$1412_Y ;
  wire [2:0] \$procmux$1419_Y ;
  wire \$procmux$141_Y ;
  wire [31:0] \$procmux$1423_Y ;
  wire \$procmux$1425_Y ;
  wire \$procmux$1432_Y ;
  wire \$procmux$1483_Y ;
  wire \$procmux$148_Y ;
  wire [2:0] \$procmux$1492_Y ;
  wire [31:0] \$procmux$1497_Y ;
  wire [2:0] \$procmux$1504_Y ;
  wire [31:0] \$procmux$1508_Y ;
  wire \$procmux$1510_Y ;
  wire \$procmux$1517_Y ;
  wire \$procmux$1532_Y ;
  wire \$procmux$1551_Y ;
  wire [15:0] \$procmux$157_Y ;
  wire [15:0] \$procmux$160_Y ;
  wire \$procmux$1613_Y ;
  wire [2:0] \$procmux$162_Y ;
  wire \$procmux$1635_Y ;
  wire [65:0] \$procmux$1657_Y ;
  wire [65:0] \$procmux$1660_Y ;
  wire [65:0] \$procmux$1663_Y ;
  wire [65:0] \$procmux$1665_Y ;
  wire \$procmux$1671_Y ;
  wire \$procmux$1674_Y ;
  wire \$procmux$1677_Y ;
  wire [31:0] \$procmux$167_Y ;
  wire \$procmux$1680_Y ;
  wire \$procmux$1682_Y ;
  wire [8:0] \$procmux$1708_Y ;
  wire [8:0] \$procmux$1716_Y ;
  wire [8:0] \$procmux$1719_Y ;
  wire [2:0] \$procmux$1727_Y ;
  wire [2:0] \$procmux$1743_Y ;
  wire [2:0] \$procmux$174_Y ;
  wire [2:0] \$procmux$1756_Y ;
  wire [2:0] \$procmux$1766_Y ;
  wire [1:0] \$procmux$1775_Y ;
  wire [1:0] \$procmux$1784_Y ;
  wire [31:0] \$procmux$178_Y ;
  wire [1:0] \$procmux$1791_Y ;
  wire [3:0] \$procmux$1798_Y ;
  wire \$procmux$1801_Y ;
  wire [1:0] \$procmux$1808_Y ;
  wire \$procmux$180_Y ;
  wire [1:0] \$procmux$1817_Y ;
  wire [1:0] \$procmux$1824_Y ;
  wire [3:0] \$procmux$1831_Y ;
  wire \$procmux$1833_Y ;
  wire \$procmux$1836_CMP ;
  wire [2:0] \$procmux$1841_Y ;
  wire \$procmux$1848_Y ;
  wire \$procmux$1853_CMP ;
  wire [3:0] \$procmux$1857_Y ;
  wire [31:0] \$procmux$1866_Y ;
  wire [1:0] \$procmux$1875_Y ;
  wire \$procmux$187_Y ;
  wire [2:0] \$procmux$1884_Y ;
  wire \$procmux$1893_Y ;
  wire [3:0] \$procmux$1900_Y ;
  wire [31:0] \$procmux$1907_Y ;
  wire [31:0] \$procmux$1914_Y ;
  wire [1:0] \$procmux$1921_Y ;
  wire [2:0] \$procmux$1928_Y ;
  wire [1:0] \$procmux$1937_Y ;
  wire \$procmux$1942_CMP ;
  wire [2:0] \$procmux$1948_Y ;
  wire \$procmux$1961_Y ;
  wire \$procmux$196_Y ;
  wire [3:0] \$procmux$1974_Y ;
  wire [31:0] \$procmux$1987_Y ;
  wire [11:0] \$procmux$199_Y ;
  wire [2:0] \$procmux$19_Y ;
  wire [1:0] \$procmux$2000_Y ;
  wire \$procmux$2013_Y ;
  wire [3:0] \$procmux$2024_Y ;
  wire [31:0] \$procmux$2035_Y ;
  wire [2:0] \$procmux$2057_Y ;
  wire \$procmux$2067_Y ;
  wire [11:0] \$procmux$206_Y ;
  wire [3:0] \$procmux$2075_Y ;
  wire [31:0] \$procmux$2083_Y ;
  wire [1:0] \$procmux$2107_Y ;
  wire [2:0] \$procmux$2115_Y ;
  wire [1:0] \$procmux$2124_Y ;
  wire \$procmux$2129_CMP ;
  wire [2:0] \$procmux$2136_Y ;
  wire \$procmux$2159_CMP ;
  wire [1:0] \$procmux$2187_Y ;
  wire [2:0] \$procmux$2196_Y ;
  wire \$procmux$2203_CMP ;
  wire \$procmux$2211_CMP ;
  wire [2:0] \$procmux$2217_Y ;
  wire [2:0] \$procmux$2286_Y ;
  wire [2:0] \$procmux$2296_Y ;
  wire [2:0] \$procmux$2303_Y ;
  wire [2:0] \$procmux$2309_Y ;
  wire [2:0] \$procmux$2319_Y ;
  wire [2:0] \$procmux$2326_Y ;
  wire [2:0] \$procmux$2330_Y ;
  wire [31:0] \$procmux$2335_Y ;
  wire [2:0] \$procmux$2342_Y ;
  wire [31:0] \$procmux$2346_Y ;
  wire \$procmux$2348_Y ;
  wire \$procmux$2355_Y ;
  wire [6:0] \$procmux$2372_Y ;
  wire [6:0] \$procmux$2390_Y ;
  wire [31:0] \$procmux$23_Y ;
  wire [6:0] \$procmux$2400_Y ;
  wire [6:0] \$procmux$2407_Y ;
  wire [6:0] \$procmux$2409_Y ;
  wire [6:0] \$procmux$2419_Y ;
  wire [6:0] \$procmux$2426_Y ;
  wire \$procmux$2428_Y ;
  wire \$procmux$2433_Y ;
  wire [2:0] \$procmux$243_Y ;
  wire [3:0] \$procmux$2444_Y ;
  wire [10:0] \$procmux$2455_Y ;
  wire \$procmux$2466_Y ;
  wire [3:0] \$procmux$2475_Y ;
  wire [10:0] \$procmux$2484_Y ;
  wire \$procmux$2527_Y ;
  wire [3:0] \$procmux$2532_Y ;
  wire [2:0] \$procmux$253_Y ;
  wire \$procmux$25_Y ;
  wire \$procmux$2602_Y ;
  wire \$procmux$2609_Y ;
  wire [2:0] \$procmux$260_Y ;
  wire \$procmux$2611_Y ;
  wire [10:0] \$procmux$2619_Y ;
  wire [3:0] \$procmux$2627_Y ;
  wire [10:0] \$procmux$2637_Y ;
  wire [3:0] \$procmux$2644_Y ;
  wire \$procmux$2651_Y ;
  wire [2:0] \$procmux$2668_Y ;
  wire [31:0] \$procmux$2673_Y ;
  wire [2:0] \$procmux$2680_Y ;
  wire [31:0] \$procmux$2684_Y ;
  wire \$procmux$2687_Y ;
  wire [5:0] \$procmux$2694_Y ;
  wire [5:0] \$procmux$2704_Y ;
  wire [5:0] \$procmux$2711_Y ;
  wire [5:0] \$procmux$2713_Y ;
  wire [5:0] \$procmux$2723_Y ;
  wire [5:0] \$procmux$2730_Y ;
  wire \$procmux$2732_Y ;
  wire \$procmux$2736_Y ;
  wire \$procmux$2741_Y ;
  wire \$procmux$2746_Y ;
  wire \$procmux$2752_CMP ;
  wire \$procmux$2753_CMP ;
  wire \$procmux$2754_CMP ;
  wire \$procmux$2937_Y ;
  wire \$procmux$2944_Y ;
  wire \$procmux$2946_Y ;
  wire [15:0] \$procmux$2_Y ;
  wire [2:0] \$procmux$307_Y ;
  wire \$procmux$3127_Y ;
  wire [31:0] \$procmux$312_Y ;
  wire [2:0] \$procmux$319_Y ;
  wire [31:0] \$procmux$323_Y ;
  wire \$procmux$325_Y ;
  wire \$procmux$32_Y ;
  wire \$procmux$332_Y ;
  wire [2:0] \$procmux$334_Y ;
  wire [2:0] \$procmux$344_Y ;
  wire [2:0] \$procmux$351_Y ;
  wire \$procmux$35_Y ;
  wire [2:0] \$procmux$373_Y ;
  wire [1:0] \$procmux$378_Y ;
  wire [2:0] \$procmux$385_Y ;
  wire [1:0] \$procmux$389_Y ;
  wire \$procmux$391_Y ;
  wire \$procmux$398_Y ;
  wire [2:0] \$procmux$422_Y ;
  wire [1:0] \$procmux$427_Y ;
  wire [2:0] \$procmux$434_Y ;
  wire [1:0] \$procmux$438_Y ;
  wire \$procmux$440_Y ;
  wire \$procmux$447_Y ;
  wire \$procmux$495_Y ;
  wire \$procmux$51_Y ;
  wire [1:0] \$procmux$548_Y ;
  wire [3:0] \$procmux$566_Y ;
  wire [7:0] \$procmux$581_Y ;
  wire [7:0] \$procmux$611_Y ;
  wire \$procmux$627_Y ;
  wire \$procmux$64_Y ;
  wire \$procmux$669_Y ;
  wire [7:0] \$procmux$746_Y ;
  wire \$procmux$74_Y ;
  wire \$procmux$81_Y ;
  wire [15:0] \$procmux$88_Y ;
  wire [15:0] \$procmux$91_Y ;
  wire [15:0] \$procmux$96_Y ;
  output [3:0] cio_gpio_en_o;
  wire [3:0] cio_gpio_en_o;
  input [3:0] cio_gpio_i;
  wire [3:0] cio_gpio_i;
  output [3:0] cio_gpio_o;
  wire [3:0] cio_gpio_o;
  output [1:0] cio_pwm_en_o;
  wire [1:0] cio_pwm_en_o;
  output [1:0] cio_pwm_o;
  wire [1:0] cio_pwm_o;
  input cio_rx_i;
  wire cio_rx_i;
  output cio_tx_en_o;
  wire cio_tx_en_o;
  output cio_tx_o;
  wire cio_tx_o;
  input clk_i;
  wire clk_i;
  input rst_ni;
  wire rst_ni;
  output spi_cs_o;
  wire spi_cs_o;
  output spi_sclk_o;
  wire spi_sclk_o;
  input spi_sdio_i;
  wire spi_sdio_i;
  output spi_sdio_o;
  wire spi_sdio_o;
  output spi_sdioz_o;
  wire spi_sdioz_o;
  wire [65:0] tl_gpio_d2h;
  wire [108:0] tl_gpio_h2d;
  wire [65:0] tl_pwm_d2h;
  wire [108:0] tl_pwm_h2d;
  wire [65:0] tl_rv_timer_d2h;
  wire [108:0] tl_rv_timer_h2d;
  wire [65:0] tl_spi_host_d2h;
  wire [108:0] tl_spi_host_h2d;
  wire [65:0] tl_uart_d2h;
  wire [108:0] tl_uart_h2d;
  wire [65:0] tl_uart_host_d2h;
  wire [108:0] tl_uart_host_h2d;
  wire [3:0] \u_gpio.cio_gpio_en_o ;
  reg [3:0] \u_gpio.cio_gpio_en_q ;
  wire [3:0] \u_gpio.cio_gpio_i ;
  wire [3:0] \u_gpio.cio_gpio_o ;
  reg [3:0] \u_gpio.cio_gpio_q ;
  wire \u_gpio.clk_i ;
  wire [3:0] \u_gpio.data_in_d ;
  reg [3:0] \u_gpio.data_in_q ;
  wire [3:0] \u_gpio.event_intr_acthigh ;
  wire [3:0] \u_gpio.event_intr_actlow ;
  wire [3:0] \u_gpio.event_intr_combined ;
  wire [3:0] \u_gpio.event_intr_fall ;
  wire [3:0] \u_gpio.event_intr_rise ;
  wire \u_gpio.gen_filter[0].u_filter.clk_i ;
  wire [3:0] \u_gpio.gen_filter[0].u_filter.diff_ctr_d ;
  reg [3:0] \u_gpio.gen_filter[0].u_filter.diff_ctr_q ;
  wire \u_gpio.gen_filter[0].u_filter.enable_i ;
  wire \u_gpio.gen_filter[0].u_filter.filter_i ;
  wire \u_gpio.gen_filter[0].u_filter.filter_o ;
  reg \u_gpio.gen_filter[0].u_filter.filter_q ;
  wire \u_gpio.gen_filter[0].u_filter.filter_synced ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.clk_i ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.d_i ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.d_o ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.intq ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.q_o ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.rst_ni ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.unused_sig ;
  wire \u_gpio.gen_filter[0].u_filter.rst_ni ;
  reg \u_gpio.gen_filter[0].u_filter.stored_value_q ;
  wire [3:0] \u_gpio.gen_filter[0].u_filter.thresh_i ;
  wire \u_gpio.gen_filter[0].u_filter.update_stored_value ;
  wire \u_gpio.gen_filter[1].u_filter.clk_i ;
  wire [3:0] \u_gpio.gen_filter[1].u_filter.diff_ctr_d ;
  reg [3:0] \u_gpio.gen_filter[1].u_filter.diff_ctr_q ;
  wire \u_gpio.gen_filter[1].u_filter.enable_i ;
  wire \u_gpio.gen_filter[1].u_filter.filter_i ;
  wire \u_gpio.gen_filter[1].u_filter.filter_o ;
  reg \u_gpio.gen_filter[1].u_filter.filter_q ;
  wire \u_gpio.gen_filter[1].u_filter.filter_synced ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.clk_i ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.d_i ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.d_o ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.intq ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.q_o ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.rst_ni ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.unused_sig ;
  wire \u_gpio.gen_filter[1].u_filter.rst_ni ;
  reg \u_gpio.gen_filter[1].u_filter.stored_value_q ;
  wire [3:0] \u_gpio.gen_filter[1].u_filter.thresh_i ;
  wire \u_gpio.gen_filter[1].u_filter.update_stored_value ;
  wire \u_gpio.gen_filter[2].u_filter.clk_i ;
  wire [3:0] \u_gpio.gen_filter[2].u_filter.diff_ctr_d ;
  reg [3:0] \u_gpio.gen_filter[2].u_filter.diff_ctr_q ;
  wire \u_gpio.gen_filter[2].u_filter.enable_i ;
  wire \u_gpio.gen_filter[2].u_filter.filter_i ;
  wire \u_gpio.gen_filter[2].u_filter.filter_o ;
  reg \u_gpio.gen_filter[2].u_filter.filter_q ;
  wire \u_gpio.gen_filter[2].u_filter.filter_synced ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.clk_i ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.d_i ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.d_o ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.intq ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.q_o ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.rst_ni ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.unused_sig ;
  wire \u_gpio.gen_filter[2].u_filter.rst_ni ;
  reg \u_gpio.gen_filter[2].u_filter.stored_value_q ;
  wire [3:0] \u_gpio.gen_filter[2].u_filter.thresh_i ;
  wire \u_gpio.gen_filter[2].u_filter.update_stored_value ;
  wire \u_gpio.gen_filter[3].u_filter.clk_i ;
  wire [3:0] \u_gpio.gen_filter[3].u_filter.diff_ctr_d ;
  reg [3:0] \u_gpio.gen_filter[3].u_filter.diff_ctr_q ;
  wire \u_gpio.gen_filter[3].u_filter.enable_i ;
  wire \u_gpio.gen_filter[3].u_filter.filter_i ;
  wire \u_gpio.gen_filter[3].u_filter.filter_o ;
  reg \u_gpio.gen_filter[3].u_filter.filter_q ;
  wire \u_gpio.gen_filter[3].u_filter.filter_synced ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.clk_i ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.d_i ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.d_o ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.intq ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.q_o ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.rst_ni ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.unused_sig ;
  wire \u_gpio.gen_filter[3].u_filter.rst_ni ;
  reg \u_gpio.gen_filter[3].u_filter.stored_value_q ;
  wire [3:0] \u_gpio.gen_filter[3].u_filter.thresh_i ;
  wire \u_gpio.gen_filter[3].u_filter.update_stored_value ;
  wire [33:0] \u_gpio.hw2reg ;
  wire \u_gpio.intr_hw.clk_i ;
  wire [3:0] \u_gpio.intr_hw.event_intr_i ;
  wire [3:0] \u_gpio.intr_hw.g_intr_event.new_event ;
  wire [3:0] \u_gpio.intr_hw.hw2reg_intr_state_d_o ;
  wire \u_gpio.intr_hw.hw2reg_intr_state_de_o ;
  wire [3:0] \u_gpio.intr_hw.reg2hw_intr_enable_q_i ;
  wire [3:0] \u_gpio.intr_hw.reg2hw_intr_state_q_i ;
  wire [3:0] \u_gpio.intr_hw.reg2hw_intr_test_q_i ;
  wire \u_gpio.intr_hw.reg2hw_intr_test_qe_i ;
  wire \u_gpio.intr_hw.rst_ni ;
  wire [3:0] \u_gpio.intr_hw.status ;
  wire [66:0] \u_gpio.reg2hw ;
  wire \u_gpio.rst_ni ;
  wire [108:0] \u_gpio.tl_i ;
  wire [65:0] \u_gpio.tl_o ;
  wire [14:0] \u_gpio.u_reg.addr_hit ;
  wire \u_gpio.u_reg.addrmiss ;
  wire \u_gpio.u_reg.clk_i ;
  wire [3:0] \u_gpio.u_reg.ctrl_en_input_filter_qs ;
  wire [3:0] \u_gpio.u_reg.ctrl_en_input_filter_wd ;
  wire \u_gpio.u_reg.ctrl_en_input_filter_we ;
  wire [3:0] \u_gpio.u_reg.data_in_qs ;
  wire \u_gpio.u_reg.devmode_i ;
  wire \u_gpio.u_reg.direct_oe_flds_we ;
  wire \u_gpio.u_reg.direct_oe_qe ;
  wire [3:0] \u_gpio.u_reg.direct_oe_qs ;
  wire [3:0] \u_gpio.u_reg.direct_oe_wd ;
  wire \u_gpio.u_reg.direct_oe_we ;
  wire \u_gpio.u_reg.direct_out_flds_we ;
  wire \u_gpio.u_reg.direct_out_qe ;
  wire [3:0] \u_gpio.u_reg.direct_out_qs ;
  wire [3:0] \u_gpio.u_reg.direct_out_wd ;
  wire \u_gpio.u_reg.direct_out_we ;
  wire [33:0] \u_gpio.u_reg.hw2reg ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_falling_qs ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_falling_wd ;
  wire \u_gpio.u_reg.intr_ctrl_en_falling_we ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_lvlhigh_qs ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_lvlhigh_wd ;
  wire \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_lvllow_qs ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_lvllow_wd ;
  wire \u_gpio.u_reg.intr_ctrl_en_lvllow_we ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_rising_qs ;
  wire [3:0] \u_gpio.u_reg.intr_ctrl_en_rising_wd ;
  wire \u_gpio.u_reg.intr_ctrl_en_rising_we ;
  wire [3:0] \u_gpio.u_reg.intr_enable_qs ;
  wire [3:0] \u_gpio.u_reg.intr_enable_wd ;
  wire \u_gpio.u_reg.intr_enable_we ;
  wire [3:0] \u_gpio.u_reg.intr_state_qs ;
  wire [3:0] \u_gpio.u_reg.intr_state_wd ;
  wire \u_gpio.u_reg.intr_state_we ;
  wire \u_gpio.u_reg.intr_test_flds_we ;
  wire \u_gpio.u_reg.intr_test_qe ;
  wire [3:0] \u_gpio.u_reg.intr_test_wd ;
  wire \u_gpio.u_reg.intr_test_we ;
  wire [1:0] \u_gpio.u_reg.masked_oe_lower_data_qs ;
  wire [1:0] \u_gpio.u_reg.masked_oe_lower_data_wd ;
  wire [1:0] \u_gpio.u_reg.masked_oe_lower_flds_we ;
  wire [1:0] \u_gpio.u_reg.masked_oe_lower_mask_qs ;
  wire [1:0] \u_gpio.u_reg.masked_oe_lower_mask_wd ;
  wire \u_gpio.u_reg.masked_oe_lower_qe ;
  wire \u_gpio.u_reg.masked_oe_lower_we ;
  wire [1:0] \u_gpio.u_reg.masked_oe_upper_data_qs ;
  wire [1:0] \u_gpio.u_reg.masked_oe_upper_data_wd ;
  wire [1:0] \u_gpio.u_reg.masked_oe_upper_flds_we ;
  wire [1:0] \u_gpio.u_reg.masked_oe_upper_mask_qs ;
  wire [1:0] \u_gpio.u_reg.masked_oe_upper_mask_wd ;
  wire \u_gpio.u_reg.masked_oe_upper_qe ;
  wire \u_gpio.u_reg.masked_oe_upper_we ;
  wire [1:0] \u_gpio.u_reg.masked_out_lower_data_qs ;
  wire [1:0] \u_gpio.u_reg.masked_out_lower_data_wd ;
  wire [1:0] \u_gpio.u_reg.masked_out_lower_flds_we ;
  wire [1:0] \u_gpio.u_reg.masked_out_lower_mask_wd ;
  wire \u_gpio.u_reg.masked_out_lower_qe ;
  wire \u_gpio.u_reg.masked_out_lower_we ;
  wire [1:0] \u_gpio.u_reg.masked_out_upper_data_qs ;
  wire [1:0] \u_gpio.u_reg.masked_out_upper_data_wd ;
  wire [1:0] \u_gpio.u_reg.masked_out_upper_flds_we ;
  wire [1:0] \u_gpio.u_reg.masked_out_upper_mask_wd ;
  wire \u_gpio.u_reg.masked_out_upper_qe ;
  wire \u_gpio.u_reg.masked_out_upper_we ;
  wire [66:0] \u_gpio.u_reg.reg2hw ;
  wire [5:0] \u_gpio.u_reg.reg_addr ;
  wire [3:0] \u_gpio.u_reg.reg_be ;
  wire \u_gpio.u_reg.reg_busy ;
  wire \u_gpio.u_reg.reg_error ;
  wire [31:0] \u_gpio.u_reg.reg_rdata ;
  wire [31:0] \u_gpio.u_reg.reg_rdata_next ;
  wire \u_gpio.u_reg.reg_re ;
  wire [31:0] \u_gpio.u_reg.reg_wdata ;
  wire \u_gpio.u_reg.reg_we ;
  wire \u_gpio.u_reg.rst_ni ;
  wire \u_gpio.u_reg.shadow_busy ;
  wire [108:0] \u_gpio.u_reg.tl_i ;
  wire [65:0] \u_gpio.u_reg.tl_o ;
  wire [65:0] \u_gpio.u_reg.tl_o_pre ;
  wire [65:0] \u_gpio.u_reg.tl_reg_d2h ;
  wire [108:0] \u_gpio.u_reg.tl_reg_h2d ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.d ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.de ;
  reg [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.q ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.qe ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.qs ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wd ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.we ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wr_data ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.wr_en ;
  wire \u_gpio.u_reg.u_data_in.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_data_in.d ;
  wire \u_gpio.u_reg.u_data_in.de ;
  wire [3:0] \u_gpio.u_reg.u_data_in.ds ;
  reg [3:0] \u_gpio.u_reg.u_data_in.q ;
  wire \u_gpio.u_reg.u_data_in.qe ;
  wire [3:0] \u_gpio.u_reg.u_data_in.qs ;
  wire \u_gpio.u_reg.u_data_in.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wd ;
  wire \u_gpio.u_reg.u_data_in.we ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_data ;
  wire \u_gpio.u_reg.u_data_in.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_data_in.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_en_data_arb.gen_ro.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_en_data_arb.gen_ro.unused_wd ;
  wire \u_gpio.u_reg.u_data_in.wr_en_data_arb.gen_ro.unused_we ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_data_in.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_data_in.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_data_in.wr_en_data_arb.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_direct_oe.d ;
  wire [3:0] \u_gpio.u_reg.u_direct_oe.ds ;
  wire [3:0] \u_gpio.u_reg.u_direct_oe.q ;
  wire \u_gpio.u_reg.u_direct_oe.qe ;
  wire [3:0] \u_gpio.u_reg.u_direct_oe.qs ;
  wire [3:0] \u_gpio.u_reg.u_direct_oe.wd ;
  wire \u_gpio.u_reg.u_direct_oe.we ;
  wire [3:0] \u_gpio.u_reg.u_direct_out.d ;
  wire [3:0] \u_gpio.u_reg.u_direct_out.ds ;
  wire [3:0] \u_gpio.u_reg.u_direct_out.q ;
  wire \u_gpio.u_reg.u_direct_out.qe ;
  wire [3:0] \u_gpio.u_reg.u_direct_out.qs ;
  wire [3:0] \u_gpio.u_reg.u_direct_out.wd ;
  wire \u_gpio.u_reg.u_direct_out.we ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.de ;
  reg [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.q ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.qe ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.qs ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.wr_en ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.de ;
  reg [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.qe ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.qs ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.wr_en ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.de ;
  reg [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.qe ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.qs ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.wr_en ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.de ;
  reg [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.q ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.qe ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.qs ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.wr_en ;
  wire \u_gpio.u_reg.u_intr_enable.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.d ;
  wire \u_gpio.u_reg.u_intr_enable.de ;
  reg [3:0] \u_gpio.u_reg.u_intr_enable.q ;
  wire \u_gpio.u_reg.u_intr_enable.qe ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.qs ;
  wire \u_gpio.u_reg.u_intr_enable.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wd ;
  wire \u_gpio.u_reg.u_intr_enable.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wr_data ;
  wire \u_gpio.u_reg.u_intr_enable.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.wr_en ;
  wire \u_gpio.u_reg.u_intr_state.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.d ;
  wire \u_gpio.u_reg.u_intr_state.de ;
  reg [3:0] \u_gpio.u_reg.u_intr_state.q ;
  wire \u_gpio.u_reg.u_intr_state.qe ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.qs ;
  wire \u_gpio.u_reg.u_intr_state.rst_ni ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.wd ;
  wire \u_gpio.u_reg.u_intr_state.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.wr_data ;
  wire \u_gpio.u_reg.u_intr_state.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d ;
  wire \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.wr_en_data_arb.q ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.wr_en_data_arb.wd ;
  wire \u_gpio.u_reg.u_intr_state.wr_en_data_arb.we ;
  wire [3:0] \u_gpio.u_reg.u_intr_state.wr_en_data_arb.wr_data ;
  wire \u_gpio.u_reg.u_intr_state.wr_en_data_arb.wr_en ;
  wire [3:0] \u_gpio.u_reg.u_intr_test.d ;
  wire [3:0] \u_gpio.u_reg.u_intr_test.ds ;
  wire [3:0] \u_gpio.u_reg.u_intr_test.q ;
  wire \u_gpio.u_reg.u_intr_test.qe ;
  wire \u_gpio.u_reg.u_intr_test.qre ;
  wire [3:0] \u_gpio.u_reg.u_intr_test.qs ;
  wire \u_gpio.u_reg.u_intr_test.re ;
  wire [3:0] \u_gpio.u_reg.u_intr_test.wd ;
  wire \u_gpio.u_reg.u_intr_test.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_data.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_data.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_data.q ;
  wire \u_gpio.u_reg.u_masked_oe_lower_data.qe ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_data.qs ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_data.wd ;
  wire \u_gpio.u_reg.u_masked_oe_lower_data.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_mask.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_mask.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_mask.q ;
  wire \u_gpio.u_reg.u_masked_oe_lower_mask.qe ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_mask.qs ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_lower_mask.wd ;
  wire \u_gpio.u_reg.u_masked_oe_lower_mask.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_data.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_data.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_data.q ;
  wire \u_gpio.u_reg.u_masked_oe_upper_data.qe ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_data.qs ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_data.wd ;
  wire \u_gpio.u_reg.u_masked_oe_upper_data.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_mask.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_mask.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_mask.q ;
  wire \u_gpio.u_reg.u_masked_oe_upper_mask.qe ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_mask.qs ;
  wire [1:0] \u_gpio.u_reg.u_masked_oe_upper_mask.wd ;
  wire \u_gpio.u_reg.u_masked_oe_upper_mask.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_data.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_data.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_data.q ;
  wire \u_gpio.u_reg.u_masked_out_lower_data.qe ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_data.qs ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_data.wd ;
  wire \u_gpio.u_reg.u_masked_out_lower_data.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_mask.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_mask.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_mask.q ;
  wire \u_gpio.u_reg.u_masked_out_lower_mask.qe ;
  wire \u_gpio.u_reg.u_masked_out_lower_mask.qre ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_mask.qs ;
  wire \u_gpio.u_reg.u_masked_out_lower_mask.re ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_lower_mask.wd ;
  wire \u_gpio.u_reg.u_masked_out_lower_mask.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_data.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_data.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_data.q ;
  wire \u_gpio.u_reg.u_masked_out_upper_data.qe ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_data.qs ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_data.wd ;
  wire \u_gpio.u_reg.u_masked_out_upper_data.we ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_mask.d ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_mask.ds ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_mask.q ;
  wire \u_gpio.u_reg.u_masked_out_upper_mask.qe ;
  wire \u_gpio.u_reg.u_masked_out_upper_mask.qre ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_mask.qs ;
  wire \u_gpio.u_reg.u_masked_out_upper_mask.re ;
  wire [1:0] \u_gpio.u_reg.u_masked_out_upper_mask.wd ;
  wire \u_gpio.u_reg.u_masked_out_upper_mask.we ;
  wire \u_gpio.u_reg.u_reg_if.a_ack ;
  wire \u_gpio.u_reg.u_reg_if.addr_align_err ;
  wire [5:0] \u_gpio.u_reg.u_reg_if.addr_o ;
  wire [3:0] \u_gpio.u_reg.u_reg_if.be_o ;
  wire \u_gpio.u_reg.u_reg_if.busy_i ;
  wire \u_gpio.u_reg.u_reg_if.clk_i ;
  wire \u_gpio.u_reg.u_reg_if.d_ack ;
  wire [3:0] \u_gpio.u_reg.u_reg_if.en_ifetch_i ;
  wire \u_gpio.u_reg.u_reg_if.err_internal ;
  wire \u_gpio.u_reg.u_reg_if.error ;
  wire \u_gpio.u_reg.u_reg_if.error_i ;
  reg \u_gpio.u_reg.u_reg_if.error_q ;
  wire \u_gpio.u_reg.u_reg_if.intg_error ;
  wire \u_gpio.u_reg.u_reg_if.intg_error_o ;
  reg \u_gpio.u_reg.u_reg_if.outstanding_q ;
  wire \u_gpio.u_reg.u_reg_if.rd_req ;
  wire [31:0] \u_gpio.u_reg.u_reg_if.rdata ;
  wire [31:0] \u_gpio.u_reg.u_reg_if.rdata_i ;
  reg [31:0] \u_gpio.u_reg.u_reg_if.rdata_q ;
  wire \u_gpio.u_reg.u_reg_if.re_o ;
  reg [7:0] \u_gpio.u_reg.u_reg_if.reqid_q ;
  reg [1:0] \u_gpio.u_reg.u_reg_if.reqsz_q ;
  reg [2:0] \u_gpio.u_reg.u_reg_if.rspop_q ;
  wire \u_gpio.u_reg.u_reg_if.rst_ni ;
  wire [108:0] \u_gpio.u_reg.u_reg_if.tl_i ;
  wire [65:0] \u_gpio.u_reg.u_reg_if.tl_o ;
  wire [65:0] \u_gpio.u_reg.u_reg_if.tl_o_pre ;
  wire \u_gpio.u_reg.u_reg_if.u_err.clk_i ;
  wire [3:0] \u_gpio.u_reg.u_reg_if.u_err.mask ;
  wire \u_gpio.u_reg.u_reg_if.u_err.op_full ;
  wire \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  wire \u_gpio.u_reg.u_reg_if.u_err.op_partial ;
  wire \u_gpio.u_reg.u_reg_if.u_err.rst_ni ;
  wire [108:0] \u_gpio.u_reg.u_reg_if.u_err.tl_i ;
  wire [65:0] \u_gpio.u_reg.u_reg_if.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_gpio.u_reg.u_reg_if.u_rsp_intg_gen.tl_o ;
  wire [31:0] \u_gpio.u_reg.u_reg_if.wdata_o ;
  wire \u_gpio.u_reg.u_reg_if.we_o ;
  wire \u_gpio.u_reg.u_reg_if.wr_req ;
  wire [65:0] \u_gpio.u_reg.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_gpio.u_reg.u_rsp_intg_gen.tl_o ;
  wire \u_gpio.u_reg.wr_err ;
  wire [1:0] \u_pwm.cio_pwm_en_o ;
  wire [1:0] \u_pwm.cio_pwm_o ;
  wire \u_pwm.clk_i ;
  wire [220:0] \u_pwm.reg2hw ;
  wire \u_pwm.rst_ni ;
  wire [108:0] \u_pwm.tl_i ;
  wire [65:0] \u_pwm.tl_o ;
  wire [26:0] \u_pwm.u_pwm_core.beat_ctr_d ;
  wire \u_pwm.u_pwm_core.beat_ctr_en ;
  reg [26:0] \u_pwm.u_pwm_core.beat_ctr_q ;
  wire \u_pwm.u_pwm_core.beat_end ;
  wire \u_pwm.u_pwm_core.clk_core_i ;
  wire [26:0] \u_pwm.u_pwm_core.clk_div ;
  wire [1:0] \u_pwm.u_pwm_core.clr_blink_cntr ;
  wire \u_pwm.u_pwm_core.clr_phase_cntr ;
  wire \u_pwm.u_pwm_core.cntr_en ;
  wire \u_pwm.u_pwm_core.cycle_end ;
  wire [3:0] \u_pwm.u_pwm_core.dc_resn ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_d ;
  reg [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_q ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_en_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_param_x_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_param_y_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_sum ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clk_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_d ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end_q ;
  reg [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_mask ;
  wire [3:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_resn_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap_q ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_a_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_actual ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_b_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_blink ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_htbt ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_masked ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_d ;
  reg [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_q ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_direction ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_en_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.invert_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.neg_htbt ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.off_phase ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.off_phase_exceeded ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase_exceeded ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pattern_repeat ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_ctr_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_delay_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_delay_masked ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_wrap ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_en_i ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_en_q ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_int ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_o ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.rst_ni ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.unused_sum ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_d ;
  reg [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_q ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_en_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_param_x_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_param_y_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_sum ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clk_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.cycle_end_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_d ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end_q ;
  reg [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_mask ;
  wire [3:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_resn_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap_q ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_a_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_actual ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_b_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_blink ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_htbt ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_masked ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_d ;
  reg [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_q ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_direction ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_en_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.invert_i ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.neg_htbt ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.off_phase ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.off_phase_exceeded ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase_exceeded ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pattern_repeat ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_ctr_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_delay_i ;
  wire [15:0] \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_delay_masked ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_wrap ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_en_i ;
  reg \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_en_q ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_int ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_o ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.rst_ni ;
  wire \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.unused_sum ;
  wire [3:0] \u_pwm.u_pwm_core.lshift ;
  wire [15:0] \u_pwm.u_pwm_core.phase_ctr_d ;
  wire \u_pwm.u_pwm_core.phase_ctr_en ;
  wire [15:0] \u_pwm.u_pwm_core.phase_ctr_incr ;
  wire [15:0] \u_pwm.u_pwm_core.phase_ctr_next ;
  wire \u_pwm.u_pwm_core.phase_ctr_overflow ;
  reg [15:0] \u_pwm.u_pwm_core.phase_ctr_q ;
  wire [1:0] \u_pwm.u_pwm_core.pwm_o ;
  wire [220:0] \u_pwm.u_pwm_core.reg2hw ;
  wire \u_pwm.u_pwm_core.rst_core_ni ;
  wire \u_pwm.u_reg._blink_param_0_gated_we ;
  wire [31:0] \u_pwm.u_reg._blink_param_0_qs ;
  wire \u_pwm.u_reg._blink_param_0_regwen ;
  wire [31:0] \u_pwm.u_reg._blink_param_0_wdata ;
  wire \u_pwm.u_reg._blink_param_0_we ;
  wire [15:0] \u_pwm.u_reg._blink_param_0_x_0_qs_int ;
  wire [15:0] \u_pwm.u_reg._blink_param_0_y_0_qs_int ;
  wire \u_pwm.u_reg._blink_param_1_gated_we ;
  wire [31:0] \u_pwm.u_reg._blink_param_1_qs ;
  wire \u_pwm.u_reg._blink_param_1_regwen ;
  wire [31:0] \u_pwm.u_reg._blink_param_1_wdata ;
  wire \u_pwm.u_reg._blink_param_1_we ;
  wire [15:0] \u_pwm.u_reg._blink_param_1_x_1_qs_int ;
  wire [15:0] \u_pwm.u_reg._blink_param_1_y_1_qs_int ;
  wire [26:0] \u_pwm.u_reg._cfg_clk_div_qs_int ;
  wire \u_pwm.u_reg._cfg_cntr_en_qs_int ;
  wire [3:0] \u_pwm.u_reg._cfg_dc_resn_qs_int ;
  wire \u_pwm.u_reg._cfg_gated_we ;
  wire [31:0] \u_pwm.u_reg._cfg_qs ;
  wire \u_pwm.u_reg._cfg_regwen ;
  wire [31:0] \u_pwm.u_reg._cfg_wdata ;
  wire \u_pwm.u_reg._cfg_we ;
  wire [15:0] \u_pwm.u_reg._duty_cycle_0_a_0_qs_int ;
  wire [15:0] \u_pwm.u_reg._duty_cycle_0_b_0_qs_int ;
  wire \u_pwm.u_reg._duty_cycle_0_gated_we ;
  wire [31:0] \u_pwm.u_reg._duty_cycle_0_qs ;
  wire \u_pwm.u_reg._duty_cycle_0_regwen ;
  wire [31:0] \u_pwm.u_reg._duty_cycle_0_wdata ;
  wire \u_pwm.u_reg._duty_cycle_0_we ;
  wire [15:0] \u_pwm.u_reg._duty_cycle_1_a_1_qs_int ;
  wire [15:0] \u_pwm.u_reg._duty_cycle_1_b_1_qs_int ;
  wire \u_pwm.u_reg._duty_cycle_1_gated_we ;
  wire [31:0] \u_pwm.u_reg._duty_cycle_1_qs ;
  wire \u_pwm.u_reg._duty_cycle_1_regwen ;
  wire [31:0] \u_pwm.u_reg._duty_cycle_1_wdata ;
  wire \u_pwm.u_reg._duty_cycle_1_we ;
  wire \u_pwm.u_reg._invert_gated_we ;
  wire \u_pwm.u_reg._invert_invert_0_qs_int ;
  wire \u_pwm.u_reg._invert_invert_1_qs_int ;
  wire [1:0] \u_pwm.u_reg._invert_qs ;
  wire \u_pwm.u_reg._invert_regwen ;
  wire [1:0] \u_pwm.u_reg._invert_wdata ;
  wire \u_pwm.u_reg._invert_we ;
  wire \u_pwm.u_reg._pwm_en_en_0_qs_int ;
  wire \u_pwm.u_reg._pwm_en_en_1_qs_int ;
  wire \u_pwm.u_reg._pwm_en_gated_we ;
  wire [1:0] \u_pwm.u_reg._pwm_en_qs ;
  wire \u_pwm.u_reg._pwm_en_regwen ;
  wire [1:0] \u_pwm.u_reg._pwm_en_wdata ;
  wire \u_pwm.u_reg._pwm_en_we ;
  wire \u_pwm.u_reg._pwm_param_0_blink_en_0_qs_int ;
  wire \u_pwm.u_reg._pwm_param_0_gated_we ;
  wire \u_pwm.u_reg._pwm_param_0_htbt_en_0_qs_int ;
  wire [15:0] \u_pwm.u_reg._pwm_param_0_phase_delay_0_qs_int ;
  wire [31:0] \u_pwm.u_reg._pwm_param_0_qs ;
  wire \u_pwm.u_reg._pwm_param_0_regwen ;
  wire [31:0] \u_pwm.u_reg._pwm_param_0_wdata ;
  wire \u_pwm.u_reg._pwm_param_0_we ;
  wire \u_pwm.u_reg._pwm_param_1_blink_en_1_qs_int ;
  wire \u_pwm.u_reg._pwm_param_1_gated_we ;
  wire \u_pwm.u_reg._pwm_param_1_htbt_en_1_qs_int ;
  wire [15:0] \u_pwm.u_reg._pwm_param_1_phase_delay_1_qs_int ;
  wire [31:0] \u_pwm.u_reg._pwm_param_1_qs ;
  wire \u_pwm.u_reg._pwm_param_1_regwen ;
  wire [31:0] \u_pwm.u_reg._pwm_param_1_wdata ;
  wire \u_pwm.u_reg._pwm_param_1_we ;
  wire [9:0] \u_pwm.u_reg.addr_hit ;
  wire \u_pwm.u_reg.addrmiss ;
  wire \u_pwm.u_reg.blink_param_0_busy ;
  wire [1:0] \u_pwm.u_reg.blink_param_0_flds_we ;
  wire \u_pwm.u_reg.blink_param_0_qe ;
  wire [31:0] \u_pwm.u_reg.blink_param_0_qs ;
  wire \u_pwm.u_reg.blink_param_0_we ;
  wire \u_pwm.u_reg.blink_param_1_busy ;
  wire [1:0] \u_pwm.u_reg.blink_param_1_flds_we ;
  wire \u_pwm.u_reg.blink_param_1_qe ;
  wire [31:0] \u_pwm.u_reg.blink_param_1_qs ;
  wire \u_pwm.u_reg.blink_param_1_we ;
  wire \u_pwm.u_reg.cfg_busy ;
  wire [2:0] \u_pwm.u_reg.cfg_flds_we ;
  wire \u_pwm.u_reg.cfg_qe ;
  wire [31:0] \u_pwm.u_reg.cfg_qs ;
  wire \u_pwm.u_reg.cfg_we ;
  wire \u_pwm.u_reg.clk_i ;
  wire \u_pwm.u_reg.devmode_i ;
  wire \u_pwm.u_reg.duty_cycle_0_busy ;
  wire [1:0] \u_pwm.u_reg.duty_cycle_0_flds_we ;
  wire \u_pwm.u_reg.duty_cycle_0_qe ;
  wire [31:0] \u_pwm.u_reg.duty_cycle_0_qs ;
  wire \u_pwm.u_reg.duty_cycle_0_we ;
  wire \u_pwm.u_reg.duty_cycle_1_busy ;
  wire [1:0] \u_pwm.u_reg.duty_cycle_1_flds_we ;
  wire \u_pwm.u_reg.duty_cycle_1_qe ;
  wire [31:0] \u_pwm.u_reg.duty_cycle_1_qs ;
  wire \u_pwm.u_reg.duty_cycle_1_we ;
  wire \u_pwm.u_reg.invert_busy ;
  wire [1:0] \u_pwm.u_reg.invert_flds_we ;
  wire \u_pwm.u_reg.invert_qe ;
  wire [1:0] \u_pwm.u_reg.invert_qs ;
  wire \u_pwm.u_reg.invert_we ;
  wire \u_pwm.u_reg.pwm_en_busy ;
  wire [1:0] \u_pwm.u_reg.pwm_en_flds_we ;
  wire \u_pwm.u_reg.pwm_en_qe ;
  wire [1:0] \u_pwm.u_reg.pwm_en_qs ;
  wire \u_pwm.u_reg.pwm_en_we ;
  wire \u_pwm.u_reg.pwm_param_0_busy ;
  wire [2:0] \u_pwm.u_reg.pwm_param_0_flds_we ;
  wire \u_pwm.u_reg.pwm_param_0_qe ;
  wire [31:0] \u_pwm.u_reg.pwm_param_0_qs ;
  wire \u_pwm.u_reg.pwm_param_0_we ;
  wire \u_pwm.u_reg.pwm_param_1_busy ;
  wire [2:0] \u_pwm.u_reg.pwm_param_1_flds_we ;
  wire \u_pwm.u_reg.pwm_param_1_qe ;
  wire [31:0] \u_pwm.u_reg.pwm_param_1_qs ;
  wire \u_pwm.u_reg.pwm_param_1_we ;
  wire [220:0] \u_pwm.u_reg.reg2hw ;
  wire [5:0] \u_pwm.u_reg.reg_addr ;
  wire [3:0] \u_pwm.u_reg.reg_be ;
  wire \u_pwm.u_reg.reg_busy ;
  wire \u_pwm.u_reg.reg_busy_sel ;
  wire \u_pwm.u_reg.reg_error ;
  wire [31:0] \u_pwm.u_reg.reg_rdata ;
  wire [31:0] \u_pwm.u_reg.reg_rdata_next ;
  wire \u_pwm.u_reg.reg_re ;
  wire [31:0] \u_pwm.u_reg.reg_wdata ;
  wire \u_pwm.u_reg.reg_we ;
  wire \u_pwm.u_reg.regwen_qs ;
  wire \u_pwm.u_reg.regwen_wd ;
  wire \u_pwm.u_reg.regwen_we ;
  wire \u_pwm.u_reg.rst_ni ;
  wire \u_pwm.u_reg.shadow_busy ;
  wire [108:0] \u_pwm.u_reg.tl_i ;
  wire [65:0] \u_pwm.u_reg.tl_o ;
  wire [65:0] \u_pwm.u_reg.tl_o_pre ;
  wire [65:0] \u_pwm.u_reg.tl_reg_d2h ;
  wire [108:0] \u_pwm.u_reg.tl_reg_h2d ;
  wire \u_pwm.u_reg.u_blink_param0_qe.clk_i ;
  wire \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  reg \u_pwm.u_reg.u_blink_param0_qe.q_o ;
  wire \u_pwm.u_reg.u_blink_param0_qe.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param1_qe.clk_i ;
  wire \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  reg \u_pwm.u_reg.u_blink_param1_qe.q_o ;
  wire \u_pwm.u_reg.u_blink_param1_qe.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_ack ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_req ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_blink_param_0_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.d ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.de ;
  reg [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.qe ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.qs ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wd ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.d ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.de ;
  reg [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.q ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.qe ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.qs ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wd ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_ack ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_req ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_blink_param_1_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.d ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.de ;
  reg [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.qe ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.qs ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wd ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.d ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.de ;
  reg [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.q ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.qe ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.qs ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wd ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_cfg0_qe.clk_i ;
  wire \u_pwm.u_reg.u_cfg0_qe.d_i ;
  reg \u_pwm.u_reg.u_cfg0_qe.q_o ;
  wire \u_pwm.u_reg.u_cfg0_qe.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_ack ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_cfg_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_cfg_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_req ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_cfg_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_cfg_clk_div.clk_i ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.d ;
  wire \u_pwm.u_reg.u_cfg_clk_div.de ;
  reg [26:0] \u_pwm.u_reg.u_cfg_clk_div.q ;
  wire \u_pwm.u_reg.u_cfg_clk_div.qe ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.qs ;
  wire \u_pwm.u_reg.u_cfg_clk_div.rst_ni ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wd ;
  wire \u_pwm.u_reg.u_cfg_clk_div.we ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wr_data ;
  wire \u_pwm.u_reg.u_cfg_clk_div.wr_en ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.de ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.gen_w.unused_q ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.q ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.we ;
  wire [26:0] \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.clk_i ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.d ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.de ;
  reg \u_pwm.u_reg.u_cfg_cntr_en.q ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.qe ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.qs ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.rst_ni ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wd ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.we ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_data ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.clk_i ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.d ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.de ;
  reg [3:0] \u_pwm.u_reg.u_cfg_dc_resn.q ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.qe ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.qs ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.rst_ni ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wd ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.we ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wr_data ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.wr_en ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.de ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.gen_w.unused_q ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.q ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.we ;
  wire [3:0] \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_duty_cycle0_qe.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle0_qe.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle0_qe.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle1_qe.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle1_qe.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle1_qe.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.d ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.de ;
  reg [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.qe ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.qs ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.d ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.de ;
  reg [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.qe ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.qs ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_req ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.d ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.de ;
  reg [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.qe ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.qs ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.d ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.de ;
  reg [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.qe ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.qs ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_req ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_invert0_qe.clk_i ;
  wire \u_pwm.u_reg.u_invert0_qe.d_i ;
  reg \u_pwm.u_reg.u_invert0_qe.q_o ;
  wire \u_pwm.u_reg.u_invert0_qe.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_invert_cdc.clk_src_i ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.dst_ds_i ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.dst_qs ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_req ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_update_i ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_invert_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_invert_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.src_ack ;
  wire \u_pwm.u_reg.u_invert_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_invert_cdc.src_busy_q ;
  reg [1:0] \u_pwm.u_reg.u_invert_cdc.src_q ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_invert_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_invert_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_invert_cdc.src_req ;
  wire \u_pwm.u_reg.u_invert_cdc.src_update ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_invert_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_invert_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.clk_src_i ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.u_arb.dst_ds_i ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.u_arb.dst_qs_i ;
  wire [1:0] \u_pwm.u_reg.u_invert_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_invert_invert_0.clk_i ;
  wire \u_pwm.u_reg.u_invert_invert_0.d ;
  wire \u_pwm.u_reg.u_invert_invert_0.de ;
  reg \u_pwm.u_reg.u_invert_invert_0.q ;
  wire \u_pwm.u_reg.u_invert_invert_0.qe ;
  wire \u_pwm.u_reg.u_invert_invert_0.qs ;
  wire \u_pwm.u_reg.u_invert_invert_0.rst_ni ;
  wire \u_pwm.u_reg.u_invert_invert_0.wd ;
  wire \u_pwm.u_reg.u_invert_invert_0.we ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_data ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_invert_invert_1.clk_i ;
  wire \u_pwm.u_reg.u_invert_invert_1.d ;
  wire \u_pwm.u_reg.u_invert_invert_1.de ;
  reg \u_pwm.u_reg.u_invert_invert_1.q ;
  wire \u_pwm.u_reg.u_invert_invert_1.qe ;
  wire \u_pwm.u_reg.u_invert_invert_1.qs ;
  wire \u_pwm.u_reg.u_invert_invert_1.rst_ni ;
  wire \u_pwm.u_reg.u_invert_invert_1.wd ;
  wire \u_pwm.u_reg.u_invert_invert_1.we ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_data ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_en0_qe.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  reg \u_pwm.u_reg.u_pwm_en0_qe.q_o ;
  wire \u_pwm.u_reg.u_pwm_en0_qe.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.clk_src_i ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.dst_ds_i ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.dst_qs ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_update_i ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_ack ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q ;
  reg [1:0] \u_pwm.u_reg.u_pwm_en_cdc.src_q ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_req ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_update ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_pwm_en_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.clk_src_i ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_ds_i ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_qs_i ;
  wire [1:0] \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.d ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.de ;
  reg \u_pwm.u_reg.u_pwm_en_en_0.q ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.qe ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.qs ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wd ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.we ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_data ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.d ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.de ;
  reg \u_pwm.u_reg.u_pwm_en_en_1.q ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.qe ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.qs ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wd ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.we ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_data ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param0_qe.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  reg \u_pwm.u_reg.u_pwm_param0_qe.q_o ;
  wire \u_pwm.u_reg.u_pwm_param0_qe.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param1_qe.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  reg \u_pwm.u_reg.u_pwm_param1_qe.q_o ;
  wire \u_pwm.u_reg.u_pwm_param1_qe.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.d ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.de ;
  reg \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.qe ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.qs ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wd ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.we ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_req ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_pwm_param_0_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.d ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.de ;
  reg \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.qe ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.qs ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wd ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.we ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.d ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.de ;
  reg [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.qe ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.qs ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wd ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.we ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.d ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.de ;
  reg \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.qe ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.qs ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wd ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.we ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.dst_qs ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.dst_qs_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_re_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_regwen_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req_from_src ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_to_src ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_update_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.dst_wd_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.dst_we_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.rst_src_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_o ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q ;
  reg [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.src_q ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.src_qs_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_re_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_regwen_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_req ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_update ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.src_wd_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.src_we_i ;
  reg [2:0] \u_pwm.u_reg.u_pwm_param_1_cdc.txn_bits_q ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.clk_src_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_ds_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_qs_i ;
  wire [31:0] \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_qs_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_req_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_req_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_update ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_update_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.unused_sigs ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.rst_src_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.src_ack_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.src_update_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.clk_dst_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.clk_src_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_level ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_level_q ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_pulse_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.intq ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.rst_dst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.rst_src_ni ;
  reg \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level ;
  wire \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.clk_i ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.d ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.de ;
  reg \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.qe ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.qs ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.rst_ni ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wd ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.we ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.gen_w.unused_q ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.clk_i ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.d ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.de ;
  reg [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.qe ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.qs ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.rst_ni ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wd ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.we ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.de ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.q ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.we ;
  wire [15:0] \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.wr_en ;
  wire \u_pwm.u_reg.u_reg_if.a_ack ;
  wire \u_pwm.u_reg.u_reg_if.addr_align_err ;
  wire [5:0] \u_pwm.u_reg.u_reg_if.addr_o ;
  wire [3:0] \u_pwm.u_reg.u_reg_if.be_o ;
  wire \u_pwm.u_reg.u_reg_if.busy_i ;
  wire \u_pwm.u_reg.u_reg_if.clk_i ;
  wire \u_pwm.u_reg.u_reg_if.d_ack ;
  wire [3:0] \u_pwm.u_reg.u_reg_if.en_ifetch_i ;
  wire \u_pwm.u_reg.u_reg_if.err_internal ;
  wire \u_pwm.u_reg.u_reg_if.error ;
  wire \u_pwm.u_reg.u_reg_if.error_i ;
  reg \u_pwm.u_reg.u_reg_if.error_q ;
  wire \u_pwm.u_reg.u_reg_if.intg_error ;
  wire \u_pwm.u_reg.u_reg_if.intg_error_o ;
  reg \u_pwm.u_reg.u_reg_if.outstanding_q ;
  wire \u_pwm.u_reg.u_reg_if.rd_req ;
  wire [31:0] \u_pwm.u_reg.u_reg_if.rdata ;
  wire [31:0] \u_pwm.u_reg.u_reg_if.rdata_i ;
  reg [31:0] \u_pwm.u_reg.u_reg_if.rdata_q ;
  wire \u_pwm.u_reg.u_reg_if.re_o ;
  reg [7:0] \u_pwm.u_reg.u_reg_if.reqid_q ;
  reg [1:0] \u_pwm.u_reg.u_reg_if.reqsz_q ;
  reg [2:0] \u_pwm.u_reg.u_reg_if.rspop_q ;
  wire \u_pwm.u_reg.u_reg_if.rst_ni ;
  wire [108:0] \u_pwm.u_reg.u_reg_if.tl_i ;
  wire [65:0] \u_pwm.u_reg.u_reg_if.tl_o ;
  wire [65:0] \u_pwm.u_reg.u_reg_if.tl_o_pre ;
  wire \u_pwm.u_reg.u_reg_if.u_err.clk_i ;
  wire [3:0] \u_pwm.u_reg.u_reg_if.u_err.mask ;
  wire \u_pwm.u_reg.u_reg_if.u_err.op_full ;
  wire \u_pwm.u_reg.u_reg_if.u_err.op_get ;
  wire \u_pwm.u_reg.u_reg_if.u_err.op_partial ;
  wire \u_pwm.u_reg.u_reg_if.u_err.rst_ni ;
  wire [108:0] \u_pwm.u_reg.u_reg_if.u_err.tl_i ;
  wire [65:0] \u_pwm.u_reg.u_reg_if.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_pwm.u_reg.u_reg_if.u_rsp_intg_gen.tl_o ;
  wire [31:0] \u_pwm.u_reg.u_reg_if.wdata_o ;
  wire \u_pwm.u_reg.u_reg_if.we_o ;
  wire \u_pwm.u_reg.u_reg_if.wr_req ;
  wire \u_pwm.u_reg.u_regwen.clk_i ;
  wire \u_pwm.u_reg.u_regwen.d ;
  wire \u_pwm.u_reg.u_regwen.de ;
  reg \u_pwm.u_reg.u_regwen.q ;
  wire \u_pwm.u_reg.u_regwen.qe ;
  wire \u_pwm.u_reg.u_regwen.qs ;
  wire \u_pwm.u_reg.u_regwen.rst_ni ;
  wire \u_pwm.u_reg.u_regwen.wd ;
  wire \u_pwm.u_reg.u_regwen.we ;
  wire \u_pwm.u_reg.u_regwen.wr_data ;
  wire \u_pwm.u_reg.u_regwen.wr_en ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.d ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.de ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.q ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.wd ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.we ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.wr_data ;
  wire \u_pwm.u_reg.u_regwen.wr_en_data_arb.wr_en ;
  wire [65:0] \u_pwm.u_reg.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_pwm.u_reg.u_rsp_intg_gen.tl_o ;
  wire \u_pwm.u_reg.wr_err ;
  wire \u_rv_timer.active ;
  wire \u_rv_timer.clk_i ;
  wire \u_rv_timer.gen_harts[0].u_core.active ;
  wire \u_rv_timer.gen_harts[0].u_core.clk_i ;
  wire \u_rv_timer.gen_harts[0].u_core.intr ;
  wire [63:0] \u_rv_timer.gen_harts[0].u_core.mtime ;
  wire [63:0] \u_rv_timer.gen_harts[0].u_core.mtime_d ;
  wire [63:0] \u_rv_timer.gen_harts[0].u_core.mtimecmp ;
  wire [11:0] \u_rv_timer.gen_harts[0].u_core.prescaler ;
  wire \u_rv_timer.gen_harts[0].u_core.rst_ni ;
  wire [7:0] \u_rv_timer.gen_harts[0].u_core.step ;
  wire \u_rv_timer.gen_harts[0].u_core.tick ;
  reg [11:0] \u_rv_timer.gen_harts[0].u_core.tick_count ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.clk_i ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.event_intr_i ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.g_intr_event.new_event ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.hw2reg_intr_state_d_o ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.hw2reg_intr_state_de_o ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_enable_q_i ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_state_q_i ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_q_i ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.rst_ni ;
  wire \u_rv_timer.gen_harts[0].u_intr_hw.status ;
  wire [67:0] \u_rv_timer.hw2reg ;
  wire \u_rv_timer.intr_timer_en ;
  wire \u_rv_timer.intr_timer_set ;
  wire \u_rv_timer.intr_timer_state_d ;
  wire \u_rv_timer.intr_timer_state_de ;
  wire \u_rv_timer.intr_timer_state_q ;
  wire \u_rv_timer.intr_timer_test_q ;
  wire \u_rv_timer.intr_timer_test_qe ;
  wire [63:0] \u_rv_timer.mtime ;
  wire [63:0] \u_rv_timer.mtime_d ;
  wire [63:0] \u_rv_timer.mtimecmp ;
  wire \u_rv_timer.mtimecmp_update ;
  wire [11:0] \u_rv_timer.prescaler ;
  wire [154:0] \u_rv_timer.reg2hw ;
  wire \u_rv_timer.rst_ni ;
  wire [7:0] \u_rv_timer.step ;
  wire \u_rv_timer.tick ;
  wire [108:0] \u_rv_timer.tl_i ;
  wire [65:0] \u_rv_timer.tl_o ;
  wire [8:0] \u_rv_timer.u_reg.addr_hit ;
  wire \u_rv_timer.u_reg.addrmiss ;
  wire [11:0] \u_rv_timer.u_reg.cfg0_prescale_qs ;
  wire [11:0] \u_rv_timer.u_reg.cfg0_prescale_wd ;
  wire [7:0] \u_rv_timer.u_reg.cfg0_step_qs ;
  wire [7:0] \u_rv_timer.u_reg.cfg0_step_wd ;
  wire \u_rv_timer.u_reg.cfg0_we ;
  wire \u_rv_timer.u_reg.clk_i ;
  wire \u_rv_timer.u_reg.compare_lower0_0_flds_we ;
  wire \u_rv_timer.u_reg.compare_lower0_0_qe ;
  wire [31:0] \u_rv_timer.u_reg.compare_lower0_0_qs ;
  wire [31:0] \u_rv_timer.u_reg.compare_lower0_0_wd ;
  wire \u_rv_timer.u_reg.compare_lower0_0_we ;
  wire \u_rv_timer.u_reg.compare_upper0_0_flds_we ;
  wire \u_rv_timer.u_reg.compare_upper0_0_qe ;
  wire [31:0] \u_rv_timer.u_reg.compare_upper0_0_qs ;
  wire [31:0] \u_rv_timer.u_reg.compare_upper0_0_wd ;
  wire \u_rv_timer.u_reg.compare_upper0_0_we ;
  wire \u_rv_timer.u_reg.ctrl_qs ;
  wire \u_rv_timer.u_reg.ctrl_wd ;
  wire \u_rv_timer.u_reg.ctrl_we ;
  wire \u_rv_timer.u_reg.devmode_i ;
  wire [67:0] \u_rv_timer.u_reg.hw2reg ;
  wire \u_rv_timer.u_reg.intr_enable0_qs ;
  wire \u_rv_timer.u_reg.intr_enable0_wd ;
  wire \u_rv_timer.u_reg.intr_enable0_we ;
  wire \u_rv_timer.u_reg.intr_state0_qs ;
  wire \u_rv_timer.u_reg.intr_state0_wd ;
  wire \u_rv_timer.u_reg.intr_state0_we ;
  wire \u_rv_timer.u_reg.intr_test0_flds_we ;
  wire \u_rv_timer.u_reg.intr_test0_qe ;
  wire \u_rv_timer.u_reg.intr_test0_wd ;
  wire \u_rv_timer.u_reg.intr_test0_we ;
  wire [154:0] \u_rv_timer.u_reg.reg2hw ;
  wire [8:0] \u_rv_timer.u_reg.reg_addr ;
  wire [3:0] \u_rv_timer.u_reg.reg_be ;
  wire \u_rv_timer.u_reg.reg_busy ;
  wire \u_rv_timer.u_reg.reg_error ;
  wire [31:0] \u_rv_timer.u_reg.reg_rdata ;
  wire [31:0] \u_rv_timer.u_reg.reg_rdata_next ;
  wire \u_rv_timer.u_reg.reg_re ;
  wire [31:0] \u_rv_timer.u_reg.reg_wdata ;
  wire \u_rv_timer.u_reg.reg_we ;
  wire \u_rv_timer.u_reg.rst_ni ;
  wire \u_rv_timer.u_reg.shadow_busy ;
  wire [31:0] \u_rv_timer.u_reg.timer_v_lower0_qs ;
  wire [31:0] \u_rv_timer.u_reg.timer_v_lower0_wd ;
  wire \u_rv_timer.u_reg.timer_v_lower0_we ;
  wire [31:0] \u_rv_timer.u_reg.timer_v_upper0_qs ;
  wire [31:0] \u_rv_timer.u_reg.timer_v_upper0_wd ;
  wire \u_rv_timer.u_reg.timer_v_upper0_we ;
  wire [108:0] \u_rv_timer.u_reg.tl_i ;
  wire [65:0] \u_rv_timer.u_reg.tl_o ;
  wire [65:0] \u_rv_timer.u_reg.tl_o_pre ;
  wire [65:0] \u_rv_timer.u_reg.tl_reg_d2h ;
  wire [108:0] \u_rv_timer.u_reg.tl_reg_h2d ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.clk_i ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.d ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.de ;
  reg [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.qe ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.qs ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.rst_ni ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wd ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.we ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wr_data ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.wr_en ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.de ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.gen_w.unused_q ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.q ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.we ;
  wire [11:0] \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_cfg0_step.clk_i ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.d ;
  wire \u_rv_timer.u_reg.u_cfg0_step.de ;
  reg [7:0] \u_rv_timer.u_reg.u_cfg0_step.q ;
  wire \u_rv_timer.u_reg.u_cfg0_step.qe ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.qs ;
  wire \u_rv_timer.u_reg.u_cfg0_step.rst_ni ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wd ;
  wire \u_rv_timer.u_reg.u_cfg0_step.we ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wr_data ;
  wire \u_rv_timer.u_reg.u_cfg0_step.wr_en ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.de ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.gen_w.unused_q ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.q ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.we ;
  wire [7:0] \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.clk_i ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.d ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.de ;
  reg [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.q ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.qe ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.qs ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.rst_ni ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wd ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.we ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wr_data ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.wr_en ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.de ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.gen_w.unused_q ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.q ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.we ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_compare_lower0_00_qe.clk_i ;
  wire \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  reg \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o ;
  wire \u_rv_timer.u_reg.u_compare_lower0_00_qe.rst_ni ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.clk_i ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.d ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.de ;
  reg [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.q ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.qe ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.qs ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.rst_ni ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wd ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.we ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wr_data ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.wr_en ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.de ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.gen_w.unused_q ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.q ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.we ;
  wire [31:0] \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_compare_upper0_00_qe.clk_i ;
  wire \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  reg \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o ;
  wire \u_rv_timer.u_reg.u_compare_upper0_00_qe.rst_ni ;
  wire \u_rv_timer.u_reg.u_ctrl.clk_i ;
  wire \u_rv_timer.u_reg.u_ctrl.d ;
  wire \u_rv_timer.u_reg.u_ctrl.de ;
  reg \u_rv_timer.u_reg.u_ctrl.q ;
  wire \u_rv_timer.u_reg.u_ctrl.qe ;
  wire \u_rv_timer.u_reg.u_ctrl.qs ;
  wire \u_rv_timer.u_reg.u_ctrl.rst_ni ;
  wire \u_rv_timer.u_reg.u_ctrl.wd ;
  wire \u_rv_timer.u_reg.u_ctrl.we ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_data ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.de ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.gen_w.unused_q ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.q ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.we ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_intr_enable0.clk_i ;
  wire \u_rv_timer.u_reg.u_intr_enable0.d ;
  wire \u_rv_timer.u_reg.u_intr_enable0.de ;
  reg \u_rv_timer.u_reg.u_intr_enable0.q ;
  wire \u_rv_timer.u_reg.u_intr_enable0.qe ;
  wire \u_rv_timer.u_reg.u_intr_enable0.qs ;
  wire \u_rv_timer.u_reg.u_intr_enable0.rst_ni ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wd ;
  wire \u_rv_timer.u_reg.u_intr_enable0.we ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_data ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.de ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.gen_w.unused_q ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.q ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.we ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_intr_state0.clk_i ;
  wire \u_rv_timer.u_reg.u_intr_state0.d ;
  wire \u_rv_timer.u_reg.u_intr_state0.de ;
  reg \u_rv_timer.u_reg.u_intr_state0.q ;
  wire \u_rv_timer.u_reg.u_intr_state0.qe ;
  wire \u_rv_timer.u_reg.u_intr_state0.qs ;
  wire \u_rv_timer.u_reg.u_intr_state0.rst_ni ;
  wire \u_rv_timer.u_reg.u_intr_state0.wd ;
  wire \u_rv_timer.u_reg.u_intr_state0.we ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_data ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.q ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.we ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_intr_test0.d ;
  wire \u_rv_timer.u_reg.u_intr_test0.ds ;
  wire \u_rv_timer.u_reg.u_intr_test0.q ;
  wire \u_rv_timer.u_reg.u_intr_test0.qe ;
  wire \u_rv_timer.u_reg.u_intr_test0.qre ;
  wire \u_rv_timer.u_reg.u_intr_test0.qs ;
  wire \u_rv_timer.u_reg.u_intr_test0.re ;
  wire \u_rv_timer.u_reg.u_intr_test0.wd ;
  wire \u_rv_timer.u_reg.u_intr_test0.we ;
  wire \u_rv_timer.u_reg.u_reg_if.a_ack ;
  wire \u_rv_timer.u_reg.u_reg_if.addr_align_err ;
  wire [8:0] \u_rv_timer.u_reg.u_reg_if.addr_o ;
  wire [3:0] \u_rv_timer.u_reg.u_reg_if.be_o ;
  wire \u_rv_timer.u_reg.u_reg_if.busy_i ;
  wire \u_rv_timer.u_reg.u_reg_if.clk_i ;
  wire \u_rv_timer.u_reg.u_reg_if.d_ack ;
  wire [3:0] \u_rv_timer.u_reg.u_reg_if.en_ifetch_i ;
  wire \u_rv_timer.u_reg.u_reg_if.err_internal ;
  wire \u_rv_timer.u_reg.u_reg_if.error ;
  wire \u_rv_timer.u_reg.u_reg_if.error_i ;
  reg \u_rv_timer.u_reg.u_reg_if.error_q ;
  wire \u_rv_timer.u_reg.u_reg_if.intg_error ;
  wire \u_rv_timer.u_reg.u_reg_if.intg_error_o ;
  reg \u_rv_timer.u_reg.u_reg_if.outstanding_q ;
  wire \u_rv_timer.u_reg.u_reg_if.rd_req ;
  wire [31:0] \u_rv_timer.u_reg.u_reg_if.rdata ;
  wire [31:0] \u_rv_timer.u_reg.u_reg_if.rdata_i ;
  reg [31:0] \u_rv_timer.u_reg.u_reg_if.rdata_q ;
  wire \u_rv_timer.u_reg.u_reg_if.re_o ;
  reg [7:0] \u_rv_timer.u_reg.u_reg_if.reqid_q ;
  reg [1:0] \u_rv_timer.u_reg.u_reg_if.reqsz_q ;
  reg [2:0] \u_rv_timer.u_reg.u_reg_if.rspop_q ;
  wire \u_rv_timer.u_reg.u_reg_if.rst_ni ;
  wire [108:0] \u_rv_timer.u_reg.u_reg_if.tl_i ;
  wire [65:0] \u_rv_timer.u_reg.u_reg_if.tl_o ;
  wire [65:0] \u_rv_timer.u_reg.u_reg_if.tl_o_pre ;
  wire \u_rv_timer.u_reg.u_reg_if.u_err.clk_i ;
  wire [3:0] \u_rv_timer.u_reg.u_reg_if.u_err.mask ;
  wire \u_rv_timer.u_reg.u_reg_if.u_err.op_full ;
  wire \u_rv_timer.u_reg.u_reg_if.u_err.op_get ;
  wire \u_rv_timer.u_reg.u_reg_if.u_err.op_partial ;
  wire \u_rv_timer.u_reg.u_reg_if.u_err.rst_ni ;
  wire [108:0] \u_rv_timer.u_reg.u_reg_if.u_err.tl_i ;
  wire [65:0] \u_rv_timer.u_reg.u_reg_if.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_rv_timer.u_reg.u_reg_if.u_rsp_intg_gen.tl_o ;
  wire [31:0] \u_rv_timer.u_reg.u_reg_if.wdata_o ;
  wire \u_rv_timer.u_reg.u_reg_if.we_o ;
  wire \u_rv_timer.u_reg.u_reg_if.wr_req ;
  wire [65:0] \u_rv_timer.u_reg.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_rv_timer.u_reg.u_rsp_intg_gen.tl_o ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.clk_i ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.d ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.de ;
  reg [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.q ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.qe ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.qs ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.rst_ni ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wd ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.we ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wr_data ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.wr_en ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.gen_w.unused_q ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.q ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.we ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.clk_i ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.d ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.de ;
  reg [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.q ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.qe ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.qs ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.rst_ni ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wd ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.we ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wr_data ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.wr_en ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.d ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.de ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.gen_w.unused_q ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.q ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.wd ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.we ;
  wire [31:0] \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.wr_data ;
  wire \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.wr_en ;
  wire \u_rv_timer.u_reg.wr_err ;
  wire \u_spi_host.clk_i ;
  wire [11:0] \u_spi_host.hw2reg ;
  wire [28:0] \u_spi_host.reg2hw ;
  wire \u_spi_host.rst_ni ;
  wire \u_spi_host.spi_cs_o ;
  wire \u_spi_host.spi_sclk_o ;
  wire \u_spi_host.spi_sdio_i ;
  wire \u_spi_host.spi_sdio_o ;
  wire \u_spi_host.spi_sdioz_o ;
  wire [108:0] \u_spi_host.tl_i ;
  wire [65:0] \u_spi_host.tl_o ;
  wire [3:0] \u_spi_host.u_spi_host_core.bit_cnt_d ;
  reg [3:0] \u_spi_host.u_spi_host_core.bit_cnt_q ;
  wire [2:0] \u_spi_host.u_spi_host_core.byte_cnt_d ;
  wire [2:0] \u_spi_host.u_spi_host_core.byte_cnt_max ;
  reg [2:0] \u_spi_host.u_spi_host_core.byte_cnt_q ;
  wire \u_spi_host.u_spi_host_core.clk_i ;
  wire \u_spi_host.u_spi_host_core.cs_d ;
  wire \u_spi_host.u_spi_host_core.cs_o ;
  reg \u_spi_host.u_spi_host_core.cs_q ;
  wire [7:0] \u_spi_host.u_spi_host_core.current_byte_d ;
  reg [7:0] \u_spi_host.u_spi_host_core.current_byte_q ;
  reg [1:0] \u_spi_host.u_spi_host_core.current_state ;
  wire \u_spi_host.u_spi_host_core.enable ;
  wire [11:0] \u_spi_host.u_spi_host_core.hw2reg ;
  wire [1:0] \u_spi_host.u_spi_host_core.next_state ;
  reg \u_spi_host.u_spi_host_core.r_wn_q ;
  wire [28:0] \u_spi_host.u_spi_host_core.reg2hw ;
  wire \u_spi_host.u_spi_host_core.rst_ni ;
  wire [7:0] \u_spi_host.u_spi_host_core.rx_fifo_rdata ;
  wire \u_spi_host.u_spi_host_core.rx_fifo_rready ;
  wire \u_spi_host.u_spi_host_core.rx_fifo_rvalid ;
  wire [7:0] \u_spi_host.u_spi_host_core.rx_fifo_wdata ;
  wire \u_spi_host.u_spi_host_core.rx_fifo_wready ;
  wire \u_spi_host.u_spi_host_core.rx_fifo_wvalid ;
  wire \u_spi_host.u_spi_host_core.rx_fifo_wvalid_d ;
  reg \u_spi_host.u_spi_host_core.rx_fifo_wvalid_q ;
  wire \u_spi_host.u_spi_host_core.sclk ;
  wire \u_spi_host.u_spi_host_core.sclk_en ;
  wire \u_spi_host.u_spi_host_core.sclk_o ;
  wire \u_spi_host.u_spi_host_core.sdio_d ;
  wire \u_spi_host.u_spi_host_core.sdio_i ;
  wire \u_spi_host.u_spi_host_core.sdio_o ;
  reg \u_spi_host.u_spi_host_core.sdio_q ;
  wire \u_spi_host.u_spi_host_core.sdioz_d ;
  wire \u_spi_host.u_spi_host_core.sdioz_o ;
  reg \u_spi_host.u_spi_host_core.sdioz_q ;
  wire \u_spi_host.u_spi_host_core.spi_fifo_rxrst ;
  wire \u_spi_host.u_spi_host_core.spi_fifo_txrst ;
  wire [7:0] \u_spi_host.u_spi_host_core.tx_fifo_rdata ;
  wire \u_spi_host.u_spi_host_core.tx_fifo_rready ;
  wire \u_spi_host.u_spi_host_core.tx_fifo_rready_d ;
  reg \u_spi_host.u_spi_host_core.tx_fifo_rready_q ;
  wire \u_spi_host.u_spi_host_core.tx_fifo_rvalid ;
  wire [7:0] \u_spi_host.u_spi_host_core.tx_fifo_wdata ;
  wire \u_spi_host.u_spi_host_core.tx_fifo_wready ;
  wire \u_spi_host.u_spi_host_core.tx_fifo_wvalid ;
  wire \u_spi_host.u_spi_host_core.u_clk_div2.clk_i ;
  wire \u_spi_host.u_spi_host_core.u_clk_div2.d_i ;
  reg \u_spi_host.u_spi_host_core.u_clk_div2.q_o ;
  wire \u_spi_host.u_spi_host_core.u_clk_div2.rst_ni ;
  wire \u_spi_host.u_spi_host_core.u_sclk_driver.clk_i ;
  wire \u_spi_host.u_spi_host_core.u_sclk_driver.d_i ;
  reg \u_spi_host.u_spi_host_core.u_sclk_driver.q_o ;
  wire \u_spi_host.u_spi_host_core.u_sclk_driver.rst_ni ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.clk_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.clr_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.err_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.full_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.empty ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_empty ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_rptr ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_wptr ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.rdata_int ;
  reg [23:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage_rdata ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.clk_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.clr_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.empty_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.err_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.full_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_o ;
  reg [2:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set ;
  wire [2:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rst_ni ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_o ;
  reg [2:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set ;
  wire [2:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt ;
  reg \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.under_rst ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.rdata_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.rst_ni ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.rvalid_o ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_rxfifo.wdata_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.wready_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_rxfifo.wvalid_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.clk_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.clr_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.err_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.full_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.empty ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_empty ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_rptr ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_wptr ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.rdata_int ;
  reg [23:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage_rdata ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.clk_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.clr_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.empty_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.err_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.full_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_o ;
  reg [2:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set ;
  wire [2:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rst_ni ;
  wire [1:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_o ;
  reg [2:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set ;
  wire [2:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt ;
  reg \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.under_rst ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.rdata_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.rready_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.rst_ni ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.rvalid_o ;
  wire [7:0] \u_spi_host.u_spi_host_core.u_spi_txfifo.wdata_i ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.wready_o ;
  wire \u_spi_host.u_spi_host_core.u_spi_txfifo.wvalid_i ;
  wire [3:0] \u_spi_host.u_spi_host_reg.addr_hit ;
  wire \u_spi_host.u_spi_host_reg.addrmiss ;
  wire \u_spi_host.u_spi_host_reg.clk_i ;
  wire \u_spi_host.u_spi_host_reg.ctrl_en_qs ;
  wire \u_spi_host.u_spi_host_reg.ctrl_en_wd ;
  wire \u_spi_host.u_spi_host_reg.ctrl_rxrst_qs ;
  wire \u_spi_host.u_spi_host_reg.ctrl_rxrst_wd ;
  wire \u_spi_host.u_spi_host_reg.ctrl_txrst_qs ;
  wire \u_spi_host.u_spi_host_reg.ctrl_txrst_wd ;
  wire \u_spi_host.u_spi_host_reg.ctrl_we ;
  wire \u_spi_host.u_spi_host_reg.devmode_i ;
  wire [11:0] \u_spi_host.u_spi_host_reg.hw2reg ;
  wire [7:0] \u_spi_host.u_spi_host_reg.rdata_qs ;
  wire \u_spi_host.u_spi_host_reg.rdata_re ;
  wire [28:0] \u_spi_host.u_spi_host_reg.reg2hw ;
  wire [3:0] \u_spi_host.u_spi_host_reg.reg_addr ;
  wire [3:0] \u_spi_host.u_spi_host_reg.reg_be ;
  wire \u_spi_host.u_spi_host_reg.reg_busy ;
  wire \u_spi_host.u_spi_host_reg.reg_error ;
  wire [31:0] \u_spi_host.u_spi_host_reg.reg_rdata ;
  wire [31:0] \u_spi_host.u_spi_host_reg.reg_rdata_next ;
  wire \u_spi_host.u_spi_host_reg.reg_re ;
  wire [31:0] \u_spi_host.u_spi_host_reg.reg_wdata ;
  wire \u_spi_host.u_spi_host_reg.reg_we ;
  wire \u_spi_host.u_spi_host_reg.rst_ni ;
  wire \u_spi_host.u_spi_host_reg.shadow_busy ;
  wire \u_spi_host.u_spi_host_reg.status_re ;
  wire \u_spi_host.u_spi_host_reg.status_rxempty_qs ;
  wire \u_spi_host.u_spi_host_reg.status_rxfull_qs ;
  wire \u_spi_host.u_spi_host_reg.status_txempty_qs ;
  wire \u_spi_host.u_spi_host_reg.status_txfull_qs ;
  wire [108:0] \u_spi_host.u_spi_host_reg.tl_i ;
  wire [65:0] \u_spi_host.u_spi_host_reg.tl_o ;
  wire [65:0] \u_spi_host.u_spi_host_reg.tl_o_pre ;
  wire [65:0] \u_spi_host.u_spi_host_reg.tl_reg_d2h ;
  wire [108:0] \u_spi_host.u_spi_host_reg.tl_reg_h2d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.clk_i ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.de ;
  reg \u_spi_host.u_spi_host_reg.u_ctrl_en.q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.qe ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.qs ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.rst_ni ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wd ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.we ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.de ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.gen_w.unused_q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.wd ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.we ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.wr_en ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.clk_i ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.de ;
  reg \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.qe ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.qs ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.rst_ni ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wd ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.we ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.de ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.gen_w.unused_q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.wd ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.we ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.wr_en ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.clk_i ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.de ;
  reg \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.qe ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.qs ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.rst_ni ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wd ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.we ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.d ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.de ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.gen_w.unused_q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.q ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.wd ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.we ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.wr_en ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_rdata.d ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_rdata.ds ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_rdata.q ;
  wire \u_spi_host.u_spi_host_reg.u_rdata.qe ;
  wire \u_spi_host.u_spi_host_reg.u_rdata.qre ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_rdata.qs ;
  wire \u_spi_host.u_spi_host_reg.u_rdata.re ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_rdata.wd ;
  wire \u_spi_host.u_spi_host_reg.u_rdata.we ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.a_ack ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.addr_align_err ;
  wire [3:0] \u_spi_host.u_spi_host_reg.u_reg_if.addr_o ;
  wire [3:0] \u_spi_host.u_spi_host_reg.u_reg_if.be_o ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.busy_i ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.clk_i ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.d_ack ;
  wire [3:0] \u_spi_host.u_spi_host_reg.u_reg_if.en_ifetch_i ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.err_internal ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.error ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.error_i ;
  reg \u_spi_host.u_spi_host_reg.u_reg_if.error_q ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.intg_error ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.intg_error_o ;
  reg \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.rd_req ;
  wire [31:0] \u_spi_host.u_spi_host_reg.u_reg_if.rdata ;
  wire [31:0] \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i ;
  reg [31:0] \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.re_o ;
  reg [7:0] \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q ;
  reg [1:0] \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q ;
  reg [2:0] \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.rst_ni ;
  wire [108:0] \u_spi_host.u_spi_host_reg.u_reg_if.tl_i ;
  wire [65:0] \u_spi_host.u_spi_host_reg.u_reg_if.tl_o ;
  wire [65:0] \u_spi_host.u_spi_host_reg.u_reg_if.tl_o_pre ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.u_err.clk_i ;
  wire [3:0] \u_spi_host.u_spi_host_reg.u_reg_if.u_err.mask ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.u_err.op_full ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.u_err.op_get ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.u_err.op_partial ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.u_err.rst_ni ;
  wire [108:0] \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i ;
  wire [65:0] \u_spi_host.u_spi_host_reg.u_reg_if.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_spi_host.u_spi_host_reg.u_reg_if.u_rsp_intg_gen.tl_o ;
  wire [31:0] \u_spi_host.u_spi_host_reg.u_reg_if.wdata_o ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.we_o ;
  wire \u_spi_host.u_spi_host_reg.u_reg_if.wr_req ;
  wire [65:0] \u_spi_host.u_spi_host_reg.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_spi_host.u_spi_host_reg.u_rsp_intg_gen.tl_o ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.d ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.ds ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.q ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.qe ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.qre ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.qs ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.re ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.wd ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxempty.we ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.d ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.ds ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.q ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.qe ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.qre ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.qs ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.re ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.wd ;
  wire \u_spi_host.u_spi_host_reg.u_status_rxfull.we ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.d ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.ds ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.q ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.qe ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.qre ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.qs ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.re ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.wd ;
  wire \u_spi_host.u_spi_host_reg.u_status_txempty.we ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.d ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.ds ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.q ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.qe ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.qre ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.qs ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.re ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.wd ;
  wire \u_spi_host.u_spi_host_reg.u_status_txfull.we ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.clk_i ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.d ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.de ;
  reg [7:0] \u_spi_host.u_spi_host_reg.u_wdata.q ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.qe ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.qs ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.rst_ni ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wd ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.we ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.wr_en ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.d ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.de ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.gen_w.unused_q ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.q ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.wd ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.we ;
  wire [7:0] \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.wr_data ;
  wire \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.wr_en ;
  wire \u_spi_host.u_spi_host_reg.u_wdata0_qe.clk_i ;
  wire \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  reg \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o ;
  wire \u_spi_host.u_spi_host_reg.u_wdata0_qe.rst_ni ;
  wire \u_spi_host.u_spi_host_reg.wdata_flds_we ;
  wire \u_spi_host.u_spi_host_reg.wdata_qe ;
  wire [7:0] \u_spi_host.u_spi_host_reg.wdata_wd ;
  wire \u_spi_host.u_spi_host_reg.wdata_we ;
  wire \u_spi_host.u_spi_host_reg.wr_err ;
  wire [31:0] \u_uart.addr_o ;
  wire [3:0] \u_uart.be_o ;
  wire \u_uart.cio_rx_i ;
  wire \u_uart.cio_tx_en_o ;
  wire \u_uart.cio_tx_o ;
  wire \u_uart.clk_i ;
  wire \u_uart.core_tx ;
  wire \u_uart.err_i ;
  wire \u_uart.gnt_i ;
  wire [71:0] \u_uart.hw2reg ;
  wire [31:0] \u_uart.rdata_i ;
  wire [131:0] \u_uart.reg2hw ;
  wire \u_uart.req_o ;
  wire \u_uart.rst_ni ;
  wire [7:0] \u_uart.rx_data_o ;
  wire \u_uart.rx_pop_i ;
  wire \u_uart.rx_valid_o ;
  wire [108:0] \u_uart.tl_i ;
  wire [65:0] \u_uart.tl_o ;
  wire [31:0] \u_uart.u_bridge.addr_o ;
  reg [31:0] \u_uart.u_bridge.addr_q ;
  wire [3:0] \u_uart.u_bridge.be_d ;
  wire [3:0] \u_uart.u_bridge.be_o ;
  reg [3:0] \u_uart.u_bridge.be_q ;
  reg [7:0] \u_uart.u_bridge.bebyte_q ;
  wire \u_uart.u_bridge.clk_i ;
  wire \u_uart.u_bridge.err_i ;
  wire \u_uart.u_bridge.gnt_i ;
  wire [1:0] \u_uart.u_bridge.idx_d ;
  reg [1:0] \u_uart.u_bridge.idx_q ;
  reg [7:0] \u_uart.u_bridge.op_q ;
  wire [31:0] \u_uart.u_bridge.rdata_i ;
  wire \u_uart.u_bridge.req_d ;
  wire \u_uart.u_bridge.req_o ;
  reg \u_uart.u_bridge.req_q ;
  wire \u_uart.u_bridge.rst_ni ;
  wire [7:0] \u_uart.u_bridge.rx_data_i ;
  wire \u_uart.u_bridge.rx_pop_o ;
  wire \u_uart.u_bridge.rx_valid_i ;
  wire [2:0] \u_uart.u_bridge.rxf_st_d ;
  reg [2:0] \u_uart.u_bridge.rxf_st_q ;
  wire [31:0] \u_uart.u_bridge.sh_d ;
  reg [31:0] \u_uart.u_bridge.sh_q ;
  wire \u_uart.u_bridge.valid_i ;
  wire [31:0] \u_uart.u_bridge.wdata_d ;
  wire [31:0] \u_uart.u_bridge.wdata_o ;
  reg [31:0] \u_uart.u_bridge.wdata_q ;
  wire \u_uart.u_bridge.we_d ;
  wire \u_uart.u_bridge.we_o ;
  reg \u_uart.u_bridge.we_q ;
  wire [12:0] \u_uart.u_reg.addr_hit ;
  wire \u_uart.u_reg.addrmiss ;
  wire \u_uart.u_reg.alert_test_flds_we ;
  wire \u_uart.u_reg.alert_test_qe ;
  wire \u_uart.u_reg.alert_test_wd ;
  wire \u_uart.u_reg.alert_test_we ;
  wire \u_uart.u_reg.clk_i ;
  wire \u_uart.u_reg.ctrl_llpbk_qs ;
  wire \u_uart.u_reg.ctrl_llpbk_wd ;
  wire [15:0] \u_uart.u_reg.ctrl_nco_qs ;
  wire [15:0] \u_uart.u_reg.ctrl_nco_wd ;
  wire \u_uart.u_reg.ctrl_nf_qs ;
  wire \u_uart.u_reg.ctrl_nf_wd ;
  wire \u_uart.u_reg.ctrl_parity_en_qs ;
  wire \u_uart.u_reg.ctrl_parity_en_wd ;
  wire \u_uart.u_reg.ctrl_parity_odd_qs ;
  wire \u_uart.u_reg.ctrl_parity_odd_wd ;
  wire \u_uart.u_reg.ctrl_rx_qs ;
  wire \u_uart.u_reg.ctrl_rx_wd ;
  wire [1:0] \u_uart.u_reg.ctrl_rxblvl_qs ;
  wire [1:0] \u_uart.u_reg.ctrl_rxblvl_wd ;
  wire \u_uart.u_reg.ctrl_slpbk_qs ;
  wire \u_uart.u_reg.ctrl_slpbk_wd ;
  wire \u_uart.u_reg.ctrl_tx_qs ;
  wire \u_uart.u_reg.ctrl_tx_wd ;
  wire \u_uart.u_reg.ctrl_we ;
  wire \u_uart.u_reg.devmode_i ;
  wire [3:0] \u_uart.u_reg.fifo_ctrl_flds_we ;
  wire \u_uart.u_reg.fifo_ctrl_qe ;
  wire [2:0] \u_uart.u_reg.fifo_ctrl_rxilvl_qs ;
  wire [2:0] \u_uart.u_reg.fifo_ctrl_rxilvl_wd ;
  wire \u_uart.u_reg.fifo_ctrl_rxrst_wd ;
  wire [2:0] \u_uart.u_reg.fifo_ctrl_txilvl_qs ;
  wire [2:0] \u_uart.u_reg.fifo_ctrl_txilvl_wd ;
  wire \u_uart.u_reg.fifo_ctrl_txrst_wd ;
  wire \u_uart.u_reg.fifo_ctrl_we ;
  wire [7:0] \u_uart.u_reg.fifo_status_rxlvl_qs ;
  wire [7:0] \u_uart.u_reg.fifo_status_txlvl_qs ;
  wire [71:0] \u_uart.u_reg.hw2reg ;
  wire \u_uart.u_reg.intr_enable_rx_break_err_qs ;
  wire \u_uart.u_reg.intr_enable_rx_break_err_wd ;
  wire \u_uart.u_reg.intr_enable_rx_frame_err_qs ;
  wire \u_uart.u_reg.intr_enable_rx_frame_err_wd ;
  wire \u_uart.u_reg.intr_enable_rx_overflow_qs ;
  wire \u_uart.u_reg.intr_enable_rx_overflow_wd ;
  wire \u_uart.u_reg.intr_enable_rx_parity_err_qs ;
  wire \u_uart.u_reg.intr_enable_rx_parity_err_wd ;
  wire \u_uart.u_reg.intr_enable_rx_timeout_qs ;
  wire \u_uart.u_reg.intr_enable_rx_timeout_wd ;
  wire \u_uart.u_reg.intr_enable_rx_watermark_qs ;
  wire \u_uart.u_reg.intr_enable_rx_watermark_wd ;
  wire \u_uart.u_reg.intr_enable_tx_done_qs ;
  wire \u_uart.u_reg.intr_enable_tx_done_wd ;
  wire \u_uart.u_reg.intr_enable_tx_empty_qs ;
  wire \u_uart.u_reg.intr_enable_tx_empty_wd ;
  wire \u_uart.u_reg.intr_enable_tx_watermark_qs ;
  wire \u_uart.u_reg.intr_enable_tx_watermark_wd ;
  wire \u_uart.u_reg.intr_enable_we ;
  wire \u_uart.u_reg.intr_state_rx_break_err_qs ;
  wire \u_uart.u_reg.intr_state_rx_break_err_wd ;
  wire \u_uart.u_reg.intr_state_rx_frame_err_qs ;
  wire \u_uart.u_reg.intr_state_rx_frame_err_wd ;
  wire \u_uart.u_reg.intr_state_rx_overflow_qs ;
  wire \u_uart.u_reg.intr_state_rx_overflow_wd ;
  wire \u_uart.u_reg.intr_state_rx_parity_err_qs ;
  wire \u_uart.u_reg.intr_state_rx_parity_err_wd ;
  wire \u_uart.u_reg.intr_state_rx_timeout_qs ;
  wire \u_uart.u_reg.intr_state_rx_timeout_wd ;
  wire \u_uart.u_reg.intr_state_rx_watermark_qs ;
  wire \u_uart.u_reg.intr_state_tx_done_qs ;
  wire \u_uart.u_reg.intr_state_tx_done_wd ;
  wire \u_uart.u_reg.intr_state_tx_empty_qs ;
  wire \u_uart.u_reg.intr_state_tx_watermark_qs ;
  wire \u_uart.u_reg.intr_state_we ;
  wire [8:0] \u_uart.u_reg.intr_test_flds_we ;
  wire \u_uart.u_reg.intr_test_qe ;
  wire \u_uart.u_reg.intr_test_rx_break_err_wd ;
  wire \u_uart.u_reg.intr_test_rx_frame_err_wd ;
  wire \u_uart.u_reg.intr_test_rx_overflow_wd ;
  wire \u_uart.u_reg.intr_test_rx_parity_err_wd ;
  wire \u_uart.u_reg.intr_test_rx_timeout_wd ;
  wire \u_uart.u_reg.intr_test_rx_watermark_wd ;
  wire \u_uart.u_reg.intr_test_tx_done_wd ;
  wire \u_uart.u_reg.intr_test_tx_empty_wd ;
  wire \u_uart.u_reg.intr_test_tx_watermark_wd ;
  wire \u_uart.u_reg.intr_test_we ;
  wire \u_uart.u_reg.ovrd_txen_qs ;
  wire \u_uart.u_reg.ovrd_txen_wd ;
  wire \u_uart.u_reg.ovrd_txval_qs ;
  wire \u_uart.u_reg.ovrd_txval_wd ;
  wire \u_uart.u_reg.ovrd_we ;
  wire [7:0] \u_uart.u_reg.rdata_qs ;
  wire \u_uart.u_reg.rdata_re ;
  wire [131:0] \u_uart.u_reg.reg2hw ;
  wire [5:0] \u_uart.u_reg.reg_addr ;
  wire [3:0] \u_uart.u_reg.reg_be ;
  wire \u_uart.u_reg.reg_busy ;
  wire \u_uart.u_reg.reg_error ;
  wire [31:0] \u_uart.u_reg.reg_rdata ;
  wire [31:0] \u_uart.u_reg.reg_rdata_next ;
  wire \u_uart.u_reg.reg_re ;
  wire [31:0] \u_uart.u_reg.reg_wdata ;
  wire \u_uart.u_reg.reg_we ;
  wire \u_uart.u_reg.rst_ni ;
  wire \u_uart.u_reg.shadow_busy ;
  wire \u_uart.u_reg.status_re ;
  wire \u_uart.u_reg.status_rxempty_qs ;
  wire \u_uart.u_reg.status_rxfull_qs ;
  wire \u_uart.u_reg.status_rxidle_qs ;
  wire \u_uart.u_reg.status_txempty_qs ;
  wire \u_uart.u_reg.status_txfull_qs ;
  wire \u_uart.u_reg.status_txidle_qs ;
  wire \u_uart.u_reg.timeout_ctrl_en_qs ;
  wire \u_uart.u_reg.timeout_ctrl_en_wd ;
  wire [23:0] \u_uart.u_reg.timeout_ctrl_val_qs ;
  wire [23:0] \u_uart.u_reg.timeout_ctrl_val_wd ;
  wire \u_uart.u_reg.timeout_ctrl_we ;
  wire [108:0] \u_uart.u_reg.tl_i ;
  wire [65:0] \u_uart.u_reg.tl_o ;
  wire [65:0] \u_uart.u_reg.tl_o_pre ;
  wire [65:0] \u_uart.u_reg.tl_reg_d2h ;
  wire [108:0] \u_uart.u_reg.tl_reg_h2d ;
  wire \u_uart.u_reg.u_alert_test.d ;
  wire \u_uart.u_reg.u_alert_test.ds ;
  wire \u_uart.u_reg.u_alert_test.q ;
  wire \u_uart.u_reg.u_alert_test.qe ;
  wire \u_uart.u_reg.u_alert_test.qre ;
  wire \u_uart.u_reg.u_alert_test.qs ;
  wire \u_uart.u_reg.u_alert_test.re ;
  wire \u_uart.u_reg.u_alert_test.wd ;
  wire \u_uart.u_reg.u_alert_test.we ;
  wire \u_uart.u_reg.u_ctrl_llpbk.clk_i ;
  wire \u_uart.u_reg.u_ctrl_llpbk.d ;
  wire \u_uart.u_reg.u_ctrl_llpbk.de ;
  reg \u_uart.u_reg.u_ctrl_llpbk.q ;
  wire \u_uart.u_reg.u_ctrl_llpbk.qe ;
  wire \u_uart.u_reg.u_ctrl_llpbk.qs ;
  wire \u_uart.u_reg.u_ctrl_llpbk.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wd ;
  wire \u_uart.u_reg.u_ctrl_llpbk.we ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_data ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_nco.clk_i ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.d ;
  wire \u_uart.u_reg.u_ctrl_nco.de ;
  reg [15:0] \u_uart.u_reg.u_ctrl_nco.q ;
  wire \u_uart.u_reg.u_ctrl_nco.qe ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.qs ;
  wire \u_uart.u_reg.u_ctrl_nco.rst_ni ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wd ;
  wire \u_uart.u_reg.u_ctrl_nco.we ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wr_data ;
  wire \u_uart.u_reg.u_ctrl_nco.wr_en ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.de ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.gen_w.unused_q ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.q ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.we ;
  wire [15:0] \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_nf.clk_i ;
  wire \u_uart.u_reg.u_ctrl_nf.d ;
  wire \u_uart.u_reg.u_ctrl_nf.de ;
  reg \u_uart.u_reg.u_ctrl_nf.q ;
  wire \u_uart.u_reg.u_ctrl_nf.qe ;
  wire \u_uart.u_reg.u_ctrl_nf.qs ;
  wire \u_uart.u_reg.u_ctrl_nf.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_nf.wd ;
  wire \u_uart.u_reg.u_ctrl_nf.we ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_data ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_parity_en.clk_i ;
  wire \u_uart.u_reg.u_ctrl_parity_en.d ;
  wire \u_uart.u_reg.u_ctrl_parity_en.de ;
  reg \u_uart.u_reg.u_ctrl_parity_en.q ;
  wire \u_uart.u_reg.u_ctrl_parity_en.qe ;
  wire \u_uart.u_reg.u_ctrl_parity_en.qs ;
  wire \u_uart.u_reg.u_ctrl_parity_en.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wd ;
  wire \u_uart.u_reg.u_ctrl_parity_en.we ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_data ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.clk_i ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.d ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.de ;
  reg \u_uart.u_reg.u_ctrl_parity_odd.q ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.qe ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.qs ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wd ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.we ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_data ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_rx.clk_i ;
  wire \u_uart.u_reg.u_ctrl_rx.d ;
  wire \u_uart.u_reg.u_ctrl_rx.de ;
  reg \u_uart.u_reg.u_ctrl_rx.q ;
  wire \u_uart.u_reg.u_ctrl_rx.qe ;
  wire \u_uart.u_reg.u_ctrl_rx.qs ;
  wire \u_uart.u_reg.u_ctrl_rx.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_rx.wd ;
  wire \u_uart.u_reg.u_ctrl_rx.we ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_data ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.clk_i ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.d ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.de ;
  reg [1:0] \u_uart.u_reg.u_ctrl_rxblvl.q ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.qe ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.qs ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.rst_ni ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wd ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.we ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wr_data ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.wr_en ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.de ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.gen_w.unused_q ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.q ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.we ;
  wire [1:0] \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_slpbk.clk_i ;
  wire \u_uart.u_reg.u_ctrl_slpbk.d ;
  wire \u_uart.u_reg.u_ctrl_slpbk.de ;
  reg \u_uart.u_reg.u_ctrl_slpbk.q ;
  wire \u_uart.u_reg.u_ctrl_slpbk.qe ;
  wire \u_uart.u_reg.u_ctrl_slpbk.qs ;
  wire \u_uart.u_reg.u_ctrl_slpbk.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wd ;
  wire \u_uart.u_reg.u_ctrl_slpbk.we ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_data ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ctrl_tx.clk_i ;
  wire \u_uart.u_reg.u_ctrl_tx.d ;
  wire \u_uart.u_reg.u_ctrl_tx.de ;
  reg \u_uart.u_reg.u_ctrl_tx.q ;
  wire \u_uart.u_reg.u_ctrl_tx.qe ;
  wire \u_uart.u_reg.u_ctrl_tx.qs ;
  wire \u_uart.u_reg.u_ctrl_tx.rst_ni ;
  wire \u_uart.u_reg.u_ctrl_tx.wd ;
  wire \u_uart.u_reg.u_ctrl_tx.we ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_data ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_fifo_ctrl0_qe.clk_i ;
  wire \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  reg \u_uart.u_reg.u_fifo_ctrl0_qe.q_o ;
  wire \u_uart.u_reg.u_fifo_ctrl0_qe.rst_ni ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.clk_i ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.de ;
  reg [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.qe ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.qs ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.rst_ni ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.we ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.de ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.gen_w.unused_q ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.q ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.we ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.clk_i ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.de ;
  reg \u_uart.u_reg.u_fifo_ctrl_rxrst.q ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.qe ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.qs ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.rst_ni ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.we ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.clk_i ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.de ;
  reg [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.qe ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.qs ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.rst_ni ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.we ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.de ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.gen_w.unused_q ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.q ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.we ;
  wire [2:0] \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.clk_i ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.de ;
  reg \u_uart.u_reg.u_fifo_ctrl_txrst.q ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.qe ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.qs ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.rst_ni ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.we ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.wr_en ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_rxlvl.d ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_rxlvl.ds ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_rxlvl.q ;
  wire \u_uart.u_reg.u_fifo_status_rxlvl.qe ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_rxlvl.qs ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_rxlvl.wd ;
  wire \u_uart.u_reg.u_fifo_status_rxlvl.we ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_txlvl.d ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_txlvl.ds ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_txlvl.q ;
  wire \u_uart.u_reg.u_fifo_status_txlvl.qe ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_txlvl.qs ;
  wire [7:0] \u_uart.u_reg.u_fifo_status_txlvl.wd ;
  wire \u_uart.u_reg.u_fifo_status_txlvl.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.de ;
  reg \u_uart.u_reg.u_intr_enable_rx_break_err.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.qe ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.qs ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.de ;
  reg \u_uart.u_reg.u_intr_enable_rx_frame_err.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.qe ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.qs ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.de ;
  reg \u_uart.u_reg.u_intr_enable_rx_overflow.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.qe ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.qs ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.de ;
  reg \u_uart.u_reg.u_intr_enable_rx_parity_err.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.qe ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.qs ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.de ;
  reg \u_uart.u_reg.u_intr_enable_rx_timeout.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.qe ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.qs ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.de ;
  reg \u_uart.u_reg.u_intr_enable_rx_watermark.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.qe ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.qs ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.d ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.de ;
  reg \u_uart.u_reg.u_intr_enable_tx_done.q ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.qe ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.qs ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wd ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.we ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.d ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.de ;
  reg \u_uart.u_reg.u_intr_enable_tx_empty.q ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.qe ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.qs ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wd ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.we ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.clk_i ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.d ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.de ;
  reg \u_uart.u_reg.u_intr_enable_tx_watermark.q ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.qe ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.qs ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.rst_ni ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wd ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.we ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.clk_i ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.d ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.de ;
  reg \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.qe ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.qs ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.we ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.clk_i ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.d ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.de ;
  reg \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.qe ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.qs ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.we ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.clk_i ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.d ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.de ;
  reg \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.qe ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.qs ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.we ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.clk_i ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.d ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.de ;
  reg \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.qe ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.qs ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.we ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.clk_i ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.d ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.de ;
  reg \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.qe ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.qs ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.we ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.clk_i ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.de ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.ds ;
  reg \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.qe ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.qs ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.we ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.gen_ro.unused_q ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.gen_ro.unused_wd ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.gen_ro.unused_we ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_tx_done.clk_i ;
  wire \u_uart.u_reg.u_intr_state_tx_done.d ;
  wire \u_uart.u_reg.u_intr_state_tx_done.de ;
  reg \u_uart.u_reg.u_intr_state_tx_done.q ;
  wire \u_uart.u_reg.u_intr_state_tx_done.qe ;
  wire \u_uart.u_reg.u_intr_state_tx_done.qs ;
  wire \u_uart.u_reg.u_intr_state_tx_done.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wd ;
  wire \u_uart.u_reg.u_intr_state_tx_done.we ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_data ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.clk_i ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.d ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.de ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.ds ;
  reg \u_uart.u_reg.u_intr_state_tx_empty.q ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.qe ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.qs ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wd ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.we ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_data ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.gen_ro.unused_q ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.gen_ro.unused_wd ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.gen_ro.unused_we ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.clk_i ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.de ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.ds ;
  reg \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.qe ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.qs ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.rst_ni ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wd ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.we ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_data ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.gen_ro.unused_q ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.gen_ro.unused_wd ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.gen_ro.unused_we ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.d ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.ds ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.q ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.qe ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.qre ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.qs ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.re ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.wd ;
  wire \u_uart.u_reg.u_intr_test_rx_break_err.we ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.d ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.ds ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.q ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.qe ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.qre ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.qs ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.re ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.wd ;
  wire \u_uart.u_reg.u_intr_test_rx_frame_err.we ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.d ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.ds ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.q ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.qe ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.qre ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.qs ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.re ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.wd ;
  wire \u_uart.u_reg.u_intr_test_rx_overflow.we ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.d ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.ds ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.q ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.qe ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.qre ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.qs ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.re ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.wd ;
  wire \u_uart.u_reg.u_intr_test_rx_parity_err.we ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.d ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.ds ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.q ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.qe ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.qre ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.qs ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.re ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.wd ;
  wire \u_uart.u_reg.u_intr_test_rx_timeout.we ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.d ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.ds ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.q ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.qe ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.qre ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.qs ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.re ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.wd ;
  wire \u_uart.u_reg.u_intr_test_rx_watermark.we ;
  wire \u_uart.u_reg.u_intr_test_tx_done.d ;
  wire \u_uart.u_reg.u_intr_test_tx_done.ds ;
  wire \u_uart.u_reg.u_intr_test_tx_done.q ;
  wire \u_uart.u_reg.u_intr_test_tx_done.qe ;
  wire \u_uart.u_reg.u_intr_test_tx_done.qre ;
  wire \u_uart.u_reg.u_intr_test_tx_done.qs ;
  wire \u_uart.u_reg.u_intr_test_tx_done.re ;
  wire \u_uart.u_reg.u_intr_test_tx_done.wd ;
  wire \u_uart.u_reg.u_intr_test_tx_done.we ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.d ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.ds ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.q ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.qe ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.qre ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.qs ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.re ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.wd ;
  wire \u_uart.u_reg.u_intr_test_tx_empty.we ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.d ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.ds ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.q ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.qe ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.qre ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.qs ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.re ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.wd ;
  wire \u_uart.u_reg.u_intr_test_tx_watermark.we ;
  wire \u_uart.u_reg.u_ovrd_txen.clk_i ;
  wire \u_uart.u_reg.u_ovrd_txen.d ;
  wire \u_uart.u_reg.u_ovrd_txen.de ;
  reg \u_uart.u_reg.u_ovrd_txen.q ;
  wire \u_uart.u_reg.u_ovrd_txen.qe ;
  wire \u_uart.u_reg.u_ovrd_txen.qs ;
  wire \u_uart.u_reg.u_ovrd_txen.rst_ni ;
  wire \u_uart.u_reg.u_ovrd_txen.wd ;
  wire \u_uart.u_reg.u_ovrd_txen.we ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_data ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_ovrd_txval.clk_i ;
  wire \u_uart.u_reg.u_ovrd_txval.d ;
  wire \u_uart.u_reg.u_ovrd_txval.de ;
  reg \u_uart.u_reg.u_ovrd_txval.q ;
  wire \u_uart.u_reg.u_ovrd_txval.qe ;
  wire \u_uart.u_reg.u_ovrd_txval.qs ;
  wire \u_uart.u_reg.u_ovrd_txval.rst_ni ;
  wire \u_uart.u_reg.u_ovrd_txval.wd ;
  wire \u_uart.u_reg.u_ovrd_txval.we ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_data ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.wr_en ;
  wire [7:0] \u_uart.u_reg.u_rdata.d ;
  wire [7:0] \u_uart.u_reg.u_rdata.ds ;
  wire [7:0] \u_uart.u_reg.u_rdata.q ;
  wire \u_uart.u_reg.u_rdata.qe ;
  wire \u_uart.u_reg.u_rdata.qre ;
  wire [7:0] \u_uart.u_reg.u_rdata.qs ;
  wire \u_uart.u_reg.u_rdata.re ;
  wire [7:0] \u_uart.u_reg.u_rdata.wd ;
  wire \u_uart.u_reg.u_rdata.we ;
  wire \u_uart.u_reg.u_reg_if.a_ack ;
  wire \u_uart.u_reg.u_reg_if.addr_align_err ;
  wire [5:0] \u_uart.u_reg.u_reg_if.addr_o ;
  wire [3:0] \u_uart.u_reg.u_reg_if.be_o ;
  wire \u_uart.u_reg.u_reg_if.busy_i ;
  wire \u_uart.u_reg.u_reg_if.clk_i ;
  wire \u_uart.u_reg.u_reg_if.d_ack ;
  wire [3:0] \u_uart.u_reg.u_reg_if.en_ifetch_i ;
  wire \u_uart.u_reg.u_reg_if.err_internal ;
  wire \u_uart.u_reg.u_reg_if.error ;
  wire \u_uart.u_reg.u_reg_if.error_i ;
  reg \u_uart.u_reg.u_reg_if.error_q ;
  wire \u_uart.u_reg.u_reg_if.intg_error ;
  wire \u_uart.u_reg.u_reg_if.intg_error_o ;
  reg \u_uart.u_reg.u_reg_if.outstanding_q ;
  wire \u_uart.u_reg.u_reg_if.rd_req ;
  wire [31:0] \u_uart.u_reg.u_reg_if.rdata ;
  wire [31:0] \u_uart.u_reg.u_reg_if.rdata_i ;
  reg [31:0] \u_uart.u_reg.u_reg_if.rdata_q ;
  wire \u_uart.u_reg.u_reg_if.re_o ;
  reg [7:0] \u_uart.u_reg.u_reg_if.reqid_q ;
  reg [1:0] \u_uart.u_reg.u_reg_if.reqsz_q ;
  reg [2:0] \u_uart.u_reg.u_reg_if.rspop_q ;
  wire \u_uart.u_reg.u_reg_if.rst_ni ;
  wire [108:0] \u_uart.u_reg.u_reg_if.tl_i ;
  wire [65:0] \u_uart.u_reg.u_reg_if.tl_o ;
  wire [65:0] \u_uart.u_reg.u_reg_if.tl_o_pre ;
  wire \u_uart.u_reg.u_reg_if.u_err.clk_i ;
  wire [3:0] \u_uart.u_reg.u_reg_if.u_err.mask ;
  wire \u_uart.u_reg.u_reg_if.u_err.op_full ;
  wire \u_uart.u_reg.u_reg_if.u_err.op_get ;
  wire \u_uart.u_reg.u_reg_if.u_err.op_partial ;
  wire \u_uart.u_reg.u_reg_if.u_err.rst_ni ;
  wire [108:0] \u_uart.u_reg.u_reg_if.u_err.tl_i ;
  wire [65:0] \u_uart.u_reg.u_reg_if.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_uart.u_reg.u_reg_if.u_rsp_intg_gen.tl_o ;
  wire [31:0] \u_uart.u_reg.u_reg_if.wdata_o ;
  wire \u_uart.u_reg.u_reg_if.we_o ;
  wire \u_uart.u_reg.u_reg_if.wr_req ;
  wire [65:0] \u_uart.u_reg.u_rsp_intg_gen.tl_i ;
  wire [65:0] \u_uart.u_reg.u_rsp_intg_gen.tl_o ;
  wire \u_uart.u_reg.u_status_rxempty.d ;
  wire \u_uart.u_reg.u_status_rxempty.ds ;
  wire \u_uart.u_reg.u_status_rxempty.q ;
  wire \u_uart.u_reg.u_status_rxempty.qe ;
  wire \u_uart.u_reg.u_status_rxempty.qre ;
  wire \u_uart.u_reg.u_status_rxempty.qs ;
  wire \u_uart.u_reg.u_status_rxempty.re ;
  wire \u_uart.u_reg.u_status_rxempty.wd ;
  wire \u_uart.u_reg.u_status_rxempty.we ;
  wire \u_uart.u_reg.u_status_rxfull.d ;
  wire \u_uart.u_reg.u_status_rxfull.ds ;
  wire \u_uart.u_reg.u_status_rxfull.q ;
  wire \u_uart.u_reg.u_status_rxfull.qe ;
  wire \u_uart.u_reg.u_status_rxfull.qre ;
  wire \u_uart.u_reg.u_status_rxfull.qs ;
  wire \u_uart.u_reg.u_status_rxfull.re ;
  wire \u_uart.u_reg.u_status_rxfull.wd ;
  wire \u_uart.u_reg.u_status_rxfull.we ;
  wire \u_uart.u_reg.u_status_rxidle.d ;
  wire \u_uart.u_reg.u_status_rxidle.ds ;
  wire \u_uart.u_reg.u_status_rxidle.q ;
  wire \u_uart.u_reg.u_status_rxidle.qe ;
  wire \u_uart.u_reg.u_status_rxidle.qre ;
  wire \u_uart.u_reg.u_status_rxidle.qs ;
  wire \u_uart.u_reg.u_status_rxidle.re ;
  wire \u_uart.u_reg.u_status_rxidle.wd ;
  wire \u_uart.u_reg.u_status_rxidle.we ;
  wire \u_uart.u_reg.u_status_txempty.d ;
  wire \u_uart.u_reg.u_status_txempty.ds ;
  wire \u_uart.u_reg.u_status_txempty.q ;
  wire \u_uart.u_reg.u_status_txempty.qe ;
  wire \u_uart.u_reg.u_status_txempty.qre ;
  wire \u_uart.u_reg.u_status_txempty.qs ;
  wire \u_uart.u_reg.u_status_txempty.re ;
  wire \u_uart.u_reg.u_status_txempty.wd ;
  wire \u_uart.u_reg.u_status_txempty.we ;
  wire \u_uart.u_reg.u_status_txfull.d ;
  wire \u_uart.u_reg.u_status_txfull.ds ;
  wire \u_uart.u_reg.u_status_txfull.q ;
  wire \u_uart.u_reg.u_status_txfull.qe ;
  wire \u_uart.u_reg.u_status_txfull.qre ;
  wire \u_uart.u_reg.u_status_txfull.qs ;
  wire \u_uart.u_reg.u_status_txfull.re ;
  wire \u_uart.u_reg.u_status_txfull.wd ;
  wire \u_uart.u_reg.u_status_txfull.we ;
  wire \u_uart.u_reg.u_status_txidle.d ;
  wire \u_uart.u_reg.u_status_txidle.ds ;
  wire \u_uart.u_reg.u_status_txidle.q ;
  wire \u_uart.u_reg.u_status_txidle.qe ;
  wire \u_uart.u_reg.u_status_txidle.qre ;
  wire \u_uart.u_reg.u_status_txidle.qs ;
  wire \u_uart.u_reg.u_status_txidle.re ;
  wire \u_uart.u_reg.u_status_txidle.wd ;
  wire \u_uart.u_reg.u_status_txidle.we ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.clk_i ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.d ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.de ;
  reg \u_uart.u_reg.u_timeout_ctrl_en.q ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.qe ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.qs ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.rst_ni ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wd ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.we ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_data ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.de ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.gen_w.unused_q ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.q ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.we ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.clk_i ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.d ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.de ;
  reg [23:0] \u_uart.u_reg.u_timeout_ctrl_val.q ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.qe ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.qs ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.rst_ni ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wd ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.we ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wr_data ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.wr_en ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.de ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.gen_w.unused_q ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.q ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.we ;
  wire [23:0] \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.wr_en ;
  wire [15:0] \u_uart.u_reg.u_val.d ;
  wire [15:0] \u_uart.u_reg.u_val.ds ;
  wire [15:0] \u_uart.u_reg.u_val.q ;
  wire \u_uart.u_reg.u_val.qe ;
  wire [15:0] \u_uart.u_reg.u_val.qs ;
  wire [15:0] \u_uart.u_reg.u_val.wd ;
  wire \u_uart.u_reg.u_val.we ;
  wire \u_uart.u_reg.u_wdata.clk_i ;
  wire [7:0] \u_uart.u_reg.u_wdata.d ;
  wire \u_uart.u_reg.u_wdata.de ;
  reg [7:0] \u_uart.u_reg.u_wdata.q ;
  wire \u_uart.u_reg.u_wdata.qe ;
  wire [7:0] \u_uart.u_reg.u_wdata.qs ;
  wire \u_uart.u_reg.u_wdata.rst_ni ;
  wire [7:0] \u_uart.u_reg.u_wdata.wd ;
  wire \u_uart.u_reg.u_wdata.we ;
  wire [7:0] \u_uart.u_reg.u_wdata.wr_data ;
  wire \u_uart.u_reg.u_wdata.wr_en ;
  wire [7:0] \u_uart.u_reg.u_wdata.wr_en_data_arb.d ;
  wire \u_uart.u_reg.u_wdata.wr_en_data_arb.de ;
  wire [7:0] \u_uart.u_reg.u_wdata.wr_en_data_arb.gen_w.unused_q ;
  wire [7:0] \u_uart.u_reg.u_wdata.wr_en_data_arb.q ;
  wire [7:0] \u_uart.u_reg.u_wdata.wr_en_data_arb.wd ;
  wire \u_uart.u_reg.u_wdata.wr_en_data_arb.we ;
  wire [7:0] \u_uart.u_reg.u_wdata.wr_en_data_arb.wr_data ;
  wire \u_uart.u_reg.u_wdata.wr_en_data_arb.wr_en ;
  wire \u_uart.u_reg.u_wdata0_qe.clk_i ;
  wire \u_uart.u_reg.u_wdata0_qe.d_i ;
  reg \u_uart.u_reg.u_wdata0_qe.q_o ;
  wire \u_uart.u_reg.u_wdata0_qe.rst_ni ;
  wire [15:0] \u_uart.u_reg.val_qs ;
  wire \u_uart.u_reg.wdata_flds_we ;
  wire \u_uart.u_reg.wdata_qe ;
  wire [7:0] \u_uart.u_reg.wdata_wd ;
  wire \u_uart.u_reg.wdata_we ;
  wire \u_uart.u_reg.wr_err ;
  wire [4:0] \u_uart.u_uart_core.allzero_cnt_d ;
  reg [4:0] \u_uart.u_uart_core.allzero_cnt_q ;
  wire \u_uart.u_uart_core.allzero_err ;
  wire \u_uart.u_uart_core.break_err ;
  reg \u_uart.u_uart_core.break_st_q ;
  wire \u_uart.u_uart_core.clk_i ;
  wire \u_uart.u_uart_core.event_rx_break_err ;
  wire \u_uart.u_uart_core.event_rx_frame_err ;
  wire \u_uart.u_uart_core.event_rx_overflow ;
  wire \u_uart.u_uart_core.event_rx_parity_err ;
  wire \u_uart.u_uart_core.event_rx_timeout ;
  wire \u_uart.u_uart_core.event_rx_watermark ;
  wire \u_uart.u_uart_core.event_tx_done ;
  wire \u_uart.u_uart_core.event_tx_empty ;
  wire \u_uart.u_uart_core.event_tx_watermark ;
  wire [71:0] \u_uart.u_uart_core.hw2reg ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.event_intr_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.g_intr_event.new_event ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_rx_break_err.status ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.event_intr_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.g_intr_event.new_event ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_rx_frame_err.status ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.event_intr_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.g_intr_event.new_event ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_rx_overflow.status ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.event_intr_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.g_intr_event.new_event ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_rx_parity_err.status ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.event_intr_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.g_intr_event.new_event ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_rx_timeout.status ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.event_intr_i ;
  reg \u_uart.u_uart_core.intr_hw_rx_watermark.g_intr_status.test_q ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.g_intr_status.unused_reg2hw ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_rx_watermark.status ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.event_intr_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.g_intr_event.new_event ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_tx_done.status ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.event_intr_i ;
  reg \u_uart.u_uart_core.intr_hw_tx_empty.g_intr_status.test_q ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.g_intr_status.unused_reg2hw ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_tx_empty.status ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.clk_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.event_intr_i ;
  reg \u_uart.u_uart_core.intr_hw_tx_watermark.g_intr_status.test_q ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.g_intr_status.unused_reg2hw ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.hw2reg_intr_state_d_o ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.hw2reg_intr_state_de_o ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_enable_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_state_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_test_q_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_test_qe_i ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.rst_ni ;
  wire \u_uart.u_uart_core.intr_hw_tx_watermark.status ;
  wire \u_uart.u_uart_core.line_loopback ;
  reg [16:0] \u_uart.u_uart_core.nco_sum_q ;
  wire \u_uart.u_uart_core.not_allzero_char ;
  wire \u_uart.u_uart_core.ovrd_tx_en ;
  wire \u_uart.u_uart_core.ovrd_tx_val ;
  wire [131:0] \u_uart.u_uart_core.reg2hw ;
  wire \u_uart.u_uart_core.rst_ni ;
  wire \u_uart.u_uart_core.rx ;
  wire [7:0] \u_uart.u_uart_core.rx_data_o ;
  wire \u_uart.u_uart_core.rx_enable ;
  wire [7:0] \u_uart.u_uart_core.rx_fifo_data ;
  wire [6:0] \u_uart.u_uart_core.rx_fifo_depth ;
  wire \u_uart.u_uart_core.rx_fifo_depth_changed ;
  reg [6:0] \u_uart.u_uart_core.rx_fifo_depth_prev_q ;
  wire \u_uart.u_uart_core.rx_fifo_pop ;
  wire \u_uart.u_uart_core.rx_fifo_rvalid ;
  wire \u_uart.u_uart_core.rx_fifo_wready ;
  wire \u_uart.u_uart_core.rx_fifo_wvalid ;
  wire \u_uart.u_uart_core.rx_in ;
  wire \u_uart.u_uart_core.rx_in_maj ;
  wire \u_uart.u_uart_core.rx_in_mx ;
  wire \u_uart.u_uart_core.rx_pop_i ;
  wire \u_uart.u_uart_core.rx_sync ;
  reg \u_uart.u_uart_core.rx_sync_q1 ;
  reg \u_uart.u_uart_core.rx_sync_q2 ;
  wire \u_uart.u_uart_core.rx_tick_baud ;
  wire [23:0] \u_uart.u_uart_core.rx_timeout_count_d ;
  reg [23:0] \u_uart.u_uart_core.rx_timeout_count_q ;
  wire \u_uart.u_uart_core.rx_uart_idle ;
  reg [15:0] \u_uart.u_uart_core.rx_val_q ;
  wire \u_uart.u_uart_core.rx_valid ;
  wire \u_uart.u_uart_core.rx_valid_o ;
  wire [6:0] \u_uart.u_uart_core.rx_watermark_thresh ;
  wire \u_uart.u_uart_core.rxnf_enable ;
  wire \u_uart.u_uart_core.sync_rx.clk_i ;
  wire \u_uart.u_uart_core.sync_rx.d_i ;
  wire \u_uart.u_uart_core.sync_rx.d_o ;
  wire \u_uart.u_uart_core.sync_rx.intq ;
  wire \u_uart.u_uart_core.sync_rx.q_o ;
  wire \u_uart.u_uart_core.sync_rx.rst_ni ;
  wire \u_uart.u_uart_core.sync_rx.u_sync_1.clk_i ;
  wire \u_uart.u_uart_core.sync_rx.u_sync_1.d_i ;
  reg \u_uart.u_uart_core.sync_rx.u_sync_1.q_o ;
  wire \u_uart.u_uart_core.sync_rx.u_sync_1.rst_ni ;
  wire \u_uart.u_uart_core.sync_rx.u_sync_2.clk_i ;
  wire \u_uart.u_uart_core.sync_rx.u_sync_2.d_i ;
  reg \u_uart.u_uart_core.sync_rx.u_sync_2.q_o ;
  wire \u_uart.u_uart_core.sync_rx.u_sync_2.rst_ni ;
  wire \u_uart.u_uart_core.sync_rx.unused_sig ;
  wire \u_uart.u_uart_core.sys_loopback ;
  wire \u_uart.u_uart_core.tick_baud_x16 ;
  wire \u_uart.u_uart_core.tx ;
  wire \u_uart.u_uart_core.tx_enable ;
  wire [7:0] \u_uart.u_uart_core.tx_fifo_data ;
  wire [5:0] \u_uart.u_uart_core.tx_fifo_depth ;
  wire \u_uart.u_uart_core.tx_fifo_rready ;
  wire \u_uart.u_uart_core.tx_fifo_rvalid ;
  wire \u_uart.u_uart_core.tx_fifo_wready ;
  wire \u_uart.u_uart_core.tx_out ;
  reg \u_uart.u_uart_core.tx_out_q ;
  wire \u_uart.u_uart_core.tx_uart_idle ;
  reg \u_uart.u_uart_core.tx_uart_idle_q ;
  wire [5:0] \u_uart.u_uart_core.tx_watermark_thresh ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.clk_i ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.clr_i ;
  wire [6:0] \u_uart.u_uart_core.u_uart_rxfifo.depth_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.err_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.full_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.empty ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_empty ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [5:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_rptr ;
  wire [5:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_wptr ;
  wire [7:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.rdata_int ;
  reg [511:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage ;
  wire [7:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage_rdata ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.clk_i ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.clr_i ;
  wire [6:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.depth_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.empty_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.err_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.full_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  wire [5:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_o ;
  reg [6:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set ;
  wire [6:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rst_ni ;
  wire [5:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_o ;
  reg [6:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set ;
  wire [6:0] \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt ;
  reg \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.under_rst ;
  wire [7:0] \u_uart.u_uart_core.u_uart_rxfifo.rdata_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.rready_i ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.rst_ni ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.rvalid_o ;
  wire [7:0] \u_uart.u_uart_core.u_uart_rxfifo.wdata_i ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.wready_o ;
  wire \u_uart.u_uart_core.u_uart_rxfifo.wvalid_i ;
  wire \u_uart.u_uart_core.u_uart_txfifo.clk_i ;
  wire \u_uart.u_uart_core.u_uart_txfifo.clr_i ;
  wire [5:0] \u_uart.u_uart_core.u_uart_txfifo.depth_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.err_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.full_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.empty ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_empty ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_incr_rptr ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_incr_wptr ;
  wire [4:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_rptr ;
  wire [4:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_wptr ;
  wire [7:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.rdata_int ;
  reg [255:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage ;
  wire [7:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage_rdata ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.clk_i ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.clr_i ;
  wire [5:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.depth_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.empty_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.err_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.full_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  wire [4:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_o ;
  reg [5:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set ;
  wire [5:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rst_ni ;
  wire [4:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_o ;
  reg [5:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb ;
  wire \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set ;
  wire [5:0] \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt ;
  reg \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.under_rst ;
  wire [7:0] \u_uart.u_uart_core.u_uart_txfifo.rdata_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.rready_i ;
  wire \u_uart.u_uart_core.u_uart_txfifo.rst_ni ;
  wire \u_uart.u_uart_core.u_uart_txfifo.rvalid_o ;
  wire [7:0] \u_uart.u_uart_core.u_uart_txfifo.wdata_i ;
  wire \u_uart.u_uart_core.u_uart_txfifo.wready_o ;
  wire \u_uart.u_uart_core.u_uart_txfifo.wvalid_i ;
  wire [2:0] \u_uart.u_uart_core.uart_fifo_rxilvl ;
  wire \u_uart.u_uart_core.uart_fifo_rxrst ;
  wire [2:0] \u_uart.u_uart_core.uart_fifo_txilvl ;
  wire \u_uart.u_uart_core.uart_fifo_txrst ;
  wire [7:0] \u_uart.u_uart_core.uart_rdata ;
  wire [3:0] \u_uart.u_uart_core.uart_rx.baud_div_d ;
  reg [3:0] \u_uart.u_uart_core.uart_rx.baud_div_q ;
  wire [3:0] \u_uart.u_uart_core.uart_rx.bit_cnt_d ;
  reg [3:0] \u_uart.u_uart_core.uart_rx.bit_cnt_q ;
  wire \u_uart.u_uart_core.uart_rx.clk_i ;
  wire \u_uart.u_uart_core.uart_rx.frame_err ;
  wire \u_uart.u_uart_core.uart_rx.idle ;
  wire \u_uart.u_uart_core.uart_rx.idle_d ;
  reg \u_uart.u_uart_core.uart_rx.idle_q ;
  wire \u_uart.u_uart_core.uart_rx.parity_enable ;
  wire \u_uart.u_uart_core.uart_rx.parity_odd ;
  wire \u_uart.u_uart_core.uart_rx.rst_ni ;
  wire \u_uart.u_uart_core.uart_rx.rx ;
  wire [7:0] \u_uart.u_uart_core.uart_rx.rx_data ;
  wire \u_uart.u_uart_core.uart_rx.rx_enable ;
  wire \u_uart.u_uart_core.uart_rx.rx_parity_err ;
  wire \u_uart.u_uart_core.uart_rx.rx_valid ;
  reg \u_uart.u_uart_core.uart_rx.rx_valid_q ;
  wire [10:0] \u_uart.u_uart_core.uart_rx.sreg_d ;
  reg [10:0] \u_uart.u_uart_core.uart_rx.sreg_q ;
  wire \u_uart.u_uart_core.uart_rx.tick_baud ;
  wire \u_uart.u_uart_core.uart_rx.tick_baud_d ;
  reg \u_uart.u_uart_core.uart_rx.tick_baud_q ;
  wire \u_uart.u_uart_core.uart_rx.tick_baud_x16 ;
  wire \u_uart.u_uart_core.uart_rxto_en ;
  wire [23:0] \u_uart.u_uart_core.uart_rxto_val ;
  reg [3:0] \u_uart.u_uart_core.uart_tx.baud_div_q ;
  wire [3:0] \u_uart.u_uart_core.uart_tx.bit_cnt_d ;
  reg [3:0] \u_uart.u_uart_core.uart_tx.bit_cnt_q ;
  wire \u_uart.u_uart_core.uart_tx.clk_i ;
  wire \u_uart.u_uart_core.uart_tx.idle ;
  wire \u_uart.u_uart_core.uart_tx.parity_enable ;
  wire \u_uart.u_uart_core.uart_tx.rst_ni ;
  wire [10:0] \u_uart.u_uart_core.uart_tx.sreg_d ;
  reg [10:0] \u_uart.u_uart_core.uart_tx.sreg_q ;
  reg \u_uart.u_uart_core.uart_tx.tick_baud_q ;
  wire \u_uart.u_uart_core.uart_tx.tick_baud_x16 ;
  wire \u_uart.u_uart_core.uart_tx.tx ;
  wire \u_uart.u_uart_core.uart_tx.tx_d ;
  wire \u_uart.u_uart_core.uart_tx.tx_enable ;
  reg \u_uart.u_uart_core.uart_tx.tx_q ;
  wire \u_uart.u_uart_core.uart_tx.wr ;
  wire [7:0] \u_uart.u_uart_core.uart_tx.wr_data ;
  wire \u_uart.u_uart_core.uart_tx.wr_parity ;
  wire \u_uart.valid_i ;
  wire [31:0] \u_uart.wdata_o ;
  wire \u_uart.we_o ;
  wire [31:0] uart_addr;
  wire [3:0] uart_be;
  wire uart_err;
  wire uart_gnt;
  wire [31:0] \uart_host_adapter.addr_i ;
  wire [3:0] \uart_host_adapter.be_i ;
  wire \uart_host_adapter.clk_i ;
  wire \uart_host_adapter.err_o ;
  reg \uart_host_adapter.g_multiple_reqs.source_q ;
  wire \uart_host_adapter.gnt_o ;
  wire [3:0] \uart_host_adapter.instr_type_i ;
  wire \uart_host_adapter.intg_err ;
  wire \uart_host_adapter.intg_err_o ;
  wire \uart_host_adapter.intg_err_q ;
  wire [6:0] \uart_host_adapter.rdata_intg_o ;
  wire [31:0] \uart_host_adapter.rdata_o ;
  wire \uart_host_adapter.req_i ;
  wire \uart_host_adapter.rst_ni ;
  wire [3:0] \uart_host_adapter.tl_be ;
  wire [65:0] \uart_host_adapter.tl_i ;
  wire [108:0] \uart_host_adapter.tl_o ;
  wire [108:0] \uart_host_adapter.tl_out ;
  wire [7:0] \uart_host_adapter.tl_source ;
  wire [6:0] \uart_host_adapter.u_cmd_intg_gen.cmd_intg ;
  wire [31:0] \uart_host_adapter.u_cmd_intg_gen.data_final ;
  wire [6:0] \uart_host_adapter.u_cmd_intg_gen.data_intg ;
  wire [108:0] \uart_host_adapter.u_cmd_intg_gen.tl_i ;
  wire [108:0] \uart_host_adapter.u_cmd_intg_gen.tl_o ;
  wire \uart_host_adapter.unused_addr_bottom_bits ;
  wire \uart_host_adapter.valid_o ;
  wire [31:0] \uart_host_adapter.wdata_i ;
  wire [6:0] \uart_host_adapter.wdata_intg_i ;
  wire \uart_host_adapter.we_i ;
  wire [31:0] uart_rdata;
  wire uart_req;
  wire uart_rvalid;
  wire [31:0] uart_wdata;
  wire uart_we;
  wire \xbar.clk_i ;
  wire [2:0] \xbar.dev_sel_s1n_6 ;
  wire \xbar.rst_ni ;
  wire [3:0] \xbar.scanmode_i ;
  wire [65:0] \xbar.tl_gpio_i ;
  wire [108:0] \xbar.tl_gpio_o ;
  wire [65:0] \xbar.tl_pwm_i ;
  wire [108:0] \xbar.tl_pwm_o ;
  wire [65:0] \xbar.tl_rv_timer_i ;
  wire [108:0] \xbar.tl_rv_timer_o ;
  wire [329:0] \xbar.tl_s1n_6_ds_d2h ;
  wire [544:0] \xbar.tl_s1n_6_ds_h2d ;
  wire [65:0] \xbar.tl_s1n_6_us_d2h ;
  wire [108:0] \xbar.tl_s1n_6_us_h2d ;
  wire [65:0] \xbar.tl_spi_host_i ;
  wire [108:0] \xbar.tl_spi_host_o ;
  wire [108:0] \xbar.tl_uart_host_i ;
  wire [65:0] \xbar.tl_uart_host_o ;
  wire [65:0] \xbar.tl_uart_i ;
  wire [108:0] \xbar.tl_uart_o ;
  wire \xbar.u_s1n_6.accept_t_req ;
  wire \xbar.u_s1n_6.accept_t_rsp ;
  wire [22:0] \xbar.u_s1n_6.blanked_auser ;
  wire \xbar.u_s1n_6.clk_i ;
  wire [2:0] \xbar.u_s1n_6.dev_select_i ;
  reg [2:0] \xbar.u_s1n_6.dev_select_outstanding ;
  wire [2:0] \xbar.u_s1n_6.dev_select_t ;
  wire \xbar.u_s1n_6.fifo_h.clk_i ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.clk_i ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.clr_i ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.depth_o ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.err_o ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.full_o ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.gen_passthru_fifo.unused_clr ;
  wire [109:0] \xbar.u_s1n_6.fifo_h.reqfifo.rdata_o ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.rready_i ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.rst_ni ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.rvalid_o ;
  wire [109:0] \xbar.u_s1n_6.fifo_h.reqfifo.wdata_i ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.wready_o ;
  wire \xbar.u_s1n_6.fifo_h.reqfifo.wvalid_i ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.clk_i ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.clr_i ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.depth_o ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.err_o ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.full_o ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.gen_passthru_fifo.unused_clr ;
  wire [64:0] \xbar.u_s1n_6.fifo_h.rspfifo.rdata_o ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.rready_i ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.rst_ni ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.rvalid_o ;
  wire [64:0] \xbar.u_s1n_6.fifo_h.rspfifo.wdata_i ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.wready_o ;
  wire \xbar.u_s1n_6.fifo_h.rspfifo.wvalid_i ;
  wire \xbar.u_s1n_6.fifo_h.rst_ni ;
  wire [2:0] \xbar.u_s1n_6.fifo_h.spare_req_i ;
  wire [2:0] \xbar.u_s1n_6.fifo_h.spare_req_o ;
  wire \xbar.u_s1n_6.fifo_h.spare_rsp_i ;
  wire \xbar.u_s1n_6.fifo_h.spare_rsp_o ;
  wire [65:0] \xbar.u_s1n_6.fifo_h.tl_d_i ;
  wire [108:0] \xbar.u_s1n_6.fifo_h.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.fifo_h.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.fifo_h.tl_h_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo.unused_clr ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo.unused_clr ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rvalid_o ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_req_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_req_o ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_rsp_i ;
  wire \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_rsp_o ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_d_i ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_h_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo.unused_clr ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo.unused_clr ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rvalid_o ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_req_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_req_o ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_rsp_i ;
  wire \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_rsp_o ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_d_i ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_h_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.gen_passthru_fifo.unused_clr ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.gen_passthru_fifo.unused_clr ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rvalid_o ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_req_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_req_o ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_rsp_i ;
  wire \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_rsp_o ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_d_i ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_h_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.gen_passthru_fifo.unused_clr ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.gen_passthru_fifo.unused_clr ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rvalid_o ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_req_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_req_o ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_rsp_i ;
  wire \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_rsp_o ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_d_i ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_h_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.gen_passthru_fifo.unused_clr ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o ;
  wire [107:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.clk_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.clr_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.depth_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.err_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.full_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.gen_passthru_fifo.unused_clr ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rready_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rvalid_o ;
  wire [64:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.wdata_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.wready_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.wvalid_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rst_ni ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_req_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_req_o ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_rsp_i ;
  wire \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_rsp_o ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_d_i ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_h_o ;
  wire \xbar.u_s1n_6.gen_err_resp.err_resp.clk_i ;
  reg [3:0] \xbar.u_s1n_6.gen_err_resp.err_resp.err_instr_type ;
  reg [2:0] \xbar.u_s1n_6.gen_err_resp.err_resp.err_opcode ;
  reg \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending ;
  reg [1:0] \xbar.u_s1n_6.gen_err_resp.err_resp.err_size ;
  reg [7:0] \xbar.u_s1n_6.gen_err_resp.err_resp.err_source ;
  wire \xbar.u_s1n_6.gen_err_resp.err_resp.rst_ni ;
  wire [108:0] \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o ;
  wire [65:0] \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int ;
  wire [65:0] \xbar.u_s1n_6.gen_err_resp.err_resp.u_intg_gen.tl_i ;
  wire [65:0] \xbar.u_s1n_6.gen_err_resp.err_resp.u_intg_gen.tl_o ;
  wire \xbar.u_s1n_6.gen_u_o[0].dev_select ;
  wire \xbar.u_s1n_6.gen_u_o[1].dev_select ;
  wire \xbar.u_s1n_6.gen_u_o[2].dev_select ;
  wire \xbar.u_s1n_6.gen_u_o[3].dev_select ;
  wire \xbar.u_s1n_6.gen_u_o[4].dev_select ;
  wire \xbar.u_s1n_6.hfifo_reqready ;
  wire \xbar.u_s1n_6.hold_all_requests ;
  reg [8:0] \xbar.u_s1n_6.num_req_outstanding ;
  wire \xbar.u_s1n_6.rst_ni ;
  wire [329:0] \xbar.u_s1n_6.tl_d_i ;
  wire [544:0] \xbar.u_s1n_6.tl_d_o ;
  wire [108:0] \xbar.u_s1n_6.tl_h_i ;
  wire [65:0] \xbar.u_s1n_6.tl_h_o ;
  wire [65:0] \xbar.u_s1n_6.tl_t_i ;
  wire [108:0] \xbar.u_s1n_6.tl_t_o ;
  wire [65:0] \xbar.u_s1n_6.tl_t_p ;
  wire [395:0] \xbar.u_s1n_6.tl_u_i ;
  wire [653:0] \xbar.u_s1n_6.tl_u_o ;
  wire \xbar.unused_scanmode ;
  assign \u_uart.u_reg.u_reg_if.a_ack  = \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o  & \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o ;
  assign \$1001y  = \u_uart.u_bridge.req_q  && \uart_host_adapter.gnt_o ;
  assign \$1003y  = \uart_host_adapter.g_multiple_reqs.source_q  + 1'h1;
  assign \u_spi_host.u_spi_host_reg.reg_be  = \u_uart.u_bridge.we_q  ? \u_uart.u_bridge.be_q  : 4'hf;
  assign \$1009y  = & \u_uart.u_bridge.be_q ;
  assign \$1010y  = \$1009y  ? 3'h0 : 3'h1;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105] = \u_uart.u_bridge.we_q  ? \$1010y  : 3'h4;
  assign \$1021y  = \u_uart.u_bridge.addr_q [31:12] == 20'h80000;
  assign \$1023y  = \u_uart.u_bridge.addr_q [31:12] == 20'h80020;
  assign \$1025y  = \u_uart.u_bridge.addr_q [31:12] == 20'h80040;
  assign \$1027y  = \u_uart.u_bridge.addr_q [31:12] == 20'h80060;
  assign \$1029y  = \u_uart.u_bridge.addr_q [31:12] == 20'h80080;
  assign \xbar.u_s1n_6.accept_t_req  = \u_uart.u_bridge.req_q  & \uart_host_adapter.gnt_o ;
  assign \$1043y  = \xbar.u_s1n_6.num_req_outstanding  + 9'h001;
  assign \$1045y  = \xbar.u_s1n_6.num_req_outstanding  - 9'h001;
  assign \$1049y  = | \xbar.u_s1n_6.num_req_outstanding ;
  assign \$1050y  = \xbar.u_s1n_6.dev_select_t  != \xbar.u_s1n_6.dev_select_outstanding ;
  assign \xbar.u_s1n_6.hold_all_requests  = \$1049y  & \$1050y ;
  assign \xbar.u_s1n_6.gen_u_o[0].dev_select  = \$1070y  & \$1071y ;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o  = \u_uart.u_bridge.req_q  & \xbar.u_s1n_6.gen_u_o[0].dev_select ;
  assign \u_uart.u_reg.reg_wdata  = \xbar.u_s1n_6.gen_u_o[0].dev_select  ? \u_uart.u_bridge.wdata_q  : 32'd4294967295;
  assign \xbar.u_s1n_6.gen_u_o[1].dev_select  = \$1076y  & \$1071y ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o  = \u_uart.u_bridge.req_q  & \xbar.u_s1n_6.gen_u_o[1].dev_select ;
  assign \u_pwm.u_reg.reg_wdata  = \xbar.u_s1n_6.gen_u_o[1].dev_select  ? \u_uart.u_bridge.wdata_q  : 32'd4294967295;
  assign \xbar.u_s1n_6.gen_u_o[2].dev_select  = \$1082y  & \$1071y ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o  = \u_uart.u_bridge.req_q  & \xbar.u_s1n_6.gen_u_o[2].dev_select ;
  assign \u_spi_host.u_spi_host_reg.reg_wdata  = \xbar.u_s1n_6.gen_u_o[2].dev_select  ? \u_uart.u_bridge.wdata_q  : 32'd4294967295;
  assign \xbar.u_s1n_6.gen_u_o[3].dev_select  = \$1088y  & \$1071y ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o  = \u_uart.u_bridge.req_q  & \xbar.u_s1n_6.gen_u_o[3].dev_select ;
  assign \u_gpio.u_reg.reg_wdata  = \xbar.u_s1n_6.gen_u_o[3].dev_select  ? \u_uart.u_bridge.wdata_q  : 32'd4294967295;
  assign \xbar.u_s1n_6.gen_u_o[4].dev_select  = \$1094y  & \$1071y ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o  = \u_uart.u_bridge.req_q  & \xbar.u_s1n_6.gen_u_o[4].dev_select ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd  = \xbar.u_s1n_6.gen_u_o[4].dev_select  ? \u_uart.u_bridge.wdata_q  : 32'd4294967295;
  assign \$1070y  = ! \xbar.u_s1n_6.dev_select_t ;
  assign \$1076y  = \xbar.u_s1n_6.dev_select_t  == 3'h1;
  assign \$1082y  = \xbar.u_s1n_6.dev_select_t  == 3'h2;
  assign \$1088y  = \xbar.u_s1n_6.dev_select_t  == 3'h3;
  assign \$1094y  = \xbar.u_s1n_6.dev_select_t  == 3'h4;
  assign \uart_host_adapter.gnt_o  = \u_uart.u_bridge.req_q  & \xbar.u_s1n_6.hfifo_reqready ;
  assign \$1114y  = ! \xbar.u_s1n_6.dev_select_outstanding ;
  assign \$1116y  = \xbar.u_s1n_6.dev_select_outstanding  == 3'h1;
  assign \$1118y  = \xbar.u_s1n_6.dev_select_outstanding  == 3'h2;
  assign \u_uart.u_reg.reg_error  = \u_uart.u_reg.addrmiss  | \u_uart.u_reg.wr_err ;
  assign \$1120y  = \xbar.u_s1n_6.dev_select_outstanding  == 3'h3;
  assign \$1122y  = \xbar.u_s1n_6.dev_select_outstanding  == 3'h4;
  assign \$1124y  = \u_uart.u_reg.u_reg_if.rspop_q  == 3'h1;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [47:16] = \$1124y  ? \u_uart.u_reg.u_reg_if.rdata_q  : 32'd0;
  assign \$1126y  = \u_pwm.u_reg.u_reg_if.rspop_q  == 3'h1;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [47:16] = \$1126y  ? \u_pwm.u_reg.u_reg_if.rdata_q  : 32'd0;
  assign \$1128y  = \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q  == 3'h1;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [47:16] = \$1128y  ? \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q  : 32'd0;
  assign \$1130y  = \u_gpio.u_reg.u_reg_if.rspop_q  == 3'h1;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [47:16] = \$1130y  ? \u_gpio.u_reg.u_reg_if.rdata_q  : 32'd0;
  assign \$1132y  = \u_rv_timer.u_reg.u_reg_if.rspop_q  == 3'h1;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [47:16] = \$1132y  ? \u_rv_timer.u_reg.u_reg_if.rdata_q  : 32'd0;
  assign \$1134y  = \xbar.u_s1n_6.dev_select_t  >= 3'h5;
  assign \$1135y  = \u_uart.u_bridge.req_q  & \$1134y ;
  assign \$1071y  = ~ \xbar.u_s1n_6.hold_all_requests ;
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_i [108] = \$1135y  & \$1071y ;
  assign \$1143y  = \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_i [108] && \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0];
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] = ~ \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending ;
  assign \$1155y  = 4'h6 == \xbar.u_s1n_6.gen_err_resp.err_resp.err_instr_type ;
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [47:16] = \$1155y  ? 32'd0 : 32'd4294967295;
  assign \$1158y  = \xbar.u_s1n_6.gen_err_resp.err_resp.err_opcode  == 3'h4;
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [64:62] = \$1158y  ? 3'h1 : 3'h0;
  assign \u_pwm.u_reg.u_reg_if.a_ack  = \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o  & \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o ;
  assign \u_pwm.u_reg.reg_we  = \u_pwm.u_reg.u_reg_if.a_ack  & \$1166y ;
  assign \u_pwm.u_reg.reg_re  = \u_pwm.u_reg.u_reg_if.a_ack  & \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \$1182y  = \u_pwm.u_reg.reg_re  ? 3'h1 : 3'h0;
  assign \$1190y  = \u_pwm.u_reg.reg_error  || \u_pwm.u_reg.reg_we ;
  assign \$1191y  = \$1190y  ? 32'd4294967295 : \u_pwm.u_reg.u_reg_if.rdata_i ;
  assign \$1195y  = \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o  & \u_pwm.u_reg.u_reg_if.busy_i ;
  assign \$1196y  = \u_pwm.u_reg.u_reg_if.outstanding_q  | \$1195y ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  = ~ \$1196y ;
  assign \u_uart.u_reg.u_intr_state_tx_done.qe  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  | \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de ;
  assign \$124y  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de  ? \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d  : \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \$125y  = ~ \u_uart.u_reg.reg_wdata [2];
  assign \$126y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  ? \$125y  : 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_data  = \$124y  & \$126y ;
  assign \u_pwm.u_reg.reg_error  = \u_pwm.u_reg.addrmiss  | \u_pwm.u_reg.wr_err ;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_to_src  = \u_pwm.u_reg.u_cfg_cdc.src_busy_q  && \u_pwm.u_reg.u_cfg_cdc.src_ack ;
  assign \$1297y  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_req  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$1314y  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  assign \u_pwm.u_reg.u_cfg_cdc.src_ack  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._cfg_we , \u_pwm.u_reg.u_cfg_cdc.dst_re_o , \u_pwm.u_reg._cfg_regwen  } = \u_pwm.u_reg.u_cfg_cdc.txn_bits_q  & { \u_pwm.u_reg.u_cfg_cdc.dst_req , \u_pwm.u_reg.u_cfg_cdc.dst_req , \u_pwm.u_reg.u_cfg_cdc.dst_req  };
  assign \u_uart.u_reg.u_intr_state_rx_overflow.qe  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  | \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_to_src  = \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q  && \u_pwm.u_reg.u_pwm_en_cdc.src_ack ;
  assign \$134y  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de  ? \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d  : \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \$135y  = ~ \u_uart.u_reg.reg_wdata [3];
  assign \$1352y  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \$136y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  ? \$135y  : 1'h1;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_req  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$1369y  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_data  = \$134y  & \$136y ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_ack  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._pwm_en_we , \u_pwm.u_reg.u_pwm_en_cdc.dst_re_o , \u_pwm.u_reg._pwm_en_regwen  } = \u_pwm.u_reg.u_pwm_en_cdc.txn_bits_q  & { \u_pwm.u_reg.u_pwm_en_cdc.dst_req , \u_pwm.u_reg.u_pwm_en_cdc.dst_req , \u_pwm.u_reg.u_pwm_en_cdc.dst_req  };
  assign \u_pwm.u_reg.u_invert_cdc.dst_to_src  = \u_pwm.u_reg.u_invert_cdc.src_busy_q  && \u_pwm.u_reg.u_invert_cdc.src_ack ;
  assign \$1407y  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_invert_cdc.dst_req  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$1424y  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_invert_cdc.dst_req ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.qe  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  | \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de ;
  assign \u_pwm.u_reg.u_invert_cdc.src_ack  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._invert_we , \u_pwm.u_reg.u_invert_cdc.dst_re_o , \u_pwm.u_reg._invert_regwen  } = \u_pwm.u_reg.u_invert_cdc.txn_bits_q  & { \u_pwm.u_reg.u_invert_cdc.dst_req , \u_pwm.u_reg.u_invert_cdc.dst_req , \u_pwm.u_reg.u_invert_cdc.dst_req  };
  assign \$144y  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de  ? \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d  : \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_to_src  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q  && \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack ;
  assign \$145y  = ~ \u_uart.u_reg.reg_wdata [4];
  assign \$146y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  ? \$145y  : 1'h1;
  assign \$1462y  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_data  = \$144y  & \$146y ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$1479y  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._pwm_param_0_we , \u_pwm.u_reg.u_pwm_param_0_cdc.dst_re_o , \u_pwm.u_reg._pwm_param_0_regwen  } = \u_pwm.u_reg.u_pwm_param_0_cdc.txn_bits_q  & { \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req , \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req , \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req  };
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_to_src  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q  && \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack ;
  assign \$1517y  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.qe  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  | \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de ;
  assign \$1534y  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  assign \$154y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de  ? \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d  : \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._pwm_param_1_we , \u_pwm.u_reg.u_pwm_param_1_cdc.dst_re_o , \u_pwm.u_reg._pwm_param_1_regwen  } = \u_pwm.u_reg.u_pwm_param_1_cdc.txn_bits_q  & { \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req , \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req , \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req  };
  assign \$155y  = ~ \u_uart.u_reg.reg_wdata [5];
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_to_src  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q  && \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack ;
  assign \$156y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  ? \$155y  : 1'h1;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_data  = \$154y  & \$156y ;
  assign \$1572y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$1589y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._duty_cycle_0_we , \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_re_o , \u_pwm.u_reg._duty_cycle_0_regwen  } = \u_pwm.u_reg.u_duty_cycle_0_cdc.txn_bits_q  & { \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req , \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req , \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req  };
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_to_src  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q  && \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack ;
  assign \$1627y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.qe  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  | \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$164y  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de  ? \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d  : \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \$1644y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  assign \$165y  = ~ \u_uart.u_reg.reg_wdata [6];
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._duty_cycle_1_we , \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_re_o , \u_pwm.u_reg._duty_cycle_1_regwen  } = \u_pwm.u_reg.u_duty_cycle_1_cdc.txn_bits_q  & { \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req , \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req , \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req  };
  assign \$166y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  ? \$165y  : 1'h1;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_to_src  = \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q  && \u_pwm.u_reg.u_blink_param_0_cdc.src_ack ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_data  = \$164y  & \$166y ;
  assign \$1682y  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_req  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$1699y  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_ack  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._blink_param_0_we , \u_pwm.u_reg.u_blink_param_0_cdc.dst_re_o , \u_pwm.u_reg._blink_param_0_regwen  } = \u_pwm.u_reg.u_blink_param_0_cdc.txn_bits_q  & { \u_pwm.u_reg.u_blink_param_0_cdc.dst_req , \u_pwm.u_reg.u_blink_param_0_cdc.dst_req , \u_pwm.u_reg.u_blink_param_0_cdc.dst_req  };
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_to_src  = \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q  && \u_pwm.u_reg.u_blink_param_1_cdc.src_ack ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.qe  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  | \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de ;
  assign \$1737y  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level  ^ \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \$174y  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de  ? \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d  : \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_req  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_level_q  ^ \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \$175y  = ~ \u_uart.u_reg.reg_wdata [7];
  assign \$1754y  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  ^ \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  assign \$176y  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  ? \$175y  : 1'h1;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_ack  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  ^ \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign { \u_pwm.u_reg._blink_param_1_we , \u_pwm.u_reg.u_blink_param_1_cdc.dst_re_o , \u_pwm.u_reg._blink_param_1_regwen  } = \u_pwm.u_reg.u_blink_param_1_cdc.txn_bits_q  & { \u_pwm.u_reg.u_blink_param_1_cdc.dst_req , \u_pwm.u_reg.u_blink_param_1_cdc.dst_req , \u_pwm.u_reg.u_blink_param_1_cdc.dst_req  };
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_data  = \$174y  & \$176y ;
  assign \$1771y  = \u_pwm.u_reg.u_regwen.wr_en_data_arb.we  ? \u_pwm.u_reg.reg_wdata [0] : 1'h1;
  assign \u_pwm.u_reg.u_regwen.wr_data  = \u_pwm.u_reg.u_regwen.q  & \$1771y ;
  assign \u_pwm.u_reg.u_cfg0_qe.d_i  = \u_pwm.u_reg._cfg_we  & \u_pwm.u_reg._cfg_regwen ;
  assign \u_pwm.u_reg.u_pwm_en0_qe.d_i  = \u_pwm.u_reg._pwm_en_we  & \u_pwm.u_reg._pwm_en_regwen ;
  assign \u_pwm.u_reg.u_invert0_qe.d_i  = \u_pwm.u_reg._invert_we  & \u_pwm.u_reg._invert_regwen ;
  assign \u_pwm.u_reg.u_pwm_param0_qe.d_i  = \u_pwm.u_reg._pwm_param_0_we  & \u_pwm.u_reg._pwm_param_0_regwen ;
  assign \u_pwm.u_reg.u_pwm_param1_qe.d_i  = \u_pwm.u_reg._pwm_param_1_we  & \u_pwm.u_reg._pwm_param_1_regwen ;
  assign \u_pwm.u_reg.u_duty_cycle0_qe.d_i  = \u_pwm.u_reg._duty_cycle_0_we  & \u_pwm.u_reg._duty_cycle_0_regwen ;
  assign \u_pwm.u_reg.u_duty_cycle1_qe.d_i  = \u_pwm.u_reg._duty_cycle_1_we  & \u_pwm.u_reg._duty_cycle_1_regwen ;
  assign \u_pwm.u_reg.u_blink_param0_qe.d_i  = \u_pwm.u_reg._blink_param_0_we  & \u_pwm.u_reg._blink_param_0_regwen ;
  assign \u_pwm.u_reg.u_blink_param1_qe.d_i  = \u_pwm.u_reg._blink_param_1_we  & \u_pwm.u_reg._blink_param_1_regwen ;
  assign \$2002y  = \u_pwm.u_reg.reg_re  || \u_pwm.u_reg.reg_we ;
  assign \$2003y  = | \u_gpio.u_reg.addr_hit [9:0];
  assign \$2004y  = ! \$2003y ;
  assign \u_pwm.u_reg.addrmiss  = \$2002y  ? \$2004y  : 1'h0;
  assign \$2014y  = \u_gpio.u_reg.addr_hit [1] & \$2013y ;
  assign \$2015y  = \$2010y  | \$2014y ;
  assign \$2020y  = \$2015y  | \$2019y ;
  assign \$2025y  = \$2020y  | \$2024y ;
  assign \$2029y  = \u_gpio.u_reg.addr_hit [4] & \$2013y ;
  assign \$2030y  = \$2025y  | \$2029y ;
  assign \$2034y  = \u_gpio.u_reg.addr_hit [5] & \$2013y ;
  assign \$2035y  = \$2030y  | \$2034y ;
  assign \$2039y  = \u_gpio.u_reg.addr_hit [6] & \$2013y ;
  assign \$2040y  = \$2035y  | \$2039y ;
  assign \$2044y  = \u_gpio.u_reg.addr_hit [7] & \$2013y ;
  assign \$2045y  = \$2040y  | \$2044y ;
  assign \$2049y  = \u_gpio.u_reg.addr_hit [8] & \$2013y ;
  assign \$2050y  = \$2045y  | \$2049y ;
  assign \$2013y  = | \$2007y ;
  assign \$2054y  = \u_gpio.u_reg.addr_hit [9] & \$2013y ;
  assign \$2055y  = \$2050y  | \$2054y ;
  assign \u_pwm.u_reg.wr_err  = \u_pwm.u_reg.reg_we  & \$2055y ;
  assign \$2057y  = \u_gpio.u_reg.addr_hit [0] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.we  = \$2057y  & \$2058y ;
  assign \$2060y  = \u_gpio.u_reg.addr_hit [1] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i  = \$2060y  & \$2058y ;
  assign \$2063y  = \u_gpio.u_reg.addr_hit [2] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i  = \$2063y  & \$2058y ;
  assign \$2066y  = \u_gpio.u_reg.addr_hit [3] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i  = \$2066y  & \$2058y ;
  assign \$2069y  = \u_gpio.u_reg.addr_hit [4] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i  = \$2069y  & \$2058y ;
  assign \$2072y  = \u_gpio.u_reg.addr_hit [5] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i  = \$2072y  & \$2058y ;
  assign \$2075y  = \u_gpio.u_reg.addr_hit [6] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i  = \$2075y  & \$2058y ;
  assign \$2078y  = \u_gpio.u_reg.addr_hit [7] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i  = \$2078y  & \$2058y ;
  assign \$2081y  = \u_gpio.u_reg.addr_hit [8] & \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i  = \$2081y  & \$2058y ;
  assign \$2084y  = \u_gpio.u_reg.addr_hit [9] & \u_pwm.u_reg.reg_we ;
  assign \$2058y  = ! \u_pwm.u_reg.reg_error ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i  = \$2084y  & \$2058y ;
  assign \$2097y  = \$2096y  | \u_pwm.u_reg.u_pwm_param0_qe.q_o ;
  assign \$2098y  = \$2097y  | \u_pwm.u_reg.u_pwm_param0_qe.q_o ;
  assign \$2099y  = \$2098y  | \u_pwm.u_reg.u_pwm_param0_qe.q_o ;
  assign \$21y  = \u_uart.u_reg.reg_re  ? 3'h1 : 3'h0;
  assign \$2100y  = \$2099y  | \u_pwm.u_reg.u_duty_cycle0_qe.q_o ;
  assign \$2101y  = \$2100y  | \u_pwm.u_reg.u_duty_cycle0_qe.q_o ;
  assign \$2102y  = \$2101y  | \u_pwm.u_reg.u_blink_param0_qe.q_o ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  = \$2102y  | \u_pwm.u_reg.u_blink_param0_qe.q_o ;
  assign \$2096y  = \u_pwm.u_reg.u_pwm_en0_qe.q_o  | \u_pwm.u_reg.u_invert0_qe.q_o ;
  assign \$2105y  = \$2096y  | \u_pwm.u_reg.u_pwm_param1_qe.q_o ;
  assign \$2106y  = \$2105y  | \u_pwm.u_reg.u_pwm_param1_qe.q_o ;
  assign \$2107y  = \$2106y  | \u_pwm.u_reg.u_pwm_param1_qe.q_o ;
  assign \$2108y  = \$2107y  | \u_pwm.u_reg.u_duty_cycle1_qe.q_o ;
  assign \$2109y  = \$2108y  | \u_pwm.u_reg.u_duty_cycle1_qe.q_o ;
  assign \$2110y  = \$2109y  | \u_pwm.u_reg.u_blink_param1_qe.q_o ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  = \$2110y  | \u_pwm.u_reg.u_blink_param1_qe.q_o ;
  assign \$2113y  = \u_pwm.u_pwm_core.beat_ctr_q  + 27'h0000001;
  assign \$2114y  = \u_pwm.u_pwm_core.beat_end  ? 27'h0000000 : \$2113y ;
  assign \u_pwm.u_pwm_core.beat_ctr_d  = \u_pwm.u_reg.u_cfg0_qe.q_o  ? 27'h0000000 : \$2114y ;
  assign \u_pwm.u_pwm_core.beat_end  = \u_pwm.u_pwm_core.beat_ctr_q  == \u_pwm.u_reg.u_cfg_clk_div.q ;
  assign \u_pwm.u_pwm_core.lshift  = 4'hf - \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_pwm_core.beat_ctr_en  = \u_pwm.u_reg.u_cfg0_qe.q_o  | \u_pwm.u_reg.u_cfg_cntr_en.q ;
  assign \u_pwm.u_pwm_core.phase_ctr_en  = \u_pwm.u_pwm_core.beat_end  & \u_pwm.u_pwm_core.beat_ctr_en ;
  assign \u_pwm.u_pwm_core.phase_ctr_incr  = 16'h0001 << \u_pwm.u_pwm_core.lshift ;
  assign { \u_pwm.u_pwm_core.phase_ctr_overflow , \u_pwm.u_pwm_core.phase_ctr_next  } = { 1'h0, \u_pwm.u_pwm_core.phase_ctr_q  } + { 1'h0, \u_pwm.u_pwm_core.phase_ctr_incr  };
  assign \u_pwm.u_pwm_core.phase_ctr_d  = \u_pwm.u_reg.u_cfg0_qe.q_o  ? 16'h0000 : \u_pwm.u_pwm_core.phase_ctr_next ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  = \u_pwm.u_pwm_core.beat_end  & \u_pwm.u_pwm_core.phase_ctr_overflow ;
  assign \$2133y  = { 1'h0, \u_pwm.u_reg.u_blink_param_0_x_0.q  } + { 1'h0, \u_pwm.u_reg.u_blink_param_0_y_0.q  };
  assign { \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.unused_sum , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_sum  } = \$2133y  + 17'h00001;
  assign \$2137y  = ! \$2136y ;
  assign \$2138y  = \$2137y  || \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i ;
  assign \$2139y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_q  == \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_sum ;
  assign \$2140y  = \$2139y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  assign \$2141y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_q  + 16'h0001;
  assign \$2142y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  ? \$2141y  : 16'hxxxx;
  assign \$2143y  = \$2140y  ? 16'h0000 : \$2142y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_d  = \$2138y  ? 16'h0000 : \$2143y ;
  assign \$2150y  = \$2136y  ? \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_d  : 16'hxxxx;
  assign \$2154y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_q  > \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \$2155y  = \$2136y  && \$2154y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_blink  = \$2155y  ? \u_pwm.u_reg.u_duty_cycle_0_b_0.q  : \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \$2158y  = ! \$2157y ;
  assign \$2159y  = \$2158y  || \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i ;
  assign \$2162y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_q  + 16'h0001;
  assign \$2163y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  ? \$2162y  : 16'hxxxx;
  assign \$2164y  = \$2161y  ? 16'h0000 : \$2163y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_d  = \$2159y  ? 16'h0000 : \$2164y ;
  assign \$2170y  = \$2157y  ? \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_d  : 16'hxxxx;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  & \$2160y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q  < \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.neg_htbt  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q  > \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \$2182y  = ! \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt ;
  assign \$2183y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  >= \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \$2185y  = \$2183y  || \$2184y ;
  assign \$2186y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt  && \$2185y ;
  assign \$2188y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt  && \$2187y ;
  assign \$2189y  = \$2188y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end_q ;
  assign \$2190y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  <= \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \$2184y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end ;
  assign \$2192y  = \$2190y  || \$2184y ;
  assign \$2193y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.neg_htbt  && \$2192y ;
  assign \$2195y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.neg_htbt  && \$2187y ;
  assign \$2196y  = \$2195y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end_q ;
  assign \$2202y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt ;
  assign \$2203y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.neg_htbt ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pattern_repeat  = \$2202y  & \$2203y ;
  assign \$2187y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  == \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \$2208y  = \$2187y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pattern_repeat ;
  assign \$2209y  = { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  } - { 1'h0, \u_pwm.u_reg.u_blink_param_0_y_0.q  };
  assign \$2210y  = \$2209y  - 17'h00001;
  assign \$2211y  = { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  } + { 1'h0, \u_pwm.u_reg.u_blink_param_0_y_0.q  };
  assign \$2212y  = \$2211y  + 17'h00001;
  assign \$2213y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_direction  ? \$2210y  : \$2212y ;
  assign \$2214y  = \$2208y  ? { 1'h0, \u_pwm.u_reg.u_duty_cycle_0_a_0.q  } : \$2213y ;
  assign { \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_d  } = \$2160y  ? \$2214y  : 17'h0xxxx;
  assign \$2221y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_direction ;
  assign \$2222y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap  & \$2221y ;
  assign \$2223y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap  & \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_direction ;
  assign \$2224y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt  ? \$2222y  : \$2223y ;
  assign \$2230y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  != \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \$2231y  = \$2135y  && \$2230y ;
  assign \$2160y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_q  == \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \$2161y  = \$2160y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  assign \$2234y  = \$2161y  ? \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_d  : 16'hxxxx;
  assign \$2237y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pos_htbt  ? 16'hffff : 16'h0000;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_htbt  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap_q  ? \$2237y  : \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q ;
  assign \$2135y  = ! \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \$2136y  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q  && \$2135y ;
  assign \$2157y  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q  && \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \$2242y  = \$2157y  ? \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_htbt  : \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_actual  = \$2136y  ? \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_blink  : \$2242y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase  = \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  & \$2246y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_masked  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_actual  & \$2246y ;
  assign { \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_wrap , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.off_phase  } = { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase  } + { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_masked  };
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase_exceeded  = \u_pwm.u_pwm_core.phase_ctr_q  >= \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.off_phase_exceeded  = \u_pwm.u_pwm_core.phase_ctr_q  >= \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.off_phase ;
  assign \$2260y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase_exceeded  | \$2259y ;
  assign \$2259y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.off_phase_exceeded ;
  assign \$2262y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase_exceeded  & \$2259y ;
  assign \$2263y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_wrap  ? \$2260y  : \$2262y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_int  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_en_q  ? \$2263y  : 1'h0;
  assign \$2265y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_int ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_o  = \u_pwm.u_reg.u_invert_invert_0.q  ? \$2265y  : \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_int ;
  assign \$2267y  = { 1'h0, \u_pwm.u_reg.u_blink_param_1_x_1.q  } + { 1'h0, \u_pwm.u_reg.u_blink_param_1_y_1.q  };
  assign { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.unused_sum , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_sum  } = \$2267y  + 17'h00001;
  assign \$2271y  = ! \$2270y ;
  assign \$2272y  = \$2271y  || \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i ;
  assign \$2273y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_q  == \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_sum ;
  assign \$2274y  = \$2273y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  assign \$2275y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_q  + 16'h0001;
  assign \$2276y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  ? \$2275y  : 16'hxxxx;
  assign \$2277y  = \$2274y  ? 16'h0000 : \$2276y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_d  = \$2272y  ? 16'h0000 : \$2277y ;
  assign \$2284y  = \$2270y  ? \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_d  : 16'hxxxx;
  assign \$2288y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_q  > \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \$2289y  = \$2270y  && \$2288y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_blink  = \$2289y  ? \u_pwm.u_reg.u_duty_cycle_1_b_1.q  : \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \$2292y  = ! \$2291y ;
  assign \$2293y  = \$2292y  || \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i ;
  assign \$2296y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_q  + 16'h0001;
  assign \$2297y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  ? \$2296y  : 16'hxxxx;
  assign \$2298y  = \$2295y  ? 16'h0000 : \$2297y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_d  = \$2293y  ? 16'h0000 : \$2298y ;
  assign \$2304y  = \$2291y  ? \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_d  : 16'hxxxx;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  & \$2294y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q  < \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.neg_htbt  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q  > \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \$2316y  = ! \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt ;
  assign \$2317y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  >= \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \$2319y  = \$2317y  || \$2318y ;
  assign \$2320y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt  && \$2319y ;
  assign \$2322y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt  && \$2321y ;
  assign \$2323y  = \$2322y  && \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end_q ;
  assign \$2324y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  <= \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \$2318y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap  && \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end ;
  assign \$2326y  = \$2324y  || \$2318y ;
  assign \$2327y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.neg_htbt  && \$2326y ;
  assign \$2329y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.neg_htbt  && \$2321y ;
  assign \$2330y  = \$2329y  && \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end_q ;
  assign \$2336y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt ;
  assign \$2337y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.neg_htbt ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pattern_repeat  = \$2336y  & \$2337y ;
  assign \$2321y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  == \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \$2342y  = \$2321y  && \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pattern_repeat ;
  assign \$2343y  = { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  } - { 1'h0, \u_pwm.u_reg.u_blink_param_1_y_1.q  };
  assign \$2344y  = \$2343y  - 17'h00001;
  assign \$2345y  = { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  } + { 1'h0, \u_pwm.u_reg.u_blink_param_1_y_1.q  };
  assign \$2346y  = \$2345y  + 17'h00001;
  assign \$2347y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_direction  ? \$2344y  : \$2346y ;
  assign \$2348y  = \$2342y  ? { 1'h0, \u_pwm.u_reg.u_duty_cycle_1_a_1.q  } : \$2347y ;
  assign { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_d  } = \$2294y  ? \$2348y  : 17'h0xxxx;
  assign \$2355y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_direction ;
  assign \$2356y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap  & \$2355y ;
  assign \$2357y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap  & \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_direction ;
  assign \$2358y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt  ? \$2356y  : \$2357y ;
  assign \$2364y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  != \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \$2365y  = \$2269y  && \$2364y ;
  assign \$2294y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_q  == \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \$2295y  = \$2294y  && \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  assign \$2368y  = \$2295y  ? \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_d  : 16'hxxxx;
  assign \$2371y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pos_htbt  ? 16'hffff : 16'h0000;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_htbt  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap_q  ? \$2371y  : \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q ;
  assign \$2269y  = ! \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \$2270y  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q  && \$2269y ;
  assign \$2291y  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q  && \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \$2376y  = \$2291y  ? \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_htbt  : \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_actual  = \$2270y  ? \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_blink  : \$2376y ;
  assign \$2244y  = { 28'h0000000, \u_pwm.u_reg.u_cfg_dc_resn.q  } + 32'd1;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_mask  = 16'hffff >> \$2244y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase  = \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  & \$2246y ;
  assign \$2246y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_mask ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_masked  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_actual  & \$2246y ;
  assign { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_wrap , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.off_phase  } = { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase  } + { 1'h0, \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_masked  };
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase_exceeded  = \u_pwm.u_pwm_core.phase_ctr_q  >= \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.off_phase_exceeded  = \u_pwm.u_pwm_core.phase_ctr_q  >= \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.off_phase ;
  assign \$2394y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase_exceeded  | \$2393y ;
  assign \$2393y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.off_phase_exceeded ;
  assign \$2396y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase_exceeded  & \$2393y ;
  assign \$2397y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_wrap  ? \$2394y  : \$2396y ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_int  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_en_q  ? \$2397y  : 1'h0;
  assign \$2399y  = ~ \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_int ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_o  = \u_pwm.u_reg.u_invert_invert_1.q  ? \$2399y  : \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_int ;
  assign \u_gpio.gen_filter[0].u_filter.update_stored_value  = \u_gpio.gen_filter[0].u_filter.diff_ctr_d  == 4'hf;
  assign \$2419y  = \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  != \u_gpio.gen_filter[0].u_filter.filter_q ;
  assign \$2420y  = \u_gpio.gen_filter[0].u_filter.diff_ctr_q  >= 4'hf;
  assign \$2421y  = \u_gpio.gen_filter[0].u_filter.diff_ctr_q  + 4'h1;
  assign \$2422y  = \$2420y  ? 4'hf : \$2421y ;
  assign \u_gpio.gen_filter[0].u_filter.diff_ctr_d  = \$2419y  ? 4'h0 : \$2422y ;
  assign \u_gpio.gen_filter[0].u_filter.filter_o  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [0] ? \u_gpio.gen_filter[0].u_filter.stored_value_q  : \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[1].u_filter.update_stored_value  = \u_gpio.gen_filter[1].u_filter.diff_ctr_d  == 4'hf;
  assign \$2443y  = \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  != \u_gpio.gen_filter[1].u_filter.filter_q ;
  assign \$2444y  = \u_gpio.gen_filter[1].u_filter.diff_ctr_q  >= 4'hf;
  assign \$2445y  = \u_gpio.gen_filter[1].u_filter.diff_ctr_q  + 4'h1;
  assign \$2446y  = \$2444y  ? 4'hf : \$2445y ;
  assign \u_gpio.gen_filter[1].u_filter.diff_ctr_d  = \$2443y  ? 4'h0 : \$2446y ;
  assign \u_gpio.gen_filter[1].u_filter.filter_o  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [1] ? \u_gpio.gen_filter[1].u_filter.stored_value_q  : \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[2].u_filter.update_stored_value  = \u_gpio.gen_filter[2].u_filter.diff_ctr_d  == 4'hf;
  assign \$2467y  = \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  != \u_gpio.gen_filter[2].u_filter.filter_q ;
  assign \$2468y  = \u_gpio.gen_filter[2].u_filter.diff_ctr_q  >= 4'hf;
  assign \$2469y  = \u_gpio.gen_filter[2].u_filter.diff_ctr_q  + 4'h1;
  assign \$2470y  = \$2468y  ? 4'hf : \$2469y ;
  assign \u_gpio.gen_filter[2].u_filter.diff_ctr_d  = \$2467y  ? 4'h0 : \$2470y ;
  assign \u_gpio.gen_filter[2].u_filter.filter_o  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [2] ? \u_gpio.gen_filter[2].u_filter.stored_value_q  : \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[3].u_filter.update_stored_value  = \u_gpio.gen_filter[3].u_filter.diff_ctr_d  == 4'hf;
  assign \$2491y  = \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  != \u_gpio.gen_filter[3].u_filter.filter_q ;
  assign \$2492y  = \u_gpio.gen_filter[3].u_filter.diff_ctr_q  >= 4'hf;
  assign \$2493y  = \u_gpio.gen_filter[3].u_filter.diff_ctr_q  + 4'h1;
  assign \$2494y  = \$2492y  ? 4'hf : \$2493y ;
  assign \u_gpio.gen_filter[3].u_filter.diff_ctr_d  = \$2491y  ? 4'h0 : \$2494y ;
  assign \u_gpio.gen_filter[3].u_filter.filter_o  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [3] ? \u_gpio.gen_filter[3].u_filter.stored_value_q  : \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \$2502y  = \$2501y  & \u_gpio.cio_gpio_q [3:2];
  assign \$2503y  = \$2500y  | \$2502y ;
  assign \$2506y  = \$2501y  & \u_gpio.cio_gpio_q [1:0];
  assign \$2507y  = \$2500y  | \$2506y ;
  assign \$2516y  = \$2501y  & \u_gpio.cio_gpio_en_q [3:2];
  assign \$2517y  = \$2500y  | \$2516y ;
  assign \$2500y  = \u_gpio.u_reg.reg_wdata [3:2] & \u_gpio.u_reg.reg_wdata [1:0];
  assign \$2501y  = ~ \u_gpio.u_reg.reg_wdata [3:2];
  assign \$2520y  = \$2501y  & \u_gpio.cio_gpio_en_q [1:0];
  assign \$2521y  = \$2500y  | \$2520y ;
  assign \$2526y  = { \u_gpio.intr_hw.reg2hw_intr_test_qe_i , \u_gpio.intr_hw.reg2hw_intr_test_qe_i , \u_gpio.intr_hw.reg2hw_intr_test_qe_i , \u_gpio.intr_hw.reg2hw_intr_test_qe_i  } & \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.intr_hw.g_intr_event.new_event  = \$2526y  | \u_gpio.intr_hw.event_intr_i ;
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de  = | \u_gpio.intr_hw.g_intr_event.new_event ;
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d  = \u_gpio.intr_hw.g_intr_event.new_event  | \u_gpio.u_reg.u_intr_state.q ;
  assign \$2534y  = ~ \u_gpio.data_in_q ;
  assign \$2535y  = \$2534y  & { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.event_intr_rise  = \$2535y  & \u_gpio.u_reg.u_intr_ctrl_en_rising.q ;
  assign \$2538y  = \u_gpio.data_in_q  & \$2537y ;
  assign \u_gpio.event_intr_fall  = \$2538y  & \u_gpio.u_reg.u_intr_ctrl_en_falling.q ;
  assign \u_gpio.event_intr_acthigh  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  } & \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q ;
  assign \$2537y  = ~ { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.event_intr_actlow  = \$2537y  & \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q ;
  assign \$2543y  = \u_gpio.event_intr_rise  | \u_gpio.event_intr_fall ;
  assign \$2544y  = \$2543y  | \u_gpio.event_intr_actlow ;
  assign \u_gpio.intr_hw.event_intr_i  = \$2544y  | \u_gpio.event_intr_acthigh ;
  assign \u_gpio.u_reg.u_reg_if.a_ack  = \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o  & \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o ;
  assign \u_gpio.u_reg.reg_we  = \u_gpio.u_reg.u_reg_if.a_ack  & \$1166y ;
  assign \u_gpio.u_reg.reg_re  = \u_gpio.u_reg.u_reg_if.a_ack  & \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \$2567y  = \u_gpio.u_reg.reg_re  ? 3'h1 : 3'h0;
  assign \$2575y  = \u_gpio.u_reg.reg_error  || \u_gpio.u_reg.reg_we ;
  assign \$2576y  = \$2575y  ? 32'd4294967295 : \u_gpio.u_reg.u_reg_if.rdata_i ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  = ~ \u_gpio.u_reg.u_reg_if.outstanding_q ;
  assign \u_gpio.u_reg.reg_error  = \u_gpio.u_reg.addrmiss  | \u_gpio.u_reg.wr_err ;
  assign \u_gpio.u_reg.u_intr_state.qe  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.we  | \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de ;
  assign \$2660y  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de  ? \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d  : \u_gpio.u_reg.u_intr_state.q ;
  assign \$2661y  = ~ \u_gpio.u_reg.reg_wdata [3:0];
  assign \$2662y  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.we  ? \$2661y  : 4'hf;
  assign \u_gpio.u_reg.u_intr_state.wr_data  = \$2660y  & \$2662y ;
  assign \u_gpio.u_reg.addr_hit [0] = ! { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_gpio.u_reg.addr_hit [1] = \u_uart.u_bridge.addr_q [5:2] == 4'h1;
  assign \u_gpio.u_reg.addr_hit [2] = \u_uart.u_bridge.addr_q [5:2] == 4'h2;
  assign \u_gpio.u_reg.addr_hit [3] = \u_uart.u_bridge.addr_q [5:2] == 4'h3;
  assign \u_gpio.u_reg.addr_hit [4] = \u_uart.u_bridge.addr_q [5:2] == 4'h4;
  assign \u_gpio.u_reg.addr_hit [5] = \u_uart.u_bridge.addr_q [5:2] == 4'h5;
  assign \u_gpio.u_reg.addr_hit [6] = \u_uart.u_bridge.addr_q [5:2] == 4'h6;
  assign \u_gpio.u_reg.addr_hit [7] = \u_uart.u_bridge.addr_q [5:2] == 4'h7;
  assign \u_gpio.u_reg.addr_hit [8] = \u_uart.u_bridge.addr_q [5:2] == 4'h8;
  assign \u_gpio.u_reg.addr_hit [9] = \u_uart.u_bridge.addr_q [5:2] == 4'h9;
  assign \u_gpio.u_reg.addr_hit [10] = \u_uart.u_bridge.addr_q [5:2] == 4'ha;
  assign \u_gpio.u_reg.addr_hit [11] = \u_uart.u_bridge.addr_q [5:2] == 4'hb;
  assign \u_gpio.u_reg.addr_hit [12] = \u_uart.u_bridge.addr_q [5:2] == 4'hc;
  assign \u_gpio.u_reg.addr_hit [13] = \u_uart.u_bridge.addr_q [5:2] == 4'hd;
  assign \u_gpio.u_reg.addr_hit [14] = \u_uart.u_bridge.addr_q [5:2] == 4'he;
  assign \$2745y  = \u_gpio.u_reg.reg_re  || \u_gpio.u_reg.reg_we ;
  assign \$2746y  = | \u_gpio.u_reg.addr_hit ;
  assign \$2747y  = ! \$2746y ;
  assign \u_gpio.u_reg.addrmiss  = \$2745y  ? \$2747y  : 1'h0;
  assign \$2010y  = \u_gpio.u_reg.addr_hit [0] & \$2007y [0];
  assign \$2757y  = \u_gpio.u_reg.addr_hit [1] & \$2007y [0];
  assign \$2758y  = \$2010y  | \$2757y ;
  assign \$2019y  = \u_gpio.u_reg.addr_hit [2] & \$2007y [0];
  assign \$2763y  = \$2758y  | \$2019y ;
  assign \$2024y  = \u_gpio.u_reg.addr_hit [3] & \$2007y [0];
  assign \$2768y  = \$2763y  | \$2024y ;
  assign \$2772y  = \u_gpio.u_reg.addr_hit [4] & \$2007y [0];
  assign \$2773y  = \$2768y  | \$2772y ;
  assign \$2777y  = \u_gpio.u_reg.addr_hit [5] & \$2007y [0];
  assign \$2778y  = \$2773y  | \$2777y ;
  assign \$2782y  = \u_gpio.u_reg.addr_hit [6] & \$2007y [0];
  assign \$2783y  = \$2778y  | \$2782y ;
  assign \$2787y  = \u_gpio.u_reg.addr_hit [7] & \$2007y [0];
  assign \$2788y  = \$2783y  | \$2787y ;
  assign \$2792y  = \u_gpio.u_reg.addr_hit [8] & \$2007y [0];
  assign \$2793y  = \$2788y  | \$2792y ;
  assign \$2797y  = \u_gpio.u_reg.addr_hit [9] & \$2007y [0];
  assign \$2798y  = \$2793y  | \$2797y ;
  assign \$2802y  = \u_gpio.u_reg.addr_hit [10] & \$2007y [0];
  assign \$2803y  = \$2798y  | \$2802y ;
  assign \$2807y  = \u_gpio.u_reg.addr_hit [11] & \$2007y [0];
  assign \$2808y  = \$2803y  | \$2807y ;
  assign \$2812y  = \u_gpio.u_reg.addr_hit [12] & \$2007y [0];
  assign \$2813y  = \$2808y  | \$2812y ;
  assign \$2817y  = \u_gpio.u_reg.addr_hit [13] & \$2007y [0];
  assign \$2818y  = \$2813y  | \$2817y ;
  assign \$2822y  = \u_gpio.u_reg.addr_hit [14] & \$2007y [0];
  assign \$2823y  = \$2818y  | \$2822y ;
  assign \u_gpio.u_reg.wr_err  = \u_gpio.u_reg.reg_we  & \$2823y ;
  assign \$2825y  = \u_gpio.u_reg.addr_hit [0] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.we  = \$2825y  & \$2826y ;
  assign \$2828y  = \u_gpio.u_reg.addr_hit [1] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.intr_enable_we  = \$2828y  & \$2826y ;
  assign \$2831y  = \u_gpio.u_reg.addr_hit [2] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.intr_hw.reg2hw_intr_test_qe_i  = \$2831y  & \$2826y ;
  assign \$2837y  = \u_gpio.u_reg.addr_hit [4] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.direct_out_flds_we  = \$2837y  & \$2826y ;
  assign \$2843y  = \u_gpio.u_reg.addr_hit [5] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.masked_out_lower_qe  = \$2843y  & \$2826y ;
  assign \$2849y  = \u_gpio.u_reg.addr_hit [6] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.masked_out_upper_qe  = \$2849y  & \$2826y ;
  assign \$2855y  = \u_gpio.u_reg.addr_hit [7] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.direct_oe_flds_we  = \$2855y  & \$2826y ;
  assign \$2861y  = \u_gpio.u_reg.addr_hit [8] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.masked_oe_lower_qe  = \$2861y  & \$2826y ;
  assign \$2867y  = \u_gpio.u_reg.addr_hit [9] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.masked_oe_upper_qe  = \$2867y  & \$2826y ;
  assign \$2870y  = \u_gpio.u_reg.addr_hit [10] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.intr_ctrl_en_rising_we  = \$2870y  & \$2826y ;
  assign \$2873y  = \u_gpio.u_reg.addr_hit [11] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.intr_ctrl_en_falling_we  = \$2873y  & \$2826y ;
  assign \$2876y  = \u_gpio.u_reg.addr_hit [12] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we  = \$2876y  & \$2826y ;
  assign \$2879y  = \u_gpio.u_reg.addr_hit [13] & \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.intr_ctrl_en_lvllow_we  = \$2879y  & \$2826y ;
  assign \$2882y  = \u_gpio.u_reg.addr_hit [14] & \u_gpio.u_reg.reg_we ;
  assign \$2826y  = ! \u_gpio.u_reg.reg_error ;
  assign \u_gpio.u_reg.ctrl_en_input_filter_we  = \$2882y  & \$2826y ;
  assign \u_rv_timer.mtimecmp_update  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o  | \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de  = \u_rv_timer.gen_harts[0].u_intr_hw.g_intr_event.new_event  | \u_rv_timer.mtimecmp_update ;
  assign \$2891y  = ~ \u_rv_timer.mtimecmp_update ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.d  = \u_rv_timer.intr_timer_state_d  & \$2891y ;
  assign \$2893y  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i  & \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.gen_harts[0].u_intr_hw.g_intr_event.new_event  = \$2893y  | \u_rv_timer.gen_harts[0].u_intr_hw.event_intr_i ;
  assign \u_rv_timer.intr_timer_state_d  = \u_rv_timer.gen_harts[0].u_intr_hw.g_intr_event.new_event  | \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \$29y  = \u_uart.u_reg.reg_error  || \u_uart.u_reg.reg_we ;
  assign \$2905y  = \u_rv_timer.gen_harts[0].u_core.tick_count  == \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \$2906y  = \u_rv_timer.gen_harts[0].u_core.tick_count  + 12'h001;
  assign \$2909y  = \u_rv_timer.gen_harts[0].u_core.tick_count  >= \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de  = \u_rv_timer.u_reg.u_ctrl.q  & \$2909y ;
  assign \u_rv_timer.gen_harts[0].u_core.mtime_d  = { \u_rv_timer.u_reg.u_timer_v_upper0.q , \u_rv_timer.u_reg.u_timer_v_lower0.q  } + { 56'h00000000000000, \u_rv_timer.u_reg.u_cfg0_step.q  };
  assign \$2912y  = { \u_rv_timer.u_reg.u_timer_v_upper0.q , \u_rv_timer.u_reg.u_timer_v_lower0.q  } >= { \u_rv_timer.u_reg.u_compare_upper0_0.q , \u_rv_timer.u_reg.u_compare_lower0_0.q  };
  assign \u_rv_timer.gen_harts[0].u_intr_hw.event_intr_i  = \u_rv_timer.u_reg.u_ctrl.q  & \$2912y ;
  assign \u_rv_timer.u_reg.u_reg_if.a_ack  = \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o  & \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o ;
  assign \u_rv_timer.u_reg.reg_we  = \u_rv_timer.u_reg.u_reg_if.a_ack  & \$1166y ;
  assign \u_rv_timer.u_reg.reg_re  = \u_rv_timer.u_reg.u_reg_if.a_ack  & \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \$2935y  = \u_rv_timer.u_reg.reg_re  ? 3'h1 : 3'h0;
  assign \$2943y  = \u_rv_timer.u_reg.reg_error  || \u_rv_timer.u_reg.reg_we ;
  assign \$2944y  = \$2943y  ? 32'd4294967295 : \u_rv_timer.u_reg.u_reg_if.rdata_i ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  = ~ \u_rv_timer.u_reg.u_reg_if.outstanding_q ;
  assign \$1166y  = \u_gpio.u_reg.u_reg_if.u_err.op_full  | \u_gpio.u_reg.u_reg_if.u_err.op_partial ;
  assign \$30y  = \$29y  ? 32'd4294967295 : \u_uart.u_reg.u_reg_if.rdata_i ;
  assign \u_rv_timer.u_reg.reg_error  = \u_rv_timer.u_reg.addrmiss  | \u_rv_timer.u_reg.wr_err ;
  assign \u_rv_timer.u_reg.u_intr_state0.qe  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.we  | \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de ;
  assign \$3044y  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de  ? \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.d  : \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \$3045y  = ~ \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \$3046y  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.we  ? \$3045y  : 1'h1;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_data  = \$3044y  & \$3046y ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.qe  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.we  | \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.we  ? \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd  : \u_rv_timer.gen_harts[0].u_core.mtime_d [31:0];
  assign \u_rv_timer.u_reg.u_timer_v_upper0.qe  = \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.we  | \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_data  = \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.we  ? \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd  : \u_rv_timer.gen_harts[0].u_core.mtime_d [63:32];
  assign \u_rv_timer.u_reg.addr_hit [0] = ! { \u_uart.u_bridge.addr_q [8:2], 2'h0 };
  assign \u_rv_timer.u_reg.addr_hit [1] = \u_uart.u_bridge.addr_q [8:2] == 7'h40;
  assign \u_rv_timer.u_reg.addr_hit [2] = \u_uart.u_bridge.addr_q [8:2] == 7'h41;
  assign \u_rv_timer.u_reg.addr_hit [3] = \u_uart.u_bridge.addr_q [8:2] == 7'h42;
  assign \u_rv_timer.u_reg.addr_hit [4] = \u_uart.u_bridge.addr_q [8:2] == 7'h43;
  assign \u_rv_timer.u_reg.addr_hit [5] = \u_uart.u_bridge.addr_q [8:2] == 7'h44;
  assign \u_rv_timer.u_reg.addr_hit [6] = \u_uart.u_bridge.addr_q [8:2] == 7'h45;
  assign \u_rv_timer.u_reg.addr_hit [7] = \u_uart.u_bridge.addr_q [8:2] == 7'h46;
  assign \u_rv_timer.u_reg.addr_hit [8] = \u_uart.u_bridge.addr_q [8:2] == 7'h47;
  assign \$3120y  = \u_rv_timer.u_reg.reg_re  || \u_rv_timer.u_reg.reg_we ;
  assign \$3121y  = | \u_rv_timer.u_reg.addr_hit ;
  assign \$3122y  = ! \$3121y ;
  assign \u_rv_timer.u_reg.addrmiss  = \$3120y  ? \$3122y  : 1'h0;
  assign \$3128y  = \u_rv_timer.u_reg.addr_hit [0] & \$2007y [0];
  assign \$3132y  = \u_rv_timer.u_reg.addr_hit [1] & \$2007y [0];
  assign \$3133y  = \$3128y  | \$3132y ;
  assign \$3137y  = \u_rv_timer.u_reg.addr_hit [2] & \$2007y [0];
  assign \$3138y  = \$3133y  | \$3137y ;
  assign \$3142y  = \u_rv_timer.u_reg.addr_hit [3] & \$2007y [0];
  assign \$3143y  = \$3138y  | \$3142y ;
  assign \$3146y  = | \$2007y [2:0];
  assign \$3147y  = \u_rv_timer.u_reg.addr_hit [4] & \$3146y ;
  assign \$3148y  = \$3143y  | \$3147y ;
  assign \$3152y  = \u_rv_timer.u_reg.addr_hit [5] & \$2013y ;
  assign \$3153y  = \$3148y  | \$3152y ;
  assign \$3157y  = \u_rv_timer.u_reg.addr_hit [6] & \$2013y ;
  assign \$3158y  = \$3153y  | \$3157y ;
  assign \$3162y  = \u_rv_timer.u_reg.addr_hit [7] & \$2013y ;
  assign \$3163y  = \$3158y  | \$3162y ;
  assign \$3167y  = \u_rv_timer.u_reg.addr_hit [8] & \$2013y ;
  assign \$3168y  = \$3163y  | \$3167y ;
  assign \u_rv_timer.u_reg.wr_err  = \u_rv_timer.u_reg.reg_we  & \$3168y ;
  assign \$3170y  = \u_rv_timer.u_reg.addr_hit [0] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.ctrl_we  = \$3170y  & \$3171y ;
  assign \$3173y  = \u_rv_timer.u_reg.addr_hit [1] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.intr_enable0_we  = \$3173y  & \$3171y ;
  assign \$3176y  = \u_rv_timer.u_reg.addr_hit [2] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.we  = \$3176y  & \$3171y ;
  assign \$3179y  = \u_rv_timer.u_reg.addr_hit [3] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i  = \$3179y  & \$3171y ;
  assign \$3182y  = \u_rv_timer.u_reg.addr_hit [4] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.cfg0_we  = \$3182y  & \$3171y ;
  assign \$3185y  = \u_rv_timer.u_reg.addr_hit [5] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.we  = \$3185y  & \$3171y ;
  assign \$3188y  = \u_rv_timer.u_reg.addr_hit [6] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.we  = \$3188y  & \$3171y ;
  assign \$3191y  = \u_rv_timer.u_reg.addr_hit [7] & \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i  = \$3191y  & \$3171y ;
  assign \$3194y  = \u_rv_timer.u_reg.addr_hit [8] & \u_rv_timer.u_reg.reg_we ;
  assign \$3171y  = ! \u_rv_timer.u_reg.reg_error ;
  assign \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i  = \$3194y  & \$3171y ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.a_ack  = \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o  & \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o ;
  assign \u_spi_host.u_spi_host_reg.reg_we  = \u_spi_host.u_spi_host_reg.u_reg_if.a_ack  & \$1166y ;
  assign \u_spi_host.u_spi_host_reg.reg_re  = \u_spi_host.u_spi_host_reg.u_reg_if.a_ack  & \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \$3222y  = \u_spi_host.u_spi_host_reg.reg_re  ? 3'h1 : 3'h0;
  assign \$3230y  = \u_spi_host.u_spi_host_reg.reg_error  || \u_spi_host.u_spi_host_reg.reg_we ;
  assign \$3231y  = \$3230y  ? 32'd4294967295 : \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  = ~ \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q ;
  assign \u_gpio.u_reg.u_reg_if.u_err.op_full  = ! \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105];
  assign \u_gpio.u_reg.u_reg_if.u_err.op_partial  = \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105] == 3'h1;
  assign \u_gpio.u_reg.u_reg_if.u_err.op_get  = \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105] == 3'h4;
  assign \u_spi_host.u_spi_host_reg.reg_error  = \u_spi_host.u_spi_host_reg.addrmiss  | \u_spi_host.u_spi_host_reg.wr_err ;
  assign \u_spi_host.u_spi_host_reg.addr_hit [0] = ! { \u_uart.u_bridge.addr_q [3:2], 2'h0 };
  assign \u_spi_host.u_spi_host_reg.addr_hit [1] = \u_uart.u_bridge.addr_q [3:2] == 2'h1;
  assign \u_spi_host.u_spi_host_reg.addr_hit [2] = \u_uart.u_bridge.addr_q [3:2] == 2'h2;
  assign \u_spi_host.u_spi_host_reg.addr_hit [3] = \u_uart.u_bridge.addr_q [3:2] == 2'h3;
  assign \$3355y  = \u_spi_host.u_spi_host_reg.reg_re  || \u_spi_host.u_spi_host_reg.reg_we ;
  assign \$3357y  = ! \$3356y ;
  assign \u_spi_host.u_spi_host_reg.addrmiss  = \$3355y  ? \$3357y  : 1'h0;
  assign \$3363y  = \u_spi_host.u_spi_host_reg.addr_hit [0] & \$2007y [0];
  assign \$3367y  = \u_spi_host.u_spi_host_reg.addr_hit [1] & \$2007y [0];
  assign \$3368y  = \$3363y  | \$3367y ;
  assign \$3372y  = \u_spi_host.u_spi_host_reg.addr_hit [2] & \$2007y [0];
  assign \$3373y  = \$3368y  | \$3372y ;
  assign \$2007y  = ~ \u_spi_host.u_spi_host_reg.reg_be ;
  assign \$3377y  = \u_spi_host.u_spi_host_reg.addr_hit [3] & \$2007y [0];
  assign \$3378y  = \$3373y  | \$3377y ;
  assign \u_spi_host.u_spi_host_reg.wr_err  = \u_spi_host.u_spi_host_reg.reg_we  & \$3378y ;
  assign \$3380y  = \u_spi_host.u_spi_host_reg.addr_hit [0] & \u_spi_host.u_spi_host_reg.reg_we ;
  assign \u_spi_host.u_spi_host_reg.ctrl_we  = \$3380y  & \$3381y ;
  assign \$3386y  = \u_spi_host.u_spi_host_reg.addr_hit [2] & \u_spi_host.u_spi_host_reg.reg_re ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i  = \$3386y  & \$3381y ;
  assign \$3389y  = \u_spi_host.u_spi_host_reg.addr_hit [3] & \u_spi_host.u_spi_host_reg.reg_we ;
  assign \$3381y  = ! \u_spi_host.u_spi_host_reg.reg_error ;
  assign \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i  = \$3389y  & \$3381y ;
  assign \u_spi_host.u_spi_host_reg.status_rxempty_qs  = ~ \u_spi_host.u_spi_host_core.rx_fifo_rvalid ;
  assign \u_spi_host.u_spi_host_reg.status_rxfull_qs  = ~ \u_spi_host.u_spi_host_core.rx_fifo_wready ;
  assign \u_spi_host.u_spi_host_reg.status_txempty_qs  = ~ \u_spi_host.u_spi_host_core.tx_fifo_rvalid ;
  assign \u_spi_host.u_spi_host_reg.status_txfull_qs  = ~ \u_spi_host.u_spi_host_core.tx_fifo_wready ;
  assign \u_spi_host.u_spi_host_core.u_clk_div2.d_i  = \u_spi_host.u_spi_host_core.sclk_en  & \$3403y ;
  assign \$3408y  = ~ \u_spi_host.u_spi_host_core.cs_q ;
  assign \u_spi_host.u_spi_host_core.u_sclk_driver.d_i  = \u_spi_host.u_spi_host_core.u_clk_div2.q_o  & \$3408y ;
  assign \$3415y  = ~ \u_spi_host.u_spi_host_core.u_spi_txfifo.full_o ;
  assign \u_spi_host.u_spi_host_core.tx_fifo_wready  = \$3415y  & \$3413y ;
  assign \$3418y  = ~ \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.empty ;
  assign \u_spi_host.u_spi_host_core.tx_fifo_rvalid  = \$3418y  & \$3413y ;
  assign \$3421y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h2;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  & \$3421y ;
  assign \$3423y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0] == 2'h2;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  & \$3423y ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [2] = ~ \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.full_o  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == { \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [2], \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0] };
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.empty  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  assign \$3439y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  + 3'h1;
  assign \$3446y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  + 3'h1;
  assign \$3450y  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o  & \u_spi_host.u_spi_host_core.tx_fifo_wready ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  = \$3450y  & \$3413y ;
  assign \$3453y  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid  & \u_spi_host.u_spi_host_core.tx_fifo_rready_q ;
  assign \$3413y  = ~ \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.under_rst ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  = \$3453y  & \$3413y ;
  assign \$3456y  = $signed({ 1'h0, \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0] }) < $signed(4'h4);
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.rdata_int  = \$3456y  ? \$3457y  : 8'hxx;
  assign \$3460y  = $signed({ 1'h0, \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] }) < $signed(4'h4);
  assign \$3461y  = $signed({ 1'h0, \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] }) >= $signed(1'h0);
  assign \$3462y  = \$3461y  && \$3460y ;
  assign \$3463y  = \$3462y  ? 8'hff : 8'h00;
  assign \u_spi_host.u_spi_host_core.tx_fifo_rdata  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.empty  ? 8'h00 : \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.rdata_int ;
  assign \$3474y  = ~ \u_spi_host.u_spi_host_core.u_spi_rxfifo.full_o ;
  assign \u_spi_host.u_spi_host_core.rx_fifo_wready  = \$3474y  & \$3472y ;
  assign \$3477y  = ~ \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.empty ;
  assign \u_spi_host.u_spi_host_core.rx_fifo_rvalid  = \$3477y  & \$3472y ;
  assign \$3480y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h2;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  & \$3480y ;
  assign \$3482y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0] == 2'h2;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  & \$3482y ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [2] = ~ \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.full_o  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == { \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [2], \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0] };
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.empty  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  assign \$3498y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  + 3'h1;
  assign \$3505y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  + 3'h1;
  assign \$3509y  = \u_spi_host.u_spi_host_core.rx_fifo_wvalid_q  & \u_spi_host.u_spi_host_core.rx_fifo_wready ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  = \$3509y  & \$3472y ;
  assign \$3512y  = \u_spi_host.u_spi_host_core.rx_fifo_rvalid  & \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i ;
  assign \$3472y  = ~ \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.under_rst ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  = \$3512y  & \$3472y ;
  assign \$3515y  = $signed({ 1'h0, \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0] }) < $signed(4'h4);
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.rdata_int  = \$3515y  ? \$3516y  : 8'hxx;
  assign \$3519y  = $signed({ 1'h0, \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] }) < $signed(4'h4);
  assign \$3520y  = $signed({ 1'h0, \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] }) >= $signed(1'h0);
  assign \$3521y  = \$3520y  && \$3519y ;
  assign \$3522y  = \$3521y  ? 8'hff : 8'h00;
  assign \u_spi_host.u_spi_host_core.rx_fifo_rdata  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.empty  ? 8'h00 : \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.rdata_int ;
  assign \$3535y  = \u_spi_host.u_spi_host_reg.u_ctrl_en.q  && \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o ;
  assign \$3536y  = \$3535y  && \u_spi_host.u_spi_host_core.tx_fifo_wready ;
  assign \$3537y  = { 29'h00000000, \u_spi_host.u_spi_host_core.byte_cnt_q  } + 32'd1;
  assign \$3539y  = \u_spi_host.u_spi_host_core.byte_cnt_q  == 3'h2;
  assign \$3550y  = { 29'h00000000, \u_spi_host.u_spi_host_core.byte_cnt_q  } > 32'd1;
  assign \$3403y  = ~ \u_spi_host.u_spi_host_core.u_clk_div2.q_o ;
  assign \$3551y  = \u_spi_host.u_spi_host_core.bit_cnt_q  < 4'h8;
  assign \$3553y  = \u_spi_host.u_spi_host_core.bit_cnt_q  + 4'h1;
  assign \$3557y  = \u_spi_host.u_spi_host_core.byte_cnt_q  - 3'h1;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  = ~ \u_uart.u_reg.u_reg_if.outstanding_q ;
  assign \$428y  = \u_uart.u_reg.reg_re  || \u_uart.u_reg.reg_we ;
  assign \$429y  = | \u_gpio.u_reg.addr_hit [12:0];
  assign \$430y  = ! \$429y ;
  assign \u_uart.u_reg.addrmiss  = \$428y  ? \$430y  : 1'h0;
  assign \$436y  = \u_gpio.u_reg.addr_hit [0] & \$435y ;
  assign \$440y  = \u_gpio.u_reg.addr_hit [1] & \$435y ;
  assign \$441y  = \$436y  | \$440y ;
  assign \$445y  = \u_gpio.u_reg.addr_hit [2] & \$435y ;
  assign \$446y  = \$441y  | \$445y ;
  assign \$451y  = \$446y  | \$2024y ;
  assign \$456y  = \$451y  | \$2029y ;
  assign \$461y  = \$456y  | \$2777y ;
  assign \$466y  = \$461y  | \$2782y ;
  assign \$471y  = \$466y  | \$2787y ;
  assign \$476y  = \$471y  | \$2792y ;
  assign \$480y  = \u_gpio.u_reg.addr_hit [9] & \$3146y ;
  assign \$481y  = \$476y  | \$480y ;
  assign \$486y  = \$481y  | \$2802y ;
  assign \$435y  = | \$2007y [1:0];
  assign \$490y  = \u_gpio.u_reg.addr_hit [11] & \$435y ;
  assign \$491y  = \$486y  | \$490y ;
  assign \$495y  = \u_gpio.u_reg.addr_hit [12] & \$2013y ;
  assign \$496y  = \$491y  | \$495y ;
  assign \u_uart.u_reg.wr_err  = \u_uart.u_reg.reg_we  & \$496y ;
  assign \$498y  = \u_gpio.u_reg.addr_hit [0] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we  = \$498y  & \$499y ;
  assign \$501y  = \u_gpio.u_reg.addr_hit [1] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.intr_enable_we  = \$501y  & \$499y ;
  assign \$504y  = \u_gpio.u_reg.addr_hit [2] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  = \$504y  & \$499y ;
  assign \$510y  = \u_gpio.u_reg.addr_hit [4] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.ctrl_we  = \$510y  & \$499y ;
  assign \$516y  = \u_gpio.u_reg.addr_hit [6] & \u_uart.u_reg.reg_re ;
  assign \u_uart.u_reg.rdata_re  = \$516y  & \$499y ;
  assign \$519y  = \u_gpio.u_reg.addr_hit [7] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.u_wdata0_qe.d_i  = \$519y  & \$499y ;
  assign \$522y  = \u_gpio.u_reg.addr_hit [8] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.u_fifo_ctrl0_qe.d_i  = \$522y  & \$499y ;
  assign \$528y  = \u_gpio.u_reg.addr_hit [10] & \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.ovrd_we  = \$528y  & \$499y ;
  assign \$534y  = \u_gpio.u_reg.addr_hit [12] & \u_uart.u_reg.reg_we ;
  assign \$499y  = ! \u_uart.u_reg.reg_error ;
  assign \u_uart.u_reg.timeout_ctrl_we  = \$534y  & \$499y ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.clr_i  = \u_uart.u_reg.u_fifo_ctrl_rxrst.q  & \u_uart.u_reg.u_fifo_ctrl0_qe.q_o ;
  assign \u_uart.u_uart_core.u_uart_txfifo.clr_i  = \u_uart.u_reg.u_fifo_ctrl_txrst.q  & \u_uart.u_reg.u_fifo_ctrl0_qe.q_o ;
  assign \$544y  = | \u_uart.u_uart_core.rx_fifo_data ;
  assign \$545y  = \$543y  | \$544y ;
  assign \u_uart.u_uart_core.not_allzero_char  = \u_uart.u_uart_core.uart_rx.rx_valid_q  & \$545y ;
  assign \$547y  = ! \u_uart.u_uart_core.rx_fifo_data ;
  assign \u_uart.u_uart_core.allzero_err  = \u_uart.u_uart_core.event_rx_frame_err  & \$547y ;
  assign \$550y  = \u_uart.u_uart_core.break_st_q  || \u_uart.u_uart_core.not_allzero_char ;
  assign \$551y  = \u_uart.u_uart_core.allzero_cnt_q  + 5'h01;
  assign \$552y  = \u_uart.u_uart_core.allzero_err  ? \$551y  : \u_uart.u_uart_core.allzero_cnt_q ;
  assign \u_uart.u_uart_core.allzero_cnt_d  = \$550y  ? 5'h00 : \$552y ;
  assign \$559y  = \u_uart.u_uart_core.allzero_cnt_d  >= 5'h02;
  assign \$560y  = \u_uart.u_uart_core.allzero_cnt_d  >= 5'h04;
  assign \$561y  = \u_uart.u_uart_core.allzero_cnt_d  >= 5'h08;
  assign \$562y  = \u_uart.u_uart_core.allzero_cnt_d  >= 5'h10;
  assign \u_uart.u_reg.status_rxempty_qs  = ~ \u_uart.u_bridge.rx_valid_i ;
  assign \u_uart.u_reg.status_txidle_qs  = \u_uart.u_uart_core.tx_uart_idle  & \u_uart.u_reg.status_txempty_qs ;
  assign \u_uart.u_reg.status_txfull_qs  = ~ \u_uart.u_uart_core.tx_fifo_wready ;
  assign \$580y  = { 1'h0, \u_uart.u_uart_core.nco_sum_q [15:0] } + { 1'h0, \u_uart.u_reg.u_ctrl_nco.q  };
  assign \$582y  = \u_uart.u_uart_core.tx_uart_idle  & \u_uart.u_uart_core.tx_fifo_rvalid ;
  assign \u_uart.u_uart_core.u_uart_txfifo.rready_i  = \$582y  & \u_uart.u_reg.u_ctrl_tx.q ;
  assign \$589y  = ~ \u_uart.u_uart_core.u_uart_txfifo.full_o ;
  assign \u_uart.u_uart_core.tx_fifo_wready  = \$589y  & \$587y ;
  assign \$592y  = ~ \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.empty ;
  assign \u_uart.u_uart_core.tx_fifo_rvalid  = \$592y  & \$587y ;
  assign \$595y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1f;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  & \$595y ;
  assign \$597y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0] == 5'h1f;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  & \$597y ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [5] = ~ \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5];
  assign \u_uart.u_reg.reg_we  = \u_uart.u_reg.u_reg_if.a_ack  & \$1166y ;
  assign \u_uart.u_uart_core.u_uart_txfifo.full_o  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == { \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [5], \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0] };
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.empty  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  assign \$604y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5] == \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5];
  assign \$605y  = { 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] } - { 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0] };
  assign \$606y  = 6'h20 - { 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0] };
  assign \$607y  = \$606y  + { 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] };
  assign \$608y  = \$604y  ? \$605y  : \$607y ;
  assign \u_uart.u_uart_core.tx_fifo_depth  = \u_uart.u_uart_core.u_uart_txfifo.full_o  ? 6'h20 : \$608y ;
  assign \$613y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  + 6'h01;
  assign \$620y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  + 6'h01;
  assign \$624y  = \u_uart.u_reg.u_wdata0_qe.q_o  & \u_uart.u_uart_core.tx_fifo_wready ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  = \$624y  & \$587y ;
  assign \$627y  = \u_uart.u_uart_core.tx_fifo_rvalid  & \u_uart.u_uart_core.u_uart_txfifo.rready_i ;
  assign \$587y  = ~ \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.under_rst ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  = \$627y  & \$587y ;
  assign \$630y  = $signed({ 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0] }) < $signed(7'h20);
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.rdata_int  = \$630y  ? \$631y  : 8'hxx;
  assign \$634y  = $signed({ 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] }) < $signed(7'h20);
  assign \$635y  = $signed({ 1'h0, \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] }) >= $signed(1'h0);
  assign \$636y  = \$635y  && \$634y ;
  assign \$637y  = \$636y  ? 8'hff : 8'h00;
  assign \u_uart.u_uart_core.tx_fifo_data  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.empty  ? 8'h00 : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.rdata_int ;
  assign \$646y  = { 1'h0, \u_uart.u_uart_core.uart_tx.baud_div_q  } + 5'h01;
  assign \$654y  = \u_uart.u_reg.u_ctrl_parity_en.q  ? \u_uart.u_uart_core.uart_tx.wr_parity  : 1'h1;
  assign \$656y  = | \u_uart.u_uart_core.uart_tx.bit_cnt_q ;
  assign \$657y  = \u_uart.u_uart_core.uart_tx.tick_baud_q  && \$656y ;
  assign \$658y  = \u_uart.u_uart_core.uart_tx.bit_cnt_q  - 4'h1;
  assign \$668y  = ! \u_uart.u_uart_core.uart_tx.bit_cnt_q ;
  assign \u_uart.u_uart_core.tx_uart_idle  = \u_uart.u_reg.u_ctrl_tx.q  ? \$668y  : 1'h1;
  assign \$670y  = ^ \u_uart.u_uart_core.tx_fifo_data ;
  assign \u_uart.u_uart_core.uart_tx.wr_parity  = \$670y  ^ \u_uart.u_reg.u_ctrl_parity_odd.q ;
  assign cio_tx_o = \u_uart.u_reg.u_ctrl_llpbk.q  ? cio_rx_i : \u_uart.u_uart_core.tx_out_q ;
  assign \$688y  = \u_uart.u_uart_core.sync_rx.u_sync_2.q_o  & \u_uart.u_uart_core.rx_sync_q1 ;
  assign \$689y  = \u_uart.u_uart_core.sync_rx.u_sync_2.q_o  & \u_uart.u_uart_core.rx_sync_q2 ;
  assign \$690y  = \$688y  | \$689y ;
  assign \$691y  = \u_uart.u_uart_core.rx_sync_q1  & \u_uart.u_uart_core.rx_sync_q2 ;
  assign \u_uart.u_uart_core.rx_in_maj  = \$690y  | \$691y ;
  assign \u_uart.u_uart_core.rx_in_mx  = \u_uart.u_reg.u_ctrl_nf.q  ? \u_uart.u_uart_core.rx_in_maj  : \u_uart.u_uart_core.sync_rx.u_sync_2.q_o ;
  assign \$694y  = \u_uart.u_reg.u_ctrl_llpbk.q  ? 1'h1 : \u_uart.u_uart_core.rx_in_mx ;
  assign \u_uart.u_uart_core.uart_rx.rx  = \u_uart.u_reg.u_ctrl_slpbk.q  ? \u_uart.u_uart_core.uart_tx.tx_q  : \$694y ;
  assign \$701y  = { 1'h0, \u_uart.u_uart_core.uart_rx.baud_div_q  } + 5'h01;
  assign \$704y  = ! \u_uart.u_uart_core.uart_rx.rx ;
  assign \$705y  = \u_uart.u_uart_core.uart_rx.idle_q  && \$704y ;
  assign \$707y  = ! \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \$708y  = \$707y  && \u_uart.u_uart_core.uart_rx.tick_baud_q ;
  assign \$655y  = \u_uart.u_reg.u_ctrl_parity_en.q  ? 4'hb : 4'ha;
  assign \$710y  = \u_uart.u_uart_core.uart_rx.bit_cnt_q  == \$655y ;
  assign \$711y  = \$710y  && \u_uart.u_uart_core.uart_rx.rx ;
  assign \$712y  = \u_uart.u_uart_core.uart_rx.bit_cnt_q  - 4'h1;
  assign \$713y  = \u_uart.u_uart_core.uart_rx.bit_cnt_q  == 4'h1;
  assign \$734y  = \u_uart.u_uart_core.uart_rx.tick_baud_q  & \$713y ;
  assign \u_uart.u_uart_core.rx_fifo_data  = \u_uart.u_reg.u_ctrl_parity_en.q  ? \u_uart.u_uart_core.uart_rx.sreg_q [8:1] : \u_uart.u_uart_core.uart_rx.sreg_q [9:2];
  assign \$736y  = ~ \u_uart.u_uart_core.uart_rx.sreg_q [10];
  assign \u_uart.u_uart_core.event_rx_frame_err  = \u_uart.u_uart_core.uart_rx.rx_valid_q  & \$736y ;
  assign \$738y  = \u_uart.u_reg.u_ctrl_parity_en.q  & \u_uart.u_uart_core.uart_rx.rx_valid_q ;
  assign \$739y  = ^ { \u_uart.u_uart_core.uart_rx.sreg_q [9:1], \u_uart.u_reg.u_ctrl_parity_odd.q  };
  assign \u_uart.u_uart_core.event_rx_parity_err  = \$738y  & \$739y ;
  assign \$543y  = ~ \u_uart.u_uart_core.event_rx_frame_err ;
  assign \$742y  = \u_uart.u_uart_core.uart_rx.rx_valid_q  & \$543y ;
  assign \$743y  = ~ \u_uart.u_uart_core.event_rx_parity_err ;
  assign \u_uart.u_uart_core.rx_fifo_wvalid  = \$742y  & \$743y ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.rready_i  = \u_uart.u_reg.rdata_re  | \u_uart.u_uart_core.rx_pop_i ;
  assign \$751y  = ~ \u_uart.u_uart_core.u_uart_rxfifo.full_o ;
  assign \u_uart.u_uart_core.rx_fifo_wready  = \$751y  & \$749y ;
  assign \$754y  = ~ \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.empty ;
  assign \u_uart.u_bridge.rx_valid_i  = \$754y  & \$749y ;
  assign \$757y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3f;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  & \$757y ;
  assign \$759y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0] == 6'h3f;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  & \$759y ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [6] = ~ \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [6];
  assign \u_uart.u_uart_core.u_uart_rxfifo.full_o  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == { \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [6], \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0] };
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.empty  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  == \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q ;
  assign \$766y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [6] == \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [6];
  assign \$767y  = { 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] } - { 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0] };
  assign \$768y  = 7'h40 - { 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0] };
  assign \$769y  = \$768y  + { 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] };
  assign \$770y  = \$766y  ? \$767y  : \$769y ;
  assign \u_uart.u_uart_core.rx_fifo_depth  = \u_uart.u_uart_core.u_uart_rxfifo.full_o  ? 7'h40 : \$770y ;
  assign \$775y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  + 7'h01;
  assign \$782y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  + 7'h01;
  assign \$786y  = \u_uart.u_uart_core.rx_fifo_wvalid  & \u_uart.u_uart_core.rx_fifo_wready ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  = \$786y  & \$749y ;
  assign \$789y  = \u_uart.u_bridge.rx_valid_i  & \u_uart.u_uart_core.u_uart_rxfifo.rready_i ;
  assign \$749y  = ~ \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.under_rst ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  = \$789y  & \$749y ;
  assign \$792y  = $signed({ 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0] }) < $signed(8'h40);
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.rdata_int  = \$792y  ? \$793y  : 8'hxx;
  assign \$796y  = $signed({ 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] }) < $signed(8'h40);
  assign \$797y  = $signed({ 1'h0, \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] }) >= $signed(1'h0);
  assign \$798y  = \$797y  && \$796y ;
  assign \$799y  = \$798y  ? 8'hff : 8'h00;
  assign \u_uart.u_reg.reg_re  = \u_uart.u_reg.u_reg_if.a_ack  & \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \u_uart.u_bridge.rx_data_i  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.empty  ? 8'h00 : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.rdata_int ;
  assign \$810y  = { 29'h00000000, \u_uart.u_reg.u_fifo_ctrl_txilvl.q  } >= 32'd4;
  assign \$811y  = 6'h01 << \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.event_intr_i  = \u_uart.u_uart_core.tx_fifo_depth  < \u_uart.u_uart_core.tx_watermark_thresh ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.event_intr_i  = ! \u_uart.u_uart_core.tx_fifo_depth ;
  assign \u_uart.u_reg.status_txempty_qs  = ~ \u_uart.u_uart_core.tx_fifo_rvalid ;
  assign \$816y  = ~ \u_uart.u_uart_core.tx_uart_idle_q ;
  assign \$817y  = \u_uart.u_reg.status_txempty_qs  & \$816y ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.event_intr_i  = \$817y  & \u_uart.u_uart_core.tx_uart_idle ;
  assign \$823y  = { 29'h00000000, \u_uart.u_reg.u_fifo_ctrl_rxilvl.q  } > 32'd6;
  assign \$824y  = \u_uart.u_reg.u_fifo_ctrl_rxilvl.q  == 3'h6;
  assign \$825y  = 7'h01 << \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.event_intr_i  = \u_uart.u_uart_core.rx_fifo_depth  >= \u_uart.u_uart_core.rx_watermark_thresh ;
  assign \u_uart.u_uart_core.rx_fifo_depth_changed  = \u_uart.u_uart_core.rx_fifo_depth  != \u_uart.u_uart_core.rx_fifo_depth_prev_q ;
  assign \$831y  = ! \u_uart.u_uart_core.rx_fifo_depth ;
  assign \$832y  = \u_uart.u_uart_core.rx_timeout_count_q  + 24'h000001;
  assign \$833y  = \u_uart.u_uart_core.uart_rx.tick_baud_q  ? \$832y  : 24'hxxxxxx;
  assign \$834y  = \$831y  ? 24'h000000 : \$833y ;
  assign \$835y  = \u_uart.u_uart_core.rx_fifo_depth_changed  ? 24'h000000 : \$834y ;
  assign \$836y  = \u_uart.u_uart_core.event_rx_timeout  ? 24'h000000 : \$835y ;
  assign \u_uart.u_uart_core.rx_timeout_count_d  = \u_uart.u_reg.u_timeout_ctrl_en.q  ? \$836y  : 24'h000000;
  assign \$838y  = \u_uart.u_uart_core.rx_timeout_count_q  == \u_uart.u_reg.u_timeout_ctrl_val.q ;
  assign \u_uart.u_uart_core.event_rx_timeout  = \$838y  & \u_uart.u_reg.u_timeout_ctrl_en.q ;
  assign \u_uart.u_reg.status_rxfull_qs  = ~ \u_uart.u_uart_core.rx_fifo_wready ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.event_intr_i  = \u_uart.u_uart_core.rx_fifo_wvalid  & \u_uart.u_reg.status_rxfull_qs ;
  assign \$845y  = ~ \u_uart.u_uart_core.break_st_q ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.event_intr_i  = \u_uart.u_uart_core.break_err  & \$845y ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.d  = \u_uart.u_uart_core.intr_hw_tx_watermark.event_intr_i  | \u_uart.u_uart_core.intr_hw_tx_watermark.g_intr_status.test_q ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.d  = \u_uart.u_uart_core.intr_hw_tx_empty.event_intr_i  | \u_uart.u_uart_core.intr_hw_tx_empty.g_intr_status.test_q ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.d  = \u_uart.u_uart_core.intr_hw_rx_watermark.event_intr_i  | \u_uart.u_uart_core.intr_hw_rx_watermark.g_intr_status.test_q ;
  assign \$880y  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  & \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de  = \$880y  | \u_uart.u_uart_core.intr_hw_tx_done.event_intr_i ;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de  | \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \$888y  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  & \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de  = \$888y  | \u_uart.u_uart_core.intr_hw_rx_overflow.event_intr_i ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de  | \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \$896y  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  & \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de  = \$896y  | \u_uart.u_uart_core.event_rx_frame_err ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de  | \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \$904y  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  & \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de  = \$904y  | \u_uart.u_uart_core.intr_hw_rx_break_err.event_intr_i ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de  | \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \$912y  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  & \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de  = \$912y  | \u_uart.u_uart_core.event_rx_timeout ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de  | \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \$920y  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  & \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de  = \$920y  | \u_uart.u_uart_core.event_rx_parity_err ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de  | \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \$929y  = | \u_uart.u_bridge.rxf_st_q ;
  assign \u_uart.u_uart_core.rx_pop_i  = \$929y  && \u_uart.u_bridge.rx_valid_i ;
  assign \$935y  = \u_uart.u_bridge.rx_data_i  == 8'ha5;
  assign \$936y  = \u_uart.u_bridge.rx_valid_i  && \$935y ;
  assign \$949y  = \u_uart.u_bridge.op_q  == 8'h01;
  assign \$941y  = \u_uart.u_bridge.idx_q  + 2'h1;
  assign \$auto$bmuxmap.cc:84:execute$3821 [7:0] = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage [15:8] : \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3821 [15:8] = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? 8'hxx : \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3824  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3821 [15:8] : \$auto$bmuxmap.cc:84:execute$3821 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3826 [7:0] = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage [15:8] : \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3826 [15:8] = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? 8'hxx : \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3829  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3826 [15:8] : \$auto$bmuxmap.cc:84:execute$3826 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3831 [7:0] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [15:8] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3831 [15:8] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [31:24] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3831 [23:16] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [47:40] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3831 [31:24] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [63:56] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3831 [39:32] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [79:72] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [71:64];
  assign \$auto$bmuxmap.cc:84:execute$3831 [47:40] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [95:88] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [87:80];
  assign \$auto$bmuxmap.cc:84:execute$3831 [55:48] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [111:104] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [103:96];
  assign \$auto$bmuxmap.cc:84:execute$3831 [63:56] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [127:120] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [119:112];
  assign \$auto$bmuxmap.cc:84:execute$3831 [71:64] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [143:136] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [135:128];
  assign \$auto$bmuxmap.cc:84:execute$3831 [79:72] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [159:152] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [151:144];
  assign \$auto$bmuxmap.cc:84:execute$3831 [87:80] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [175:168] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [167:160];
  assign \$auto$bmuxmap.cc:84:execute$3831 [95:88] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [191:184] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [183:176];
  assign \$auto$bmuxmap.cc:84:execute$3831 [103:96] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [207:200] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [199:192];
  assign \$auto$bmuxmap.cc:84:execute$3831 [111:104] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [223:216] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [215:208];
  assign \$auto$bmuxmap.cc:84:execute$3831 [119:112] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [239:232] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [231:224];
  assign \$auto$bmuxmap.cc:84:execute$3831 [127:120] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [255:248] : \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [247:240];
  assign \$auto$bmuxmap.cc:84:execute$3848 [7:0] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [15:8] : \$auto$bmuxmap.cc:84:execute$3831 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3848 [15:8] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [31:24] : \$auto$bmuxmap.cc:84:execute$3831 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3848 [23:16] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [47:40] : \$auto$bmuxmap.cc:84:execute$3831 [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3848 [31:24] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [63:56] : \$auto$bmuxmap.cc:84:execute$3831 [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3848 [39:32] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [79:72] : \$auto$bmuxmap.cc:84:execute$3831 [71:64];
  assign \$auto$bmuxmap.cc:84:execute$3848 [47:40] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [95:88] : \$auto$bmuxmap.cc:84:execute$3831 [87:80];
  assign \$auto$bmuxmap.cc:84:execute$3848 [55:48] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [111:104] : \$auto$bmuxmap.cc:84:execute$3831 [103:96];
  assign \$auto$bmuxmap.cc:84:execute$3848 [63:56] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3831 [127:120] : \$auto$bmuxmap.cc:84:execute$3831 [119:112];
  assign \$auto$bmuxmap.cc:84:execute$3857 [7:0] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3848 [15:8] : \$auto$bmuxmap.cc:84:execute$3848 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3857 [15:8] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3848 [31:24] : \$auto$bmuxmap.cc:84:execute$3848 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3857 [23:16] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3848 [47:40] : \$auto$bmuxmap.cc:84:execute$3848 [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3857 [31:24] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3848 [63:56] : \$auto$bmuxmap.cc:84:execute$3848 [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3862 [7:0] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [3] ? \$auto$bmuxmap.cc:84:execute$3857 [15:8] : \$auto$bmuxmap.cc:84:execute$3857 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3862 [15:8] = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [3] ? \$auto$bmuxmap.cc:84:execute$3857 [31:24] : \$auto$bmuxmap.cc:84:execute$3857 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3865  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4] ? \$auto$bmuxmap.cc:84:execute$3862 [15:8] : \$auto$bmuxmap.cc:84:execute$3862 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3867 [7:0] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [15:8] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3867 [15:8] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [31:24] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3867 [23:16] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [47:40] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3867 [31:24] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [63:56] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3867 [39:32] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [79:72] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [71:64];
  assign \$auto$bmuxmap.cc:84:execute$3867 [47:40] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [95:88] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [87:80];
  assign \$auto$bmuxmap.cc:84:execute$3867 [55:48] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [111:104] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [103:96];
  assign \$auto$bmuxmap.cc:84:execute$3867 [63:56] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [127:120] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [119:112];
  assign \$auto$bmuxmap.cc:84:execute$3867 [71:64] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [143:136] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [135:128];
  assign \$auto$bmuxmap.cc:84:execute$3867 [79:72] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [159:152] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [151:144];
  assign \$auto$bmuxmap.cc:84:execute$3867 [87:80] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [175:168] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [167:160];
  assign \$auto$bmuxmap.cc:84:execute$3867 [95:88] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [191:184] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [183:176];
  assign \$auto$bmuxmap.cc:84:execute$3867 [103:96] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [207:200] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [199:192];
  assign \$auto$bmuxmap.cc:84:execute$3867 [111:104] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [223:216] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [215:208];
  assign \$auto$bmuxmap.cc:84:execute$3867 [119:112] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [239:232] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [231:224];
  assign \$auto$bmuxmap.cc:84:execute$3867 [127:120] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [255:248] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [247:240];
  assign \$auto$bmuxmap.cc:84:execute$3867 [135:128] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [271:264] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [263:256];
  assign \$auto$bmuxmap.cc:84:execute$3867 [143:136] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [287:280] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [279:272];
  assign \$auto$bmuxmap.cc:84:execute$3867 [151:144] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [303:296] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [295:288];
  assign \$auto$bmuxmap.cc:84:execute$3867 [159:152] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [319:312] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [311:304];
  assign \$auto$bmuxmap.cc:84:execute$3867 [167:160] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [335:328] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [327:320];
  assign \$auto$bmuxmap.cc:84:execute$3867 [175:168] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [351:344] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [343:336];
  assign \$auto$bmuxmap.cc:84:execute$3867 [183:176] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [367:360] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [359:352];
  assign \$auto$bmuxmap.cc:84:execute$3867 [191:184] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [383:376] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [375:368];
  assign \$auto$bmuxmap.cc:84:execute$3867 [199:192] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [399:392] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [391:384];
  assign \$auto$bmuxmap.cc:84:execute$3867 [207:200] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [415:408] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [407:400];
  assign \$auto$bmuxmap.cc:84:execute$3867 [215:208] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [431:424] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [423:416];
  assign \$auto$bmuxmap.cc:84:execute$3867 [223:216] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [447:440] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [439:432];
  assign \$auto$bmuxmap.cc:84:execute$3867 [231:224] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [463:456] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [455:448];
  assign \$auto$bmuxmap.cc:84:execute$3867 [239:232] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [479:472] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [471:464];
  assign \$auto$bmuxmap.cc:84:execute$3867 [247:240] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [495:488] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [487:480];
  assign \$auto$bmuxmap.cc:84:execute$3867 [255:248] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [0] ? \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [511:504] : \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [503:496];
  assign \$auto$bmuxmap.cc:84:execute$3900 [7:0] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [15:8] : \$auto$bmuxmap.cc:84:execute$3867 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3900 [15:8] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [31:24] : \$auto$bmuxmap.cc:84:execute$3867 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3900 [23:16] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [47:40] : \$auto$bmuxmap.cc:84:execute$3867 [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3900 [31:24] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [63:56] : \$auto$bmuxmap.cc:84:execute$3867 [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3900 [39:32] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [79:72] : \$auto$bmuxmap.cc:84:execute$3867 [71:64];
  assign \$auto$bmuxmap.cc:84:execute$3900 [47:40] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [95:88] : \$auto$bmuxmap.cc:84:execute$3867 [87:80];
  assign \$auto$bmuxmap.cc:84:execute$3900 [55:48] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [111:104] : \$auto$bmuxmap.cc:84:execute$3867 [103:96];
  assign \$auto$bmuxmap.cc:84:execute$3900 [63:56] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [127:120] : \$auto$bmuxmap.cc:84:execute$3867 [119:112];
  assign \$auto$bmuxmap.cc:84:execute$3900 [71:64] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [143:136] : \$auto$bmuxmap.cc:84:execute$3867 [135:128];
  assign \$auto$bmuxmap.cc:84:execute$3900 [79:72] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [159:152] : \$auto$bmuxmap.cc:84:execute$3867 [151:144];
  assign \$auto$bmuxmap.cc:84:execute$3900 [87:80] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [175:168] : \$auto$bmuxmap.cc:84:execute$3867 [167:160];
  assign \$auto$bmuxmap.cc:84:execute$3900 [95:88] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [191:184] : \$auto$bmuxmap.cc:84:execute$3867 [183:176];
  assign \$auto$bmuxmap.cc:84:execute$3900 [103:96] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [207:200] : \$auto$bmuxmap.cc:84:execute$3867 [199:192];
  assign \$auto$bmuxmap.cc:84:execute$3900 [111:104] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [223:216] : \$auto$bmuxmap.cc:84:execute$3867 [215:208];
  assign \$auto$bmuxmap.cc:84:execute$3900 [119:112] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [239:232] : \$auto$bmuxmap.cc:84:execute$3867 [231:224];
  assign \$auto$bmuxmap.cc:84:execute$3900 [127:120] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1] ? \$auto$bmuxmap.cc:84:execute$3867 [255:248] : \$auto$bmuxmap.cc:84:execute$3867 [247:240];
  assign \$auto$bmuxmap.cc:84:execute$3917 [7:0] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [15:8] : \$auto$bmuxmap.cc:84:execute$3900 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3917 [15:8] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [31:24] : \$auto$bmuxmap.cc:84:execute$3900 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3917 [23:16] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [47:40] : \$auto$bmuxmap.cc:84:execute$3900 [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3917 [31:24] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [63:56] : \$auto$bmuxmap.cc:84:execute$3900 [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3917 [39:32] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [79:72] : \$auto$bmuxmap.cc:84:execute$3900 [71:64];
  assign \$auto$bmuxmap.cc:84:execute$3917 [47:40] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [95:88] : \$auto$bmuxmap.cc:84:execute$3900 [87:80];
  assign \$auto$bmuxmap.cc:84:execute$3917 [55:48] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [111:104] : \$auto$bmuxmap.cc:84:execute$3900 [103:96];
  assign \$auto$bmuxmap.cc:84:execute$3917 [63:56] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2] ? \$auto$bmuxmap.cc:84:execute$3900 [127:120] : \$auto$bmuxmap.cc:84:execute$3900 [119:112];
  assign \$auto$bmuxmap.cc:84:execute$3926 [7:0] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [3] ? \$auto$bmuxmap.cc:84:execute$3917 [15:8] : \$auto$bmuxmap.cc:84:execute$3917 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3926 [15:8] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [3] ? \$auto$bmuxmap.cc:84:execute$3917 [31:24] : \$auto$bmuxmap.cc:84:execute$3917 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3926 [23:16] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [3] ? \$auto$bmuxmap.cc:84:execute$3917 [47:40] : \$auto$bmuxmap.cc:84:execute$3917 [39:32];
  assign \$auto$bmuxmap.cc:84:execute$3926 [31:24] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [3] ? \$auto$bmuxmap.cc:84:execute$3917 [63:56] : \$auto$bmuxmap.cc:84:execute$3917 [55:48];
  assign \$auto$bmuxmap.cc:84:execute$3931 [7:0] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4] ? \$auto$bmuxmap.cc:84:execute$3926 [15:8] : \$auto$bmuxmap.cc:84:execute$3926 [7:0];
  assign \$auto$bmuxmap.cc:84:execute$3931 [15:8] = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4] ? \$auto$bmuxmap.cc:84:execute$3926 [31:24] : \$auto$bmuxmap.cc:84:execute$3926 [23:16];
  assign \$auto$bmuxmap.cc:84:execute$3934  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5] ? \$auto$bmuxmap.cc:84:execute$3931 [15:8] : \$auto$bmuxmap.cc:84:execute$3931 [7:0];
  assign \$auto$rtlil.cc:2918:Not$3794  = ~ \$3464y [23:0];
  assign \$auto$rtlil.cc:2918:Not$3801  = ~ \$3523y [23:0];
  assign \$auto$rtlil.cc:2918:Not$3808  = ~ \$638y ;
  assign \$auto$rtlil.cc:2918:Not$3815  = ~ \$800y ;
  assign \$auto$rtlil.cc:2965:And$3796  = \$3464y [23:0] & { \u_spi_host.u_spi_host_reg.u_wdata.q , \u_spi_host.u_spi_host_reg.u_wdata.q , \u_spi_host.u_spi_host_reg.u_wdata.q  };
  assign \$auto$rtlil.cc:2965:And$3803  = \$3523y [23:0] & { \u_spi_host.u_spi_host_core.current_byte_q , \u_spi_host.u_spi_host_core.current_byte_q , \u_spi_host.u_spi_host_core.current_byte_q  };
  assign \$auto$rtlil.cc:2965:And$3810  = \$638y  & { \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata.q  };
  assign \$auto$rtlil.cc:2965:And$3817  = \$800y  & { \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data , \u_uart.u_uart_core.rx_fifo_data  };
  assign \$auto$rtlil.cc:2965:And$3798  = \$auto$rtlil.cc:2918:Not$3794  & \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage ;
  assign \$auto$rtlil.cc:2965:And$3805  = \$auto$rtlil.cc:2918:Not$3801  & \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage ;
  assign \$auto$rtlil.cc:2965:And$3812  = \$auto$rtlil.cc:2918:Not$3808  & \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage ;
  assign \$auto$rtlil.cc:2965:And$3819  = \$auto$rtlil.cc:2918:Not$3815  & \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage ;
  assign \$3466y  = \$auto$rtlil.cc:2965:And$3798  | \$auto$rtlil.cc:2965:And$3796 ;
  assign \$3525y  = \$auto$rtlil.cc:2965:And$3805  | \$auto$rtlil.cc:2965:And$3803 ;
  assign \$640y  = \$auto$rtlil.cc:2965:And$3812  | \$auto$rtlil.cc:2965:And$3810 ;
  assign \$802y  = \$auto$rtlil.cc:2965:And$3819  | \$auto$rtlil.cc:2965:And$3817 ;
  assign \$auto$demuxmap.cc:63:execute$3936  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h0;
  assign \$auto$demuxmap.cc:63:execute$3939  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h1;
  assign \$auto$demuxmap.cc:63:execute$3942  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h2;
  assign \$auto$demuxmap.cc:63:execute$3945  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h3;
  assign \$auto$demuxmap.cc:63:execute$3948  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h0;
  assign \$auto$demuxmap.cc:63:execute$3951  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h1;
  assign \$auto$demuxmap.cc:63:execute$3954  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h2;
  assign \$auto$demuxmap.cc:63:execute$3957  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0] == 2'h3;
  assign \$auto$demuxmap.cc:63:execute$3960  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h00;
  assign \$auto$demuxmap.cc:63:execute$3963  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h01;
  assign \$auto$demuxmap.cc:63:execute$3966  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h02;
  assign \$auto$demuxmap.cc:63:execute$3969  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h03;
  assign \$auto$demuxmap.cc:63:execute$3972  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h04;
  assign \$auto$demuxmap.cc:63:execute$3975  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h05;
  assign \$auto$demuxmap.cc:63:execute$3978  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h06;
  assign \$auto$demuxmap.cc:63:execute$3981  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h07;
  assign \$auto$demuxmap.cc:63:execute$3984  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h08;
  assign \$auto$demuxmap.cc:63:execute$3987  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h09;
  assign \$auto$demuxmap.cc:63:execute$3990  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h0a;
  assign \$auto$demuxmap.cc:63:execute$3993  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h0b;
  assign \$auto$demuxmap.cc:63:execute$3996  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h0c;
  assign \$auto$demuxmap.cc:63:execute$3999  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h0d;
  assign \$auto$demuxmap.cc:63:execute$4002  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h0e;
  assign \$auto$demuxmap.cc:63:execute$4005  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h0f;
  assign \$auto$demuxmap.cc:63:execute$4008  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h10;
  assign \$auto$demuxmap.cc:63:execute$4011  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h11;
  assign \$auto$demuxmap.cc:63:execute$4014  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h12;
  assign \$auto$demuxmap.cc:63:execute$4017  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h13;
  assign \$auto$demuxmap.cc:63:execute$4020  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h14;
  assign \$auto$demuxmap.cc:63:execute$4023  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h15;
  assign \$auto$demuxmap.cc:63:execute$4026  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h16;
  assign \$auto$demuxmap.cc:63:execute$4029  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h17;
  assign \$auto$demuxmap.cc:63:execute$4032  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h18;
  assign \$auto$demuxmap.cc:63:execute$4035  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h19;
  assign \$auto$demuxmap.cc:63:execute$4038  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1a;
  assign \$auto$demuxmap.cc:63:execute$4041  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1b;
  assign \$auto$demuxmap.cc:63:execute$4044  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1c;
  assign \$auto$demuxmap.cc:63:execute$4047  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1d;
  assign \$auto$demuxmap.cc:63:execute$4050  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1e;
  assign \$auto$demuxmap.cc:63:execute$4053  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0] == 5'h1f;
  assign \$auto$demuxmap.cc:63:execute$4056  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h00;
  assign \$auto$demuxmap.cc:63:execute$4059  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h01;
  assign \$auto$demuxmap.cc:63:execute$4062  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h02;
  assign \$auto$demuxmap.cc:63:execute$4065  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h03;
  assign \$auto$demuxmap.cc:63:execute$4068  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h04;
  assign \$auto$demuxmap.cc:63:execute$4071  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h05;
  assign \$auto$demuxmap.cc:63:execute$4074  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h06;
  assign \$auto$demuxmap.cc:63:execute$4077  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h07;
  assign \$auto$demuxmap.cc:63:execute$4080  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h08;
  assign \$auto$demuxmap.cc:63:execute$4083  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h09;
  assign \$auto$demuxmap.cc:63:execute$4086  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h0a;
  assign \$auto$demuxmap.cc:63:execute$4089  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h0b;
  assign \$auto$demuxmap.cc:63:execute$4092  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h0c;
  assign \$auto$demuxmap.cc:63:execute$4095  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h0d;
  assign \$auto$demuxmap.cc:63:execute$4098  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h0e;
  assign \$auto$demuxmap.cc:63:execute$4101  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h0f;
  assign \$auto$demuxmap.cc:63:execute$4104  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h10;
  assign \$auto$demuxmap.cc:63:execute$4107  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h11;
  assign \$auto$demuxmap.cc:63:execute$4110  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h12;
  assign \$auto$demuxmap.cc:63:execute$4113  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h13;
  assign \$auto$demuxmap.cc:63:execute$4116  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h14;
  assign \$auto$demuxmap.cc:63:execute$4119  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h15;
  assign \$auto$demuxmap.cc:63:execute$4122  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h16;
  assign \$auto$demuxmap.cc:63:execute$4125  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h17;
  assign \$auto$demuxmap.cc:63:execute$4128  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h18;
  assign \$auto$demuxmap.cc:63:execute$4131  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h19;
  assign \$auto$demuxmap.cc:63:execute$4134  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h1a;
  assign \$auto$demuxmap.cc:63:execute$4137  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h1b;
  assign \$auto$demuxmap.cc:63:execute$4140  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h1c;
  assign \$auto$demuxmap.cc:63:execute$4143  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h1d;
  assign \$auto$demuxmap.cc:63:execute$4146  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h1e;
  assign \$auto$demuxmap.cc:63:execute$4149  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h1f;
  assign \$auto$demuxmap.cc:63:execute$4152  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h20;
  assign \$auto$demuxmap.cc:63:execute$4155  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h21;
  assign \$auto$demuxmap.cc:63:execute$4158  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h22;
  assign \$auto$demuxmap.cc:63:execute$4161  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h23;
  assign \$auto$demuxmap.cc:63:execute$4164  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h24;
  assign \$auto$demuxmap.cc:63:execute$4167  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h25;
  assign \$auto$demuxmap.cc:63:execute$4170  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h26;
  assign \$auto$demuxmap.cc:63:execute$4173  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h27;
  assign \$auto$demuxmap.cc:63:execute$4176  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h28;
  assign \$auto$demuxmap.cc:63:execute$4179  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h29;
  assign \$auto$demuxmap.cc:63:execute$4182  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h2a;
  assign \$auto$demuxmap.cc:63:execute$4185  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h2b;
  assign \$auto$demuxmap.cc:63:execute$4188  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h2c;
  assign \$auto$demuxmap.cc:63:execute$4191  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h2d;
  assign \$auto$demuxmap.cc:63:execute$4194  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h2e;
  assign \$auto$demuxmap.cc:63:execute$4197  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h2f;
  assign \$auto$demuxmap.cc:63:execute$4200  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h30;
  assign \$auto$demuxmap.cc:63:execute$4203  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h31;
  assign \$auto$demuxmap.cc:63:execute$4206  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h32;
  assign \$auto$demuxmap.cc:63:execute$4209  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h33;
  assign \$auto$demuxmap.cc:63:execute$4212  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h34;
  assign \$auto$demuxmap.cc:63:execute$4215  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h35;
  assign \$auto$demuxmap.cc:63:execute$4218  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h36;
  assign \$auto$demuxmap.cc:63:execute$4221  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h37;
  assign \$auto$demuxmap.cc:63:execute$4224  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h38;
  assign \$auto$demuxmap.cc:63:execute$4227  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h39;
  assign \$auto$demuxmap.cc:63:execute$4230  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3a;
  assign \$auto$demuxmap.cc:63:execute$4233  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3b;
  assign \$auto$demuxmap.cc:63:execute$4236  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3c;
  assign \$auto$demuxmap.cc:63:execute$4239  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3d;
  assign \$auto$demuxmap.cc:63:execute$4242  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3e;
  assign \$auto$demuxmap.cc:63:execute$4245  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0] == 6'h3f;
  assign \$3464y [7:0] = \$auto$demuxmap.cc:63:execute$3936  ? \$3463y  : 8'h00;
  assign \$3464y [15:8] = \$auto$demuxmap.cc:63:execute$3939  ? \$3463y  : 8'h00;
  assign \$3464y [23:16] = \$auto$demuxmap.cc:63:execute$3942  ? \$3463y  : 8'h00;
  assign \$3464y [31:24] = \$auto$demuxmap.cc:63:execute$3945  ? \$3463y  : 8'h00;
  assign \$3523y [7:0] = \$auto$demuxmap.cc:63:execute$3948  ? \$3522y  : 8'h00;
  assign \$3523y [15:8] = \$auto$demuxmap.cc:63:execute$3951  ? \$3522y  : 8'h00;
  assign \$3523y [23:16] = \$auto$demuxmap.cc:63:execute$3954  ? \$3522y  : 8'h00;
  assign \$3523y [31:24] = \$auto$demuxmap.cc:63:execute$3957  ? \$3522y  : 8'h00;
  assign \$638y [7:0] = \$auto$demuxmap.cc:63:execute$3960  ? \$637y  : 8'h00;
  assign \$638y [15:8] = \$auto$demuxmap.cc:63:execute$3963  ? \$637y  : 8'h00;
  assign \$638y [23:16] = \$auto$demuxmap.cc:63:execute$3966  ? \$637y  : 8'h00;
  assign \$638y [31:24] = \$auto$demuxmap.cc:63:execute$3969  ? \$637y  : 8'h00;
  assign \$638y [39:32] = \$auto$demuxmap.cc:63:execute$3972  ? \$637y  : 8'h00;
  assign \$638y [47:40] = \$auto$demuxmap.cc:63:execute$3975  ? \$637y  : 8'h00;
  assign \$638y [55:48] = \$auto$demuxmap.cc:63:execute$3978  ? \$637y  : 8'h00;
  assign \$638y [63:56] = \$auto$demuxmap.cc:63:execute$3981  ? \$637y  : 8'h00;
  assign \$638y [71:64] = \$auto$demuxmap.cc:63:execute$3984  ? \$637y  : 8'h00;
  assign \$638y [79:72] = \$auto$demuxmap.cc:63:execute$3987  ? \$637y  : 8'h00;
  assign \$638y [87:80] = \$auto$demuxmap.cc:63:execute$3990  ? \$637y  : 8'h00;
  assign \$638y [95:88] = \$auto$demuxmap.cc:63:execute$3993  ? \$637y  : 8'h00;
  assign \$638y [103:96] = \$auto$demuxmap.cc:63:execute$3996  ? \$637y  : 8'h00;
  assign \$638y [111:104] = \$auto$demuxmap.cc:63:execute$3999  ? \$637y  : 8'h00;
  assign \$638y [119:112] = \$auto$demuxmap.cc:63:execute$4002  ? \$637y  : 8'h00;
  assign \$638y [127:120] = \$auto$demuxmap.cc:63:execute$4005  ? \$637y  : 8'h00;
  assign \$638y [135:128] = \$auto$demuxmap.cc:63:execute$4008  ? \$637y  : 8'h00;
  assign \$638y [143:136] = \$auto$demuxmap.cc:63:execute$4011  ? \$637y  : 8'h00;
  assign \$638y [151:144] = \$auto$demuxmap.cc:63:execute$4014  ? \$637y  : 8'h00;
  assign \$638y [159:152] = \$auto$demuxmap.cc:63:execute$4017  ? \$637y  : 8'h00;
  assign \$638y [167:160] = \$auto$demuxmap.cc:63:execute$4020  ? \$637y  : 8'h00;
  assign \$638y [175:168] = \$auto$demuxmap.cc:63:execute$4023  ? \$637y  : 8'h00;
  assign \$638y [183:176] = \$auto$demuxmap.cc:63:execute$4026  ? \$637y  : 8'h00;
  assign \$638y [191:184] = \$auto$demuxmap.cc:63:execute$4029  ? \$637y  : 8'h00;
  assign \$638y [199:192] = \$auto$demuxmap.cc:63:execute$4032  ? \$637y  : 8'h00;
  assign \$638y [207:200] = \$auto$demuxmap.cc:63:execute$4035  ? \$637y  : 8'h00;
  assign \$638y [215:208] = \$auto$demuxmap.cc:63:execute$4038  ? \$637y  : 8'h00;
  assign \$638y [223:216] = \$auto$demuxmap.cc:63:execute$4041  ? \$637y  : 8'h00;
  assign \$638y [231:224] = \$auto$demuxmap.cc:63:execute$4044  ? \$637y  : 8'h00;
  assign \$638y [239:232] = \$auto$demuxmap.cc:63:execute$4047  ? \$637y  : 8'h00;
  assign \$638y [247:240] = \$auto$demuxmap.cc:63:execute$4050  ? \$637y  : 8'h00;
  assign \$638y [255:248] = \$auto$demuxmap.cc:63:execute$4053  ? \$637y  : 8'h00;
  assign \$800y [7:0] = \$auto$demuxmap.cc:63:execute$4056  ? \$799y  : 8'h00;
  assign \$800y [15:8] = \$auto$demuxmap.cc:63:execute$4059  ? \$799y  : 8'h00;
  assign \$800y [23:16] = \$auto$demuxmap.cc:63:execute$4062  ? \$799y  : 8'h00;
  assign \$800y [31:24] = \$auto$demuxmap.cc:63:execute$4065  ? \$799y  : 8'h00;
  assign \$800y [39:32] = \$auto$demuxmap.cc:63:execute$4068  ? \$799y  : 8'h00;
  assign \$800y [47:40] = \$auto$demuxmap.cc:63:execute$4071  ? \$799y  : 8'h00;
  assign \$800y [55:48] = \$auto$demuxmap.cc:63:execute$4074  ? \$799y  : 8'h00;
  assign \$800y [63:56] = \$auto$demuxmap.cc:63:execute$4077  ? \$799y  : 8'h00;
  assign \$800y [71:64] = \$auto$demuxmap.cc:63:execute$4080  ? \$799y  : 8'h00;
  assign \$800y [79:72] = \$auto$demuxmap.cc:63:execute$4083  ? \$799y  : 8'h00;
  assign \$800y [87:80] = \$auto$demuxmap.cc:63:execute$4086  ? \$799y  : 8'h00;
  assign \$800y [95:88] = \$auto$demuxmap.cc:63:execute$4089  ? \$799y  : 8'h00;
  assign \$800y [103:96] = \$auto$demuxmap.cc:63:execute$4092  ? \$799y  : 8'h00;
  assign \$800y [111:104] = \$auto$demuxmap.cc:63:execute$4095  ? \$799y  : 8'h00;
  assign \$800y [119:112] = \$auto$demuxmap.cc:63:execute$4098  ? \$799y  : 8'h00;
  assign \$800y [127:120] = \$auto$demuxmap.cc:63:execute$4101  ? \$799y  : 8'h00;
  assign \$800y [135:128] = \$auto$demuxmap.cc:63:execute$4104  ? \$799y  : 8'h00;
  assign \$800y [143:136] = \$auto$demuxmap.cc:63:execute$4107  ? \$799y  : 8'h00;
  assign \$800y [151:144] = \$auto$demuxmap.cc:63:execute$4110  ? \$799y  : 8'h00;
  assign \$800y [159:152] = \$auto$demuxmap.cc:63:execute$4113  ? \$799y  : 8'h00;
  assign \$800y [167:160] = \$auto$demuxmap.cc:63:execute$4116  ? \$799y  : 8'h00;
  assign \$800y [175:168] = \$auto$demuxmap.cc:63:execute$4119  ? \$799y  : 8'h00;
  assign \$800y [183:176] = \$auto$demuxmap.cc:63:execute$4122  ? \$799y  : 8'h00;
  assign \$800y [191:184] = \$auto$demuxmap.cc:63:execute$4125  ? \$799y  : 8'h00;
  assign \$800y [199:192] = \$auto$demuxmap.cc:63:execute$4128  ? \$799y  : 8'h00;
  assign \$800y [207:200] = \$auto$demuxmap.cc:63:execute$4131  ? \$799y  : 8'h00;
  assign \$800y [215:208] = \$auto$demuxmap.cc:63:execute$4134  ? \$799y  : 8'h00;
  assign \$800y [223:216] = \$auto$demuxmap.cc:63:execute$4137  ? \$799y  : 8'h00;
  assign \$800y [231:224] = \$auto$demuxmap.cc:63:execute$4140  ? \$799y  : 8'h00;
  assign \$800y [239:232] = \$auto$demuxmap.cc:63:execute$4143  ? \$799y  : 8'h00;
  assign \$800y [247:240] = \$auto$demuxmap.cc:63:execute$4146  ? \$799y  : 8'h00;
  assign \$800y [255:248] = \$auto$demuxmap.cc:63:execute$4149  ? \$799y  : 8'h00;
  assign \$800y [263:256] = \$auto$demuxmap.cc:63:execute$4152  ? \$799y  : 8'h00;
  assign \$800y [271:264] = \$auto$demuxmap.cc:63:execute$4155  ? \$799y  : 8'h00;
  assign \$800y [279:272] = \$auto$demuxmap.cc:63:execute$4158  ? \$799y  : 8'h00;
  assign \$800y [287:280] = \$auto$demuxmap.cc:63:execute$4161  ? \$799y  : 8'h00;
  assign \$800y [295:288] = \$auto$demuxmap.cc:63:execute$4164  ? \$799y  : 8'h00;
  assign \$800y [303:296] = \$auto$demuxmap.cc:63:execute$4167  ? \$799y  : 8'h00;
  assign \$800y [311:304] = \$auto$demuxmap.cc:63:execute$4170  ? \$799y  : 8'h00;
  assign \$800y [319:312] = \$auto$demuxmap.cc:63:execute$4173  ? \$799y  : 8'h00;
  assign \$800y [327:320] = \$auto$demuxmap.cc:63:execute$4176  ? \$799y  : 8'h00;
  assign \$800y [335:328] = \$auto$demuxmap.cc:63:execute$4179  ? \$799y  : 8'h00;
  assign \$800y [343:336] = \$auto$demuxmap.cc:63:execute$4182  ? \$799y  : 8'h00;
  assign \$800y [351:344] = \$auto$demuxmap.cc:63:execute$4185  ? \$799y  : 8'h00;
  assign \$800y [359:352] = \$auto$demuxmap.cc:63:execute$4188  ? \$799y  : 8'h00;
  assign \$800y [367:360] = \$auto$demuxmap.cc:63:execute$4191  ? \$799y  : 8'h00;
  assign \$800y [375:368] = \$auto$demuxmap.cc:63:execute$4194  ? \$799y  : 8'h00;
  assign \$800y [383:376] = \$auto$demuxmap.cc:63:execute$4197  ? \$799y  : 8'h00;
  assign \$800y [391:384] = \$auto$demuxmap.cc:63:execute$4200  ? \$799y  : 8'h00;
  assign \$800y [399:392] = \$auto$demuxmap.cc:63:execute$4203  ? \$799y  : 8'h00;
  assign \$800y [407:400] = \$auto$demuxmap.cc:63:execute$4206  ? \$799y  : 8'h00;
  assign \$800y [415:408] = \$auto$demuxmap.cc:63:execute$4209  ? \$799y  : 8'h00;
  assign \$800y [423:416] = \$auto$demuxmap.cc:63:execute$4212  ? \$799y  : 8'h00;
  assign \$800y [431:424] = \$auto$demuxmap.cc:63:execute$4215  ? \$799y  : 8'h00;
  assign \$800y [439:432] = \$auto$demuxmap.cc:63:execute$4218  ? \$799y  : 8'h00;
  assign \$800y [447:440] = \$auto$demuxmap.cc:63:execute$4221  ? \$799y  : 8'h00;
  assign \$800y [455:448] = \$auto$demuxmap.cc:63:execute$4224  ? \$799y  : 8'h00;
  assign \$800y [463:456] = \$auto$demuxmap.cc:63:execute$4227  ? \$799y  : 8'h00;
  assign \$800y [471:464] = \$auto$demuxmap.cc:63:execute$4230  ? \$799y  : 8'h00;
  assign \$800y [479:472] = \$auto$demuxmap.cc:63:execute$4233  ? \$799y  : 8'h00;
  assign \$800y [487:480] = \$auto$demuxmap.cc:63:execute$4236  ? \$799y  : 8'h00;
  assign \$800y [495:488] = \$auto$demuxmap.cc:63:execute$4239  ? \$799y  : 8'h00;
  assign \$800y [503:496] = \$auto$demuxmap.cc:63:execute$4242  ? \$799y  : 8'h00;
  assign \$800y [511:504] = \$auto$demuxmap.cc:63:execute$4245  ? \$799y  : 8'h00;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.beat_ctr_q  <= 27'h0000000;
    else if (\u_pwm.u_pwm_core.beat_ctr_en ) \u_pwm.u_pwm_core.beat_ctr_q  <= \u_pwm.u_pwm_core.beat_ctr_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.phase_ctr_q  <= 16'h0000;
    else if (\u_pwm.u_pwm_core.phase_ctr_en ) \u_pwm.u_pwm_core.phase_ctr_q  <= \u_pwm.u_pwm_core.phase_ctr_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.num_req_outstanding  <= 9'h000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3190 ) \xbar.u_s1n_6.num_req_outstanding  <= \$procmux$1716_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.gen_err_resp.err_resp.err_source  <= 8'h00;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3195 ) \xbar.u_s1n_6.gen_err_resp.err_resp.err_source  <= { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.gen_err_resp.err_resp.err_size  <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3195 ) \xbar.u_s1n_6.gen_err_resp.err_resp.err_size  <= 2'h2;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.gen_err_resp.err_resp.err_opcode  <= 3'h4;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3195 ) \xbar.u_s1n_6.gen_err_resp.err_resp.err_opcode  <= \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.gen_err_resp.err_resp.err_instr_type  <= 4'h9;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3195 ) \xbar.u_s1n_6.gen_err_resp.err_resp.err_instr_type  <= 4'h9;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.dev_select_outstanding  <= 3'h0;
    else if (\xbar.u_s1n_6.accept_t_req ) \xbar.u_s1n_6.dev_select_outstanding  <= \xbar.u_s1n_6.dev_select_t ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \uart_host_adapter.g_multiple_reqs.source_q  <= 1'h0;
    else if (\$1001y ) \uart_host_adapter.g_multiple_reqs.source_q  <= \$procmux$1801_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_tx.tx_q  <= 1'h1;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3219 ) \u_uart.u_uart_core.uart_tx.tx_q  <= \u_uart.u_uart_core.uart_tx.tx_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_tx.sreg_q  <= 11'h7ff;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3215 ) \u_uart.u_uart_core.uart_tx.sreg_q  <= \u_uart.u_uart_core.uart_tx.sreg_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_tx.bit_cnt_q  <= 4'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3215 ) \u_uart.u_uart_core.uart_tx.bit_cnt_q  <= \u_uart.u_uart_core.uart_tx.bit_cnt_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_tx.baud_div_q  <= 4'h0;
    else if (\u_uart.u_uart_core.nco_sum_q [16]) \u_uart.u_uart_core.uart_tx.baud_div_q  <= \$646y [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_rx.sreg_q  <= 11'h000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3233 ) \u_uart.u_uart_core.uart_rx.sreg_q  <= \u_uart.u_uart_core.uart_rx.sreg_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_rx.idle_q  <= 1'h1;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3229 ) \u_uart.u_uart_core.uart_rx.idle_q  <= \u_uart.u_uart_core.uart_rx.idle_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_rx.bit_cnt_q  <= 4'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3229 ) \u_uart.u_uart_core.uart_rx.bit_cnt_q  <= \u_uart.u_uart_core.uart_rx.bit_cnt_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_rx.baud_div_q  <= 4'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3242 ) \u_uart.u_uart_core.uart_rx.baud_div_q  <= \u_uart.u_uart_core.uart_rx.baud_div_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= 6'h00;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3245 ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= \$procmux$2730_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= 6'h00;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3248 ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= \$procmux$2711_Y ;
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [79:72] <= \$640y [79:72];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [71:64] <= \$640y [71:64];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [63:56] <= \$640y [63:56];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [55:48] <= \$640y [55:48];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [47:40] <= \$640y [47:40];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [39:32] <= \$640y [39:32];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [31:24] <= \$640y [31:24];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [255:248] <= \$640y [255:248];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [247:240] <= \$640y [247:240];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [23:16] <= \$640y [23:16];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [239:232] <= \$640y [239:232];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [231:224] <= \$640y [231:224];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [223:216] <= \$640y [223:216];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [215:208] <= \$640y [215:208];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [207:200] <= \$640y [207:200];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [199:192] <= \$640y [199:192];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [191:184] <= \$640y [191:184];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [183:176] <= \$640y [183:176];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [175:168] <= \$640y [175:168];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [167:160] <= \$640y [167:160];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [15:8] <= \$640y [15:8];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [159:152] <= \$640y [159:152];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [151:144] <= \$640y [151:144];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [143:136] <= \$640y [143:136];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [135:128] <= \$640y [135:128];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [127:120] <= \$640y [127:120];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [119:112] <= \$640y [119:112];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [111:104] <= \$640y [111:104];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [103:96] <= \$640y [103:96];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [95:88] <= \$640y [95:88];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [87:80] <= \$640y [87:80];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage [7:0] <= \$640y [7:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= 7'h00;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3283 ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= \$procmux$2426_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= 7'h00;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3286 ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= \$procmux$2407_Y ;
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [79:72] <= \$802y [79:72];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [71:64] <= \$802y [71:64];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [63:56] <= \$802y [63:56];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [55:48] <= \$802y [55:48];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [511:504] <= \$802y [511:504];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [503:496] <= \$802y [503:496];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [495:488] <= \$802y [495:488];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [487:480] <= \$802y [487:480];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [47:40] <= \$802y [47:40];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [479:472] <= \$802y [479:472];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [471:464] <= \$802y [471:464];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [463:456] <= \$802y [463:456];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [455:448] <= \$802y [455:448];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [447:440] <= \$802y [447:440];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [439:432] <= \$802y [439:432];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [431:424] <= \$802y [431:424];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [423:416] <= \$802y [423:416];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [415:408] <= \$802y [415:408];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [407:400] <= \$802y [407:400];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [39:32] <= \$802y [39:32];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [399:392] <= \$802y [399:392];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [391:384] <= \$802y [391:384];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [383:376] <= \$802y [383:376];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [375:368] <= \$802y [375:368];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [367:360] <= \$802y [367:360];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [359:352] <= \$802y [359:352];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [351:344] <= \$802y [351:344];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [343:336] <= \$802y [343:336];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [335:328] <= \$802y [335:328];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [327:320] <= \$802y [327:320];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [31:24] <= \$802y [31:24];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [319:312] <= \$802y [319:312];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [311:304] <= \$802y [311:304];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [303:296] <= \$802y [303:296];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [295:288] <= \$802y [295:288];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [287:280] <= \$802y [287:280];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [279:272] <= \$802y [279:272];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [271:264] <= \$802y [271:264];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [263:256] <= \$802y [263:256];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [255:248] <= \$802y [255:248];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [247:240] <= \$802y [247:240];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [23:16] <= \$802y [23:16];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [239:232] <= \$802y [239:232];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [231:224] <= \$802y [231:224];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [223:216] <= \$802y [223:216];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [215:208] <= \$802y [215:208];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [207:200] <= \$802y [207:200];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [199:192] <= \$802y [199:192];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [191:184] <= \$802y [191:184];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [183:176] <= \$802y [183:176];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [175:168] <= \$802y [175:168];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [167:160] <= \$802y [167:160];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [15:8] <= \$802y [15:8];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [159:152] <= \$802y [159:152];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [151:144] <= \$802y [151:144];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [143:136] <= \$802y [143:136];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [135:128] <= \$802y [135:128];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [127:120] <= \$802y [127:120];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [119:112] <= \$802y [119:112];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [111:104] <= \$802y [111:104];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [103:96] <= \$802y [103:96];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [95:88] <= \$802y [95:88];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [87:80] <= \$802y [87:80];
  always @(posedge clk_i)
    if (\u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage [7:0] <= \$802y [7:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.rx_val_q  <= 16'h0000;
    else if (\u_uart.u_uart_core.nco_sum_q [16]) \u_uart.u_uart_core.rx_val_q  <= { \u_uart.u_uart_core.rx_val_q [14:0], \u_uart.u_uart_core.uart_rx.rx  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.rx_timeout_count_q  <= 24'h000000;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3354 ) \u_uart.u_uart_core.rx_timeout_count_q  <= \u_uart.u_uart_core.rx_timeout_count_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.intr_hw_tx_watermark.g_intr_status.test_q  <= 1'h0;
    else if (\u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ) \u_uart.u_uart_core.intr_hw_tx_watermark.g_intr_status.test_q  <= \u_uart.u_reg.reg_wdata [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.intr_hw_tx_empty.g_intr_status.test_q  <= 1'h0;
    else if (\u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ) \u_uart.u_uart_core.intr_hw_tx_empty.g_intr_status.test_q  <= \u_uart.u_reg.reg_wdata [8];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.intr_hw_rx_watermark.g_intr_status.test_q  <= 1'h0;
    else if (\u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ) \u_uart.u_uart_core.intr_hw_rx_watermark.g_intr_status.test_q  <= \u_uart.u_reg.reg_wdata [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_wdata.q  <= 8'h00;
    else if (\u_uart.u_reg.u_wdata0_qe.d_i ) \u_uart.u_reg.u_wdata.q  <= \u_uart.u_reg.reg_wdata [7:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_timeout_ctrl_val.q  <= 24'h000000;
    else if (\u_uart.u_reg.timeout_ctrl_we ) \u_uart.u_reg.u_timeout_ctrl_val.q  <= \u_uart.u_reg.reg_wdata [23:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_timeout_ctrl_en.q  <= 1'h0;
    else if (\u_uart.u_reg.timeout_ctrl_we ) \u_uart.u_reg.u_timeout_ctrl_en.q  <= \u_uart.u_reg.reg_wdata [31];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_reg_if.rspop_q  <= 3'h0;
    else if (\u_uart.u_reg.u_reg_if.a_ack ) \u_uart.u_reg.u_reg_if.rspop_q  <= \$21y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_reg_if.reqsz_q  <= 2'h0;
    else if (\u_uart.u_reg.u_reg_if.a_ack ) \u_uart.u_reg.u_reg_if.reqsz_q  <= 2'h2;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_reg_if.reqid_q  <= 8'h00;
    else if (\u_uart.u_reg.u_reg_if.a_ack ) \u_uart.u_reg.u_reg_if.reqid_q  <= { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_reg_if.rdata_q  <= 32'd0;
    else if (\u_uart.u_reg.u_reg_if.a_ack ) \u_uart.u_reg.u_reg_if.rdata_q  <= \$30y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_reg_if.error_q  <= 1'h0;
    else if (\u_uart.u_reg.u_reg_if.a_ack ) \u_uart.u_reg.u_reg_if.error_q  <= \u_uart.u_reg.reg_error ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ovrd_txval.q  <= 1'h0;
    else if (\u_uart.u_reg.ovrd_we ) \u_uart.u_reg.u_ovrd_txval.q  <= \u_uart.u_reg.reg_wdata [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ovrd_txen.q  <= 1'h0;
    else if (\u_uart.u_reg.ovrd_we ) \u_uart.u_reg.u_ovrd_txen.q  <= \u_uart.u_reg.reg_wdata [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_tx_done.q  <= 1'h0;
    else if (\u_uart.u_reg.u_intr_state_tx_done.qe ) \u_uart.u_reg.u_intr_state_tx_done.q  <= \u_uart.u_reg.u_intr_state_tx_done.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_rx_timeout.q  <= 1'h0;
    else if (\u_uart.u_reg.u_intr_state_rx_timeout.qe ) \u_uart.u_reg.u_intr_state_rx_timeout.q  <= \u_uart.u_reg.u_intr_state_rx_timeout.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_rx_parity_err.q  <= 1'h0;
    else if (\u_uart.u_reg.u_intr_state_rx_parity_err.qe ) \u_uart.u_reg.u_intr_state_rx_parity_err.q  <= \u_uart.u_reg.u_intr_state_rx_parity_err.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_rx_overflow.q  <= 1'h0;
    else if (\u_uart.u_reg.u_intr_state_rx_overflow.qe ) \u_uart.u_reg.u_intr_state_rx_overflow.q  <= \u_uart.u_reg.u_intr_state_rx_overflow.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_rx_frame_err.q  <= 1'h0;
    else if (\u_uart.u_reg.u_intr_state_rx_frame_err.qe ) \u_uart.u_reg.u_intr_state_rx_frame_err.q  <= \u_uart.u_reg.u_intr_state_rx_frame_err.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_rx_break_err.q  <= 1'h0;
    else if (\u_uart.u_reg.u_intr_state_rx_break_err.qe ) \u_uart.u_reg.u_intr_state_rx_break_err.q  <= \u_uart.u_reg.u_intr_state_rx_break_err.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_tx_watermark.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_tx_watermark.q  <= \u_uart.u_reg.reg_wdata [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_tx_empty.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_tx_empty.q  <= \u_uart.u_reg.reg_wdata [8];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_tx_done.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_tx_done.q  <= \u_uart.u_reg.reg_wdata [2];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_rx_watermark.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_rx_watermark.q  <= \u_uart.u_reg.reg_wdata [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_rx_timeout.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_rx_timeout.q  <= \u_uart.u_reg.reg_wdata [6];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_rx_parity_err.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_rx_parity_err.q  <= \u_uart.u_reg.reg_wdata [7];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_rx_overflow.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_rx_overflow.q  <= \u_uart.u_reg.reg_wdata [3];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_rx_frame_err.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_rx_frame_err.q  <= \u_uart.u_reg.reg_wdata [4];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_enable_rx_break_err.q  <= 1'h0;
    else if (\u_uart.u_reg.intr_enable_we ) \u_uart.u_reg.u_intr_enable_rx_break_err.q  <= \u_uart.u_reg.reg_wdata [5];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_fifo_ctrl_txrst.q  <= 1'h0;
    else if (\u_uart.u_reg.u_fifo_ctrl0_qe.d_i ) \u_uart.u_reg.u_fifo_ctrl_txrst.q  <= \u_uart.u_reg.reg_wdata [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_fifo_ctrl_txilvl.q  <= 3'h0;
    else if (\u_uart.u_reg.u_fifo_ctrl0_qe.d_i ) \u_uart.u_reg.u_fifo_ctrl_txilvl.q  <= \u_uart.u_reg.reg_wdata [7:5];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_fifo_ctrl_rxrst.q  <= 1'h0;
    else if (\u_uart.u_reg.u_fifo_ctrl0_qe.d_i ) \u_uart.u_reg.u_fifo_ctrl_rxrst.q  <= \u_uart.u_reg.reg_wdata [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_fifo_ctrl_rxilvl.q  <= 3'h0;
    else if (\u_uart.u_reg.u_fifo_ctrl0_qe.d_i ) \u_uart.u_reg.u_fifo_ctrl_rxilvl.q  <= \u_uart.u_reg.reg_wdata [4:2];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_tx.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_tx.q  <= \u_uart.u_reg.reg_wdata [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_slpbk.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_slpbk.q  <= \u_uart.u_reg.reg_wdata [4];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_rxblvl.q  <= 2'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_rxblvl.q  <= \u_uart.u_reg.reg_wdata [9:8];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_rx.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_rx.q  <= \u_uart.u_reg.reg_wdata [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_parity_odd.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_parity_odd.q  <= \u_uart.u_reg.reg_wdata [7];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_parity_en.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_parity_en.q  <= \u_uart.u_reg.reg_wdata [6];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_nf.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_nf.q  <= \u_uart.u_reg.reg_wdata [2];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_nco.q  <= 16'h0970;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_nco.q  <= \u_uart.u_reg.reg_wdata [31:16];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_ctrl_llpbk.q  <= 1'h0;
    else if (\u_uart.u_reg.ctrl_we ) \u_uart.u_reg.u_ctrl_llpbk.q  <= \u_uart.u_reg.reg_wdata [5];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.we_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3412 ) \u_uart.u_bridge.we_q  <= \u_uart.u_bridge.we_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.wdata_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3427 ) \u_uart.u_bridge.wdata_q  <= \u_uart.u_bridge.wdata_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.sh_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3434 ) \u_uart.u_bridge.sh_q  <= \u_uart.u_bridge.sh_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.rxf_st_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3453 ) \u_uart.u_bridge.rxf_st_q  <= \u_uart.u_bridge.rxf_st_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.req_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3460 ) \u_uart.u_bridge.req_q  <= \u_uart.u_bridge.req_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.op_q  <= 8'h00;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3463 ) \u_uart.u_bridge.op_q  <= \u_uart.u_bridge.rx_data_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.idx_q  <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3478 ) \u_uart.u_bridge.idx_q  <= \u_uart.u_bridge.idx_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.bebyte_q  <= 8'h0f;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3481 ) \u_uart.u_bridge.bebyte_q  <= \u_uart.u_bridge.rx_data_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.be_q  <= 4'hf;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3427 ) \u_uart.u_bridge.be_q  <= \u_uart.u_bridge.be_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_bridge.addr_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3499 ) \u_uart.u_bridge.addr_q  <= { \u_uart.u_bridge.rx_data_i , \u_uart.u_bridge.sh_q [31:8] };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_wdata.q  <= 8'h00;
    else if (\u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ) \u_spi_host.u_spi_host_reg.u_wdata.q  <= \u_spi_host.u_spi_host_reg.reg_wdata [7:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q  <= 3'h0;
    else if (\u_spi_host.u_spi_host_reg.u_reg_if.a_ack ) \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q  <= \$3222y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q  <= 2'h0;
    else if (\u_spi_host.u_spi_host_reg.u_reg_if.a_ack ) \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q  <= 2'h2;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q  <= 8'h00;
    else if (\u_spi_host.u_spi_host_reg.u_reg_if.a_ack ) \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q  <= { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q  <= 32'd0;
    else if (\u_spi_host.u_spi_host_reg.u_reg_if.a_ack ) \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q  <= \$3231y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_reg_if.error_q  <= 1'h0;
    else if (\u_spi_host.u_spi_host_reg.u_reg_if.a_ack ) \u_spi_host.u_spi_host_reg.u_reg_if.error_q  <= \u_spi_host.u_spi_host_reg.reg_error ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q  <= 1'h0;
    else if (\u_spi_host.u_spi_host_reg.ctrl_we ) \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q  <= \u_spi_host.u_spi_host_reg.reg_wdata [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q  <= 1'h0;
    else if (\u_spi_host.u_spi_host_reg.ctrl_we ) \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q  <= \u_spi_host.u_spi_host_reg.reg_wdata [2];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_ctrl_en.q  <= 1'h0;
    else if (\u_spi_host.u_spi_host_reg.ctrl_we ) \u_spi_host.u_spi_host_reg.u_ctrl_en.q  <= \u_spi_host.u_spi_host_reg.reg_wdata [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3511 ) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= \$procmux$351_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3514 ) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= \$procmux$260_Y ;
  always @(posedge clk_i)
    if (\u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage [23:16] <= \$3466y [23:16];
  always @(posedge clk_i)
    if (\u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage [15:8] <= \$3466y [15:8];
  always @(posedge clk_i)
    if (\u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage [7:0] <= \$3466y [7:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3520 ) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q  <= \$procmux$2326_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3523 ) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q  <= \$procmux$2303_Y ;
  always @(posedge clk_i)
    if (\u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage [23:16] <= \$3525y [23:16];
  always @(posedge clk_i)
    if (\u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage [15:8] <= \$3525y [15:8];
  always @(posedge clk_i)
    if (\u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage [7:0] <= \$3525y [7:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.sdio_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3533 ) \u_spi_host.u_spi_host_core.sdio_q  <= \u_spi_host.u_spi_host_core.sdio_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.r_wn_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3536 ) \u_spi_host.u_spi_host_core.r_wn_q  <= \u_spi_host.u_spi_host_core.tx_fifo_rdata [7];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.current_state  <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3549 ) \u_spi_host.u_spi_host_core.current_state  <= \u_spi_host.u_spi_host_core.next_state ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.current_byte_q  <= 8'h00;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3560 ) \u_spi_host.u_spi_host_core.current_byte_q  <= \u_spi_host.u_spi_host_core.current_byte_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.cs_q  <= 1'h1;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3563 ) \u_spi_host.u_spi_host_core.cs_q  <= \u_spi_host.u_spi_host_core.cs_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.byte_cnt_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3574 ) \u_spi_host.u_spi_host_core.byte_cnt_q  <= \u_spi_host.u_spi_host_core.byte_cnt_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.bit_cnt_q  <= 4'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3581 ) \u_spi_host.u_spi_host_core.bit_cnt_q  <= \u_spi_host.u_spi_host_core.bit_cnt_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_timer_v_upper0.q  <= 32'd0;
    else if (\u_rv_timer.u_reg.u_timer_v_upper0.qe ) \u_rv_timer.u_reg.u_timer_v_upper0.q  <= \u_rv_timer.u_reg.u_timer_v_upper0.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_timer_v_lower0.q  <= 32'd0;
    else if (\u_rv_timer.u_reg.u_timer_v_lower0.qe ) \u_rv_timer.u_reg.u_timer_v_lower0.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_reg_if.rspop_q  <= 3'h0;
    else if (\u_rv_timer.u_reg.u_reg_if.a_ack ) \u_rv_timer.u_reg.u_reg_if.rspop_q  <= \$2935y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_reg_if.reqsz_q  <= 2'h0;
    else if (\u_rv_timer.u_reg.u_reg_if.a_ack ) \u_rv_timer.u_reg.u_reg_if.reqsz_q  <= 2'h2;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_reg_if.reqid_q  <= 8'h00;
    else if (\u_rv_timer.u_reg.u_reg_if.a_ack ) \u_rv_timer.u_reg.u_reg_if.reqid_q  <= { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_reg_if.rdata_q  <= 32'd0;
    else if (\u_rv_timer.u_reg.u_reg_if.a_ack ) \u_rv_timer.u_reg.u_reg_if.rdata_q  <= \$2944y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_reg_if.error_q  <= 1'h0;
    else if (\u_rv_timer.u_reg.u_reg_if.a_ack ) \u_rv_timer.u_reg.u_reg_if.error_q  <= \u_rv_timer.u_reg.reg_error ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_intr_state0.q  <= 1'h0;
    else if (\u_rv_timer.u_reg.u_intr_state0.qe ) \u_rv_timer.u_reg.u_intr_state0.q  <= \u_rv_timer.u_reg.u_intr_state0.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_intr_enable0.q  <= 1'h0;
    else if (\u_rv_timer.u_reg.intr_enable0_we ) \u_rv_timer.u_reg.u_intr_enable0.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_ctrl.q  <= 1'h0;
    else if (\u_rv_timer.u_reg.ctrl_we ) \u_rv_timer.u_reg.u_ctrl.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_compare_upper0_0.q  <= 32'd4294967295;
    else if (\u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ) \u_rv_timer.u_reg.u_compare_upper0_0.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_compare_lower0_0.q  <= 32'd4294967295;
    else if (\u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ) \u_rv_timer.u_reg.u_compare_lower0_0.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_cfg0_step.q  <= 8'h01;
    else if (\u_rv_timer.u_reg.cfg0_we ) \u_rv_timer.u_reg.u_cfg0_step.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [23:16];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_cfg0_prescale.q  <= 12'h000;
    else if (\u_rv_timer.u_reg.cfg0_we ) \u_rv_timer.u_reg.u_cfg0_prescale.q  <= \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [11:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_regwen.q  <= 1'h1;
    else if (\u_pwm.u_reg.u_regwen.wr_en_data_arb.we ) \u_pwm.u_reg.u_regwen.q  <= \u_pwm.u_reg.u_regwen.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_reg_if.rspop_q  <= 3'h0;
    else if (\u_pwm.u_reg.u_reg_if.a_ack ) \u_pwm.u_reg.u_reg_if.rspop_q  <= \$1182y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_reg_if.reqsz_q  <= 2'h0;
    else if (\u_pwm.u_reg.u_reg_if.a_ack ) \u_pwm.u_reg.u_reg_if.reqsz_q  <= 2'h2;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_reg_if.reqid_q  <= 8'h00;
    else if (\u_pwm.u_reg.u_reg_if.a_ack ) \u_pwm.u_reg.u_reg_if.reqid_q  <= { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_reg_if.rdata_q  <= 32'd0;
    else if (\u_pwm.u_reg.u_reg_if.a_ack ) \u_pwm.u_reg.u_reg_if.rdata_q  <= \$1191y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_reg_if.error_q  <= 1'h0;
    else if (\u_pwm.u_reg.u_reg_if.a_ack ) \u_pwm.u_reg.u_reg_if.error_q  <= \u_pwm.u_reg.reg_error ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  <= 16'h0000;
    else if (\u_pwm.u_reg.u_pwm_param1_qe.d_i ) \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  <= \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [15:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_pwm_param1_qe.d_i ) \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q  <= \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [30];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3606 ) \u_pwm.u_reg.u_pwm_param_1_cdc.txn_bits_q  <= \$procmux$174_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.src_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3606 ) \u_pwm.u_reg.u_pwm_param_1_cdc.src_q  <= \$procmux$178_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3612 ) \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q  <= \$procmux$187_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_pwm_param1_qe.d_i ) \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q  <= \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [31];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  <= 16'h0000;
    else if (\u_pwm.u_reg.u_pwm_param0_qe.d_i ) \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  <= \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [15:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_pwm_param0_qe.d_i ) \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q  <= \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [30];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3618 ) \u_pwm.u_reg.u_pwm_param_0_cdc.txn_bits_q  <= \$procmux$319_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.src_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3618 ) \u_pwm.u_reg.u_pwm_param_0_cdc.src_q  <= \$procmux$323_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3624 ) \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q  <= \$procmux$332_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_pwm_param0_qe.d_i ) \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q  <= \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [31];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_en_1.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_pwm_en0_qe.d_i ) \u_pwm.u_reg.u_pwm_en_en_1.q  <= \u_pwm.u_reg.u_pwm_en_cdc.src_q [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_en_0.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_pwm_en0_qe.d_i ) \u_pwm.u_reg.u_pwm_en_en_0.q  <= \u_pwm.u_reg.u_pwm_en_cdc.src_q [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3630 ) \u_pwm.u_reg.u_pwm_en_cdc.txn_bits_q  <= \$procmux$434_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.src_q  <= 2'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3630 ) \u_pwm.u_reg.u_pwm_en_cdc.src_q  <= \$procmux$438_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3636 ) \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q  <= \$procmux$447_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_invert_1.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_invert0_qe.d_i ) \u_pwm.u_reg.u_invert_invert_1.q  <= \u_pwm.u_reg.u_invert_cdc.src_q [1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_invert_0.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_invert0_qe.d_i ) \u_pwm.u_reg.u_invert_invert_0.q  <= \u_pwm.u_reg.u_invert_cdc.src_q [0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3641 ) \u_pwm.u_reg.u_invert_cdc.txn_bits_q  <= \$procmux$385_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.src_q  <= 2'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3641 ) \u_pwm.u_reg.u_invert_cdc.src_q  <= \$procmux$389_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3647 ) \u_pwm.u_reg.u_invert_cdc.src_busy_q  <= \$procmux$398_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3650 ) \u_pwm.u_reg.u_duty_cycle_1_cdc.txn_bits_q  <= \$procmux$2680_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q  <= 32'd2147450879;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3650 ) \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q  <= \$procmux$2684_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3656 ) \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q  <= \$procmux$2944_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_b_1.q  <= 16'h7fff;
    else if (\u_pwm.u_reg.u_duty_cycle1_qe.d_i ) \u_pwm.u_reg.u_duty_cycle_1_b_1.q  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [31:16];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_a_1.q  <= 16'h7fff;
    else if (\u_pwm.u_reg.u_duty_cycle1_qe.d_i ) \u_pwm.u_reg.u_duty_cycle_1_a_1.q  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [15:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3661 ) \u_pwm.u_reg.u_duty_cycle_0_cdc.txn_bits_q  <= \$procmux$19_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q  <= 32'd2147450879;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3661 ) \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q  <= \$procmux$23_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3667 ) \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q  <= \$procmux$32_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_b_0.q  <= 16'h7fff;
    else if (\u_pwm.u_reg.u_duty_cycle0_qe.d_i ) \u_pwm.u_reg.u_duty_cycle_0_b_0.q  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [31:16];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_a_0.q  <= 16'h7fff;
    else if (\u_pwm.u_reg.u_duty_cycle0_qe.d_i ) \u_pwm.u_reg.u_duty_cycle_0_a_0.q  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [15:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_dc_resn.q  <= 4'h7;
    else if (\u_pwm.u_reg.u_cfg0_qe.d_i ) \u_pwm.u_reg.u_cfg_dc_resn.q  <= \u_pwm.u_reg.u_cfg_cdc.src_q [30:27];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cntr_en.q  <= 1'h0;
    else if (\u_pwm.u_reg.u_cfg0_qe.d_i ) \u_pwm.u_reg.u_cfg_cntr_en.q  <= \u_pwm.u_reg.u_cfg_cdc.src_q [31];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_clk_div.q  <= 27'h0008000;
    else if (\u_pwm.u_reg.u_cfg0_qe.d_i ) \u_pwm.u_reg.u_cfg_clk_div.q  <= \u_pwm.u_reg.u_cfg_cdc.src_q [26:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3675 ) \u_pwm.u_reg.u_cfg_cdc.txn_bits_q  <= \$procmux$1419_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.src_q  <= 32'd939556864;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3675 ) \u_pwm.u_reg.u_cfg_cdc.src_q  <= \$procmux$1423_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3681 ) \u_pwm.u_reg.u_cfg_cdc.src_busy_q  <= \$procmux$1432_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_y_1.q  <= 16'h0000;
    else if (\u_pwm.u_reg.u_blink_param1_qe.d_i ) \u_pwm.u_reg.u_blink_param_1_y_1.q  <= \u_pwm.u_reg.u_blink_param_1_cdc.src_q [31:16];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_x_1.q  <= 16'h0000;
    else if (\u_pwm.u_reg.u_blink_param1_qe.d_i ) \u_pwm.u_reg.u_blink_param_1_x_1.q  <= \u_pwm.u_reg.u_blink_param_1_cdc.src_q [15:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3686 ) \u_pwm.u_reg.u_blink_param_1_cdc.txn_bits_q  <= \$procmux$1504_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.src_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3686 ) \u_pwm.u_reg.u_blink_param_1_cdc.src_q  <= \$procmux$1508_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3692 ) \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q  <= \$procmux$1517_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_y_0.q  <= 16'h0000;
    else if (\u_pwm.u_reg.u_blink_param0_qe.d_i ) \u_pwm.u_reg.u_blink_param_0_y_0.q  <= \u_pwm.u_reg.u_blink_param_0_cdc.src_q [31:16];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_x_0.q  <= 16'h0000;
    else if (\u_pwm.u_reg.u_blink_param0_qe.d_i ) \u_pwm.u_reg.u_blink_param_0_x_0.q  <= \u_pwm.u_reg.u_blink_param_0_cdc.src_q [15:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.txn_bits_q  <= 3'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3697 ) \u_pwm.u_reg.u_blink_param_0_cdc.txn_bits_q  <= \$procmux$2342_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.src_q  <= 32'd0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3697 ) \u_pwm.u_reg.u_blink_param_0_cdc.src_q  <= \$procmux$2346_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3703 ) \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q  <= \$procmux$2355_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_en_q  <= 1'h0;
    else if (!\u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_int ) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_en_q  <= \u_pwm.u_reg.u_pwm_en_en_1.q ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_direction  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3707 ) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_direction  <= \$procmux$81_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_q  <= 16'h0000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3714 ) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_ctr_q  <= \$procmux$88_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap_q  <= 1'h0;
    else if (\$2295y ) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_wrap_q  <= \$2358y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  <= 16'h0000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3722 ) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_q  <= \$procmux$2_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_q  <= 16'h0000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3729 ) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_ctr_q  <= \$procmux$91_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_en_q  <= 1'h0;
    else if (!\u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_int ) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_en_q  <= \u_pwm.u_reg.u_pwm_en_en_0.q ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_direction  <= 1'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3733 ) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_direction  <= \$procmux$148_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_q  <= 16'h0000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3740 ) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_ctr_q  <= \$procmux$157_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap_q  <= 1'h0;
    else if (\$2161y ) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_wrap_q  <= \$2224y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  <= 16'h0000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3748 ) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_q  <= \$procmux$96_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_q  <= 16'h0000;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3755 ) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_ctr_q  <= \$procmux$160_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_reg_if.rspop_q  <= 3'h0;
    else if (\u_gpio.u_reg.u_reg_if.a_ack ) \u_gpio.u_reg.u_reg_if.rspop_q  <= \$2567y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_reg_if.reqsz_q  <= 2'h0;
    else if (\u_gpio.u_reg.u_reg_if.a_ack ) \u_gpio.u_reg.u_reg_if.reqsz_q  <= 2'h2;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_reg_if.reqid_q  <= 8'h00;
    else if (\u_gpio.u_reg.u_reg_if.a_ack ) \u_gpio.u_reg.u_reg_if.reqid_q  <= { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_reg_if.rdata_q  <= 32'd0;
    else if (\u_gpio.u_reg.u_reg_if.a_ack ) \u_gpio.u_reg.u_reg_if.rdata_q  <= \$2576y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_reg_if.error_q  <= 1'h0;
    else if (\u_gpio.u_reg.u_reg_if.a_ack ) \u_gpio.u_reg.u_reg_if.error_q  <= \u_gpio.u_reg.reg_error ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_intr_state.q  <= 4'h0;
    else if (\u_gpio.u_reg.u_intr_state.qe ) \u_gpio.u_reg.u_intr_state.q  <= \u_gpio.u_reg.u_intr_state.wr_data ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_intr_enable.q  <= 4'h0;
    else if (\u_gpio.u_reg.intr_enable_we ) \u_gpio.u_reg.u_intr_enable.q  <= \u_gpio.u_reg.reg_wdata [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_intr_ctrl_en_rising.q  <= 4'h0;
    else if (\u_gpio.u_reg.intr_ctrl_en_rising_we ) \u_gpio.u_reg.u_intr_ctrl_en_rising.q  <= \u_gpio.u_reg.reg_wdata [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q  <= 4'h0;
    else if (\u_gpio.u_reg.intr_ctrl_en_lvllow_we ) \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q  <= \u_gpio.u_reg.reg_wdata [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q  <= 4'h0;
    else if (\u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ) \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q  <= \u_gpio.u_reg.reg_wdata [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_intr_ctrl_en_falling.q  <= 4'h0;
    else if (\u_gpio.u_reg.intr_ctrl_en_falling_we ) \u_gpio.u_reg.u_intr_ctrl_en_falling.q  <= \u_gpio.u_reg.reg_wdata [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_ctrl_en_input_filter.q  <= 4'h0;
    else if (\u_gpio.u_reg.ctrl_en_input_filter_we ) \u_gpio.u_reg.u_ctrl_en_input_filter.q  <= \u_gpio.u_reg.reg_wdata [3:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[3].u_filter.stored_value_q  <= 1'h0;
    else if (\u_gpio.gen_filter[3].u_filter.update_stored_value ) \u_gpio.gen_filter[3].u_filter.stored_value_q  <= \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[2].u_filter.stored_value_q  <= 1'h0;
    else if (\u_gpio.gen_filter[2].u_filter.update_stored_value ) \u_gpio.gen_filter[2].u_filter.stored_value_q  <= \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[1].u_filter.stored_value_q  <= 1'h0;
    else if (\u_gpio.gen_filter[1].u_filter.update_stored_value ) \u_gpio.gen_filter[1].u_filter.stored_value_q  <= \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[0].u_filter.stored_value_q  <= 1'h0;
    else if (\u_gpio.gen_filter[0].u_filter.update_stored_value ) \u_gpio.gen_filter[0].u_filter.stored_value_q  <= \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.cio_gpio_q [1:0] <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3778 ) \u_gpio.cio_gpio_q [1:0] <= \$procmux$1831_Y [1:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.cio_gpio_q [3:2] <= 2'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3781 ) \u_gpio.cio_gpio_q [3:2] <= \$procmux$1831_Y [3:2];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.cio_gpio_en_q [1:0] <= 2'h0;
    else if (\$auto$opt_dff.cc:219:make_patterns_logic$3788 ) \u_gpio.cio_gpio_en_q [1:0] <= \$procmux$1798_Y [1:0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.cio_gpio_en_q [3:2] <= 2'h0;
    else if (\$auto$opt_dff.cc:194:make_patterns_logic$3791 ) \u_gpio.cio_gpio_en_q [3:2] <= \$procmux$1798_Y [3:2];
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3186  = | { \xbar.u_s1n_6.tl_t_p [65], \xbar.u_s1n_6.accept_t_req  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3188  = { \xbar.u_s1n_6.tl_t_p [65], \xbar.u_s1n_6.accept_t_req  } != 2'h3;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3215  = { \$657y , \u_uart.u_uart_core.u_uart_txfifo.rready_i , \u_uart.u_reg.u_ctrl_tx.q  } != 3'h1;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3217  = { \u_uart.u_uart_core.u_uart_txfifo.rready_i , \u_uart.u_reg.u_ctrl_tx.q  } != 2'h3;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3229  = | { \$708y , \$705y  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3231  = { \$711y , \$708y , \$705y  } != 3'h6;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3242  = | { \$705y , \u_uart.u_uart_core.nco_sum_q [16] };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3245  = | { \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set , \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i , \u_uart.u_uart_core.u_uart_txfifo.clr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3248  = | { \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set , \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i , \u_uart.u_uart_core.u_uart_txfifo.clr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3283  = | { \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set , \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i , \u_uart.u_uart_core.u_uart_rxfifo.clr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3286  = | { \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set , \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i , \u_uart.u_uart_core.u_uart_rxfifo.clr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3354  = { \$831y , \u_uart.u_uart_core.uart_rx.tick_baud_q , \u_uart.u_uart_core.event_rx_timeout , \u_uart.u_uart_core.rx_fifo_depth_changed , \u_uart.u_reg.u_timeout_ctrl_en.q  } != 5'h01;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3398  = { \$procmux$1853_CMP , \u_uart.u_bridge.rx_valid_i  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3400  = { \$procmux$1942_CMP , \u_uart.u_bridge.rx_valid_i  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3402  = { \$procmux$1853_CMP , \$940y , \u_uart.u_bridge.rx_valid_i  } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3404  = { \$procmux$1942_CMP , \$940y , \u_uart.u_bridge.rx_valid_i  } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3406  = { \$procmux$1942_CMP , \$949y , \$940y , \u_uart.u_bridge.rx_valid_i  } != 4'hf;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3408  = { \$procmux$1836_CMP , \$1001y  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3410  = | { \$procmux$1942_CMP , \$procmux$1853_CMP , \$procmux$1836_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3425  = | { \$procmux$1942_CMP , \$procmux$1853_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3430  = { \$auto$opt_reduce.cc:137:opt_pmux$3184 , \u_uart.u_bridge.rx_valid_i  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3432  = | { \$procmux$2211_CMP , \$auto$opt_reduce.cc:137:opt_pmux$3184  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3441  = { \$procmux$2129_CMP , \u_uart.u_bridge.rx_valid_i  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3447  = { \$procmux$2129_CMP , \$940y , \u_uart.u_bridge.rx_valid_i  } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3449  = { \$procmux$2211_CMP , \$936y  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3458  = | { \$procmux$2203_CMP , \$procmux$1836_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3472  = { \$procmux$1942_CMP , \$949y , \$940y , \u_uart.u_bridge.rx_valid_i  } != 4'hb;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3474  = { \$procmux$1853_CMP , \$940y , \u_uart.u_bridge.rx_valid_i  } != 3'h7;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3476  = | { \$procmux$2211_CMP , \$procmux$2129_CMP , \$procmux$1942_CMP , \$procmux$1853_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3511  = | { \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set , \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i , \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3514  = | { \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set , \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i , \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3520  = | { \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set , \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i , \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3523  = | { \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set , \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i , \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3529  = { \$procmux$1004_CMP , \$3550y , \u_spi_host.u_spi_host_core.r_wn_q  } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3531  = | { \$procmux$1359_CMP , \$procmux$1004_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3539  = { \$procmux$1004_CMP , \$3551y , \$3550y , \u_spi_host.u_spi_host_core.tx_fifo_rvalid  } != 4'h9;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3541  = { \$procmux$1262_CMP , \$3536y  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3543  = { \$procmux$1262_CMP , \$3539y , \$3536y  } != 3'h5;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3545  = { \$procmux$1004_CMP , \$3551y , \$3550y  } != 3'h6;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3547  = { \$procmux$1004_CMP , \$3550y  } != 2'h3;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3552  = { \$procmux$1004_CMP , \$3551y , \$3550y , \u_spi_host.u_spi_host_core.u_clk_div2.q_o , \u_spi_host.u_spi_host_core.r_wn_q  } != 5'h19;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3558  = | { \$procmux$1262_CMP , \$procmux$1004_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3563  = | { \$procmux$1004_CMP , \$auto$opt_reduce.cc:137:opt_pmux$3156  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3566  = { \$procmux$1004_CMP , \$3551y , \u_spi_host.u_spi_host_core.tx_fifo_rvalid  } != 3'h4;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3570  = { \$procmux$1004_CMP , \$3551y  } != 2'h3;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3572  = | { \$procmux$1359_CMP , \$procmux$1262_CMP , \$procmux$1004_CMP  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3577  = { \$procmux$1004_CMP , \$3551y , \$3550y , \u_spi_host.u_spi_host_core.tx_fifo_rvalid  } != 4'ha;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3606  = | { \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_pwm_param_1_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3612  = | { \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3618  = | { \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_pwm_param_0_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3624  = | { \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3630  = | { \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_pwm_en_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3636  = | { \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_pwm_en_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3641  = | { \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_invert_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3647  = | { \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_invert_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3650  = | { \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3656  = | { \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3661  = | { \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3667  = | { \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3675  = | { \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_cfg_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3681  = | { \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_cfg_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3686  = | { \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_blink_param_1_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3692  = | { \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_blink_param_1_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3697  = | { \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_blink_param_0_cdc.dst_to_src  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3703  = | { \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i , \u_pwm.u_reg.u_blink_param_0_cdc.src_ack  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3707  = | { \$2330y , \$2327y , \$2323y , \$2320y , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3710  = { \$2295y , \$2293y , \$2291y , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  } != 5'h04;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3712  = | { \$2291y , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3718  = { \$2365y , \$2295y , \$2294y  } != 3'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3720  = | { \$2365y , \$2295y  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3725  = { \$2274y , \$2272y , \$2270y , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  } != 5'h04;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3727  = | { \$2270y , \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3733  = | { \$2196y , \$2193y , \$2189y , \$2186y , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3736  = { \$2161y , \$2159y , \$2157y , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  } != 5'h04;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3738  = | { \$2157y , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3744  = { \$2231y , \$2161y , \$2160y  } != 3'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3746  = | { \$2231y , \$2161y  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3751  = { \$2140y , \$2138y , \$2136y , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i  } != 5'h04;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3753  = | { \$2136y , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3774  = | { \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.masked_out_lower_qe , \u_gpio.u_reg.direct_out_flds_we  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3776  = { \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.direct_out_flds_we  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3781  = | { \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.direct_out_flds_we  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3784  = | { \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.masked_oe_lower_qe , \u_gpio.u_reg.direct_oe_flds_we  };
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3786  = { \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.direct_oe_flds_we  } != 2'h2;
  assign \$auto$opt_dff.cc:194:make_patterns_logic$3791  = | { \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.direct_oe_flds_we  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3190  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3186 , \$auto$opt_dff.cc:194:make_patterns_logic$3188  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3195  = & { \$1143y , \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3219  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3217 , \$auto$opt_dff.cc:194:make_patterns_logic$3215  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3233  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3229 , \$auto$opt_dff.cc:194:make_patterns_logic$3231  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3412  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3398 , \$auto$opt_dff.cc:194:make_patterns_logic$3400 , \$auto$opt_dff.cc:194:make_patterns_logic$3402 , \$auto$opt_dff.cc:194:make_patterns_logic$3404 , \$auto$opt_dff.cc:194:make_patterns_logic$3406 , \$auto$opt_dff.cc:194:make_patterns_logic$3408 , \$auto$opt_dff.cc:194:make_patterns_logic$3410  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3427  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3398 , \$auto$opt_dff.cc:194:make_patterns_logic$3400 , \$auto$opt_dff.cc:194:make_patterns_logic$3402 , \$auto$opt_dff.cc:194:make_patterns_logic$3404 , \$auto$opt_dff.cc:194:make_patterns_logic$3406 , \$auto$opt_dff.cc:194:make_patterns_logic$3425  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3434  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3430 , \$auto$opt_dff.cc:194:make_patterns_logic$3432  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3453  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3398 , \$auto$opt_dff.cc:194:make_patterns_logic$3400 , \$auto$opt_dff.cc:194:make_patterns_logic$3402 , \$auto$opt_dff.cc:194:make_patterns_logic$3404 , \$auto$opt_dff.cc:194:make_patterns_logic$3408 , \$auto$opt_dff.cc:194:make_patterns_logic$3441 , \$auto$opt_dff.cc:194:make_patterns_logic$3447 , \$auto$opt_dff.cc:194:make_patterns_logic$3449  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3460  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3408 , \$auto$opt_dff.cc:194:make_patterns_logic$3458  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3463  = & { \$procmux$2159_CMP , \$procmux$2129_CMP , \u_uart.u_bridge.rx_valid_i  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3478  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3398 , \$auto$opt_dff.cc:194:make_patterns_logic$3400 , \$auto$opt_dff.cc:194:make_patterns_logic$3441 , \$auto$opt_dff.cc:194:make_patterns_logic$3472 , \$auto$opt_dff.cc:194:make_patterns_logic$3474 , \$auto$opt_dff.cc:194:make_patterns_logic$3476  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3481  = & { \$procmux$2129_CMP , \$940y , \u_uart.u_bridge.rx_valid_i  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3499  = & { \$procmux$1942_CMP , \$940y , \u_uart.u_bridge.rx_valid_i  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3533  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3529 , \$auto$opt_dff.cc:194:make_patterns_logic$3531  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3536  = & { \$procmux$1262_CMP , \$3539y , \$3536y  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3549  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3539 , \$auto$opt_dff.cc:194:make_patterns_logic$3541 , \$auto$opt_dff.cc:194:make_patterns_logic$3543 , \$auto$opt_dff.cc:194:make_patterns_logic$3545 , \$auto$opt_dff.cc:194:make_patterns_logic$3547  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3560  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3541 , \$auto$opt_dff.cc:194:make_patterns_logic$3543 , \$auto$opt_dff.cc:194:make_patterns_logic$3552 , \$auto$opt_dff.cc:194:make_patterns_logic$3558  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3574  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3541 , \$auto$opt_dff.cc:194:make_patterns_logic$3566 , \$auto$opt_dff.cc:194:make_patterns_logic$3570 , \$auto$opt_dff.cc:194:make_patterns_logic$3572  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3581  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3531 , \$auto$opt_dff.cc:194:make_patterns_logic$3577  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3714  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3710 , \$auto$opt_dff.cc:194:make_patterns_logic$3712  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3722  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3718 , \$auto$opt_dff.cc:194:make_patterns_logic$3720  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3729  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3725 , \$auto$opt_dff.cc:194:make_patterns_logic$3727  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3740  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3736 , \$auto$opt_dff.cc:194:make_patterns_logic$3738  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3748  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3744 , \$auto$opt_dff.cc:194:make_patterns_logic$3746  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3755  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3751 , \$auto$opt_dff.cc:194:make_patterns_logic$3753  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3778  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3774 , \$auto$opt_dff.cc:194:make_patterns_logic$3776  };
  assign \$auto$opt_dff.cc:219:make_patterns_logic$3788  = & { \$auto$opt_dff.cc:194:make_patterns_logic$3784 , \$auto$opt_dff.cc:194:make_patterns_logic$3786  };
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [6] = ~ \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [6];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [5] = ~ \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [2] = ~ \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [2] = ~ \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2];
  assign \$auto$opt_reduce.cc:137:opt_pmux$3140  = | \u_rv_timer.u_reg.addr_hit [4:0];
  assign \$auto$opt_reduce.cc:137:opt_pmux$3144  = | \u_rv_timer.u_reg.addr_hit [3:0];
  assign \$3356y  = | \u_spi_host.u_spi_host_reg.addr_hit ;
  assign \$auto$opt_reduce.cc:137:opt_pmux$3150  = | { \u_spi_host.u_spi_host_reg.addr_hit [3], \u_spi_host.u_spi_host_reg.addr_hit [1:0] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3152  = | { \u_spi_host.u_spi_host_reg.addr_hit [3], \u_spi_host.u_spi_host_reg.addr_hit [0] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3156  = | { \$procmux$1359_CMP , \$procmux$1262_CMP  };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3158  = | { \u_gpio.u_reg.addr_hit [12:5], \u_gpio.u_reg.addr_hit [3:0] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3162  = | { \u_gpio.u_reg.addr_hit [10], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [4:2] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3164  = | \u_gpio.u_reg.addr_hit [10:0];
  assign \$auto$opt_reduce.cc:137:opt_pmux$3166  = | { \u_gpio.u_reg.addr_hit [10:9], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [3:2] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3160  = | { \u_gpio.u_reg.addr_hit [10], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [3:2] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3172  = | { \u_gpio.u_reg.addr_hit [10:5], \u_gpio.u_reg.addr_hit [3:2] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3174  = | { \u_gpio.u_reg.addr_hit [11:5], \u_gpio.u_reg.addr_hit [3:0] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3176  = | { \u_gpio.u_reg.addr_hit [11:10], \u_gpio.u_reg.addr_hit [8:5], \u_gpio.u_reg.addr_hit [3:0] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3178  = | { \u_gpio.u_reg.addr_hit [10:5], \u_gpio.u_reg.addr_hit [3:0] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3170  = | { \u_gpio.u_reg.addr_hit [8:7], \u_gpio.u_reg.addr_hit [3:2] };
  assign \$auto$opt_reduce.cc:137:opt_pmux$3184  = | { \$procmux$1942_CMP , \$procmux$1853_CMP  };
  always @(posedge clk_i)
    \u_gpio.data_in_q  <= { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[0].u_filter.diff_ctr_q  <= 4'h0;
    else \u_gpio.gen_filter[0].u_filter.diff_ctr_q  <= \u_gpio.gen_filter[0].u_filter.diff_ctr_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[0].u_filter.filter_q  <= 1'h0;
    else \u_gpio.gen_filter[0].u_filter.filter_q  <= \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= cio_gpio_i[0];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[1].u_filter.diff_ctr_q  <= 4'h0;
    else \u_gpio.gen_filter[1].u_filter.diff_ctr_q  <= \u_gpio.gen_filter[1].u_filter.diff_ctr_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[1].u_filter.filter_q  <= 1'h0;
    else \u_gpio.gen_filter[1].u_filter.filter_q  <= \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= cio_gpio_i[1];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[2].u_filter.diff_ctr_q  <= 4'h0;
    else \u_gpio.gen_filter[2].u_filter.diff_ctr_q  <= \u_gpio.gen_filter[2].u_filter.diff_ctr_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[2].u_filter.filter_q  <= 1'h0;
    else \u_gpio.gen_filter[2].u_filter.filter_q  <= \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= cio_gpio_i[2];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[3].u_filter.diff_ctr_q  <= 4'h0;
    else \u_gpio.gen_filter[3].u_filter.diff_ctr_q  <= \u_gpio.gen_filter[3].u_filter.diff_ctr_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[3].u_filter.filter_q  <= 1'h0;
    else \u_gpio.gen_filter[3].u_filter.filter_q  <= \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o  <= cio_gpio_i[3];
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o  <= \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_data_in.q  <= 4'h0;
    else \u_gpio.u_reg.u_data_in.q  <= { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_gpio.u_reg.u_reg_if.outstanding_q  <= 1'h0;
    else \u_gpio.u_reg.u_reg_if.outstanding_q  <= \$procmux$1532_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end_q  <= 1'h0;
    else \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end_q  <= \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_htbt_end ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end_q  <= 1'h0;
    else \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end_q  <= \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_htbt_end ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param0_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param0_qe.q_o  <= \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param1_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param1_qe.q_o  <= \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1699y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level  <= \$1682y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1754y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level  <= \$1737y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg0_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_cfg0_qe.q_o  <= \u_pwm.u_reg.u_cfg0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1314y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level  <= \$1297y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle0_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle0_qe.q_o  <= \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle1_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle1_qe.q_o  <= \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1589y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level  <= \$1572y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1644y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level  <= \$1627y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert0_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_invert0_qe.q_o  <= \u_pwm.u_reg.u_invert0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1424y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level  <= \$1407y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en0_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en0_qe.q_o  <= \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1369y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level  <= \$1352y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param0_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param0_qe.q_o  <= \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param1_qe.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param1_qe.q_o  <= \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1479y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level  <= \$1462y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level_q  <= \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level  <= \$1534y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_level_q  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_level_q  <= \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o  <= \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o  <= \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level  <= 1'h0;
    else \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level  <= \$1517y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_pwm.u_reg.u_reg_if.outstanding_q  <= 1'h0;
    else \u_pwm.u_reg.u_reg_if.outstanding_q  <= \$procmux$1551_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.gen_harts[0].u_core.tick_count  <= 12'h000;
    else \u_rv_timer.gen_harts[0].u_core.tick_count  <= \$procmux$206_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o  <= 1'h0;
    else \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o  <= \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o  <= 1'h0;
    else \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o  <= \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_rv_timer.u_reg.u_reg_if.outstanding_q  <= 1'h0;
    else \u_rv_timer.u_reg.u_reg_if.outstanding_q  <= \$procmux$196_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.rx_fifo_wvalid_q  <= 1'h0;
    else \u_spi_host.u_spi_host_core.rx_fifo_wvalid_q  <= \u_spi_host.u_spi_host_core.rx_fifo_wvalid_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.sdioz_q  <= 1'h0;
    else \u_spi_host.u_spi_host_core.sdioz_q  <= \u_spi_host.u_spi_host_core.sdioz_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.tx_fifo_rready_q  <= 1'h0;
    else \u_spi_host.u_spi_host_core.tx_fifo_rready_q  <= \u_spi_host.u_spi_host_core.tx_fifo_rready_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_clk_div2.q_o  <= 1'h0;
    else \u_spi_host.u_spi_host_core.u_clk_div2.q_o  <= \u_spi_host.u_spi_host_core.u_clk_div2.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_sclk_driver.q_o  <= 1'h0;
    else \u_spi_host.u_spi_host_core.u_sclk_driver.q_o  <= \u_spi_host.u_spi_host_core.u_sclk_driver.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.under_rst  <= 1'h1;
    else \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.under_rst  <= \$procmux$2946_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.under_rst  <= 1'h1;
    else \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.under_rst  <= \$procmux$495_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q  <= 1'h0;
    else \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q  <= \$procmux$1483_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o  <= 1'h0;
    else \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o  <= \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_fifo_ctrl0_qe.q_o  <= 1'h0;
    else \u_uart.u_reg.u_fifo_ctrl0_qe.q_o  <= \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_rx_watermark.q  <= 1'h0;
    else \u_uart.u_reg.u_intr_state_rx_watermark.q  <= \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_tx_empty.q  <= 1'h1;
    else \u_uart.u_reg.u_intr_state_tx_empty.q  <= \u_uart.u_reg.u_intr_state_tx_empty.d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_intr_state_tx_watermark.q  <= 1'h1;
    else \u_uart.u_reg.u_intr_state_tx_watermark.q  <= \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_reg_if.outstanding_q  <= 1'h0;
    else \u_uart.u_reg.u_reg_if.outstanding_q  <= \$procmux$3127_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_reg.u_wdata0_qe.q_o  <= 1'h0;
    else \u_uart.u_reg.u_wdata0_qe.q_o  <= \u_uart.u_reg.u_wdata0_qe.d_i ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.allzero_cnt_q  <= 5'h00;
    else \u_uart.u_uart_core.allzero_cnt_q  <= \u_uart.u_uart_core.allzero_cnt_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.break_st_q  <= 1'h0;
    else \u_uart.u_uart_core.break_st_q  <= \$procmux$2741_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.nco_sum_q  <= 17'h00000;
    else \u_uart.u_uart_core.nco_sum_q  <= \$580y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.rx_fifo_depth_prev_q  <= 7'h00;
    else \u_uart.u_uart_core.rx_fifo_depth_prev_q  <= \u_uart.u_uart_core.rx_fifo_depth ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.rx_sync_q1  <= 1'h1;
    else \u_uart.u_uart_core.rx_sync_q1  <= \u_uart.u_uart_core.sync_rx.u_sync_2.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.rx_sync_q2  <= 1'h1;
    else \u_uart.u_uart_core.rx_sync_q2  <= \u_uart.u_uart_core.rx_sync_q1 ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.sync_rx.u_sync_1.q_o  <= 1'h1;
    else \u_uart.u_uart_core.sync_rx.u_sync_1.q_o  <= cio_rx_i;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.sync_rx.u_sync_2.q_o  <= 1'h1;
    else \u_uart.u_uart_core.sync_rx.u_sync_2.q_o  <= \u_uart.u_uart_core.sync_rx.u_sync_1.q_o ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.tx_out_q  <= 1'h1;
    else \u_uart.u_uart_core.tx_out_q  <= \$procmux$2609_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.tx_uart_idle_q  <= 1'h1;
    else \u_uart.u_uart_core.tx_uart_idle_q  <= \u_uart.u_uart_core.tx_uart_idle ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.under_rst  <= 1'h1;
    else \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.under_rst  <= \$procmux$2428_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.under_rst  <= 1'h1;
    else \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.under_rst  <= \$procmux$2732_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_rx.rx_valid_q  <= 1'h0;
    else \u_uart.u_uart_core.uart_rx.rx_valid_q  <= \$734y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_rx.tick_baud_q  <= 1'h0;
    else \u_uart.u_uart_core.uart_rx.tick_baud_q  <= \u_uart.u_uart_core.uart_rx.tick_baud_d ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \u_uart.u_uart_core.uart_tx.tick_baud_q  <= 1'h0;
    else \u_uart.u_uart_core.uart_tx.tick_baud_q  <= \$procmux$2687_Y ;
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending  <= 1'h0;
    else \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending  <= \$procmux$1635_Y ;
  assign \$procmux$1009_Y  = \u_spi_host.u_spi_host_core.r_wn_q  ? \$procmux$627_Y  : 1'h0;
  assign \$procmux$102_Y  = \$2196y  ? 1'h1 : 1'hx;
  assign \$procmux$1020_Y  = \u_spi_host.u_spi_host_core.r_wn_q  ? 1'h1 : 1'h0;
  assign \$procmux$1031_Y  = \u_spi_host.u_spi_host_core.r_wn_q  ? 1'hx : \$procmux$1218_Y ;
  assign \$procmux$1052_Y  = \$3550y  ? \$procmux$1137_Y  : \$procmux$566_Y ;
  assign \$procmux$1070_Y  = \$3550y  ? \$procmux$1218_Y  : \$procmux$1031_Y ;
  assign \$procmux$1079_Y  = \$3550y  ? \$procmux$1149_Y  : \$procmux$746_Y ;
  assign \$procmux$1098_Y  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid  ? 4'h0 : 4'hx;
  assign \$procmux$1137_Y  = \$3551y  ? \$procmux$1159_Y  : \$procmux$1098_Y ;
  assign \$procmux$118_Y  = \$2193y  ? 1'h0 : \$procmux$102_Y ;
  assign \$procmux$1043_Y  = \$3551y  ? 1'h0 : \$procmux$1086_Y ;
  assign \$procmux$12_Y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_to_src  ? { \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle_0_a_0.q  } : 32'hxxxxxxxx;
  assign \$procmux$1218_Y  = \$3551y  ? \$procmux$1171_Y  : \u_spi_host.u_spi_host_core.sdio_q ;
  assign \$procmux$1228_Y  = \$3550y  ? 1'h0 : \$procmux$1009_Y ;
  assign \$procmux$1236_Y  = \$3550y  ? 1'h1 : \$procmux$669_Y ;
  assign \$procmux$1244_Y  = \$3550y  ? 1'h0 : \$procmux$1020_Y ;
  assign \$procmux$1252_Y  = \$3550y  ? 2'hx : \$procmux$1001_Y ;
  function [1:0] \$procmux$1259 ;
    input [1:0] a;
    input [3:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1259  = b[1:0];
      2'b1?:
        \$procmux$1259  = b[3:2];
      default:
        \$procmux$1259  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.next_state  = \$procmux$1259 (2'h0, { \$procmux$1335_Y , \$procmux$1252_Y  }, { \$procmux$1262_CMP , \$procmux$1004_CMP  });
  assign \$procmux$1275_Y  = \$3539y  ? 1'h1 : 1'h0;
  assign \$procmux$1284_Y  = \$3539y  ? \u_spi_host.u_spi_host_core.tx_fifo_rdata  : 8'hxx;
  assign \$procmux$1293_Y  = \$3539y  ? 2'h1 : 2'hx;
  assign \$procmux$1262_CMP  = ! \u_spi_host.u_spi_host_core.current_state ;
  assign \$procmux$131_Y  = \$2189y  ? 1'h0 : \$procmux$118_Y ;
  assign \$procmux$1311_Y  = \$3536y  ? \$procmux$1275_Y  : 1'h0;
  assign \$procmux$1319_Y  = \$3536y  ? \$3537y [2:0] : 3'hx;
  assign \$procmux$1327_Y  = \$3536y  ? \$procmux$1284_Y  : 8'hxx;
  assign \$procmux$1335_Y  = \$3536y  ? \$procmux$1293_Y  : 2'hx;
  assign \u_spi_host.u_spi_host_core.rx_fifo_wvalid_d  = \$procmux$1004_CMP  ? \$procmux$1228_Y  : 1'h0;
  function [0:0] \$procmux$1353 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1353  = b[0:0];
      2'b1?:
        \$procmux$1353  = b[1:1];
      default:
        \$procmux$1353  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.tx_fifo_rready_d  = \$procmux$1353 (1'h0, { \$procmux$1311_Y , \$procmux$1043_Y  }, { \$procmux$1262_CMP , \$procmux$1004_CMP  });
  function [3:0] \$procmux$1358 ;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1358  = b[3:0];
      2'b1?:
        \$procmux$1358  = b[7:4];
      default:
        \$procmux$1358  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.bit_cnt_d  = \$procmux$1358 (4'hx, { \$procmux$1052_Y , 4'h0 }, { \$procmux$1004_CMP , \$procmux$1359_CMP  });
  assign \$procmux$1359_CMP  = \u_spi_host.u_spi_host_core.current_state  == 2'h2;
  function [2:0] \$procmux$1363 ;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        \$procmux$1363  = b[2:0];
      3'b?1?:
        \$procmux$1363  = b[5:3];
      3'b1??:
        \$procmux$1363  = b[8:6];
      default:
        \$procmux$1363  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.byte_cnt_d  = \$procmux$1363 (3'hx, { \$procmux$1319_Y , \$procmux$1061_Y , 3'h0 }, { \$procmux$1262_CMP , \$procmux$1004_CMP , \$procmux$1359_CMP  });
  assign \u_spi_host.u_spi_host_core.sclk_en  = \$procmux$1004_CMP  ? \$procmux$1236_Y  : 1'h0;
  assign \u_spi_host.u_spi_host_core.sdioz_d  = \$procmux$1004_CMP  ? \$procmux$1244_Y  : 1'h0;
  function [0:0] \$procmux$1380 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1380  = b[0:0];
      2'b1?:
        \$procmux$1380  = b[1:1];
      default:
        \$procmux$1380  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.sdio_d  = \$procmux$1380 (1'hx, { \$procmux$1070_Y , 1'h0 }, { \$procmux$1004_CMP , \$procmux$1359_CMP  });
  function [0:0] \$procmux$1385 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1385  = b[0:0];
      2'b1?:
        \$procmux$1385  = b[1:1];
      default:
        \$procmux$1385  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.cs_d  = \$procmux$1385 (1'hx, 2'h1, { \$procmux$1004_CMP , \$auto$opt_reduce.cc:137:opt_pmux$3156  });
  function [7:0] \$procmux$1394 ;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1394  = b[7:0];
      2'b1?:
        \$procmux$1394  = b[15:8];
      default:
        \$procmux$1394  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_core.current_byte_d  = \$procmux$1394 (8'hxx, { \$procmux$1327_Y , \$procmux$1079_Y  }, { \$procmux$1262_CMP , \$procmux$1004_CMP  });
  assign \$procmux$1407_Y  = \u_pwm.u_reg.u_cfg_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$141_Y  = \$2186y  ? 1'h1 : \$procmux$131_Y ;
  assign \$procmux$1412_Y  = \u_pwm.u_reg.u_cfg_cdc.dst_to_src  ? { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg_clk_div.q  } : 32'hxxxxxxxx;
  assign \$procmux$1419_Y  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$1407_Y ;
  assign \$procmux$1423_Y  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata  : \$procmux$1412_Y ;
  assign \$procmux$1425_Y  = \u_pwm.u_reg.u_cfg_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$1432_Y  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$1425_Y ;
  assign \$procmux$148_Y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  ? \$2182y  : \$procmux$141_Y ;
  assign \$procmux$1483_Y  = \u_spi_host.u_spi_host_reg.u_reg_if.a_ack  ? 1'h1 : 1'h0;
  assign \$procmux$1492_Y  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$1497_Y  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_to_src  ? { \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param_1_x_1.q  } : 32'hxxxxxxxx;
  assign \$procmux$1504_Y  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$1492_Y ;
  assign \$procmux$1508_Y  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata  : \$procmux$1497_Y ;
  assign \$procmux$1510_Y  = \u_pwm.u_reg.u_blink_param_1_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$1517_Y  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$1510_Y ;
  assign \$procmux$1532_Y  = \u_gpio.u_reg.u_reg_if.a_ack  ? 1'h1 : 1'h0;
  assign \$procmux$1551_Y  = \u_pwm.u_reg.u_reg_if.a_ack  ? 1'h1 : 1'h0;
  function [7:0] \$procmux$1554 ;
    input [7:0] a;
    input [39:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        \$procmux$1554  = b[7:0];
      5'b???1?:
        \$procmux$1554  = b[15:8];
      5'b??1??:
        \$procmux$1554  = b[23:16];
      5'b?1???:
        \$procmux$1554  = b[31:24];
      5'b1????:
        \$procmux$1554  = b[39:32];
      default:
        \$procmux$1554  = a;
    endcase
  endfunction
  assign \u_rv_timer.u_reg.u_reg_if.rdata_i [31:24] = \$procmux$1554 (8'hff, { 8'h00, \u_rv_timer.u_reg.u_timer_v_lower0.q [31:24], \u_rv_timer.u_reg.u_timer_v_upper0.q [31:24], \u_rv_timer.u_reg.u_compare_lower0_0.q [31:24], \u_rv_timer.u_reg.u_compare_upper0_0.q [31:24] }, { \$auto$opt_reduce.cc:137:opt_pmux$3140 , \u_rv_timer.u_reg.addr_hit [5], \u_rv_timer.u_reg.addr_hit [6], \u_rv_timer.u_reg.addr_hit [7], \u_rv_timer.u_reg.addr_hit [8] });
  function [3:0] \$procmux$1565 ;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        \$procmux$1565  = b[3:0];
      5'b???1?:
        \$procmux$1565  = b[7:4];
      5'b??1??:
        \$procmux$1565  = b[11:8];
      5'b?1???:
        \$procmux$1565  = b[15:12];
      5'b1????:
        \$procmux$1565  = b[19:16];
      default:
        \$procmux$1565  = a;
    endcase
  endfunction
  assign \u_rv_timer.u_reg.u_reg_if.rdata_i [15:12] = \$procmux$1565 (4'hf, { 4'h0, \u_rv_timer.u_reg.u_timer_v_lower0.q [15:12], \u_rv_timer.u_reg.u_timer_v_upper0.q [15:12], \u_rv_timer.u_reg.u_compare_lower0_0.q [15:12], \u_rv_timer.u_reg.u_compare_upper0_0.q [15:12] }, { \$auto$opt_reduce.cc:137:opt_pmux$3140 , \u_rv_timer.u_reg.addr_hit [5], \u_rv_timer.u_reg.addr_hit [6], \u_rv_timer.u_reg.addr_hit [7], \u_rv_timer.u_reg.addr_hit [8] });
  assign \$procmux$157_Y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  ? 16'h0000 : \$2170y ;
  function [10:0] \$procmux$1576 ;
    input [10:0] a;
    input [65:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        \$procmux$1576  = b[10:0];
      6'b????1?:
        \$procmux$1576  = b[21:11];
      6'b???1??:
        \$procmux$1576  = b[32:22];
      6'b??1???:
        \$procmux$1576  = b[43:33];
      6'b?1????:
        \$procmux$1576  = b[54:44];
      6'b1?????:
        \$procmux$1576  = b[65:55];
      default:
        \$procmux$1576  = a;
    endcase
  endfunction
  assign \u_rv_timer.u_reg.u_reg_if.rdata_i [11:1] = \$procmux$1576 (11'h7ff, { 11'h000, \u_rv_timer.u_reg.u_cfg0_prescale.q [11:1], \u_rv_timer.u_reg.u_timer_v_lower0.q [11:1], \u_rv_timer.u_reg.u_timer_v_upper0.q [11:1], \u_rv_timer.u_reg.u_compare_lower0_0.q [11:1], \u_rv_timer.u_reg.u_compare_upper0_0.q [11:1] }, { \$auto$opt_reduce.cc:137:opt_pmux$3144 , \u_rv_timer.u_reg.addr_hit [4], \u_rv_timer.u_reg.addr_hit [5], \u_rv_timer.u_reg.addr_hit [6], \u_rv_timer.u_reg.addr_hit [7], \u_rv_timer.u_reg.addr_hit [8] });
  function [0:0] \$procmux$1587 ;
    input [0:0] a;
    input [8:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        \$procmux$1587  = b[0:0];
      9'b???????1?:
        \$procmux$1587  = b[1:1];
      9'b??????1??:
        \$procmux$1587  = b[2:2];
      9'b?????1???:
        \$procmux$1587  = b[3:3];
      9'b????1????:
        \$procmux$1587  = b[4:4];
      9'b???1?????:
        \$procmux$1587  = b[5:5];
      9'b??1??????:
        \$procmux$1587  = b[6:6];
      9'b?1???????:
        \$procmux$1587  = b[7:7];
      9'b1????????:
        \$procmux$1587  = b[8:8];
      default:
        \$procmux$1587  = a;
    endcase
  endfunction
  assign \u_rv_timer.u_reg.u_reg_if.rdata_i [0] = \$procmux$1587 (1'h1, { \u_rv_timer.u_reg.u_ctrl.q , \u_rv_timer.u_reg.u_intr_enable0.q , \u_rv_timer.u_reg.u_intr_state0.q , 1'h0, \u_rv_timer.u_reg.u_cfg0_prescale.q [0], \u_rv_timer.u_reg.u_timer_v_lower0.q [0], \u_rv_timer.u_reg.u_timer_v_upper0.q [0], \u_rv_timer.u_reg.u_compare_lower0_0.q [0], \u_rv_timer.u_reg.u_compare_upper0_0.q [0] }, { \u_rv_timer.u_reg.addr_hit [0], \u_rv_timer.u_reg.addr_hit [1], \u_rv_timer.u_reg.addr_hit [2], \u_rv_timer.u_reg.addr_hit [3], \u_rv_timer.u_reg.addr_hit [4], \u_rv_timer.u_reg.addr_hit [5], \u_rv_timer.u_reg.addr_hit [6], \u_rv_timer.u_reg.addr_hit [7], \u_rv_timer.u_reg.addr_hit [8] });
  function [7:0] \$procmux$1598 ;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        \$procmux$1598  = b[7:0];
      6'b????1?:
        \$procmux$1598  = b[15:8];
      6'b???1??:
        \$procmux$1598  = b[23:16];
      6'b??1???:
        \$procmux$1598  = b[31:24];
      6'b?1????:
        \$procmux$1598  = b[39:32];
      6'b1?????:
        \$procmux$1598  = b[47:40];
      default:
        \$procmux$1598  = a;
    endcase
  endfunction
  assign \u_rv_timer.u_reg.u_reg_if.rdata_i [23:16] = \$procmux$1598 (8'hff, { 8'h00, \u_rv_timer.u_reg.u_cfg0_step.q , \u_rv_timer.u_reg.u_timer_v_lower0.q [23:16], \u_rv_timer.u_reg.u_timer_v_upper0.q [23:16], \u_rv_timer.u_reg.u_compare_lower0_0.q [23:16], \u_rv_timer.u_reg.u_compare_upper0_0.q [23:16] }, { \$auto$opt_reduce.cc:137:opt_pmux$3144 , \u_rv_timer.u_reg.addr_hit [4], \u_rv_timer.u_reg.addr_hit [5], \u_rv_timer.u_reg.addr_hit [6], \u_rv_timer.u_reg.addr_hit [7], \u_rv_timer.u_reg.addr_hit [8] });
  assign \$procmux$160_Y  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  ? 16'h0000 : \$2150y ;
  assign \$procmux$1613_Y  = \$1143y  ? 1'h1 : 1'h0;
  assign \$procmux$162_Y  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$1635_Y  = \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending  ? 1'h0 : \$procmux$1613_Y ;
  assign \xbar.u_s1n_6.tl_t_p  = \$1122y  ? { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  } : \$procmux$1657_Y ;
  assign \$procmux$1657_Y  = \$1120y  ? { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  } : \$procmux$1660_Y ;
  assign \$procmux$1660_Y  = \$1118y  ? { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  } : \$procmux$1663_Y ;
  assign \$procmux$1663_Y  = \$1116y  ? { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  } : \$procmux$1665_Y ;
  assign \$procmux$1665_Y  = \$1114y  ? { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  } : { \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending , \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [64:62], 3'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.err_size , \xbar.u_s1n_6.gen_err_resp.err_resp.err_source , 1'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [47:16], 15'h0001, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] };
  assign \xbar.u_s1n_6.hfifo_reqready  = \xbar.u_s1n_6.hold_all_requests  ? 1'h0 : \$procmux$1671_Y ;
  assign \$procmux$167_Y  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_to_src  ? { \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  } : 32'hxxxxxxxx;
  assign \$procmux$1671_Y  = \$1094y  ? \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  : \$procmux$1674_Y ;
  assign \$procmux$1674_Y  = \$1088y  ? \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  : \$procmux$1677_Y ;
  assign \$procmux$1677_Y  = \$1082y  ? \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  : \$procmux$1680_Y ;
  assign \$procmux$1680_Y  = \$1076y  ? \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  : \$procmux$1682_Y ;
  assign \$procmux$1682_Y  = \$1070y  ? \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  : \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0];
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i [31:8] = \$3356y  ? 24'h000000 : 24'hffffff;
  function [2:0] \$procmux$1691 ;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        \$procmux$1691  = b[2:0];
      4'b??1?:
        \$procmux$1691  = b[5:3];
      4'b?1??:
        \$procmux$1691  = b[8:6];
      4'b1???:
        \$procmux$1691  = b[11:9];
      default:
        \$procmux$1691  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i [2:0] = \$procmux$1691 (3'h7, { \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_en.q , \u_spi_host.u_spi_host_reg.status_rxfull_qs , \u_spi_host.u_spi_host_reg.status_txempty_qs , \u_spi_host.u_spi_host_reg.status_txfull_qs , \u_spi_host.u_spi_host_core.rx_fifo_rdata [2:0], 3'h0 }, { \u_spi_host.u_spi_host_reg.addr_hit [0], \u_spi_host.u_spi_host_reg.addr_hit [1], \u_spi_host.u_spi_host_reg.addr_hit [2], \u_spi_host.u_spi_host_reg.addr_hit [3] });
  function [3:0] \$procmux$1697 ;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$1697  = b[3:0];
      2'b1?:
        \$procmux$1697  = b[7:4];
      default:
        \$procmux$1697  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i [7:4] = \$procmux$1697 (4'hf, { \u_spi_host.u_spi_host_core.rx_fifo_rdata [7:4], 4'h0 }, { \u_spi_host.u_spi_host_reg.addr_hit [2], \$auto$opt_reduce.cc:137:opt_pmux$3150  });
  function [0:0] \$procmux$1703 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        \$procmux$1703  = b[0:0];
      3'b?1?:
        \$procmux$1703  = b[1:1];
      3'b1??:
        \$procmux$1703  = b[2:2];
      default:
        \$procmux$1703  = a;
    endcase
  endfunction
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i [3] = \$procmux$1703 (1'h1, { \u_spi_host.u_spi_host_reg.status_rxempty_qs , \u_spi_host.u_spi_host_core.rx_fifo_rdata [3], 1'h0 }, { \u_spi_host.u_spi_host_reg.addr_hit [1], \u_spi_host.u_spi_host_reg.addr_hit [2], \$auto$opt_reduce.cc:137:opt_pmux$3152  });
  assign \$procmux$1708_Y  = \xbar.u_s1n_6.tl_t_p [65] ? \$1045y  : 9'hxxx;
  assign \$procmux$1716_Y  = \xbar.u_s1n_6.accept_t_req  ? \$procmux$1719_Y  : \$procmux$1708_Y ;
  assign \$procmux$1719_Y  = \xbar.u_s1n_6.tl_t_p [65] ? 9'hxxx : \$1043y ;
  assign \$procmux$1727_Y  = \$1029y  ? 3'h4 : 3'h5;
  assign \$procmux$174_Y  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$162_Y ;
  assign \$procmux$1743_Y  = \$1027y  ? 3'h3 : \$procmux$1727_Y ;
  assign \$procmux$1756_Y  = \$1025y  ? 3'h2 : \$procmux$1743_Y ;
  assign \$procmux$1766_Y  = \$1023y  ? 3'h1 : \$procmux$1756_Y ;
  assign \xbar.u_s1n_6.dev_select_t  = \$1021y  ? 3'h0 : \$procmux$1766_Y ;
  assign \$procmux$1775_Y  = \u_gpio.u_reg.masked_oe_lower_qe  ? \$2521y  : 2'hx;
  assign \$procmux$178_Y  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i  ? { \u_pwm.u_reg.reg_wdata [31:30], 14'h0000, \u_pwm.u_reg.reg_wdata [15:0] } : \$procmux$167_Y ;
  assign \$procmux$1784_Y  = \u_gpio.u_reg.masked_oe_upper_qe  ? \$2517y  : 2'hx;
  assign \$procmux$1791_Y  = \u_gpio.u_reg.masked_oe_upper_qe  ? 2'hx : \$procmux$1775_Y ;
  assign \$procmux$1798_Y  = \u_gpio.u_reg.direct_oe_flds_we  ? \u_gpio.u_reg.reg_wdata [3:0] : { \$procmux$1784_Y , \$procmux$1791_Y  };
  assign \$procmux$180_Y  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$1801_Y  = \uart_host_adapter.g_multiple_reqs.source_q  ? 1'h0 : \$1003y ;
  assign \$procmux$1808_Y  = \u_gpio.u_reg.masked_out_lower_qe  ? \$2507y  : 2'hx;
  assign \$procmux$1817_Y  = \u_gpio.u_reg.masked_out_upper_qe  ? \$2503y  : 2'hx;
  assign \$procmux$1824_Y  = \u_gpio.u_reg.masked_out_upper_qe  ? 2'hx : \$procmux$1808_Y ;
  assign \$procmux$1831_Y  = \u_gpio.u_reg.direct_out_flds_we  ? \u_gpio.u_reg.reg_wdata [3:0] : { \$procmux$1817_Y , \$procmux$1824_Y  };
  assign \$procmux$1833_Y  = \$1001y  ? 1'h0 : 1'hx;
  assign \$procmux$1836_CMP  = \u_uart.u_bridge.rxf_st_q  == 3'h5;
  assign \$procmux$1841_Y  = \$1001y  ? 3'h0 : 3'hx;
  assign \$procmux$1848_Y  = \$940y  ? 1'h1 : 1'hx;
  assign \$procmux$1857_Y  = \$940y  ? \u_uart.u_bridge.bebyte_q [3:0] : 4'hx;
  assign \$procmux$1866_Y  = \$940y  ? { \u_uart.u_bridge.rx_data_i , \u_uart.u_bridge.sh_q [31:8] } : 32'hxxxxxxxx;
  assign \$procmux$187_Y  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$180_Y ;
  assign \$procmux$1875_Y  = \$940y  ? 2'hx : \$941y ;
  assign \$procmux$1884_Y  = \$940y  ? 3'h4 : 3'hx;
  assign \$procmux$1893_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$1848_Y  : 1'hx;
  assign \$procmux$19_Y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$10_Y ;
  assign \$procmux$1900_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$1857_Y  : 4'hx;
  assign \$procmux$1907_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$1866_Y  : 32'hxxxxxxxx;
  assign \$procmux$1914_Y  = \u_uart.u_bridge.rx_valid_i  ? { \u_uart.u_bridge.rx_data_i , \u_uart.u_bridge.sh_q [31:8] } : 32'hxxxxxxxx;
  assign \$procmux$1921_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$1875_Y  : 2'hx;
  assign \$procmux$1928_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$1884_Y  : 3'hx;
  assign \$procmux$1937_Y  = \$940y  ? \$procmux$2000_Y  : \$941y ;
  assign \$procmux$1948_Y  = \$949y  ? 3'h3 : 3'h4;
  assign \$procmux$196_Y  = \u_rv_timer.u_reg.u_reg_if.a_ack  ? 1'h1 : 1'h0;
  assign \$procmux$1961_Y  = \$949y  ? 1'hx : 1'h0;
  assign \$procmux$1974_Y  = \$949y  ? 4'hx : 4'hf;
  assign \$procmux$1987_Y  = \$949y  ? 32'hxxxxxxxx : 32'd0;
  assign \$procmux$199_Y  = \$2905y  ? 12'h000 : \$2906y ;
  assign \$procmux$2_Y  = \$2365y  ? \u_pwm.u_reg.u_duty_cycle_1_a_1.q  : \$2368y ;
  assign \$procmux$2000_Y  = \$949y  ? 2'h0 : 2'hx;
  assign \$procmux$2013_Y  = \$940y  ? \$procmux$1961_Y  : 1'hx;
  assign \$procmux$2024_Y  = \$940y  ? \$procmux$1974_Y  : 4'hx;
  assign \$procmux$2035_Y  = \$940y  ? \$procmux$1987_Y  : 32'hxxxxxxxx;
  assign \$procmux$2057_Y  = \$940y  ? \$procmux$1948_Y  : 3'hx;
  assign \$procmux$206_Y  = \u_rv_timer.u_reg.u_ctrl.q  ? \$procmux$199_Y  : 12'h000;
  assign \$procmux$2067_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$2013_Y  : 1'hx;
  assign \$procmux$2075_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$2024_Y  : 4'hx;
  assign \$procmux$2083_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$2035_Y  : 32'hxxxxxxxx;
  function [0:0] \$procmux$209 ;
    input [0:0] a;
    input [8:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        \$procmux$209  = b[0:0];
      9'b???????1?:
        \$procmux$209  = b[1:1];
      9'b??????1??:
        \$procmux$209  = b[2:2];
      9'b?????1???:
        \$procmux$209  = b[3:3];
      9'b????1????:
        \$procmux$209  = b[4:4];
      9'b???1?????:
        \$procmux$209  = b[5:5];
      9'b??1??????:
        \$procmux$209  = b[6:6];
      9'b?1???????:
        \$procmux$209  = b[7:7];
      9'b1????????:
        \$procmux$209  = b[8:8];
      default:
        \$procmux$209  = a;
    endcase
  endfunction
  assign \u_pwm.u_reg.u_reg_if.busy_i  = \$procmux$209 (1'h0, { \u_pwm.u_reg.u_cfg_cdc.src_busy_q , \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q , \u_pwm.u_reg.u_invert_cdc.src_busy_q , \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q , \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q , \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q , \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q , \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q , \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q  }, { \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [2], \u_gpio.u_reg.addr_hit [3], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9] });
  assign \$procmux$2107_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$1937_Y  : 2'hx;
  assign \$procmux$2115_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$2057_Y  : 3'hx;
  assign \$procmux$2124_Y  = \$940y  ? 2'h0 : \$941y ;
  assign \$procmux$2136_Y  = \$940y  ? 3'h2 : 3'hx;
  assign \$940y  = \u_uart.u_bridge.idx_q  == 2'h3;
  assign \$procmux$2159_CMP  = \u_uart.u_bridge.idx_q  == 2'h1;
  assign \$procmux$2187_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$2124_Y  : 2'hx;
  assign \$procmux$2196_Y  = \u_uart.u_bridge.rx_valid_i  ? \$procmux$2136_Y  : 3'hx;
  function [30:0] \$procmux$220 ;
    input [30:0] a;
    input [309:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \$procmux$220  = b[30:0];
      10'b????????1?:
        \$procmux$220  = b[61:31];
      10'b???????1??:
        \$procmux$220  = b[92:62];
      10'b??????1???:
        \$procmux$220  = b[123:93];
      10'b?????1????:
        \$procmux$220  = b[154:124];
      10'b????1?????:
        \$procmux$220  = b[185:155];
      10'b???1??????:
        \$procmux$220  = b[216:186];
      10'b??1???????:
        \$procmux$220  = b[247:217];
      10'b?1????????:
        \$procmux$220  = b[278:248];
      10'b1?????????:
        \$procmux$220  = b[309:279];
      default:
        \$procmux$220  = a;
    endcase
  endfunction
  assign \u_pwm.u_reg.u_reg_if.rdata_i [31:1] = \$procmux$220 (31'h7fffffff, { 31'h00000000, \u_pwm.u_reg.u_cfg_cdc.src_q [31:1], 30'h00000000, \u_pwm.u_reg.u_pwm_en_cdc.src_q [1], 30'h00000000, \u_pwm.u_reg.u_invert_cdc.src_q [1], \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [31:1], \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [31:1], \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [31:1], \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [31:1], \u_pwm.u_reg.u_blink_param_0_cdc.src_q [31:1], \u_pwm.u_reg.u_blink_param_1_cdc.src_q [31:1] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [2], \u_gpio.u_reg.addr_hit [3], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9] });
  function [2:0] \$procmux$2201 ;
    input [2:0] a;
    input [17:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        \$procmux$2201  = b[2:0];
      6'b????1?:
        \$procmux$2201  = b[5:3];
      6'b???1??:
        \$procmux$2201  = b[8:6];
      6'b??1???:
        \$procmux$2201  = b[11:9];
      6'b?1????:
        \$procmux$2201  = b[14:12];
      6'b1?????:
        \$procmux$2201  = b[17:15];
      default:
        \$procmux$2201  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.rxf_st_d  = \$procmux$2201 (3'hx, { \$procmux$2217_Y , \$procmux$2196_Y , \$procmux$2115_Y , \$procmux$1928_Y , 3'h5, \$procmux$1841_Y  }, { \$procmux$2211_CMP , \$procmux$2129_CMP , \$procmux$1942_CMP , \$procmux$1853_CMP , \$procmux$2203_CMP , \$procmux$1836_CMP  });
  assign \$procmux$2203_CMP  = \u_uart.u_bridge.rxf_st_q  == 3'h4;
  assign \$procmux$2217_Y  = \$936y  ? 3'h1 : 3'hx;
  function [0:0] \$procmux$2222 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$2222  = b[0:0];
      2'b1?:
        \$procmux$2222  = b[1:1];
      default:
        \$procmux$2222  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.req_d  = \$procmux$2222 (1'hx, { 1'h1, \$procmux$1833_Y  }, { \$procmux$2203_CMP , \$procmux$1836_CMP  });
  function [0:0] \$procmux$2226 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        \$procmux$2226  = b[0:0];
      3'b?1?:
        \$procmux$2226  = b[1:1];
      3'b1??:
        \$procmux$2226  = b[2:2];
      default:
        \$procmux$2226  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.we_d  = \$procmux$2226 (1'hx, { \$procmux$2067_Y , \$procmux$1893_Y , \$procmux$1833_Y  }, { \$procmux$1942_CMP , \$procmux$1853_CMP , \$procmux$1836_CMP  });
  function [3:0] \$procmux$2235 ;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$2235  = b[3:0];
      2'b1?:
        \$procmux$2235  = b[7:4];
      default:
        \$procmux$2235  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.be_d  = \$procmux$2235 (4'hx, { \$procmux$2075_Y , \$procmux$1900_Y  }, { \$procmux$1942_CMP , \$procmux$1853_CMP  });
  function [31:0] \$procmux$2242 ;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$2242  = b[31:0];
      2'b1?:
        \$procmux$2242  = b[63:32];
      default:
        \$procmux$2242  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.wdata_d  = \$procmux$2242 (32'hxxxxxxxx, { \$procmux$2083_Y , \$procmux$1907_Y  }, { \$procmux$1942_CMP , \$procmux$1853_CMP  });
  function [31:0] \$procmux$2269 ;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$2269  = b[31:0];
      2'b1?:
        \$procmux$2269  = b[63:32];
      default:
        \$procmux$2269  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.sh_d  = \$procmux$2269 (32'hxxxxxxxx, { 32'h00000000, \$procmux$1914_Y  }, { \$procmux$2211_CMP , \$auto$opt_reduce.cc:137:opt_pmux$3184  });
  assign \$procmux$2211_CMP  = ! \u_uart.u_bridge.rxf_st_q ;
  function [1:0] \$procmux$2278 ;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        \$procmux$2278  = b[1:0];
      4'b??1?:
        \$procmux$2278  = b[3:2];
      4'b?1??:
        \$procmux$2278  = b[5:4];
      4'b1???:
        \$procmux$2278  = b[7:6];
      default:
        \$procmux$2278  = a;
    endcase
  endfunction
  assign \u_uart.u_bridge.idx_d  = \$procmux$2278 (2'hx, { 2'h0, \$procmux$2187_Y , \$procmux$2107_Y , \$procmux$1921_Y  }, { \$procmux$2211_CMP , \$procmux$2129_CMP , \$procmux$1942_CMP , \$procmux$1853_CMP  });
  assign \$procmux$1853_CMP  = \u_uart.u_bridge.rxf_st_q  == 3'h3;
  assign \$procmux$1942_CMP  = \u_uart.u_bridge.rxf_st_q  == 3'h2;
  assign \$procmux$2129_CMP  = \u_uart.u_bridge.rxf_st_q  == 3'h1;
  assign \$procmux$2286_Y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  ? \$3505y  : 3'hx;
  assign \$procmux$2296_Y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  ? { \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [2], 2'h0 } : \$procmux$2286_Y ;
  assign \$procmux$23_Y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata  : \$procmux$12_Y ;
  assign \$procmux$2303_Y  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q  ? 3'h0 : \$procmux$2296_Y ;
  assign \$procmux$2309_Y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  ? \$3498y  : 3'hx;
  assign \$procmux$2319_Y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  ? { \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [2], 2'h0 } : \$procmux$2309_Y ;
  function [0:0] \$procmux$232 ;
    input [0:0] a;
    input [9:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \$procmux$232  = b[0:0];
      10'b????????1?:
        \$procmux$232  = b[1:1];
      10'b???????1??:
        \$procmux$232  = b[2:2];
      10'b??????1???:
        \$procmux$232  = b[3:3];
      10'b?????1????:
        \$procmux$232  = b[4:4];
      10'b????1?????:
        \$procmux$232  = b[5:5];
      10'b???1??????:
        \$procmux$232  = b[6:6];
      10'b??1???????:
        \$procmux$232  = b[7:7];
      10'b?1????????:
        \$procmux$232  = b[8:8];
      10'b1?????????:
        \$procmux$232  = b[9:9];
      default:
        \$procmux$232  = a;
    endcase
  endfunction
  assign \u_pwm.u_reg.u_reg_if.rdata_i [0] = \$procmux$232 (1'h1, { \u_pwm.u_reg.u_regwen.q , \u_pwm.u_reg.u_cfg_cdc.src_q [0], \u_pwm.u_reg.u_pwm_en_cdc.src_q [0], \u_pwm.u_reg.u_invert_cdc.src_q [0], \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [0], \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [0], \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [0], \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [0], \u_pwm.u_reg.u_blink_param_0_cdc.src_q [0], \u_pwm.u_reg.u_blink_param_1_cdc.src_q [0] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [2], \u_gpio.u_reg.addr_hit [3], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9] });
  assign \$procmux$2326_Y  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q  ? 3'h0 : \$procmux$2319_Y ;
  assign \$procmux$2330_Y  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$2335_Y  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_to_src  ? { \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param_0_x_0.q  } : 32'hxxxxxxxx;
  assign \$procmux$2342_Y  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$2330_Y ;
  assign \$procmux$2346_Y  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata  : \$procmux$2335_Y ;
  assign \$procmux$2348_Y  = \u_pwm.u_reg.u_blink_param_0_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$2355_Y  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$2348_Y ;
  assign \$procmux$2372_Y  = \$824y  ? 7'h3e : \$825y ;
  assign \u_uart.u_uart_core.rx_watermark_thresh  = \$823y  ? 7'h7f : \$procmux$2372_Y ;
  assign \u_uart.u_uart_core.tx_watermark_thresh  = \$810y  ? 6'h10 : \$811y ;
  assign \$procmux$2390_Y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  ? \$782y  : 7'hxx;
  assign \$procmux$2400_Y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  ? { \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [6], 6'h00 } : \$procmux$2390_Y ;
  assign \$procmux$2407_Y  = \u_uart.u_uart_core.u_uart_rxfifo.clr_i  ? 7'h00 : \$procmux$2400_Y ;
  assign \$procmux$2409_Y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  ? \$775y  : 7'hxx;
  assign \$procmux$2419_Y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  ? { \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [6], 6'h00 } : \$procmux$2409_Y ;
  assign \$procmux$2426_Y  = \u_uart.u_uart_core.u_uart_rxfifo.clr_i  ? 7'h00 : \$procmux$2419_Y ;
  assign \$procmux$2428_Y  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.under_rst  ? \$749y  : 1'h0;
  assign \$procmux$243_Y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  ? \$3446y  : 3'hx;
  assign \$procmux$2433_Y  = \$711y  ? 1'h1 : \$713y ;
  assign \$procmux$2444_Y  = \$711y  ? 4'h0 : \$712y ;
  assign \$procmux$2455_Y  = \$711y  ? 11'hxxx : { \u_uart.u_uart_core.uart_rx.rx , \u_uart.u_uart_core.uart_rx.sreg_q [10:1] };
  assign \$procmux$2466_Y  = \$708y  ? \$procmux$2433_Y  : 1'hx;
  assign \$procmux$2475_Y  = \$708y  ? \$procmux$2444_Y  : 4'hx;
  assign \$procmux$2484_Y  = \$708y  ? \$procmux$2455_Y  : 11'hxxx;
  assign \u_uart.u_uart_core.uart_rx.idle_d  = \$705y  ? 1'h0 : \$procmux$2466_Y ;
  assign \$procmux$25_Y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \u_uart.u_uart_core.uart_rx.bit_cnt_d  = \$705y  ? \$655y  : \$procmux$2475_Y ;
  assign \u_uart.u_uart_core.uart_rx.sreg_d  = \$705y  ? 11'h000 : \$procmux$2484_Y ;
  assign \u_uart.u_uart_core.uart_rx.tick_baud_d  = \$705y  ? 1'h0 : \$procmux$2527_Y ;
  assign \u_uart.u_uart_core.uart_rx.baud_div_d  = \$705y  ? 4'h8 : \$procmux$2532_Y ;
  assign \$procmux$2527_Y  = \u_uart.u_uart_core.nco_sum_q [16] ? \$701y [4] : 1'h0;
  assign \$procmux$253_Y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  ? { \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [2], 2'h0 } : \$procmux$243_Y ;
  assign \$procmux$2532_Y  = \u_uart.u_uart_core.nco_sum_q [16] ? \$701y [3:0] : 4'hx;
  assign \$procmux$260_Y  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q  ? 3'h0 : \$procmux$253_Y ;
  assign \$procmux$2602_Y  = \u_uart.u_reg.u_ctrl_slpbk.q  ? 1'h1 : \u_uart.u_uart_core.uart_tx.tx_q ;
  assign \$procmux$2609_Y  = \u_uart.u_reg.u_ovrd_txen.q  ? \u_uart.u_reg.u_ovrd_txval.q  : \$procmux$2602_Y ;
  assign \$procmux$2611_Y  = \$657y  ? \u_uart.u_uart_core.uart_tx.sreg_q [0] : 1'hx;
  assign \$procmux$2619_Y  = \$657y  ? { 1'h1, \u_uart.u_uart_core.uart_tx.sreg_q [10:1] } : 11'hxxx;
  assign \$procmux$2627_Y  = \$657y  ? \$658y  : 4'hx;
  assign \u_gpio.u_reg.u_reg_if.rdata_i [31:4] = \$2746y  ? 28'h0000000 : 28'hfffffff;
  assign \$procmux$2637_Y  = \u_uart.u_uart_core.u_uart_txfifo.rready_i  ? { 1'h1, \$654y , \u_uart.u_uart_core.tx_fifo_data , 1'h0 } : \$procmux$2619_Y ;
  assign \$procmux$2644_Y  = \u_uart.u_uart_core.u_uart_txfifo.rready_i  ? \$655y  : \$procmux$2627_Y ;
  assign \$procmux$2651_Y  = \u_uart.u_uart_core.u_uart_txfifo.rready_i  ? 1'hx : \$procmux$2611_Y ;
  assign \u_uart.u_uart_core.uart_tx.tx_d  = \u_uart.u_reg.u_ctrl_tx.q  ? \$procmux$2651_Y  : 1'h1;
  assign \u_uart.u_uart_core.uart_tx.sreg_d  = \u_uart.u_reg.u_ctrl_tx.q  ? \$procmux$2637_Y  : 11'h7ff;
  assign \u_uart.u_uart_core.uart_tx.bit_cnt_d  = \u_uart.u_reg.u_ctrl_tx.q  ? \$procmux$2644_Y  : 4'h0;
  assign \$procmux$2668_Y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$2673_Y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_to_src  ? { \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle_1_a_1.q  } : 32'hxxxxxxxx;
  assign \$procmux$2680_Y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$2668_Y ;
  assign \$procmux$2684_Y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata  : \$procmux$2673_Y ;
  assign \$procmux$2687_Y  = \u_uart.u_uart_core.nco_sum_q [16] ? \$646y [4] : 1'h0;
  assign \$procmux$2694_Y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i  ? \$620y  : 6'hxx;
  assign \$procmux$2704_Y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set  ? { \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [5], 5'h00 } : \$procmux$2694_Y ;
  assign \$procmux$2711_Y  = \u_uart.u_uart_core.u_uart_txfifo.clr_i  ? 6'h00 : \$procmux$2704_Y ;
  assign \$procmux$2713_Y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  ? \$613y  : 6'hxx;
  assign \$procmux$2723_Y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  ? { \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [5], 5'h00 } : \$procmux$2713_Y ;
  assign \$procmux$2730_Y  = \u_uart.u_uart_core.u_uart_txfifo.clr_i  ? 6'h00 : \$procmux$2723_Y ;
  assign \$procmux$2732_Y  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.under_rst  ? \$587y  : 1'h0;
  assign \$procmux$2736_Y  = \u_uart.u_uart_core.uart_rx.rx  ? 1'h0 : 1'h1;
  function [0:0] \$procmux$2741 ;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$2741  = b[0:0];
      2'b1?:
        \$procmux$2741  = b[1:1];
      default:
        \$procmux$2741  = a;
    endcase
  endfunction
  assign \$procmux$2741_Y  = \$procmux$2741 (1'hx, { \$procmux$2746_Y , \$procmux$2736_Y  }, { \$845y , \u_uart.u_uart_core.break_st_q  });
  assign \$procmux$2746_Y  = \u_uart.u_uart_core.intr_hw_rx_break_err.event_intr_i  ? 1'h1 : 1'h0;
  function [0:0] \$procmux$2751 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        \$procmux$2751  = b[0:0];
      3'b?1?:
        \$procmux$2751  = b[1:1];
      3'b1??:
        \$procmux$2751  = b[2:2];
      default:
        \$procmux$2751  = a;
    endcase
  endfunction
  assign \u_uart.u_uart_core.break_err  = \$procmux$2751 (\$562y , { \$559y , \$560y , \$561y  }, { \$procmux$2754_CMP , \$procmux$2753_CMP , \$procmux$2752_CMP  });
  assign \$procmux$2752_CMP  = \u_uart.u_reg.u_ctrl_rxblvl.q  == 2'h2;
  assign \$procmux$2753_CMP  = \u_uart.u_reg.u_ctrl_rxblvl.q  == 2'h1;
  assign \$procmux$2754_CMP  = ! \u_uart.u_reg.u_ctrl_rxblvl.q ;
  function [0:0] \$procmux$2758 ;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        \$procmux$2758  = b[0:0];
      3'b?1?:
        \$procmux$2758  = b[1:1];
      3'b1??:
        \$procmux$2758  = b[2:2];
      default:
        \$procmux$2758  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [31] = \$procmux$2758 (1'h1, { \u_uart.u_reg.u_ctrl_nco.q [15], 1'h0, \u_uart.u_reg.u_timeout_ctrl_en.q  }, { \u_gpio.u_reg.addr_hit [4], \$auto$opt_reduce.cc:137:opt_pmux$3174 , \u_gpio.u_reg.addr_hit [12] });
  function [7:0] \$procmux$2773 ;
    input [7:0] a;
    input [31:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        \$procmux$2773  = b[7:0];
      4'b??1?:
        \$procmux$2773  = b[15:8];
      4'b?1??:
        \$procmux$2773  = b[23:16];
      4'b1???:
        \$procmux$2773  = b[31:24];
      default:
        \$procmux$2773  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [23:16] = \$procmux$2773 (8'hff, { \u_uart.u_reg.u_ctrl_nco.q [7:0], 1'h0, \u_uart.u_uart_core.rx_fifo_depth , 8'h00, \u_uart.u_reg.u_timeout_ctrl_val.q [23:16] }, { \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [9], \$auto$opt_reduce.cc:137:opt_pmux$3176 , \u_gpio.u_reg.addr_hit [12] });
  function [0:0] \$procmux$2788 ;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        \$procmux$2788  = b[0:0];
      6'b????1?:
        \$procmux$2788  = b[1:1];
      6'b???1??:
        \$procmux$2788  = b[2:2];
      6'b??1???:
        \$procmux$2788  = b[3:3];
      6'b?1????:
        \$procmux$2788  = b[4:4];
      6'b1?????:
        \$procmux$2788  = b[5:5];
      default:
        \$procmux$2788  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [8] = \$procmux$2788 (1'h1, { \u_uart.u_reg.u_intr_state_tx_empty.q , \u_uart.u_reg.u_intr_enable_tx_empty.q , \u_uart.u_reg.u_ctrl_rxblvl.q [0], 1'h0, \u_uart.u_uart_core.rx_val_q [8], \u_uart.u_reg.u_timeout_ctrl_val.q [8] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [4], \$auto$opt_reduce.cc:137:opt_pmux$3172 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [3:0] \$procmux$280 ;
    input [3:0] a;
    input [59:0] b;
    input [14:0] s;
    casez (s) // synopsys parallel_case
      15'b??????????????1:
        \$procmux$280  = b[3:0];
      15'b?????????????1?:
        \$procmux$280  = b[7:4];
      15'b????????????1??:
        \$procmux$280  = b[11:8];
      15'b???????????1???:
        \$procmux$280  = b[15:12];
      15'b??????????1????:
        \$procmux$280  = b[19:16];
      15'b?????????1?????:
        \$procmux$280  = b[23:20];
      15'b????????1??????:
        \$procmux$280  = b[27:24];
      15'b???????1???????:
        \$procmux$280  = b[31:28];
      15'b??????1????????:
        \$procmux$280  = b[35:32];
      15'b?????1?????????:
        \$procmux$280  = b[39:36];
      15'b????1??????????:
        \$procmux$280  = b[43:40];
      15'b???1???????????:
        \$procmux$280  = b[47:44];
      15'b??1????????????:
        \$procmux$280  = b[51:48];
      15'b?1?????????????:
        \$procmux$280  = b[55:52];
      15'b1??????????????:
        \$procmux$280  = b[59:56];
      default:
        \$procmux$280  = a;
    endcase
  endfunction
  assign \u_gpio.u_reg.u_reg_if.rdata_i [3:0] = \$procmux$280 (4'hf, { \u_gpio.u_reg.u_intr_state.q , \u_gpio.u_reg.u_intr_enable.q , 4'h0, \u_gpio.u_reg.u_data_in.q , \u_gpio.cio_gpio_q , 2'h0, \u_gpio.cio_gpio_q [1:0], 2'h0, \u_gpio.cio_gpio_q [3:2], \u_gpio.cio_gpio_en_q , 2'h0, \u_gpio.cio_gpio_en_q [1:0], 2'h0, \u_gpio.cio_gpio_en_q [3:2], \u_gpio.u_reg.u_intr_ctrl_en_rising.q , \u_gpio.u_reg.u_intr_ctrl_en_falling.q , \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q , \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q , \u_gpio.u_reg.u_ctrl_en_input_filter.q  }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [2], \u_gpio.u_reg.addr_hit [3], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [7], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9], \u_gpio.u_reg.addr_hit [10], \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12], \u_gpio.u_reg.addr_hit [13], \u_gpio.u_reg.addr_hit [14] });
  function [0:0] \$procmux$2803 ;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        \$procmux$2803  = b[0:0];
      4'b??1?:
        \$procmux$2803  = b[1:1];
      4'b?1??:
        \$procmux$2803  = b[2:2];
      4'b1???:
        \$procmux$2803  = b[3:3];
      default:
        \$procmux$2803  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [9] = \$procmux$2803 (1'h1, { \u_uart.u_reg.u_ctrl_rxblvl.q [1], 1'h0, \u_uart.u_uart_core.rx_val_q [9], \u_uart.u_reg.u_timeout_ctrl_val.q [9] }, { \u_gpio.u_reg.addr_hit [4], \$auto$opt_reduce.cc:137:opt_pmux$3178 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [6:0] \$procmux$2818 ;
    input [6:0] a;
    input [13:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        \$procmux$2818  = b[6:0];
      2'b1?:
        \$procmux$2818  = b[13:7];
      default:
        \$procmux$2818  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [30:24] = \$procmux$2818 (7'h7f, { \u_uart.u_reg.u_ctrl_nco.q [14:8], 7'h00 }, { \u_gpio.u_reg.addr_hit [4], \$auto$opt_reduce.cc:137:opt_pmux$3158  });
  function [0:0] \$procmux$2833 ;
    input [0:0] a;
    input [9:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \$procmux$2833  = b[0:0];
      10'b????????1?:
        \$procmux$2833  = b[1:1];
      10'b???????1??:
        \$procmux$2833  = b[2:2];
      10'b??????1???:
        \$procmux$2833  = b[3:3];
      10'b?????1????:
        \$procmux$2833  = b[4:4];
      10'b????1?????:
        \$procmux$2833  = b[5:5];
      10'b???1??????:
        \$procmux$2833  = b[6:6];
      10'b??1???????:
        \$procmux$2833  = b[7:7];
      10'b?1????????:
        \$procmux$2833  = b[8:8];
      10'b1?????????:
        \$procmux$2833  = b[9:9];
      default:
        \$procmux$2833  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [1] = \$procmux$2833 (1'h1, { \u_uart.u_reg.u_intr_state_rx_watermark.q , \u_uart.u_reg.u_intr_enable_rx_watermark.q , \u_uart.u_reg.u_ctrl_rx.q , \u_uart.u_reg.status_rxfull_qs , \u_uart.u_bridge.rx_data_i [1], 1'h0, \u_uart.u_uart_core.tx_fifo_depth [1], \u_uart.u_reg.u_ovrd_txval.q , \u_uart.u_uart_core.rx_val_q [1], \u_uart.u_reg.u_timeout_ctrl_val.q [1] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \$auto$opt_reduce.cc:137:opt_pmux$3170 , \u_gpio.u_reg.addr_hit [9], \u_gpio.u_reg.addr_hit [10], \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [1:0] \$procmux$2848 ;
    input [1:0] a;
    input [15:0] b;
    input [7:0] s;
    casez (s) // synopsys parallel_case
      8'b???????1:
        \$procmux$2848  = b[1:0];
      8'b??????1?:
        \$procmux$2848  = b[3:2];
      8'b?????1??:
        \$procmux$2848  = b[5:4];
      8'b????1???:
        \$procmux$2848  = b[7:6];
      8'b???1????:
        \$procmux$2848  = b[9:8];
      8'b??1?????:
        \$procmux$2848  = b[11:10];
      8'b?1??????:
        \$procmux$2848  = b[13:12];
      8'b1???????:
        \$procmux$2848  = b[15:14];
      default:
        \$procmux$2848  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [7:6] = \$procmux$2848 (2'h3, { \u_uart.u_reg.u_intr_state_rx_parity_err.q , \u_uart.u_reg.u_intr_state_rx_timeout.q , \u_uart.u_reg.u_intr_enable_rx_parity_err.q , \u_uart.u_reg.u_intr_enable_rx_timeout.q , \u_uart.u_reg.u_ctrl_parity_odd.q , \u_uart.u_reg.u_ctrl_parity_en.q , \u_uart.u_bridge.rx_data_i [7:6], \u_uart.u_reg.u_fifo_ctrl_txilvl.q [2:1], 2'h0, \u_uart.u_uart_core.rx_val_q [7:6], \u_uart.u_reg.u_timeout_ctrl_val.q [7:6] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [8], \$auto$opt_reduce.cc:137:opt_pmux$3166 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [1:0] \$procmux$2863 ;
    input [1:0] a;
    input [19:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \$procmux$2863  = b[1:0];
      10'b????????1?:
        \$procmux$2863  = b[3:2];
      10'b???????1??:
        \$procmux$2863  = b[5:4];
      10'b??????1???:
        \$procmux$2863  = b[7:6];
      10'b?????1????:
        \$procmux$2863  = b[9:8];
      10'b????1?????:
        \$procmux$2863  = b[11:10];
      10'b???1??????:
        \$procmux$2863  = b[13:12];
      10'b??1???????:
        \$procmux$2863  = b[15:14];
      10'b?1????????:
        \$procmux$2863  = b[17:16];
      10'b1?????????:
        \$procmux$2863  = b[19:18];
      default:
        \$procmux$2863  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [5:4] = \$procmux$2863 (2'h3, { \u_uart.u_reg.u_intr_state_rx_break_err.q , \u_uart.u_reg.u_intr_state_rx_frame_err.q , \u_uart.u_reg.u_intr_enable_rx_break_err.q , \u_uart.u_reg.u_intr_enable_rx_frame_err.q , \u_uart.u_reg.u_ctrl_llpbk.q , \u_uart.u_reg.u_ctrl_slpbk.q , \u_uart.u_reg.status_rxempty_qs , \u_uart.u_uart_core.uart_rx.idle_q , \u_uart.u_bridge.rx_data_i [5:4], \u_uart.u_reg.u_fifo_ctrl_txilvl.q [0], \u_uart.u_reg.u_fifo_ctrl_rxilvl.q [2], \u_uart.u_uart_core.tx_fifo_depth [5:4], 2'h0, \u_uart.u_uart_core.rx_val_q [5:4], \u_uart.u_reg.u_timeout_ctrl_val.q [5:4] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9], \$auto$opt_reduce.cc:137:opt_pmux$3160 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [0:0] \$procmux$2878 ;
    input [0:0] a;
    input [8:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        \$procmux$2878  = b[0:0];
      9'b???????1?:
        \$procmux$2878  = b[1:1];
      9'b??????1??:
        \$procmux$2878  = b[2:2];
      9'b?????1???:
        \$procmux$2878  = b[3:3];
      9'b????1????:
        \$procmux$2878  = b[4:4];
      9'b???1?????:
        \$procmux$2878  = b[5:5];
      9'b??1??????:
        \$procmux$2878  = b[6:6];
      9'b?1???????:
        \$procmux$2878  = b[7:7];
      9'b1????????:
        \$procmux$2878  = b[8:8];
      default:
        \$procmux$2878  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [3] = \$procmux$2878 (1'h1, { \u_uart.u_reg.u_intr_state_rx_overflow.q , \u_uart.u_reg.u_intr_enable_rx_overflow.q , \u_uart.u_reg.status_txidle_qs , \u_uart.u_bridge.rx_data_i [3], \u_uart.u_reg.u_fifo_ctrl_rxilvl.q [1], \u_uart.u_uart_core.tx_fifo_depth [3], 1'h0, \u_uart.u_uart_core.rx_val_q [3], \u_uart.u_reg.u_timeout_ctrl_val.q [3] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9], \$auto$opt_reduce.cc:137:opt_pmux$3162 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [5:0] \$procmux$2893 ;
    input [5:0] a;
    input [17:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        \$procmux$2893  = b[5:0];
      3'b?1?:
        \$procmux$2893  = b[11:6];
      3'b1??:
        \$procmux$2893  = b[17:12];
      default:
        \$procmux$2893  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [15:10] = \$procmux$2893 (6'h3f, { 6'h00, \u_uart.u_uart_core.rx_val_q [15:10], \u_uart.u_reg.u_timeout_ctrl_val.q [15:10] }, { \$auto$opt_reduce.cc:137:opt_pmux$3164 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [0:0] \$procmux$2908 ;
    input [0:0] a;
    input [9:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \$procmux$2908  = b[0:0];
      10'b????????1?:
        \$procmux$2908  = b[1:1];
      10'b???????1??:
        \$procmux$2908  = b[2:2];
      10'b??????1???:
        \$procmux$2908  = b[3:3];
      10'b?????1????:
        \$procmux$2908  = b[4:4];
      10'b????1?????:
        \$procmux$2908  = b[5:5];
      10'b???1??????:
        \$procmux$2908  = b[6:6];
      10'b??1???????:
        \$procmux$2908  = b[7:7];
      10'b?1????????:
        \$procmux$2908  = b[8:8];
      10'b1?????????:
        \$procmux$2908  = b[9:9];
      default:
        \$procmux$2908  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [2] = \$procmux$2908 (1'h1, { \u_uart.u_reg.u_intr_state_tx_done.q , \u_uart.u_reg.u_intr_enable_tx_done.q , \u_uart.u_reg.u_ctrl_nf.q , \u_uart.u_reg.status_txempty_qs , \u_uart.u_bridge.rx_data_i [2], \u_uart.u_reg.u_fifo_ctrl_rxilvl.q [0], \u_uart.u_uart_core.tx_fifo_depth [2], 1'h0, \u_uart.u_uart_core.rx_val_q [2], \u_uart.u_reg.u_timeout_ctrl_val.q [2] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \u_gpio.u_reg.addr_hit [8], \u_gpio.u_reg.addr_hit [9], \$auto$opt_reduce.cc:137:opt_pmux$3160 , \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  function [0:0] \$procmux$2923 ;
    input [0:0] a;
    input [9:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        \$procmux$2923  = b[0:0];
      10'b????????1?:
        \$procmux$2923  = b[1:1];
      10'b???????1??:
        \$procmux$2923  = b[2:2];
      10'b??????1???:
        \$procmux$2923  = b[3:3];
      10'b?????1????:
        \$procmux$2923  = b[4:4];
      10'b????1?????:
        \$procmux$2923  = b[5:5];
      10'b???1??????:
        \$procmux$2923  = b[6:6];
      10'b??1???????:
        \$procmux$2923  = b[7:7];
      10'b?1????????:
        \$procmux$2923  = b[8:8];
      10'b1?????????:
        \$procmux$2923  = b[9:9];
      default:
        \$procmux$2923  = a;
    endcase
  endfunction
  assign \u_uart.u_reg.u_reg_if.rdata_i [0] = \$procmux$2923 (1'h1, { \u_uart.u_reg.u_intr_state_tx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_watermark.q , \u_uart.u_reg.u_ctrl_tx.q , \u_uart.u_reg.status_txfull_qs , \u_uart.u_bridge.rx_data_i [0], 1'h0, \u_uart.u_uart_core.tx_fifo_depth [0], \u_uart.u_reg.u_ovrd_txen.q , \u_uart.u_uart_core.rx_val_q [0], \u_uart.u_reg.u_timeout_ctrl_val.q [0] }, { \u_gpio.u_reg.addr_hit [0], \u_gpio.u_reg.addr_hit [1], \u_gpio.u_reg.addr_hit [4], \u_gpio.u_reg.addr_hit [5], \u_gpio.u_reg.addr_hit [6], \$auto$opt_reduce.cc:137:opt_pmux$3170 , \u_gpio.u_reg.addr_hit [9], \u_gpio.u_reg.addr_hit [10], \u_gpio.u_reg.addr_hit [11], \u_gpio.u_reg.addr_hit [12] });
  assign \$procmux$2937_Y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$2944_Y  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$2937_Y ;
  assign \$procmux$2946_Y  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.under_rst  ? \$3472y  : 1'h0;
  assign \$procmux$307_Y  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$312_Y  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_to_src  ? { \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  } : 32'hxxxxxxxx;
  assign \$procmux$3127_Y  = \u_uart.u_reg.u_reg_if.a_ack  ? 1'h1 : 1'h0;
  assign \$procmux$319_Y  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$307_Y ;
  assign \$procmux$32_Y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$25_Y ;
  assign \$procmux$323_Y  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i  ? { \u_pwm.u_reg.reg_wdata [31:30], 14'h0000, \u_pwm.u_reg.reg_wdata [15:0] } : \$procmux$312_Y ;
  assign \$procmux$325_Y  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$332_Y  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$325_Y ;
  assign \$procmux$334_Y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i  ? \$3439y  : 3'hx;
  assign \$procmux$344_Y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set  ? { \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [2], 2'h0 } : \$procmux$334_Y ;
  assign \$procmux$35_Y  = \$2330y  ? 1'h1 : 1'hx;
  assign \$procmux$351_Y  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q  ? 3'h0 : \$procmux$344_Y ;
  assign \$procmux$373_Y  = \u_pwm.u_reg.u_invert_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$378_Y  = \u_pwm.u_reg.u_invert_cdc.dst_to_src  ? { \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert_invert_0.q  } : 2'hx;
  assign \$procmux$385_Y  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$373_Y ;
  assign \$procmux$389_Y  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata [1:0] : \$procmux$378_Y ;
  assign \$procmux$391_Y  = \u_pwm.u_reg.u_invert_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$398_Y  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$391_Y ;
  assign \$procmux$422_Y  = \u_pwm.u_reg.u_pwm_en_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$427_Y  = \u_pwm.u_reg.u_pwm_en_cdc.dst_to_src  ? { \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en_en_0.q  } : 2'hx;
  assign \$procmux$434_Y  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i  ? { 2'h2, \u_pwm.u_reg.u_regwen.q  } : \$procmux$422_Y ;
  assign \$procmux$438_Y  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i  ? \u_pwm.u_reg.reg_wdata [1:0] : \$procmux$427_Y ;
  assign \$procmux$440_Y  = \u_pwm.u_reg.u_pwm_en_cdc.src_ack  ? 1'h0 : 1'hx;
  assign \$procmux$447_Y  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i  ? 1'h1 : \$procmux$440_Y ;
  assign \$procmux$495_Y  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.under_rst  ? \$3413y  : 1'h0;
  assign \$procmux$51_Y  = \$2327y  ? 1'h0 : \$procmux$35_Y ;
  assign \$procmux$1110_Y  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid  ? \$3557y  : 3'hx;
  assign \$procmux$548_Y  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid  ? 2'hx : 2'h2;
  assign \$procmux$581_Y  = \$3551y  ? \$procmux$611_Y  : { \u_spi_host.u_spi_host_core.current_byte_q [6:0], spi_sdio_i };
  assign \$procmux$611_Y  = \u_spi_host.u_spi_host_core.u_clk_div2.q_o  ? { \u_spi_host.u_spi_host_core.current_byte_q [6:0], spi_sdio_i } : 8'hxx;
  assign \$procmux$627_Y  = \$3551y  ? 1'h0 : 1'h1;
  assign \$procmux$64_Y  = \$2323y  ? 1'h0 : \$procmux$51_Y ;
  assign \$procmux$1061_Y  = \$3551y  ? 3'hx : \$procmux$1110_Y ;
  assign \$procmux$1004_CMP  = \u_spi_host.u_spi_host_core.current_state  == 2'h1;
  assign \$procmux$669_Y  = \$3551y  ? 1'h1 : \$procmux$1086_Y ;
  assign \$procmux$10_Y  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_to_src  ? 3'h0 : 3'hx;
  assign \$procmux$74_Y  = \$2320y  ? 1'h1 : \$procmux$64_Y ;
  assign \$procmux$746_Y  = \u_spi_host.u_spi_host_core.r_wn_q  ? \$procmux$581_Y  : \$procmux$1149_Y ;
  assign \$procmux$81_Y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  ? \$2316y  : \$procmux$74_Y ;
  assign \$procmux$1086_Y  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid  ? 1'h1 : 1'h0;
  assign \$procmux$1122_Y  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid  ? \u_spi_host.u_spi_host_core.tx_fifo_rdata  : \u_spi_host.u_spi_host_core.current_byte_q ;
  assign \$procmux$566_Y  = \$3551y  ? \$procmux$1159_Y  : 4'h0;
  assign \$procmux$88_Y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  ? 16'h0000 : \$2304y ;
  assign \$procmux$1149_Y  = \$3551y  ? \$procmux$1183_Y  : \$procmux$1122_Y ;
  assign \$procmux$1159_Y  = \u_spi_host.u_spi_host_core.u_clk_div2.q_o  ? \u_spi_host.u_spi_host_core.bit_cnt_q  : \$3553y ;
  assign \$procmux$1171_Y  = \u_spi_host.u_spi_host_core.u_clk_div2.q_o  ? \u_spi_host.u_spi_host_core.sdio_q  : \u_spi_host.u_spi_host_core.current_byte_q [7];
  assign \$procmux$91_Y  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i  ? 16'h0000 : \$2284y ;
  assign \$procmux$1183_Y  = \u_spi_host.u_spi_host_core.u_clk_div2.q_o  ? \u_spi_host.u_spi_host_core.current_byte_q  : { \u_spi_host.u_spi_host_core.current_byte_q [6:0], 1'h0 };
  assign \$procmux$96_Y  = \$2231y  ? \u_pwm.u_reg.u_duty_cycle_0_a_0.q  : \$2234y ;
  assign \$procmux$1001_Y  = \$3551y  ? 2'hx : \$procmux$548_Y ;
  assign cio_gpio_en_o = \u_gpio.cio_gpio_en_q ;
  assign cio_gpio_o = \u_gpio.cio_gpio_q ;
  assign cio_pwm_en_o = 2'h3;
  assign cio_pwm_o = { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_o , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_o  };
  assign cio_tx_en_o = 1'h1;
  assign spi_cs_o = \u_spi_host.u_spi_host_core.cs_q ;
  assign spi_sclk_o = \u_spi_host.u_spi_host_core.u_sclk_driver.q_o ;
  assign spi_sdio_o = \u_spi_host.u_spi_host_core.sdio_q ;
  assign spi_sdioz_o = \u_spi_host.u_spi_host_core.sdioz_q ;
  assign tl_gpio_d2h = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign { tl_gpio_h2d[108:24], tl_gpio_h2d[0] } = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , 1'h1 };
  assign tl_pwm_d2h = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign { tl_pwm_h2d[108:24], tl_pwm_h2d[0] } = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , 1'h1 };
  assign tl_rv_timer_d2h = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign { tl_rv_timer_h2d[108:24], tl_rv_timer_h2d[0] } = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , 1'h1 };
  assign tl_spi_host_d2h = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign { tl_spi_host_h2d[108:24], tl_spi_host_h2d[0] } = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , 1'h1 };
  assign tl_uart_d2h = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign { tl_uart_h2d[108:24], tl_uart_h2d[0] } = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , 1'h1 };
  assign { tl_uart_host_d2h[65:48], tl_uart_host_d2h[15:0] } = { \xbar.u_s1n_6.tl_t_p [65:48], \xbar.u_s1n_6.tl_t_p [15:1], \uart_host_adapter.gnt_o  };
  assign tl_uart_host_h2d = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \u_gpio.cio_gpio_en_o  = \u_gpio.cio_gpio_en_q ;
  assign \u_gpio.cio_gpio_i  = cio_gpio_i;
  assign \u_gpio.cio_gpio_o  = \u_gpio.cio_gpio_q ;
  assign \u_gpio.clk_i  = clk_i;
  assign \u_gpio.data_in_d  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.event_intr_combined  = \u_gpio.intr_hw.event_intr_i ;
  assign \u_gpio.gen_filter[0].u_filter.clk_i  = clk_i;
  assign \u_gpio.gen_filter[0].u_filter.enable_i  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [0];
  assign \u_gpio.gen_filter[0].u_filter.filter_i  = cio_gpio_i[0];
  assign \u_gpio.gen_filter[0].u_filter.filter_synced  = \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.clk_i  = clk_i;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.d_i  = cio_gpio_i[0];
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.d_o  = cio_gpio_i[0];
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.intq  = \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.q_o  = \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i  = cio_gpio_i[0];
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i  = \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[0].u_filter.gen_async.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_gpio.gen_filter[0].u_filter.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[0].u_filter.thresh_i  = 4'hf;
  assign \u_gpio.gen_filter[1].u_filter.clk_i  = clk_i;
  assign \u_gpio.gen_filter[1].u_filter.enable_i  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [1];
  assign \u_gpio.gen_filter[1].u_filter.filter_i  = cio_gpio_i[1];
  assign \u_gpio.gen_filter[1].u_filter.filter_synced  = \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.clk_i  = clk_i;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.d_i  = cio_gpio_i[1];
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.d_o  = cio_gpio_i[1];
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.intq  = \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.q_o  = \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i  = cio_gpio_i[1];
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i  = \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[1].u_filter.gen_async.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_gpio.gen_filter[1].u_filter.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[1].u_filter.thresh_i  = 4'hf;
  assign \u_gpio.gen_filter[2].u_filter.clk_i  = clk_i;
  assign \u_gpio.gen_filter[2].u_filter.enable_i  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [2];
  assign \u_gpio.gen_filter[2].u_filter.filter_i  = cio_gpio_i[2];
  assign \u_gpio.gen_filter[2].u_filter.filter_synced  = \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.clk_i  = clk_i;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.d_i  = cio_gpio_i[2];
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.d_o  = cio_gpio_i[2];
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.intq  = \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.q_o  = \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i  = cio_gpio_i[2];
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i  = \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[2].u_filter.gen_async.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_gpio.gen_filter[2].u_filter.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[2].u_filter.thresh_i  = 4'hf;
  assign \u_gpio.gen_filter[3].u_filter.clk_i  = clk_i;
  assign \u_gpio.gen_filter[3].u_filter.enable_i  = \u_gpio.u_reg.u_ctrl_en_input_filter.q [3];
  assign \u_gpio.gen_filter[3].u_filter.filter_i  = cio_gpio_i[3];
  assign \u_gpio.gen_filter[3].u_filter.filter_synced  = \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.clk_i  = clk_i;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.d_i  = cio_gpio_i[3];
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.d_o  = cio_gpio_i[3];
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.intq  = \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.q_o  = \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.d_i  = cio_gpio_i[3];
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.d_i  = \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[3].u_filter.gen_async.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_gpio.gen_filter[3].u_filter.rst_ni  = rst_ni;
  assign \u_gpio.gen_filter[3].u_filter.thresh_i  = 4'hf;
  assign \u_gpio.hw2reg  = { \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d , \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de , \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o , 1'h1, \u_gpio.cio_gpio_q , \u_gpio.cio_gpio_q [1:0], 2'h0, \u_gpio.cio_gpio_q [3:2], 2'h0, \u_gpio.cio_gpio_en_q , \u_gpio.cio_gpio_en_q [1:0], 2'h0, \u_gpio.cio_gpio_en_q [3:2], 2'h0 };
  assign \u_gpio.intr_hw.clk_i  = clk_i;
  assign \u_gpio.intr_hw.hw2reg_intr_state_d_o  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d ;
  assign \u_gpio.intr_hw.hw2reg_intr_state_de_o  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de ;
  assign \u_gpio.intr_hw.reg2hw_intr_enable_q_i  = \u_gpio.u_reg.u_intr_enable.q ;
  assign \u_gpio.intr_hw.reg2hw_intr_state_q_i  = \u_gpio.u_reg.u_intr_state.q ;
  assign \u_gpio.intr_hw.reg2hw_intr_test_q_i  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.intr_hw.rst_ni  = rst_ni;
  assign \u_gpio.intr_hw.status  = \u_gpio.u_reg.u_intr_state.q ;
  assign \u_gpio.reg2hw  = { \u_gpio.u_reg.u_intr_state.q , \u_gpio.u_reg.u_intr_enable.q , \u_gpio.u_reg.reg_wdata [3:0], \u_gpio.intr_hw.reg2hw_intr_test_qe_i , \u_gpio.u_reg.reg_wdata [3:0], \u_gpio.u_reg.direct_out_flds_we , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_out_lower_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_out_lower_qe , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.reg_wdata [3:0], \u_gpio.u_reg.direct_oe_flds_we , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_oe_lower_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_oe_lower_qe , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.u_intr_ctrl_en_rising.q , \u_gpio.u_reg.u_intr_ctrl_en_falling.q , \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q , \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q , \u_gpio.u_reg.u_ctrl_en_input_filter.q  };
  assign \u_gpio.rst_ni  = rst_ni;
  assign \u_gpio.tl_i  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \u_gpio.tl_o  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.clk_i  = clk_i;
  assign \u_gpio.u_reg.ctrl_en_input_filter_qs  = \u_gpio.u_reg.u_ctrl_en_input_filter.q ;
  assign \u_gpio.u_reg.ctrl_en_input_filter_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.data_in_qs  = \u_gpio.u_reg.u_data_in.q ;
  assign \u_gpio.u_reg.devmode_i  = 1'h1;
  assign \u_gpio.u_reg.direct_oe_qe  = \u_gpio.u_reg.direct_oe_flds_we ;
  assign \u_gpio.u_reg.direct_oe_qs  = \u_gpio.cio_gpio_en_q ;
  assign \u_gpio.u_reg.direct_oe_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.direct_oe_we  = \u_gpio.u_reg.direct_oe_flds_we ;
  assign \u_gpio.u_reg.direct_out_qe  = \u_gpio.u_reg.direct_out_flds_we ;
  assign \u_gpio.u_reg.direct_out_qs  = \u_gpio.cio_gpio_q ;
  assign \u_gpio.u_reg.direct_out_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.direct_out_we  = \u_gpio.u_reg.direct_out_flds_we ;
  assign \u_gpio.u_reg.hw2reg  = { \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d , \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de , \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o , 1'h1, \u_gpio.cio_gpio_q , \u_gpio.cio_gpio_q [1:0], 2'h0, \u_gpio.cio_gpio_q [3:2], 2'h0, \u_gpio.cio_gpio_en_q , \u_gpio.cio_gpio_en_q [1:0], 2'h0, \u_gpio.cio_gpio_en_q [3:2], 2'h0 };
  assign \u_gpio.u_reg.intr_ctrl_en_falling_qs  = \u_gpio.u_reg.u_intr_ctrl_en_falling.q ;
  assign \u_gpio.u_reg.intr_ctrl_en_falling_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_ctrl_en_lvlhigh_qs  = \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q ;
  assign \u_gpio.u_reg.intr_ctrl_en_lvlhigh_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_ctrl_en_lvllow_qs  = \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q ;
  assign \u_gpio.u_reg.intr_ctrl_en_lvllow_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_ctrl_en_rising_qs  = \u_gpio.u_reg.u_intr_ctrl_en_rising.q ;
  assign \u_gpio.u_reg.intr_ctrl_en_rising_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_enable_qs  = \u_gpio.u_reg.u_intr_enable.q ;
  assign \u_gpio.u_reg.intr_enable_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_state_qs  = \u_gpio.u_reg.u_intr_state.q ;
  assign \u_gpio.u_reg.intr_state_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_state_we  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.we ;
  assign \u_gpio.u_reg.intr_test_flds_we  = \u_gpio.intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_gpio.u_reg.intr_test_qe  = \u_gpio.intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_gpio.u_reg.intr_test_wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.intr_test_we  = \u_gpio.intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_gpio.u_reg.masked_oe_lower_data_qs  = \u_gpio.cio_gpio_en_q [1:0];
  assign \u_gpio.u_reg.masked_oe_lower_data_wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.masked_oe_lower_flds_we  = { \u_gpio.u_reg.masked_oe_lower_qe , \u_gpio.u_reg.masked_oe_lower_qe  };
  assign \u_gpio.u_reg.masked_oe_lower_mask_qs  = 2'h0;
  assign \u_gpio.u_reg.masked_oe_lower_mask_wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.masked_oe_lower_we  = \u_gpio.u_reg.masked_oe_lower_qe ;
  assign \u_gpio.u_reg.masked_oe_upper_data_qs  = \u_gpio.cio_gpio_en_q [3:2];
  assign \u_gpio.u_reg.masked_oe_upper_data_wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.masked_oe_upper_flds_we  = { \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.masked_oe_upper_qe  };
  assign \u_gpio.u_reg.masked_oe_upper_mask_qs  = 2'h0;
  assign \u_gpio.u_reg.masked_oe_upper_mask_wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.masked_oe_upper_we  = \u_gpio.u_reg.masked_oe_upper_qe ;
  assign \u_gpio.u_reg.masked_out_lower_data_qs  = \u_gpio.cio_gpio_q [1:0];
  assign \u_gpio.u_reg.masked_out_lower_data_wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.masked_out_lower_flds_we  = { \u_gpio.u_reg.masked_out_lower_qe , \u_gpio.u_reg.masked_out_lower_qe  };
  assign \u_gpio.u_reg.masked_out_lower_mask_wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.masked_out_lower_we  = \u_gpio.u_reg.masked_out_lower_qe ;
  assign \u_gpio.u_reg.masked_out_upper_data_qs  = \u_gpio.cio_gpio_q [3:2];
  assign \u_gpio.u_reg.masked_out_upper_data_wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.masked_out_upper_flds_we  = { \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.masked_out_upper_qe  };
  assign \u_gpio.u_reg.masked_out_upper_mask_wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.masked_out_upper_we  = \u_gpio.u_reg.masked_out_upper_qe ;
  assign \u_gpio.u_reg.reg2hw  = { \u_gpio.u_reg.u_intr_state.q , \u_gpio.u_reg.u_intr_enable.q , \u_gpio.u_reg.reg_wdata [3:0], \u_gpio.intr_hw.reg2hw_intr_test_qe_i , \u_gpio.u_reg.reg_wdata [3:0], \u_gpio.u_reg.direct_out_flds_we , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_out_lower_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_out_lower_qe , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_out_upper_qe , \u_gpio.u_reg.reg_wdata [3:0], \u_gpio.u_reg.direct_oe_flds_we , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_oe_lower_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_oe_lower_qe , \u_gpio.u_reg.reg_wdata [3:2], \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.reg_wdata [1:0], \u_gpio.u_reg.masked_oe_upper_qe , \u_gpio.u_reg.u_intr_ctrl_en_rising.q , \u_gpio.u_reg.u_intr_ctrl_en_falling.q , \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q , \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q , \u_gpio.u_reg.u_ctrl_en_input_filter.q  };
  assign \u_gpio.u_reg.reg_addr  = { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_gpio.u_reg.reg_be  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_gpio.u_reg.reg_busy  = 1'h0;
  assign \u_gpio.u_reg.reg_rdata  = \u_gpio.u_reg.u_reg_if.rdata_i ;
  assign \u_gpio.u_reg.reg_rdata_next  = \u_gpio.u_reg.u_reg_if.rdata_i ;
  assign \u_gpio.u_reg.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.shadow_busy  = 1'h0;
  assign \u_gpio.u_reg.tl_i  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \u_gpio.u_reg.tl_o  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.tl_o_pre  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.tl_reg_d2h  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.tl_reg_h2d  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.d  = 4'h0;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.de  = 1'h0;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.qe  = \u_gpio.u_reg.ctrl_en_input_filter_we ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.qs  = \u_gpio.u_reg.u_ctrl_en_input_filter.q ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.we  = \u_gpio.u_reg.ctrl_en_input_filter_we ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en  = \u_gpio.u_reg.ctrl_en_input_filter_we ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.d  = 4'h0;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.de  = 1'h0;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.gen_w.unused_q  = \u_gpio.u_reg.u_ctrl_en_input_filter.q ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.q  = \u_gpio.u_reg.u_ctrl_en_input_filter.q ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.we  = \u_gpio.u_reg.ctrl_en_input_filter_we ;
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_ctrl_en_input_filter.wr_en_data_arb.wr_en  = \u_gpio.u_reg.ctrl_en_input_filter_we ;
  assign \u_gpio.u_reg.u_data_in.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_data_in.d  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.u_reg.u_data_in.de  = 1'h1;
  assign \u_gpio.u_reg.u_data_in.ds  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.u_reg.u_data_in.qe  = 1'h1;
  assign \u_gpio.u_reg.u_data_in.qs  = \u_gpio.u_reg.u_data_in.q ;
  assign \u_gpio.u_reg.u_data_in.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_data_in.wd  = 4'h0;
  assign \u_gpio.u_reg.u_data_in.we  = 1'h0;
  assign \u_gpio.u_reg.u_data_in.wr_data  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.u_reg.u_data_in.wr_en  = 1'h1;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.d  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.de  = 1'h1;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.gen_ro.unused_q  = \u_gpio.u_reg.u_data_in.q ;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.gen_ro.unused_wd  = 4'h0;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.gen_ro.unused_we  = 1'h0;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.q  = \u_gpio.u_reg.u_data_in.q ;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.wd  = 4'h0;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.we  = 1'h0;
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.wr_data  = { \u_gpio.gen_filter[3].u_filter.filter_o , \u_gpio.gen_filter[2].u_filter.filter_o , \u_gpio.gen_filter[1].u_filter.filter_o , \u_gpio.gen_filter[0].u_filter.filter_o  };
  assign \u_gpio.u_reg.u_data_in.wr_en_data_arb.wr_en  = 1'h1;
  assign \u_gpio.u_reg.u_direct_oe.d  = \u_gpio.cio_gpio_en_q ;
  assign \u_gpio.u_reg.u_direct_oe.ds  = \u_gpio.cio_gpio_en_q ;
  assign \u_gpio.u_reg.u_direct_oe.q  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_direct_oe.qe  = \u_gpio.u_reg.direct_oe_flds_we ;
  assign \u_gpio.u_reg.u_direct_oe.qs  = \u_gpio.cio_gpio_en_q ;
  assign \u_gpio.u_reg.u_direct_oe.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_direct_oe.we  = \u_gpio.u_reg.direct_oe_flds_we ;
  assign \u_gpio.u_reg.u_direct_out.d  = \u_gpio.cio_gpio_q ;
  assign \u_gpio.u_reg.u_direct_out.ds  = \u_gpio.cio_gpio_q ;
  assign \u_gpio.u_reg.u_direct_out.q  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_direct_out.qe  = \u_gpio.u_reg.direct_out_flds_we ;
  assign \u_gpio.u_reg.u_direct_out.qs  = \u_gpio.cio_gpio_q ;
  assign \u_gpio.u_reg.u_direct_out.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_direct_out.we  = \u_gpio.u_reg.direct_out_flds_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.qe  = \u_gpio.u_reg.intr_ctrl_en_falling_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.qs  = \u_gpio.u_reg.u_intr_ctrl_en_falling.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.we  = \u_gpio.u_reg.intr_ctrl_en_falling_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en  = \u_gpio.u_reg.intr_ctrl_en_falling_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.gen_w.unused_q  = \u_gpio.u_reg.u_intr_ctrl_en_falling.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.q  = \u_gpio.u_reg.u_intr_ctrl_en_falling.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.we  = \u_gpio.u_reg.intr_ctrl_en_falling_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_falling.wr_en_data_arb.wr_en  = \u_gpio.u_reg.intr_ctrl_en_falling_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.qe  = \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.qs  = \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.we  = \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en  = \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.gen_w.unused_q  = \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.q  = \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.we  = \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvlhigh.wr_en_data_arb.wr_en  = \u_gpio.u_reg.intr_ctrl_en_lvlhigh_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.qe  = \u_gpio.u_reg.intr_ctrl_en_lvllow_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.qs  = \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.we  = \u_gpio.u_reg.intr_ctrl_en_lvllow_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en  = \u_gpio.u_reg.intr_ctrl_en_lvllow_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.gen_w.unused_q  = \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.q  = \u_gpio.u_reg.u_intr_ctrl_en_lvllow.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.we  = \u_gpio.u_reg.intr_ctrl_en_lvllow_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_lvllow.wr_en_data_arb.wr_en  = \u_gpio.u_reg.intr_ctrl_en_lvllow_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.qe  = \u_gpio.u_reg.intr_ctrl_en_rising_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.qs  = \u_gpio.u_reg.u_intr_ctrl_en_rising.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.we  = \u_gpio.u_reg.intr_ctrl_en_rising_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en  = \u_gpio.u_reg.intr_ctrl_en_rising_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.gen_w.unused_q  = \u_gpio.u_reg.u_intr_ctrl_en_rising.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.q  = \u_gpio.u_reg.u_intr_ctrl_en_rising.q ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.we  = \u_gpio.u_reg.intr_ctrl_en_rising_we ;
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_ctrl_en_rising.wr_en_data_arb.wr_en  = \u_gpio.u_reg.intr_ctrl_en_rising_we ;
  assign \u_gpio.u_reg.u_intr_enable.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_intr_enable.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_enable.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_enable.qe  = \u_gpio.u_reg.intr_enable_we ;
  assign \u_gpio.u_reg.u_intr_enable.qs  = \u_gpio.u_reg.u_intr_enable.q ;
  assign \u_gpio.u_reg.u_intr_enable.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_intr_enable.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_enable.we  = \u_gpio.u_reg.intr_enable_we ;
  assign \u_gpio.u_reg.u_intr_enable.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_enable.wr_en  = \u_gpio.u_reg.intr_enable_we ;
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.de  = 1'h0;
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.gen_w.unused_q  = \u_gpio.u_reg.u_intr_enable.q ;
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.q  = \u_gpio.u_reg.u_intr_enable.q ;
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.we  = \u_gpio.u_reg.intr_enable_we ;
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.wr_data  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_enable.wr_en_data_arb.wr_en  = \u_gpio.u_reg.intr_enable_we ;
  assign \u_gpio.u_reg.u_intr_state.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_intr_state.d  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.d ;
  assign \u_gpio.u_reg.u_intr_state.de  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.de ;
  assign \u_gpio.u_reg.u_intr_state.qs  = \u_gpio.u_reg.u_intr_state.q ;
  assign \u_gpio.u_reg.u_intr_state.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_intr_state.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_state.we  = \u_gpio.u_reg.u_intr_state.wr_en_data_arb.we ;
  assign \u_gpio.u_reg.u_intr_state.wr_en  = \u_gpio.u_reg.u_intr_state.qe ;
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.q  = \u_gpio.u_reg.u_intr_state.q ;
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.wr_data  = \u_gpio.u_reg.u_intr_state.wr_data ;
  assign \u_gpio.u_reg.u_intr_state.wr_en_data_arb.wr_en  = \u_gpio.u_reg.u_intr_state.qe ;
  assign \u_gpio.u_reg.u_intr_test.d  = 4'h0;
  assign \u_gpio.u_reg.u_intr_test.ds  = 4'h0;
  assign \u_gpio.u_reg.u_intr_test.q  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_test.qe  = \u_gpio.intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_gpio.u_reg.u_intr_test.qre  = 1'h0;
  assign \u_gpio.u_reg.u_intr_test.qs  = 4'h0;
  assign \u_gpio.u_reg.u_intr_test.re  = 1'h0;
  assign \u_gpio.u_reg.u_intr_test.wd  = \u_gpio.u_reg.reg_wdata [3:0];
  assign \u_gpio.u_reg.u_intr_test.we  = \u_gpio.intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_gpio.u_reg.u_masked_oe_lower_data.d  = \u_gpio.cio_gpio_en_q [1:0];
  assign \u_gpio.u_reg.u_masked_oe_lower_data.ds  = \u_gpio.cio_gpio_en_q [1:0];
  assign \u_gpio.u_reg.u_masked_oe_lower_data.q  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_oe_lower_data.qe  = \u_gpio.u_reg.masked_oe_lower_qe ;
  assign \u_gpio.u_reg.u_masked_oe_lower_data.qs  = \u_gpio.cio_gpio_en_q [1:0];
  assign \u_gpio.u_reg.u_masked_oe_lower_data.wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_oe_lower_data.we  = \u_gpio.u_reg.masked_oe_lower_qe ;
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.d  = 2'h0;
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.ds  = 2'h0;
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.q  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.qe  = \u_gpio.u_reg.masked_oe_lower_qe ;
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.qs  = 2'h0;
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_oe_lower_mask.we  = \u_gpio.u_reg.masked_oe_lower_qe ;
  assign \u_gpio.u_reg.u_masked_oe_upper_data.d  = \u_gpio.cio_gpio_en_q [3:2];
  assign \u_gpio.u_reg.u_masked_oe_upper_data.ds  = \u_gpio.cio_gpio_en_q [3:2];
  assign \u_gpio.u_reg.u_masked_oe_upper_data.q  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_oe_upper_data.qe  = \u_gpio.u_reg.masked_oe_upper_qe ;
  assign \u_gpio.u_reg.u_masked_oe_upper_data.qs  = \u_gpio.cio_gpio_en_q [3:2];
  assign \u_gpio.u_reg.u_masked_oe_upper_data.wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_oe_upper_data.we  = \u_gpio.u_reg.masked_oe_upper_qe ;
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.d  = 2'h0;
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.ds  = 2'h0;
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.q  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.qe  = \u_gpio.u_reg.masked_oe_upper_qe ;
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.qs  = 2'h0;
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_oe_upper_mask.we  = \u_gpio.u_reg.masked_oe_upper_qe ;
  assign \u_gpio.u_reg.u_masked_out_lower_data.d  = \u_gpio.cio_gpio_q [1:0];
  assign \u_gpio.u_reg.u_masked_out_lower_data.ds  = \u_gpio.cio_gpio_q [1:0];
  assign \u_gpio.u_reg.u_masked_out_lower_data.q  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_out_lower_data.qe  = \u_gpio.u_reg.masked_out_lower_qe ;
  assign \u_gpio.u_reg.u_masked_out_lower_data.qs  = \u_gpio.cio_gpio_q [1:0];
  assign \u_gpio.u_reg.u_masked_out_lower_data.wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_out_lower_data.we  = \u_gpio.u_reg.masked_out_lower_qe ;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.d  = 2'h0;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.ds  = 2'h0;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.q  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_out_lower_mask.qe  = \u_gpio.u_reg.masked_out_lower_qe ;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.qre  = 1'h0;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.qs  = 2'h0;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.re  = 1'h0;
  assign \u_gpio.u_reg.u_masked_out_lower_mask.wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_out_lower_mask.we  = \u_gpio.u_reg.masked_out_lower_qe ;
  assign \u_gpio.u_reg.u_masked_out_upper_data.d  = \u_gpio.cio_gpio_q [3:2];
  assign \u_gpio.u_reg.u_masked_out_upper_data.ds  = \u_gpio.cio_gpio_q [3:2];
  assign \u_gpio.u_reg.u_masked_out_upper_data.q  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_out_upper_data.qe  = \u_gpio.u_reg.masked_out_upper_qe ;
  assign \u_gpio.u_reg.u_masked_out_upper_data.qs  = \u_gpio.cio_gpio_q [3:2];
  assign \u_gpio.u_reg.u_masked_out_upper_data.wd  = \u_gpio.u_reg.reg_wdata [1:0];
  assign \u_gpio.u_reg.u_masked_out_upper_data.we  = \u_gpio.u_reg.masked_out_upper_qe ;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.d  = 2'h0;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.ds  = 2'h0;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.q  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_out_upper_mask.qe  = \u_gpio.u_reg.masked_out_upper_qe ;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.qre  = 1'h0;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.qs  = 2'h0;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.re  = 1'h0;
  assign \u_gpio.u_reg.u_masked_out_upper_mask.wd  = \u_gpio.u_reg.reg_wdata [3:2];
  assign \u_gpio.u_reg.u_masked_out_upper_mask.we  = \u_gpio.u_reg.masked_out_upper_qe ;
  assign \u_gpio.u_reg.u_reg_if.addr_align_err  = 1'h0;
  assign \u_gpio.u_reg.u_reg_if.addr_o  = { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_gpio.u_reg.u_reg_if.be_o  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_gpio.u_reg.u_reg_if.busy_i  = 1'h0;
  assign \u_gpio.u_reg.u_reg_if.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_reg_if.d_ack  = \u_gpio.u_reg.u_reg_if.outstanding_q ;
  assign \u_gpio.u_reg.u_reg_if.en_ifetch_i  = 4'h9;
  assign \u_gpio.u_reg.u_reg_if.err_internal  = 1'h0;
  assign \u_gpio.u_reg.u_reg_if.error  = \u_gpio.u_reg.u_reg_if.error_q ;
  assign \u_gpio.u_reg.u_reg_if.error_i  = \u_gpio.u_reg.reg_error ;
  assign \u_gpio.u_reg.u_reg_if.intg_error  = 1'h0;
  assign \u_gpio.u_reg.u_reg_if.intg_error_o  = 1'h0;
  assign \u_gpio.u_reg.u_reg_if.rd_req  = \u_gpio.u_reg.reg_re ;
  assign \u_gpio.u_reg.u_reg_if.rdata  = \u_gpio.u_reg.u_reg_if.rdata_q ;
  assign \u_gpio.u_reg.u_reg_if.re_o  = \u_gpio.u_reg.reg_re ;
  assign \u_gpio.u_reg.u_reg_if.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_reg_if.tl_i  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \u_gpio.u_reg.u_reg_if.tl_o  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.u_reg_if.tl_o_pre  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.u_reg_if.u_err.clk_i  = clk_i;
  assign \u_gpio.u_reg.u_reg_if.u_err.mask  = 4'h1;
  assign \u_gpio.u_reg.u_reg_if.u_err.rst_ni  = rst_ni;
  assign \u_gpio.u_reg.u_reg_if.u_err.tl_i  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \u_gpio.u_reg.u_reg_if.u_rsp_intg_gen.tl_i  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.u_reg_if.u_rsp_intg_gen.tl_o  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.u_reg_if.wdata_o  = \u_gpio.u_reg.reg_wdata ;
  assign \u_gpio.u_reg.u_reg_if.we_o  = \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.u_reg_if.wr_req  = \u_gpio.u_reg.reg_we ;
  assign \u_gpio.u_reg.u_rsp_intg_gen.tl_i  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_gpio.u_reg.u_rsp_intg_gen.tl_o  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \u_pwm.cio_pwm_en_o  = 2'h3;
  assign \u_pwm.cio_pwm_o  = { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_o , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_o  };
  assign \u_pwm.clk_i  = clk_i;
  assign \u_pwm.reg2hw  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_cfg_clk_div.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en0_qe.q_o , \u_pwm.u_reg.u_pwm_en_en_0.q , \u_pwm.u_reg.u_pwm_en0_qe.q_o , \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert0_qe.q_o , \u_pwm.u_reg.u_invert_invert_0.q , \u_pwm.u_reg.u_invert0_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle1_qe.q_o , \u_pwm.u_reg.u_duty_cycle_1_a_1.q , \u_pwm.u_reg.u_duty_cycle1_qe.q_o , \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle0_qe.q_o , \u_pwm.u_reg.u_duty_cycle_0_a_0.q , \u_pwm.u_reg.u_duty_cycle0_qe.q_o , \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param1_qe.q_o , \u_pwm.u_reg.u_blink_param_1_x_1.q , \u_pwm.u_reg.u_blink_param1_qe.q_o , \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param0_qe.q_o , \u_pwm.u_reg.u_blink_param_0_x_0.q , \u_pwm.u_reg.u_blink_param0_qe.q_o  };
  assign \u_pwm.rst_ni  = rst_ni;
  assign \u_pwm.tl_i  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \u_pwm.tl_o  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_pwm_core.clk_core_i  = clk_i;
  assign \u_pwm.u_pwm_core.clk_div  = \u_pwm.u_reg.u_cfg_clk_div.q ;
  assign \u_pwm.u_pwm_core.clr_blink_cntr  = { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clr_blink_cntr_i , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clr_blink_cntr_i  };
  assign \u_pwm.u_pwm_core.clr_phase_cntr  = \u_pwm.u_reg.u_cfg0_qe.q_o ;
  assign \u_pwm.u_pwm_core.cntr_en  = \u_pwm.u_reg.u_cfg_cntr_en.q ;
  assign \u_pwm.u_pwm_core.cycle_end  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  assign \u_pwm.u_pwm_core.dc_resn  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_en_i  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_param_x_i  = \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.blink_param_y_i  = \u_pwm.u_reg.u_blink_param_0_y_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.clk_i  = clk_i;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_mask  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_mask ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.dc_resn_i  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_a_i  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.duty_cycle_b_i  = \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.htbt_en_i  = \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.invert_i  = \u_pwm.u_reg.u_invert_invert_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_ctr_i  = \u_pwm.u_pwm_core.phase_ctr_q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_delay_i  = \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.phase_delay_masked  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.on_phase ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_en_i  = \u_pwm.u_reg.u_pwm_en_en_0.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.rst_ni  = rst_ni;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_en_i  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_param_x_i  = \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.blink_param_y_i  = \u_pwm.u_reg.u_blink_param_1_y_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.clk_i  = clk_i;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.cycle_end_i  = \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.cycle_end_i ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.dc_resn_i  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_a_i  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.duty_cycle_b_i  = \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.htbt_en_i  = \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.invert_i  = \u_pwm.u_reg.u_invert_invert_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_ctr_i  = \u_pwm.u_pwm_core.phase_ctr_q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_delay_i  = \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.phase_delay_masked  = \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.on_phase ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_en_i  = \u_pwm.u_reg.u_pwm_en_en_1.q ;
  assign \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.rst_ni  = rst_ni;
  assign \u_pwm.u_pwm_core.pwm_o  = { \u_pwm.u_pwm_core.gen_chan_insts[1].u_chan.pwm_o , \u_pwm.u_pwm_core.gen_chan_insts[0].u_chan.pwm_o  };
  assign \u_pwm.u_pwm_core.reg2hw  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_cfg_clk_div.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en0_qe.q_o , \u_pwm.u_reg.u_pwm_en_en_0.q , \u_pwm.u_reg.u_pwm_en0_qe.q_o , \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert0_qe.q_o , \u_pwm.u_reg.u_invert_invert_0.q , \u_pwm.u_reg.u_invert0_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle1_qe.q_o , \u_pwm.u_reg.u_duty_cycle_1_a_1.q , \u_pwm.u_reg.u_duty_cycle1_qe.q_o , \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle0_qe.q_o , \u_pwm.u_reg.u_duty_cycle_0_a_0.q , \u_pwm.u_reg.u_duty_cycle0_qe.q_o , \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param1_qe.q_o , \u_pwm.u_reg.u_blink_param_1_x_1.q , \u_pwm.u_reg.u_blink_param1_qe.q_o , \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param0_qe.q_o , \u_pwm.u_reg.u_blink_param_0_x_0.q , \u_pwm.u_reg.u_blink_param0_qe.q_o  };
  assign \u_pwm.u_pwm_core.rst_core_ni  = rst_ni;
  assign \u_pwm.u_reg._blink_param_0_gated_we  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg._blink_param_0_qs  = { \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param_0_x_0.q  };
  assign \u_pwm.u_reg._blink_param_0_wdata  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q ;
  assign \u_pwm.u_reg._blink_param_0_x_0_qs_int  = \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \u_pwm.u_reg._blink_param_0_y_0_qs_int  = \u_pwm.u_reg.u_blink_param_0_y_0.q ;
  assign \u_pwm.u_reg._blink_param_1_gated_we  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg._blink_param_1_qs  = { \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param_1_x_1.q  };
  assign \u_pwm.u_reg._blink_param_1_wdata  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q ;
  assign \u_pwm.u_reg._blink_param_1_x_1_qs_int  = \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \u_pwm.u_reg._blink_param_1_y_1_qs_int  = \u_pwm.u_reg.u_blink_param_1_y_1.q ;
  assign \u_pwm.u_reg._cfg_clk_div_qs_int  = \u_pwm.u_reg.u_cfg_clk_div.q ;
  assign \u_pwm.u_reg._cfg_cntr_en_qs_int  = \u_pwm.u_reg.u_cfg_cntr_en.q ;
  assign \u_pwm.u_reg._cfg_dc_resn_qs_int  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_reg._cfg_gated_we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg._cfg_qs  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg_clk_div.q  };
  assign \u_pwm.u_reg._cfg_wdata  = \u_pwm.u_reg.u_cfg_cdc.src_q ;
  assign \u_pwm.u_reg._duty_cycle_0_a_0_qs_int  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \u_pwm.u_reg._duty_cycle_0_b_0_qs_int  = \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \u_pwm.u_reg._duty_cycle_0_gated_we  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg._duty_cycle_0_qs  = { \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle_0_a_0.q  };
  assign \u_pwm.u_reg._duty_cycle_0_wdata  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q ;
  assign \u_pwm.u_reg._duty_cycle_1_a_1_qs_int  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \u_pwm.u_reg._duty_cycle_1_b_1_qs_int  = \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \u_pwm.u_reg._duty_cycle_1_gated_we  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg._duty_cycle_1_qs  = { \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle_1_a_1.q  };
  assign \u_pwm.u_reg._duty_cycle_1_wdata  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q ;
  assign \u_pwm.u_reg._invert_gated_we  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg._invert_invert_0_qs_int  = \u_pwm.u_reg.u_invert_invert_0.q ;
  assign \u_pwm.u_reg._invert_invert_1_qs_int  = \u_pwm.u_reg.u_invert_invert_1.q ;
  assign \u_pwm.u_reg._invert_qs  = { \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert_invert_0.q  };
  assign \u_pwm.u_reg._invert_wdata  = \u_pwm.u_reg.u_invert_cdc.src_q ;
  assign \u_pwm.u_reg._pwm_en_en_0_qs_int  = \u_pwm.u_reg.u_pwm_en_en_0.q ;
  assign \u_pwm.u_reg._pwm_en_en_1_qs_int  = \u_pwm.u_reg.u_pwm_en_en_1.q ;
  assign \u_pwm.u_reg._pwm_en_gated_we  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg._pwm_en_qs  = { \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en_en_0.q  };
  assign \u_pwm.u_reg._pwm_en_wdata  = \u_pwm.u_reg.u_pwm_en_cdc.src_q ;
  assign \u_pwm.u_reg._pwm_param_0_blink_en_0_qs_int  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q ;
  assign \u_pwm.u_reg._pwm_param_0_gated_we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg._pwm_param_0_htbt_en_0_qs_int  = \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \u_pwm.u_reg._pwm_param_0_phase_delay_0_qs_int  = \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q ;
  assign \u_pwm.u_reg._pwm_param_0_qs  = { \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  };
  assign \u_pwm.u_reg._pwm_param_0_wdata  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q ;
  assign \u_pwm.u_reg._pwm_param_1_blink_en_1_qs_int  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q ;
  assign \u_pwm.u_reg._pwm_param_1_gated_we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg._pwm_param_1_htbt_en_1_qs_int  = \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \u_pwm.u_reg._pwm_param_1_phase_delay_1_qs_int  = \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q ;
  assign \u_pwm.u_reg._pwm_param_1_qs  = { \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  };
  assign \u_pwm.u_reg._pwm_param_1_wdata  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.addr_hit  = \u_gpio.u_reg.addr_hit [9:0];
  assign \u_pwm.u_reg.blink_param_0_busy  = \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q ;
  assign \u_pwm.u_reg.blink_param_0_flds_we  = { \u_pwm.u_reg.u_blink_param0_qe.d_i , \u_pwm.u_reg.u_blink_param0_qe.d_i  };
  assign \u_pwm.u_reg.blink_param_0_qe  = \u_pwm.u_reg.u_blink_param0_qe.q_o ;
  assign \u_pwm.u_reg.blink_param_0_qs  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q ;
  assign \u_pwm.u_reg.blink_param_0_we  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.blink_param_1_busy  = \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q ;
  assign \u_pwm.u_reg.blink_param_1_flds_we  = { \u_pwm.u_reg.u_blink_param1_qe.d_i , \u_pwm.u_reg.u_blink_param1_qe.d_i  };
  assign \u_pwm.u_reg.blink_param_1_qe  = \u_pwm.u_reg.u_blink_param1_qe.q_o ;
  assign \u_pwm.u_reg.blink_param_1_qs  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.blink_param_1_we  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.cfg_busy  = \u_pwm.u_reg.u_cfg_cdc.src_busy_q ;
  assign \u_pwm.u_reg.cfg_flds_we  = { \u_pwm.u_reg.u_cfg0_qe.d_i , \u_pwm.u_reg.u_cfg0_qe.d_i , \u_pwm.u_reg.u_cfg0_qe.d_i  };
  assign \u_pwm.u_reg.cfg_qe  = \u_pwm.u_reg.u_cfg0_qe.q_o ;
  assign \u_pwm.u_reg.cfg_qs  = \u_pwm.u_reg.u_cfg_cdc.src_q ;
  assign \u_pwm.u_reg.cfg_we  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.clk_i  = clk_i;
  assign \u_pwm.u_reg.devmode_i  = 1'h1;
  assign \u_pwm.u_reg.duty_cycle_0_busy  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q ;
  assign \u_pwm.u_reg.duty_cycle_0_flds_we  = { \u_pwm.u_reg.u_duty_cycle0_qe.d_i , \u_pwm.u_reg.u_duty_cycle0_qe.d_i  };
  assign \u_pwm.u_reg.duty_cycle_0_qe  = \u_pwm.u_reg.u_duty_cycle0_qe.q_o ;
  assign \u_pwm.u_reg.duty_cycle_0_qs  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q ;
  assign \u_pwm.u_reg.duty_cycle_0_we  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.duty_cycle_1_busy  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q ;
  assign \u_pwm.u_reg.duty_cycle_1_flds_we  = { \u_pwm.u_reg.u_duty_cycle1_qe.d_i , \u_pwm.u_reg.u_duty_cycle1_qe.d_i  };
  assign \u_pwm.u_reg.duty_cycle_1_qe  = \u_pwm.u_reg.u_duty_cycle1_qe.q_o ;
  assign \u_pwm.u_reg.duty_cycle_1_qs  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q ;
  assign \u_pwm.u_reg.duty_cycle_1_we  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.invert_busy  = \u_pwm.u_reg.u_invert_cdc.src_busy_q ;
  assign \u_pwm.u_reg.invert_flds_we  = { \u_pwm.u_reg.u_invert0_qe.d_i , \u_pwm.u_reg.u_invert0_qe.d_i  };
  assign \u_pwm.u_reg.invert_qe  = \u_pwm.u_reg.u_invert0_qe.q_o ;
  assign \u_pwm.u_reg.invert_qs  = \u_pwm.u_reg.u_invert_cdc.src_q ;
  assign \u_pwm.u_reg.invert_we  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.pwm_en_busy  = \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q ;
  assign \u_pwm.u_reg.pwm_en_flds_we  = { \u_pwm.u_reg.u_pwm_en0_qe.d_i , \u_pwm.u_reg.u_pwm_en0_qe.d_i  };
  assign \u_pwm.u_reg.pwm_en_qe  = \u_pwm.u_reg.u_pwm_en0_qe.q_o ;
  assign \u_pwm.u_reg.pwm_en_qs  = \u_pwm.u_reg.u_pwm_en_cdc.src_q ;
  assign \u_pwm.u_reg.pwm_en_we  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.pwm_param_0_busy  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q ;
  assign \u_pwm.u_reg.pwm_param_0_flds_we  = { \u_pwm.u_reg.u_pwm_param0_qe.d_i , \u_pwm.u_reg.u_pwm_param0_qe.d_i , \u_pwm.u_reg.u_pwm_param0_qe.d_i  };
  assign \u_pwm.u_reg.pwm_param_0_qe  = \u_pwm.u_reg.u_pwm_param0_qe.q_o ;
  assign \u_pwm.u_reg.pwm_param_0_qs  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q ;
  assign \u_pwm.u_reg.pwm_param_0_we  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.pwm_param_1_busy  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q ;
  assign \u_pwm.u_reg.pwm_param_1_flds_we  = { \u_pwm.u_reg.u_pwm_param1_qe.d_i , \u_pwm.u_reg.u_pwm_param1_qe.d_i , \u_pwm.u_reg.u_pwm_param1_qe.d_i  };
  assign \u_pwm.u_reg.pwm_param_1_qe  = \u_pwm.u_reg.u_pwm_param1_qe.q_o ;
  assign \u_pwm.u_reg.pwm_param_1_qs  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.pwm_param_1_we  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.reg2hw  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_cfg_clk_div.q , \u_pwm.u_reg.u_cfg0_qe.q_o , \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en0_qe.q_o , \u_pwm.u_reg.u_pwm_en_en_0.q , \u_pwm.u_reg.u_pwm_en0_qe.q_o , \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert0_qe.q_o , \u_pwm.u_reg.u_invert_invert_0.q , \u_pwm.u_reg.u_invert0_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q , \u_pwm.u_reg.u_pwm_param1_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q , \u_pwm.u_reg.u_pwm_param0_qe.q_o , \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle1_qe.q_o , \u_pwm.u_reg.u_duty_cycle_1_a_1.q , \u_pwm.u_reg.u_duty_cycle1_qe.q_o , \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle0_qe.q_o , \u_pwm.u_reg.u_duty_cycle_0_a_0.q , \u_pwm.u_reg.u_duty_cycle0_qe.q_o , \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param1_qe.q_o , \u_pwm.u_reg.u_blink_param_1_x_1.q , \u_pwm.u_reg.u_blink_param1_qe.q_o , \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param0_qe.q_o , \u_pwm.u_reg.u_blink_param_0_x_0.q , \u_pwm.u_reg.u_blink_param0_qe.q_o  };
  assign \u_pwm.u_reg.reg_addr  = { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_pwm.u_reg.reg_be  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_pwm.u_reg.reg_busy  = \u_pwm.u_reg.u_reg_if.busy_i ;
  assign \u_pwm.u_reg.reg_busy_sel  = \u_pwm.u_reg.u_reg_if.busy_i ;
  assign \u_pwm.u_reg.reg_rdata  = \u_pwm.u_reg.u_reg_if.rdata_i ;
  assign \u_pwm.u_reg.reg_rdata_next  = \u_pwm.u_reg.u_reg_if.rdata_i ;
  assign \u_pwm.u_reg.regwen_qs  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.regwen_wd  = \u_pwm.u_reg.reg_wdata [0];
  assign \u_pwm.u_reg.regwen_we  = \u_pwm.u_reg.u_regwen.wr_en_data_arb.we ;
  assign \u_pwm.u_reg.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.shadow_busy  = 1'h0;
  assign \u_pwm.u_reg.tl_i  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \u_pwm.u_reg.tl_o  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.tl_o_pre  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.tl_reg_d2h  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.tl_reg_h2d  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \u_pwm.u_reg.u_blink_param0_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param0_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param1_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param1_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_qs  = { \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param_0_x_0.q  };
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_qs_i  = { \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param_0_x_0.q  };
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_regwen_o  = \u_pwm.u_reg._blink_param_0_regwen ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_req_from_src  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_wd_o  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.dst_we_o  = \u_pwm.u_reg._blink_param_0_we ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_o  = \u_pwm.u_reg.u_blink_param_0_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_qs_o  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_req  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.src_we_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param_0_x_0.q  };
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_blink_param_0_y_0.q , \u_pwm.u_reg.u_blink_param_0_x_0.q  };
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_blink_param_0_cdc.src_ack ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_blink_param_0_cdc.src_ack ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_blink_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.qe  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.qs  = \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wd  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_0_x_0.we  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_data  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_blink_param_0_x_0.q ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_0_x_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.qe  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.qs  = \u_pwm.u_reg.u_blink_param_0_y_0.q ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wd  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_0_y_0.we  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_data  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_blink_param_0_y_0.q ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_blink_param_0_y_0.q ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_blink_param_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_0_y_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_blink_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_qs  = { \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param_1_x_1.q  };
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_qs_i  = { \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param_1_x_1.q  };
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_regwen_o  = \u_pwm.u_reg._blink_param_1_regwen ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_req_from_src  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_wd_o  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.dst_we_o  = \u_pwm.u_reg._blink_param_1_we ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_o  = \u_pwm.u_reg.u_blink_param_1_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_qs_o  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_req  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.src_we_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param_1_x_1.q  };
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_blink_param_1_y_1.q , \u_pwm.u_reg.u_blink_param_1_x_1.q  };
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_blink_param_1_cdc.src_ack ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_blink_param_1_cdc.src_ack ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_blink_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.qe  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.qs  = \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wd  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_1_x_1.we  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_data  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_blink_param_1_x_1.q ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_blink_param_1_x_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.qe  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.qs  = \u_pwm.u_reg.u_blink_param_1_y_1.q ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wd  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_1_y_1.we  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_data  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_blink_param_1_y_1.q ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_blink_param_1_y_1.q ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_blink_param_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_blink_param_1_y_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_blink_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg0_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg0_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_qs  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg_clk_div.q  };
  assign \u_pwm.u_reg.u_cfg_cdc.dst_qs_i  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg_clk_div.q  };
  assign \u_pwm.u_reg.u_cfg_cdc.dst_regwen_o  = \u_pwm.u_reg._cfg_regwen ;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_req_from_src  = \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_wd_o  = \u_pwm.u_reg.u_cfg_cdc.src_q ;
  assign \u_pwm.u_reg.u_cfg_cdc.dst_we_o  = \u_pwm.u_reg._cfg_we ;
  assign \u_pwm.u_reg.u_cfg_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.src_busy_o  = \u_pwm.u_reg.u_cfg_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_cfg_cdc.src_qs_o  = \u_pwm.u_reg.u_cfg_cdc.src_q ;
  assign \u_pwm.u_reg.u_cfg_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_cfg_cdc.src_req  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_cfg_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_cfg_cdc.src_we_i  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg_clk_div.q  };
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_cfg_cntr_en.q , \u_pwm.u_reg.u_cfg_dc_resn.q , \u_pwm.u_reg.u_cfg_clk_div.q  };
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_cfg_cdc.src_ack ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_cfg_cdc.src_ack ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_cfg_cdc.dst_req ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_clk_div.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_clk_div.d  = 27'h0000000;
  assign \u_pwm.u_reg.u_cfg_clk_div.de  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_clk_div.qe  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_clk_div.qs  = \u_pwm.u_reg.u_cfg_clk_div.q ;
  assign \u_pwm.u_reg.u_cfg_clk_div.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_clk_div.wd  = \u_pwm.u_reg.u_cfg_cdc.src_q [26:0];
  assign \u_pwm.u_reg.u_cfg_clk_div.we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_data  = \u_pwm.u_reg.u_cfg_cdc.src_q [26:0];
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.d  = 27'h0000000;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_cfg_clk_div.q ;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.q  = \u_pwm.u_reg.u_cfg_clk_div.q ;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.wd  = \u_pwm.u_reg.u_cfg_cdc.src_q [26:0];
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_cfg_cdc.src_q [26:0];
  assign \u_pwm.u_reg.u_cfg_clk_div.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_cntr_en.d  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cntr_en.de  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cntr_en.qe  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.qs  = \u_pwm.u_reg.u_cfg_cntr_en.q ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wd  = \u_pwm.u_reg.u_cfg_cdc.src_q [31];
  assign \u_pwm.u_reg.u_cfg_cntr_en.we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_data  = \u_pwm.u_reg.u_cfg_cdc.src_q [31];
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_cfg_cntr_en.q ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.q  = \u_pwm.u_reg.u_cfg_cntr_en.q ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.wd  = \u_pwm.u_reg.u_cfg_cdc.src_q [31];
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_cfg_cdc.src_q [31];
  assign \u_pwm.u_reg.u_cfg_cntr_en.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_cfg_dc_resn.d  = 4'h0;
  assign \u_pwm.u_reg.u_cfg_dc_resn.de  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_dc_resn.qe  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.qs  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wd  = \u_pwm.u_reg.u_cfg_cdc.src_q [30:27];
  assign \u_pwm.u_reg.u_cfg_dc_resn.we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_data  = \u_pwm.u_reg.u_cfg_cdc.src_q [30:27];
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.d  = 4'h0;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.q  = \u_pwm.u_reg.u_cfg_dc_resn.q ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.wd  = \u_pwm.u_reg.u_cfg_cdc.src_q [30:27];
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.we  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_cfg_cdc.src_q [30:27];
  assign \u_pwm.u_reg.u_cfg_dc_resn.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_cfg0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle0_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle0_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle1_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle1_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.qe  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.qs  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wd  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.we  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_data  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_duty_cycle_0_a_0.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_0_a_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.qe  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.qs  = \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wd  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.we  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_data  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_duty_cycle_0_b_0.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_0_b_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_duty_cycle0_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_qs  = { \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle_0_a_0.q  };
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_qs_i  = { \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle_0_a_0.q  };
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_regwen_o  = \u_pwm.u_reg._duty_cycle_0_regwen ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req_from_src  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_wd_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_we_o  = \u_pwm.u_reg._duty_cycle_0_we ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_qs_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_req  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.src_we_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle_0_a_0.q  };
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_duty_cycle_0_b_0.q , \u_pwm.u_reg.u_duty_cycle_0_a_0.q  };
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.src_ack ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_0_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.qe  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.qs  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wd  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.we  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_data  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_duty_cycle_1_a_1.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_duty_cycle_1_a_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.qe  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.qs  = \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wd  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.we  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_data  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_duty_cycle_1_b_1.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q [31:16];
  assign \u_pwm.u_reg.u_duty_cycle_1_b_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_duty_cycle1_qe.d_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_qs  = { \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle_1_a_1.q  };
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_qs_i  = { \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle_1_a_1.q  };
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_regwen_o  = \u_pwm.u_reg._duty_cycle_1_regwen ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req_from_src  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_wd_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_we_o  = \u_pwm.u_reg._duty_cycle_1_we ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_qs_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_req  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.src_we_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle_1_a_1.q  };
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_duty_cycle_1_b_1.q , \u_pwm.u_reg.u_duty_cycle_1_a_1.q  };
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.src_ack ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_duty_cycle_1_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert0_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert0_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.dst_ds_i  = 2'h0;
  assign \u_pwm.u_reg.u_invert_cdc.dst_qs  = { \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert_invert_0.q  };
  assign \u_pwm.u_reg.u_invert_cdc.dst_qs_i  = { \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert_invert_0.q  };
  assign \u_pwm.u_reg.u_invert_cdc.dst_regwen_o  = \u_pwm.u_reg._invert_regwen ;
  assign \u_pwm.u_reg.u_invert_cdc.dst_req_from_src  = \u_pwm.u_reg.u_invert_cdc.dst_req ;
  assign \u_pwm.u_reg.u_invert_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.dst_wd_o  = \u_pwm.u_reg.u_invert_cdc.src_q ;
  assign \u_pwm.u_reg.u_invert_cdc.dst_we_o  = \u_pwm.u_reg._invert_we ;
  assign \u_pwm.u_reg.u_invert_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.src_busy_o  = \u_pwm.u_reg.u_invert_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_invert_cdc.src_qs_o  = \u_pwm.u_reg.u_invert_cdc.src_q ;
  assign \u_pwm.u_reg.u_invert_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_invert_cdc.src_req  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_invert_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata [1:0];
  assign \u_pwm.u_reg.u_invert_cdc.src_we_i  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_ds_i  = 2'h0;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert_invert_0.q  };
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_invert_invert_1.q , \u_pwm.u_reg.u_invert_invert_0.q  };
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_invert_cdc.dst_req ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_invert_cdc.dst_req ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_invert_cdc.src_ack ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_invert_cdc.dst_req ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_invert_cdc.src_ack ;
  assign \u_pwm.u_reg.u_invert_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_invert_cdc.dst_req ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_invert_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_invert_0.d  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_0.qe  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_0.qs  = \u_pwm.u_reg.u_invert_invert_0.q ;
  assign \u_pwm.u_reg.u_invert_invert_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_invert_0.wd  = \u_pwm.u_reg.u_invert_cdc.src_q [0];
  assign \u_pwm.u_reg.u_invert_invert_0.we  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_data  = \u_pwm.u_reg.u_invert_cdc.src_q [0];
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_invert_invert_0.q ;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_invert_invert_0.q ;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_invert_cdc.src_q [0];
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_invert_cdc.src_q [0];
  assign \u_pwm.u_reg.u_invert_invert_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_invert_invert_1.d  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_1.qe  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_1.qs  = \u_pwm.u_reg.u_invert_invert_1.q ;
  assign \u_pwm.u_reg.u_invert_invert_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_invert_invert_1.wd  = \u_pwm.u_reg.u_invert_cdc.src_q [1];
  assign \u_pwm.u_reg.u_invert_invert_1.we  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_data  = \u_pwm.u_reg.u_invert_cdc.src_q [1];
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_invert_invert_1.q ;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_invert_invert_1.q ;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_invert_cdc.src_q [1];
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_invert_cdc.src_q [1];
  assign \u_pwm.u_reg.u_invert_invert_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_invert0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en0_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en0_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_ds_i  = 2'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_qs  = { \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en_en_0.q  };
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_qs_i  = { \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en_en_0.q  };
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_regwen_o  = \u_pwm.u_reg._pwm_en_regwen ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_req_from_src  = \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_wd_o  = \u_pwm.u_reg.u_pwm_en_cdc.src_q ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.dst_we_o  = \u_pwm.u_reg._pwm_en_we ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_busy_o  = \u_pwm.u_reg.u_pwm_en_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_qs_o  = \u_pwm.u_reg.u_pwm_en_cdc.src_q ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_req  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata [1:0];
  assign \u_pwm.u_reg.u_pwm_en_cdc.src_we_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_ds_i  = 2'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en_en_0.q  };
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_pwm_en_en_1.q , \u_pwm.u_reg.u_pwm_en_en_0.q  };
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_pwm_en_cdc.src_ack ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_pwm_en_cdc.src_ack ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_pwm_en_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_en_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_en_0.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_0.qe  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.qs  = \u_pwm.u_reg.u_pwm_en_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wd  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [0];
  assign \u_pwm.u_reg.u_pwm_en_en_0.we  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_data  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [0];
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_en_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_en_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [0];
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [0];
  assign \u_pwm.u_reg.u_pwm_en_en_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_en_en_1.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_1.qe  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.qs  = \u_pwm.u_reg.u_pwm_en_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wd  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [1];
  assign \u_pwm.u_reg.u_pwm_en_en_1.we  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_data  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [1];
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_en_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_en_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [1];
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_en_cdc.src_q [1];
  assign \u_pwm.u_reg.u_pwm_en_en_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_en0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param0_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param0_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param1_qe.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param1_qe.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.qe  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.qs  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wd  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_data  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_0_blink_en_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_qs  = { \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  };
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_qs_i  = { \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  };
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_regwen_o  = \u_pwm.u_reg._pwm_param_0_regwen ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req_from_src  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_wd_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.dst_we_o  = \u_pwm.u_reg._pwm_param_0_we ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_qs_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_req  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.src_we_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  };
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_pwm_param_0_blink_en_0.q , \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q  };
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_ack ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.qe  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.qs  = \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wd  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_data  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_0_htbt_en_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.d  = 16'h0000;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.qe  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.qs  = \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wd  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_data  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.q ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_param_0_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_0_phase_delay_0.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_param0_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.qe  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.qs  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wd  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_data  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [31];
  assign \u_pwm.u_reg.u_pwm_param_1_blink_en_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_qs  = { \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  };
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_qs_i  = { \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  };
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_regwen_o  = \u_pwm.u_reg._pwm_param_1_regwen ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req_from_src  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_wd_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.dst_we_o  = \u_pwm.u_reg._pwm_param_1_we ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_busy_q ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_qs_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_re_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_regwen_i  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_req  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_update  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_wd_i  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.src_we_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_pulse_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_ds_i  = 32'd0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_qs_i  = { \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  };
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_qs_o  = { \u_pwm.u_reg.u_pwm_param_1_blink_en_1.q , \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q , 14'h0000, \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q  };
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_req_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_req_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_update  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.dst_update_i  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_level  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.dst_pulse_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.intq  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.u_dst_to_src_ack.src_pulse_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.gen_passthru.unused_sigs  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.src_ack_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_ack ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_arb.src_update_o  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.clk_dst_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.clk_src_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_level  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.dst_pulse_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.dst_req ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.d_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.intq  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.q_o  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.d_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.src_level ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.d_i  = \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_1.q_o ;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.u_sync_2.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.prim_flop_2sync.unused_sig  = 1'h1;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.rst_dst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_cdc.u_src_to_dst_req.rst_src_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.qe  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.qs  = \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wd  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_data  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [30];
  assign \u_pwm.u_reg.u_pwm_param_1_htbt_en_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.d  = 16'h0000;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.qe  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.qs  = \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wd  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_data  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.d  = 16'h0000;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.gen_w.unused_q  = \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.q  = \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.q ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.wd  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.we  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_pwm_param_1_cdc.src_q [15:0];
  assign \u_pwm.u_reg.u_pwm_param_1_phase_delay_1.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_pwm_param1_qe.d_i ;
  assign \u_pwm.u_reg.u_reg_if.addr_align_err  = 1'h0;
  assign \u_pwm.u_reg.u_reg_if.addr_o  = { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_pwm.u_reg.u_reg_if.be_o  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_pwm.u_reg.u_reg_if.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_reg_if.d_ack  = \u_pwm.u_reg.u_reg_if.outstanding_q ;
  assign \u_pwm.u_reg.u_reg_if.en_ifetch_i  = 4'h9;
  assign \u_pwm.u_reg.u_reg_if.err_internal  = 1'h0;
  assign \u_pwm.u_reg.u_reg_if.error  = \u_pwm.u_reg.u_reg_if.error_q ;
  assign \u_pwm.u_reg.u_reg_if.error_i  = \u_pwm.u_reg.reg_error ;
  assign \u_pwm.u_reg.u_reg_if.intg_error  = 1'h0;
  assign \u_pwm.u_reg.u_reg_if.intg_error_o  = 1'h0;
  assign \u_pwm.u_reg.u_reg_if.rd_req  = \u_pwm.u_reg.reg_re ;
  assign \u_pwm.u_reg.u_reg_if.rdata  = \u_pwm.u_reg.u_reg_if.rdata_q ;
  assign \u_pwm.u_reg.u_reg_if.re_o  = \u_pwm.u_reg.reg_re ;
  assign \u_pwm.u_reg.u_reg_if.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_reg_if.tl_i  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \u_pwm.u_reg.u_reg_if.tl_o  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.u_reg_if.tl_o_pre  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.u_reg_if.u_err.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_reg_if.u_err.mask  = 4'h1;
  assign \u_pwm.u_reg.u_reg_if.u_err.op_full  = \u_gpio.u_reg.u_reg_if.u_err.op_full ;
  assign \u_pwm.u_reg.u_reg_if.u_err.op_get  = \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \u_pwm.u_reg.u_reg_if.u_err.op_partial  = \u_gpio.u_reg.u_reg_if.u_err.op_partial ;
  assign \u_pwm.u_reg.u_reg_if.u_err.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_reg_if.u_err.tl_i  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \u_pwm.u_reg.u_reg_if.u_rsp_intg_gen.tl_i  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.u_reg_if.u_rsp_intg_gen.tl_o  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.u_reg_if.wdata_o  = \u_pwm.u_reg.reg_wdata ;
  assign \u_pwm.u_reg.u_reg_if.we_o  = \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_reg_if.wr_req  = \u_pwm.u_reg.reg_we ;
  assign \u_pwm.u_reg.u_regwen.clk_i  = clk_i;
  assign \u_pwm.u_reg.u_regwen.d  = 1'h0;
  assign \u_pwm.u_reg.u_regwen.de  = 1'h0;
  assign \u_pwm.u_reg.u_regwen.qe  = \u_pwm.u_reg.u_regwen.wr_en_data_arb.we ;
  assign \u_pwm.u_reg.u_regwen.qs  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_regwen.rst_ni  = rst_ni;
  assign \u_pwm.u_reg.u_regwen.wd  = \u_pwm.u_reg.reg_wdata [0];
  assign \u_pwm.u_reg.u_regwen.we  = \u_pwm.u_reg.u_regwen.wr_en_data_arb.we ;
  assign \u_pwm.u_reg.u_regwen.wr_en  = \u_pwm.u_reg.u_regwen.wr_en_data_arb.we ;
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.d  = 1'h0;
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.de  = 1'h0;
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.q  = \u_pwm.u_reg.u_regwen.q ;
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.wd  = \u_pwm.u_reg.reg_wdata [0];
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.wr_data  = \u_pwm.u_reg.u_regwen.wr_data ;
  assign \u_pwm.u_reg.u_regwen.wr_en_data_arb.wr_en  = \u_pwm.u_reg.u_regwen.wr_en_data_arb.we ;
  assign \u_pwm.u_reg.u_rsp_intg_gen.tl_i  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_pwm.u_reg.u_rsp_intg_gen.tl_o  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.active  = \u_rv_timer.u_reg.u_ctrl.q ;
  assign \u_rv_timer.clk_i  = clk_i;
  assign \u_rv_timer.gen_harts[0].u_core.active  = \u_rv_timer.u_reg.u_ctrl.q ;
  assign \u_rv_timer.gen_harts[0].u_core.clk_i  = clk_i;
  assign \u_rv_timer.gen_harts[0].u_core.intr  = \u_rv_timer.gen_harts[0].u_intr_hw.event_intr_i ;
  assign \u_rv_timer.gen_harts[0].u_core.mtime  = { \u_rv_timer.u_reg.u_timer_v_upper0.q , \u_rv_timer.u_reg.u_timer_v_lower0.q  };
  assign \u_rv_timer.gen_harts[0].u_core.mtimecmp  = { \u_rv_timer.u_reg.u_compare_upper0_0.q , \u_rv_timer.u_reg.u_compare_lower0_0.q  };
  assign \u_rv_timer.gen_harts[0].u_core.prescaler  = \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.gen_harts[0].u_core.rst_ni  = rst_ni;
  assign \u_rv_timer.gen_harts[0].u_core.step  = \u_rv_timer.u_reg.u_cfg0_step.q ;
  assign \u_rv_timer.gen_harts[0].u_core.tick  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.clk_i  = clk_i;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.hw2reg_intr_state_d_o  = \u_rv_timer.intr_timer_state_d ;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.hw2reg_intr_state_de_o  = \u_rv_timer.gen_harts[0].u_intr_hw.g_intr_event.new_event ;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_enable_q_i  = \u_rv_timer.u_reg.u_intr_enable0.q ;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_state_q_i  = \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_q_i  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.gen_harts[0].u_intr_hw.rst_ni  = rst_ni;
  assign \u_rv_timer.gen_harts[0].u_intr_hw.status  = \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \u_rv_timer.hw2reg  = { \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.d , \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de , \u_rv_timer.gen_harts[0].u_core.mtime_d [31:0], \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de , \u_rv_timer.gen_harts[0].u_core.mtime_d [63:32], \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de  };
  assign \u_rv_timer.intr_timer_en  = \u_rv_timer.u_reg.u_intr_enable0.q ;
  assign \u_rv_timer.intr_timer_set  = \u_rv_timer.gen_harts[0].u_intr_hw.event_intr_i ;
  assign \u_rv_timer.intr_timer_state_de  = \u_rv_timer.gen_harts[0].u_intr_hw.g_intr_event.new_event ;
  assign \u_rv_timer.intr_timer_state_q  = \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \u_rv_timer.intr_timer_test_q  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.intr_timer_test_qe  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_rv_timer.mtime  = { \u_rv_timer.u_reg.u_timer_v_upper0.q , \u_rv_timer.u_reg.u_timer_v_lower0.q  };
  assign \u_rv_timer.mtime_d  = \u_rv_timer.gen_harts[0].u_core.mtime_d ;
  assign \u_rv_timer.mtimecmp  = { \u_rv_timer.u_reg.u_compare_upper0_0.q , \u_rv_timer.u_reg.u_compare_lower0_0.q  };
  assign \u_rv_timer.prescaler  = \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.reg2hw  = { \u_rv_timer.u_reg.u_ctrl.q , \u_rv_timer.u_reg.u_intr_enable0.q , \u_rv_timer.u_reg.u_intr_state0.q , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0], \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i , \u_rv_timer.u_reg.u_cfg0_step.q , \u_rv_timer.u_reg.u_cfg0_prescale.q , \u_rv_timer.u_reg.u_timer_v_lower0.q , \u_rv_timer.u_reg.u_timer_v_upper0.q , \u_rv_timer.u_reg.u_compare_lower0_0.q , \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o , \u_rv_timer.u_reg.u_compare_upper0_0.q , \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o  };
  assign \u_rv_timer.rst_ni  = rst_ni;
  assign \u_rv_timer.step  = \u_rv_timer.u_reg.u_cfg0_step.q ;
  assign \u_rv_timer.tick  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.tl_i  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \u_rv_timer.tl_o  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.cfg0_prescale_qs  = \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.u_reg.cfg0_prescale_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [11:0];
  assign \u_rv_timer.u_reg.cfg0_step_qs  = \u_rv_timer.u_reg.u_cfg0_step.q ;
  assign \u_rv_timer.u_reg.cfg0_step_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [23:16];
  assign \u_rv_timer.u_reg.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.compare_lower0_0_flds_we  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.compare_lower0_0_qe  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o ;
  assign \u_rv_timer.u_reg.compare_lower0_0_qs  = \u_rv_timer.u_reg.u_compare_lower0_0.q ;
  assign \u_rv_timer.u_reg.compare_lower0_0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.compare_lower0_0_we  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.compare_upper0_0_flds_we  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.compare_upper0_0_qe  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o ;
  assign \u_rv_timer.u_reg.compare_upper0_0_qs  = \u_rv_timer.u_reg.u_compare_upper0_0.q ;
  assign \u_rv_timer.u_reg.compare_upper0_0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.compare_upper0_0_we  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.ctrl_qs  = \u_rv_timer.u_reg.u_ctrl.q ;
  assign \u_rv_timer.u_reg.ctrl_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.devmode_i  = 1'h1;
  assign \u_rv_timer.u_reg.hw2reg  = { \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.d , \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de , \u_rv_timer.gen_harts[0].u_core.mtime_d [31:0], \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de , \u_rv_timer.gen_harts[0].u_core.mtime_d [63:32], \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de  };
  assign \u_rv_timer.u_reg.intr_enable0_qs  = \u_rv_timer.u_reg.u_intr_enable0.q ;
  assign \u_rv_timer.u_reg.intr_enable0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.intr_state0_qs  = \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \u_rv_timer.u_reg.intr_state0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.intr_state0_we  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.we ;
  assign \u_rv_timer.u_reg.intr_test0_flds_we  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_rv_timer.u_reg.intr_test0_qe  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_rv_timer.u_reg.intr_test0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.intr_test0_we  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_rv_timer.u_reg.reg2hw  = { \u_rv_timer.u_reg.u_ctrl.q , \u_rv_timer.u_reg.u_intr_enable0.q , \u_rv_timer.u_reg.u_intr_state0.q , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0], \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i , \u_rv_timer.u_reg.u_cfg0_step.q , \u_rv_timer.u_reg.u_cfg0_prescale.q , \u_rv_timer.u_reg.u_timer_v_lower0.q , \u_rv_timer.u_reg.u_timer_v_upper0.q , \u_rv_timer.u_reg.u_compare_lower0_0.q , \u_rv_timer.u_reg.u_compare_lower0_00_qe.q_o , \u_rv_timer.u_reg.u_compare_upper0_0.q , \u_rv_timer.u_reg.u_compare_upper0_00_qe.q_o  };
  assign \u_rv_timer.u_reg.reg_addr  = { \u_uart.u_bridge.addr_q [8:2], 2'h0 };
  assign \u_rv_timer.u_reg.reg_be  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_rv_timer.u_reg.reg_busy  = 1'h0;
  assign \u_rv_timer.u_reg.reg_rdata  = \u_rv_timer.u_reg.u_reg_if.rdata_i ;
  assign \u_rv_timer.u_reg.reg_rdata_next  = \u_rv_timer.u_reg.u_reg_if.rdata_i ;
  assign \u_rv_timer.u_reg.reg_wdata  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.shadow_busy  = 1'h0;
  assign \u_rv_timer.u_reg.timer_v_lower0_qs  = \u_rv_timer.u_reg.u_timer_v_lower0.q ;
  assign \u_rv_timer.u_reg.timer_v_lower0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.timer_v_lower0_we  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.we ;
  assign \u_rv_timer.u_reg.timer_v_upper0_qs  = \u_rv_timer.u_reg.u_timer_v_upper0.q ;
  assign \u_rv_timer.u_reg.timer_v_upper0_wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.timer_v_upper0_we  = \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.we ;
  assign \u_rv_timer.u_reg.tl_i  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \u_rv_timer.u_reg.tl_o  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.tl_o_pre  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.tl_reg_d2h  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.tl_reg_h2d  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \u_rv_timer.u_reg.u_cfg0_prescale.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.d  = 12'h000;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.qe  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.qs  = \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [11:0];
  assign \u_rv_timer.u_reg.u_cfg0_prescale.we  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [11:0];
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.d  = 12'h000;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_cfg0_prescale.q ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [11:0];
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.we  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [11:0];
  assign \u_rv_timer.u_reg.u_cfg0_prescale.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_step.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_cfg0_step.d  = 8'h00;
  assign \u_rv_timer.u_reg.u_cfg0_step.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_cfg0_step.qe  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_step.qs  = \u_rv_timer.u_reg.u_cfg0_step.q ;
  assign \u_rv_timer.u_reg.u_cfg0_step.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_cfg0_step.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [23:16];
  assign \u_rv_timer.u_reg.u_cfg0_step.we  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [23:16];
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.d  = 8'h00;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_cfg0_step.q ;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_cfg0_step.q ;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [23:16];
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.we  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [23:16];
  assign \u_rv_timer.u_reg.u_cfg0_step.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.cfg0_we ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.d  = 32'd0;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.qe  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.qs  = \u_rv_timer.u_reg.u_compare_lower0_0.q ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.we  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.d  = 32'd0;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_compare_lower0_0.q ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_compare_lower0_0.q ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.we  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_lower0_0.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.u_compare_lower0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_lower0_00_qe.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_compare_lower0_00_qe.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.d  = 32'd0;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.qe  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.qs  = \u_rv_timer.u_reg.u_compare_upper0_0.q ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.we  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.d  = 32'd0;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_compare_upper0_0.q ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_compare_upper0_0.q ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.we  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_compare_upper0_0.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.u_compare_upper0_00_qe.d_i ;
  assign \u_rv_timer.u_reg.u_compare_upper0_00_qe.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_compare_upper0_00_qe.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_ctrl.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_ctrl.d  = 1'h0;
  assign \u_rv_timer.u_reg.u_ctrl.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_ctrl.qe  = \u_rv_timer.u_reg.ctrl_we ;
  assign \u_rv_timer.u_reg.u_ctrl.qs  = \u_rv_timer.u_reg.u_ctrl.q ;
  assign \u_rv_timer.u_reg.u_ctrl.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_ctrl.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_ctrl.we  = \u_rv_timer.u_reg.ctrl_we ;
  assign \u_rv_timer.u_reg.u_ctrl.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_ctrl.wr_en  = \u_rv_timer.u_reg.ctrl_we ;
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.d  = 1'h0;
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_ctrl.q ;
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_ctrl.q ;
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.we  = \u_rv_timer.u_reg.ctrl_we ;
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_ctrl.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.ctrl_we ;
  assign \u_rv_timer.u_reg.u_intr_enable0.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_intr_enable0.d  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_enable0.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_enable0.qe  = \u_rv_timer.u_reg.intr_enable0_we ;
  assign \u_rv_timer.u_reg.u_intr_enable0.qs  = \u_rv_timer.u_reg.u_intr_enable0.q ;
  assign \u_rv_timer.u_reg.u_intr_enable0.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_intr_enable0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_enable0.we  = \u_rv_timer.u_reg.intr_enable0_we ;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en  = \u_rv_timer.u_reg.intr_enable0_we ;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.d  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.de  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_intr_enable0.q ;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_intr_enable0.q ;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.we  = \u_rv_timer.u_reg.intr_enable0_we ;
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_enable0.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.intr_enable0_we ;
  assign \u_rv_timer.u_reg.u_intr_state0.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_intr_state0.d  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.d ;
  assign \u_rv_timer.u_reg.u_intr_state0.de  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.de ;
  assign \u_rv_timer.u_reg.u_intr_state0.qs  = \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \u_rv_timer.u_reg.u_intr_state0.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_intr_state0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_state0.we  = \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.we ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en  = \u_rv_timer.u_reg.u_intr_state0.qe ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_intr_state0.q ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_intr_state0.wr_data ;
  assign \u_rv_timer.u_reg.u_intr_state0.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.u_intr_state0.qe ;
  assign \u_rv_timer.u_reg.u_intr_test0.d  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_test0.ds  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_test0.q  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_test0.qe  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_rv_timer.u_reg.u_intr_test0.qre  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_test0.qs  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_test0.re  = 1'h0;
  assign \u_rv_timer.u_reg.u_intr_test0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd [0];
  assign \u_rv_timer.u_reg.u_intr_test0.we  = \u_rv_timer.gen_harts[0].u_intr_hw.reg2hw_intr_test_qe_i ;
  assign \u_rv_timer.u_reg.u_reg_if.addr_align_err  = 1'h0;
  assign \u_rv_timer.u_reg.u_reg_if.addr_o  = { \u_uart.u_bridge.addr_q [8:2], 2'h0 };
  assign \u_rv_timer.u_reg.u_reg_if.be_o  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_rv_timer.u_reg.u_reg_if.busy_i  = 1'h0;
  assign \u_rv_timer.u_reg.u_reg_if.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_reg_if.d_ack  = \u_rv_timer.u_reg.u_reg_if.outstanding_q ;
  assign \u_rv_timer.u_reg.u_reg_if.en_ifetch_i  = 4'h9;
  assign \u_rv_timer.u_reg.u_reg_if.err_internal  = 1'h0;
  assign \u_rv_timer.u_reg.u_reg_if.error  = \u_rv_timer.u_reg.u_reg_if.error_q ;
  assign \u_rv_timer.u_reg.u_reg_if.error_i  = \u_rv_timer.u_reg.reg_error ;
  assign \u_rv_timer.u_reg.u_reg_if.intg_error  = 1'h0;
  assign \u_rv_timer.u_reg.u_reg_if.intg_error_o  = 1'h0;
  assign \u_rv_timer.u_reg.u_reg_if.rd_req  = \u_rv_timer.u_reg.reg_re ;
  assign \u_rv_timer.u_reg.u_reg_if.rdata  = \u_rv_timer.u_reg.u_reg_if.rdata_q ;
  assign \u_rv_timer.u_reg.u_reg_if.re_o  = \u_rv_timer.u_reg.reg_re ;
  assign \u_rv_timer.u_reg.u_reg_if.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_reg_if.tl_i  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \u_rv_timer.u_reg.u_reg_if.tl_o  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.u_reg_if.tl_o_pre  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.u_reg_if.u_err.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_reg_if.u_err.mask  = 4'h1;
  assign \u_rv_timer.u_reg.u_reg_if.u_err.op_full  = \u_gpio.u_reg.u_reg_if.u_err.op_full ;
  assign \u_rv_timer.u_reg.u_reg_if.u_err.op_get  = \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \u_rv_timer.u_reg.u_reg_if.u_err.op_partial  = \u_gpio.u_reg.u_reg_if.u_err.op_partial ;
  assign \u_rv_timer.u_reg.u_reg_if.u_err.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_reg_if.u_err.tl_i  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \u_rv_timer.u_reg.u_reg_if.u_rsp_intg_gen.tl_i  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.u_reg_if.u_rsp_intg_gen.tl_o  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.u_reg_if.wdata_o  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_reg_if.we_o  = \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.u_reg_if.wr_req  = \u_rv_timer.u_reg.reg_we ;
  assign \u_rv_timer.u_reg.u_rsp_intg_gen.tl_i  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.u_rsp_intg_gen.tl_o  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \u_rv_timer.u_reg.u_timer_v_lower0.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.d  = \u_rv_timer.gen_harts[0].u_core.mtime_d [31:0];
  assign \u_rv_timer.u_reg.u_timer_v_lower0.de  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.qs  = \u_rv_timer.u_reg.u_timer_v_lower0.q ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.we  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.we ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en  = \u_rv_timer.u_reg.u_timer_v_lower0.qe ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.d  = \u_rv_timer.gen_harts[0].u_core.mtime_d [31:0];
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_timer_v_lower0.q ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_timer_v_lower0.q ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_data ;
  assign \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.u_timer_v_lower0.qe ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.clk_i  = clk_i;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.d  = \u_rv_timer.gen_harts[0].u_core.mtime_d [63:32];
  assign \u_rv_timer.u_reg.u_timer_v_upper0.de  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.qs  = \u_rv_timer.u_reg.u_timer_v_upper0.q ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.rst_ni  = rst_ni;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.we  = \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.we ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en  = \u_rv_timer.u_reg.u_timer_v_upper0.qe ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.d  = \u_rv_timer.gen_harts[0].u_core.mtime_d [63:32];
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.de  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.de ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.gen_w.unused_q  = \u_rv_timer.u_reg.u_timer_v_upper0.q ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.q  = \u_rv_timer.u_reg.u_timer_v_upper0.q ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.wd  = \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.wr_data  = \u_rv_timer.u_reg.u_timer_v_upper0.wr_data ;
  assign \u_rv_timer.u_reg.u_timer_v_upper0.wr_en_data_arb.wr_en  = \u_rv_timer.u_reg.u_timer_v_upper0.qe ;
  assign \u_spi_host.clk_i  = clk_i;
  assign \u_spi_host.hw2reg  = { \u_spi_host.u_spi_host_reg.status_txfull_qs , \u_spi_host.u_spi_host_reg.status_txempty_qs , \u_spi_host.u_spi_host_reg.status_rxfull_qs , \u_spi_host.u_spi_host_reg.status_rxempty_qs , \u_spi_host.u_spi_host_core.rx_fifo_rdata  };
  assign { \u_spi_host.reg2hw [28:25], \u_spi_host.reg2hw [23:0] } = { \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_en.q , 2'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 8'h00, \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i , \u_spi_host.u_spi_host_reg.u_wdata.q , \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o  };
  assign \u_spi_host.rst_ni  = rst_ni;
  assign \u_spi_host.spi_cs_o  = \u_spi_host.u_spi_host_core.cs_q ;
  assign \u_spi_host.spi_sclk_o  = \u_spi_host.u_spi_host_core.u_sclk_driver.q_o ;
  assign \u_spi_host.spi_sdio_i  = spi_sdio_i;
  assign \u_spi_host.spi_sdio_o  = \u_spi_host.u_spi_host_core.sdio_q ;
  assign \u_spi_host.spi_sdioz_o  = \u_spi_host.u_spi_host_core.sdioz_q ;
  assign \u_spi_host.tl_i  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \u_spi_host.tl_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_core.byte_cnt_max  = 3'h3;
  assign \u_spi_host.u_spi_host_core.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.cs_o  = \u_spi_host.u_spi_host_core.cs_q ;
  assign \u_spi_host.u_spi_host_core.enable  = \u_spi_host.u_spi_host_reg.u_ctrl_en.q ;
  assign \u_spi_host.u_spi_host_core.hw2reg  = { \u_spi_host.u_spi_host_reg.status_txfull_qs , \u_spi_host.u_spi_host_reg.status_txempty_qs , \u_spi_host.u_spi_host_reg.status_rxfull_qs , \u_spi_host.u_spi_host_reg.status_rxempty_qs , \u_spi_host.u_spi_host_core.rx_fifo_rdata  };
  assign \u_spi_host.u_spi_host_core.reg2hw  = { \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_en.q , 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 8'h00, \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i , \u_spi_host.u_spi_host_reg.u_wdata.q , \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o  };
  assign \u_spi_host.u_spi_host_core.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.rx_fifo_rready  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i ;
  assign \u_spi_host.u_spi_host_core.rx_fifo_wdata  = \u_spi_host.u_spi_host_core.current_byte_q ;
  assign \u_spi_host.u_spi_host_core.rx_fifo_wvalid  = \u_spi_host.u_spi_host_core.rx_fifo_wvalid_q ;
  assign \u_spi_host.u_spi_host_core.sclk  = \u_spi_host.u_spi_host_core.u_clk_div2.q_o ;
  assign \u_spi_host.u_spi_host_core.sclk_o  = \u_spi_host.u_spi_host_core.u_sclk_driver.q_o ;
  assign \u_spi_host.u_spi_host_core.sdio_i  = spi_sdio_i;
  assign \u_spi_host.u_spi_host_core.sdio_o  = \u_spi_host.u_spi_host_core.sdio_q ;
  assign \u_spi_host.u_spi_host_core.sdioz_o  = \u_spi_host.u_spi_host_core.sdioz_q ;
  assign \u_spi_host.u_spi_host_core.spi_fifo_rxrst  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_core.spi_fifo_txrst  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_core.tx_fifo_rready  = \u_spi_host.u_spi_host_core.tx_fifo_rready_q ;
  assign \u_spi_host.u_spi_host_core.tx_fifo_wdata  = \u_spi_host.u_spi_host_reg.u_wdata.q ;
  assign \u_spi_host.u_spi_host_core.tx_fifo_wvalid  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o ;
  assign \u_spi_host.u_spi_host_core.u_clk_div2.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.u_clk_div2.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.u_sclk_driver.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.u_sclk_driver.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.clr_i  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.err_o  = 1'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_empty  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.empty ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_incr_rptr  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_incr_wptr  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_rptr  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.fifo_wptr  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.storage_rdata  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.rdata_int ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.clr_i  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.empty_o  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.empty ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.err_o  = 1'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.full_o  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.full_o ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_o  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [1:0] = 2'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_o  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [1:0] = 2'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.rdata_o  = \u_spi_host.u_spi_host_core.rx_fifo_rdata ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.rvalid_o  = \u_spi_host.u_spi_host_core.rx_fifo_rvalid ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.wdata_i  = \u_spi_host.u_spi_host_core.current_byte_q ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.wready_o  = \u_spi_host.u_spi_host_core.rx_fifo_wready ;
  assign \u_spi_host.u_spi_host_core.u_spi_rxfifo.wvalid_i  = \u_spi_host.u_spi_host_core.rx_fifo_wvalid_q ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.clr_i  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.err_o  = 1'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_empty  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.empty ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_incr_rptr  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_incr_wptr  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_rptr  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.fifo_wptr  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.storage_rdata  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.rdata_int ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.clr_i  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.empty_o  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.empty ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.err_o  = 1'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.full_o  = \u_spi_host.u_spi_host_core.u_spi_txfifo.full_o ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_o  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [1:0] = 2'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_o  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [1:0];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb  = \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [2];
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [1:0] = 2'h0;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.rdata_o  = \u_spi_host.u_spi_host_core.tx_fifo_rdata ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.rready_i  = \u_spi_host.u_spi_host_core.tx_fifo_rready_q ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.rvalid_o  = \u_spi_host.u_spi_host_core.tx_fifo_rvalid ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.wdata_i  = \u_spi_host.u_spi_host_reg.u_wdata.q ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.wready_o  = \u_spi_host.u_spi_host_core.tx_fifo_wready ;
  assign \u_spi_host.u_spi_host_core.u_spi_txfifo.wvalid_i  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o ;
  assign \u_spi_host.u_spi_host_reg.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.ctrl_en_qs  = \u_spi_host.u_spi_host_reg.u_ctrl_en.q ;
  assign \u_spi_host.u_spi_host_reg.ctrl_en_wd  = \u_spi_host.u_spi_host_reg.reg_wdata [0];
  assign \u_spi_host.u_spi_host_reg.ctrl_rxrst_qs  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_reg.ctrl_rxrst_wd  = \u_spi_host.u_spi_host_reg.reg_wdata [2];
  assign \u_spi_host.u_spi_host_reg.ctrl_txrst_qs  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_reg.ctrl_txrst_wd  = \u_spi_host.u_spi_host_reg.reg_wdata [1];
  assign \u_spi_host.u_spi_host_reg.devmode_i  = 1'h1;
  assign \u_spi_host.u_spi_host_reg.hw2reg  = { \u_spi_host.u_spi_host_reg.status_txfull_qs , \u_spi_host.u_spi_host_reg.status_txempty_qs , \u_spi_host.u_spi_host_reg.status_rxfull_qs , \u_spi_host.u_spi_host_reg.status_rxempty_qs , \u_spi_host.u_spi_host_core.rx_fifo_rdata  };
  assign \u_spi_host.u_spi_host_reg.rdata_qs  = \u_spi_host.u_spi_host_core.rx_fifo_rdata ;
  assign \u_spi_host.u_spi_host_reg.rdata_re  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i ;
  assign \u_spi_host.u_spi_host_reg.reg2hw  = { \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q , \u_spi_host.u_spi_host_reg.u_ctrl_en.q , 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 1'h0, \u_spi_host.reg2hw [24], 8'h00, \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i , \u_spi_host.u_spi_host_reg.u_wdata.q , \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o  };
  assign \u_spi_host.u_spi_host_reg.reg_addr  = { \u_uart.u_bridge.addr_q [3:2], 2'h0 };
  assign \u_spi_host.u_spi_host_reg.reg_busy  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.reg_rdata  = \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i ;
  assign \u_spi_host.u_spi_host_reg.reg_rdata_next  = \u_spi_host.u_spi_host_reg.u_reg_if.rdata_i ;
  assign \u_spi_host.u_spi_host_reg.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.shadow_busy  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.status_re  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.tl_i  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \u_spi_host.u_spi_host_reg.tl_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.tl_o_pre  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.tl_reg_d2h  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.tl_reg_h2d  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.d  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.qe  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.qs  = \u_spi_host.u_spi_host_reg.u_ctrl_en.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [0];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.we  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [0];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.d  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.gen_w.unused_q  = \u_spi_host.u_spi_host_reg.u_ctrl_en.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.q  = \u_spi_host.u_spi_host_reg.u_ctrl_en.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [0];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.we  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [0];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_en.wr_en_data_arb.wr_en  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.d  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.qe  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.qs  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [2];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.we  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [2];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.d  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.gen_w.unused_q  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.q  = \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [2];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.we  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [2];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_rxrst.wr_en_data_arb.wr_en  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.d  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.qe  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.qs  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [1];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.we  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [1];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.d  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.gen_w.unused_q  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.q  = \u_spi_host.u_spi_host_reg.u_ctrl_txrst.q ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [1];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.we  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [1];
  assign \u_spi_host.u_spi_host_reg.u_ctrl_txrst.wr_en_data_arb.wr_en  = \u_spi_host.u_spi_host_reg.ctrl_we ;
  assign \u_spi_host.u_spi_host_reg.u_rdata.d  = \u_spi_host.u_spi_host_core.rx_fifo_rdata ;
  assign \u_spi_host.u_spi_host_reg.u_rdata.ds  = \u_spi_host.u_spi_host_core.rx_fifo_rdata ;
  assign \u_spi_host.u_spi_host_reg.u_rdata.q  = 8'h00;
  assign \u_spi_host.u_spi_host_reg.u_rdata.qe  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_rdata.qre  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i ;
  assign \u_spi_host.u_spi_host_reg.u_rdata.qs  = \u_spi_host.u_spi_host_core.rx_fifo_rdata ;
  assign \u_spi_host.u_spi_host_reg.u_rdata.re  = \u_spi_host.u_spi_host_core.u_spi_rxfifo.rready_i ;
  assign \u_spi_host.u_spi_host_reg.u_rdata.wd  = 8'h00;
  assign \u_spi_host.u_spi_host_reg.u_rdata.we  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.addr_align_err  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.addr_o  = { \u_uart.u_bridge.addr_q [3:2], 2'h0 };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.be_o  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.busy_i  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.d_ack  = \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.en_ifetch_i  = 4'h9;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.err_internal  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.error  = \u_spi_host.u_spi_host_reg.u_reg_if.error_q ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.error_i  = \u_spi_host.u_spi_host_reg.reg_error ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.intg_error  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.intg_error_o  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rd_req  = \u_spi_host.u_spi_host_reg.reg_re ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rdata  = \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.re_o  = \u_spi_host.u_spi_host_reg.reg_re ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.tl_i  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.tl_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.tl_o_pre  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.mask  = 4'h1;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.op_full  = \u_gpio.u_reg.u_reg_if.u_err.op_full ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.op_get  = \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.op_partial  = \u_gpio.u_reg.u_reg_if.u_err.op_partial ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_err.rst_ni  = rst_ni;
  assign { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [108], \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [104:0] } = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_rsp_intg_gen.tl_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.u_rsp_intg_gen.tl_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.u_reg_if.wdata_o  = \u_spi_host.u_spi_host_reg.reg_wdata ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.we_o  = \u_spi_host.u_spi_host_reg.reg_we ;
  assign \u_spi_host.u_spi_host_reg.u_reg_if.wr_req  = \u_spi_host.u_spi_host_reg.reg_we ;
  assign \u_spi_host.u_spi_host_reg.u_rsp_intg_gen.tl_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.u_rsp_intg_gen.tl_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.d  = \u_spi_host.u_spi_host_reg.status_rxempty_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.ds  = \u_spi_host.u_spi_host_reg.status_rxempty_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.q  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.qe  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.qre  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.qs  = \u_spi_host.u_spi_host_reg.status_rxempty_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.re  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.wd  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxempty.we  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.d  = \u_spi_host.u_spi_host_reg.status_rxfull_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.ds  = \u_spi_host.u_spi_host_reg.status_rxfull_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.q  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.qe  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.qre  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.qs  = \u_spi_host.u_spi_host_reg.status_rxfull_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.re  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.wd  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_rxfull.we  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.d  = \u_spi_host.u_spi_host_reg.status_txempty_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.ds  = \u_spi_host.u_spi_host_reg.status_txempty_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.q  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.qe  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.qre  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.qs  = \u_spi_host.u_spi_host_reg.status_txempty_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.re  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.wd  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txempty.we  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.d  = \u_spi_host.u_spi_host_reg.status_txfull_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.ds  = \u_spi_host.u_spi_host_reg.status_txfull_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.q  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.qe  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.qre  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.qs  = \u_spi_host.u_spi_host_reg.status_txfull_qs ;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.re  = \u_spi_host.reg2hw [24];
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.wd  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_status_txfull.we  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_wdata.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_wdata.d  = 8'h00;
  assign \u_spi_host.u_spi_host_reg.u_wdata.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_wdata.qe  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.qs  = \u_spi_host.u_spi_host_reg.u_wdata.q ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [7:0];
  assign \u_spi_host.u_spi_host_reg.u_wdata.we  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [7:0];
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.d  = 8'h00;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.de  = 1'h0;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.gen_w.unused_q  = \u_spi_host.u_spi_host_reg.u_wdata.q ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.q  = \u_spi_host.u_spi_host_reg.u_wdata.q ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.wd  = \u_spi_host.u_spi_host_reg.reg_wdata [7:0];
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.we  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.wr_data  = \u_spi_host.u_spi_host_reg.reg_wdata [7:0];
  assign \u_spi_host.u_spi_host_reg.u_wdata.wr_en_data_arb.wr_en  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_spi_host.u_spi_host_reg.u_wdata0_qe.clk_i  = clk_i;
  assign \u_spi_host.u_spi_host_reg.u_wdata0_qe.rst_ni  = rst_ni;
  assign \u_spi_host.u_spi_host_reg.wdata_flds_we  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_spi_host.u_spi_host_reg.wdata_qe  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.q_o ;
  assign \u_spi_host.u_spi_host_reg.wdata_wd  = \u_spi_host.u_spi_host_reg.reg_wdata [7:0];
  assign \u_spi_host.u_spi_host_reg.wdata_we  = \u_spi_host.u_spi_host_reg.u_wdata0_qe.d_i ;
  assign \u_uart.addr_o  = { \u_uart.u_bridge.addr_q [31:2], 2'h0 };
  assign \u_uart.be_o  = \u_uart.u_bridge.be_q ;
  assign \u_uart.cio_rx_i  = cio_rx_i;
  assign \u_uart.cio_tx_en_o  = 1'h1;
  assign \u_uart.cio_tx_o  = cio_tx_o;
  assign \u_uart.clk_i  = clk_i;
  assign \u_uart.core_tx  = cio_tx_o;
  assign \u_uart.err_i  = \xbar.u_s1n_6.tl_t_p [1];
  assign \u_uart.gnt_i  = \uart_host_adapter.gnt_o ;
  assign \u_uart.hw2reg  = { \u_uart.u_reg.u_intr_state_tx_watermark.d , 1'h1, \u_uart.u_reg.u_intr_state_rx_watermark.d , 1'h1, \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_tx_empty.d , 1'h1, \u_uart.u_reg.status_txfull_qs , \u_uart.u_reg.status_rxfull_qs , \u_uart.u_reg.status_txempty_qs , \u_uart.u_reg.status_txidle_qs , \u_uart.u_uart_core.uart_rx.idle_q , \u_uart.u_reg.status_rxempty_qs , \u_uart.u_bridge.rx_data_i , 10'h000, \u_uart.u_uart_core.tx_fifo_depth , 1'h0, \u_uart.u_uart_core.rx_fifo_depth , \u_uart.u_uart_core.rx_val_q  };
  assign \u_uart.rdata_i  = tl_uart_host_d2h[47:16];
  assign { \u_uart.reg2hw [131:95], \u_uart.reg2hw [93:68], \u_uart.reg2hw [66:0] } = { \u_uart.u_reg.u_intr_state_tx_empty.q , \u_uart.u_reg.u_intr_state_rx_parity_err.q , \u_uart.u_reg.u_intr_state_rx_timeout.q , \u_uart.u_reg.u_intr_state_rx_break_err.q , \u_uart.u_reg.u_intr_state_rx_frame_err.q , \u_uart.u_reg.u_intr_state_rx_overflow.q , \u_uart.u_reg.u_intr_state_tx_done.q , \u_uart.u_reg.u_intr_state_rx_watermark.q , \u_uart.u_reg.u_intr_state_tx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_empty.q , \u_uart.u_reg.u_intr_enable_rx_parity_err.q , \u_uart.u_reg.u_intr_enable_rx_timeout.q , \u_uart.u_reg.u_intr_enable_rx_break_err.q , \u_uart.u_reg.u_intr_enable_rx_frame_err.q , \u_uart.u_reg.u_intr_enable_rx_overflow.q , \u_uart.u_reg.u_intr_enable_tx_done.q , \u_uart.u_reg.u_intr_enable_rx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_watermark.q , \u_uart.u_reg.reg_wdata [8], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [7], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [6], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [5], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [4], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [3], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [2], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [1], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [0], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [0], \u_uart.u_reg.u_ctrl_nco.q , \u_uart.u_reg.u_ctrl_rxblvl.q , \u_uart.u_reg.u_ctrl_parity_odd.q , \u_uart.u_reg.u_ctrl_parity_en.q , \u_uart.u_reg.u_ctrl_llpbk.q , \u_uart.u_reg.u_ctrl_slpbk.q , \u_uart.u_reg.u_ctrl_nf.q , \u_uart.u_reg.u_ctrl_rx.q , \u_uart.u_reg.u_ctrl_tx.q , 2'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 8'h00, \u_uart.u_reg.rdata_re , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_txilvl.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_rxilvl.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_txrst.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_rxrst.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_ovrd_txval.q , \u_uart.u_reg.u_ovrd_txen.q , \u_uart.u_reg.u_timeout_ctrl_en.q , \u_uart.u_reg.u_timeout_ctrl_val.q  };
  assign \u_uart.req_o  = \u_uart.u_bridge.req_q ;
  assign \u_uart.rst_ni  = rst_ni;
  assign \u_uart.rx_data_o  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.rx_pop_i  = \u_uart.u_uart_core.rx_pop_i ;
  assign \u_uart.rx_valid_o  = \u_uart.u_bridge.rx_valid_i ;
  assign \u_uart.tl_i  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \u_uart.tl_o  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_bridge.addr_o  = { \u_uart.u_bridge.addr_q [31:2], 2'h0 };
  assign \u_uart.u_bridge.be_o  = \u_uart.u_bridge.be_q ;
  assign \u_uart.u_bridge.clk_i  = clk_i;
  assign \u_uart.u_bridge.err_i  = \xbar.u_s1n_6.tl_t_p [1];
  assign \u_uart.u_bridge.gnt_i  = \uart_host_adapter.gnt_o ;
  assign \u_uart.u_bridge.rdata_i  = tl_uart_host_d2h[47:16];
  assign \u_uart.u_bridge.req_o  = \u_uart.u_bridge.req_q ;
  assign \u_uart.u_bridge.rst_ni  = rst_ni;
  assign \u_uart.u_bridge.rx_pop_o  = \u_uart.u_uart_core.rx_pop_i ;
  assign \u_uart.u_bridge.valid_i  = \xbar.u_s1n_6.tl_t_p [65];
  assign \u_uart.u_bridge.wdata_o  = \u_uart.u_bridge.wdata_q ;
  assign \u_uart.u_bridge.we_o  = \u_uart.u_bridge.we_q ;
  assign \u_uart.u_reg.addr_hit  = \u_gpio.u_reg.addr_hit [12:0];
  assign \u_uart.u_reg.alert_test_flds_we  = \u_uart.reg2hw [94];
  assign \u_uart.u_reg.alert_test_qe  = \u_uart.reg2hw [94];
  assign \u_uart.u_reg.alert_test_wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.alert_test_we  = \u_uart.reg2hw [94];
  assign \u_uart.u_reg.clk_i  = clk_i;
  assign \u_uart.u_reg.ctrl_llpbk_qs  = \u_uart.u_reg.u_ctrl_llpbk.q ;
  assign \u_uart.u_reg.ctrl_llpbk_wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.ctrl_nco_qs  = \u_uart.u_reg.u_ctrl_nco.q ;
  assign \u_uart.u_reg.ctrl_nco_wd  = \u_uart.u_reg.reg_wdata [31:16];
  assign \u_uart.u_reg.ctrl_nf_qs  = \u_uart.u_reg.u_ctrl_nf.q ;
  assign \u_uart.u_reg.ctrl_nf_wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.ctrl_parity_en_qs  = \u_uart.u_reg.u_ctrl_parity_en.q ;
  assign \u_uart.u_reg.ctrl_parity_en_wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.ctrl_parity_odd_qs  = \u_uart.u_reg.u_ctrl_parity_odd.q ;
  assign \u_uart.u_reg.ctrl_parity_odd_wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.ctrl_rx_qs  = \u_uart.u_reg.u_ctrl_rx.q ;
  assign \u_uart.u_reg.ctrl_rx_wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.ctrl_rxblvl_qs  = \u_uart.u_reg.u_ctrl_rxblvl.q ;
  assign \u_uart.u_reg.ctrl_rxblvl_wd  = \u_uart.u_reg.reg_wdata [9:8];
  assign \u_uart.u_reg.ctrl_slpbk_qs  = \u_uart.u_reg.u_ctrl_slpbk.q ;
  assign \u_uart.u_reg.ctrl_slpbk_wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.ctrl_tx_qs  = \u_uart.u_reg.u_ctrl_tx.q ;
  assign \u_uart.u_reg.ctrl_tx_wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.devmode_i  = 1'h1;
  assign \u_uart.u_reg.fifo_ctrl_flds_we  = { \u_uart.u_reg.u_fifo_ctrl0_qe.d_i , \u_uart.u_reg.u_fifo_ctrl0_qe.d_i , \u_uart.u_reg.u_fifo_ctrl0_qe.d_i , \u_uart.u_reg.u_fifo_ctrl0_qe.d_i  };
  assign \u_uart.u_reg.fifo_ctrl_qe  = \u_uart.u_reg.u_fifo_ctrl0_qe.q_o ;
  assign \u_uart.u_reg.fifo_ctrl_rxilvl_qs  = \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  assign \u_uart.u_reg.fifo_ctrl_rxilvl_wd  = \u_uart.u_reg.reg_wdata [4:2];
  assign \u_uart.u_reg.fifo_ctrl_rxrst_wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.fifo_ctrl_txilvl_qs  = \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  assign \u_uart.u_reg.fifo_ctrl_txilvl_wd  = \u_uart.u_reg.reg_wdata [7:5];
  assign \u_uart.u_reg.fifo_ctrl_txrst_wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.fifo_ctrl_we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.fifo_status_rxlvl_qs  = { 1'h0, \u_uart.u_uart_core.rx_fifo_depth  };
  assign \u_uart.u_reg.fifo_status_txlvl_qs  = { 2'h0, \u_uart.u_uart_core.tx_fifo_depth  };
  assign \u_uart.u_reg.hw2reg  = { \u_uart.u_reg.u_intr_state_tx_watermark.d , 1'h1, \u_uart.u_reg.u_intr_state_rx_watermark.d , 1'h1, \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_tx_empty.d , 1'h1, \u_uart.u_reg.status_txfull_qs , \u_uart.u_reg.status_rxfull_qs , \u_uart.u_reg.status_txempty_qs , \u_uart.u_reg.status_txidle_qs , \u_uart.u_uart_core.uart_rx.idle_q , \u_uart.u_reg.status_rxempty_qs , \u_uart.u_bridge.rx_data_i , 10'h000, \u_uart.u_uart_core.tx_fifo_depth , 1'h0, \u_uart.u_uart_core.rx_fifo_depth , \u_uart.u_uart_core.rx_val_q  };
  assign \u_uart.u_reg.intr_enable_rx_break_err_qs  = \u_uart.u_reg.u_intr_enable_rx_break_err.q ;
  assign \u_uart.u_reg.intr_enable_rx_break_err_wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.intr_enable_rx_frame_err_qs  = \u_uart.u_reg.u_intr_enable_rx_frame_err.q ;
  assign \u_uart.u_reg.intr_enable_rx_frame_err_wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.intr_enable_rx_overflow_qs  = \u_uart.u_reg.u_intr_enable_rx_overflow.q ;
  assign \u_uart.u_reg.intr_enable_rx_overflow_wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.intr_enable_rx_parity_err_qs  = \u_uart.u_reg.u_intr_enable_rx_parity_err.q ;
  assign \u_uart.u_reg.intr_enable_rx_parity_err_wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.intr_enable_rx_timeout_qs  = \u_uart.u_reg.u_intr_enable_rx_timeout.q ;
  assign \u_uart.u_reg.intr_enable_rx_timeout_wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.intr_enable_rx_watermark_qs  = \u_uart.u_reg.u_intr_enable_rx_watermark.q ;
  assign \u_uart.u_reg.intr_enable_rx_watermark_wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.intr_enable_tx_done_qs  = \u_uart.u_reg.u_intr_enable_tx_done.q ;
  assign \u_uart.u_reg.intr_enable_tx_done_wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.intr_enable_tx_empty_qs  = \u_uart.u_reg.u_intr_enable_tx_empty.q ;
  assign \u_uart.u_reg.intr_enable_tx_empty_wd  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.intr_enable_tx_watermark_qs  = \u_uart.u_reg.u_intr_enable_tx_watermark.q ;
  assign \u_uart.u_reg.intr_enable_tx_watermark_wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.intr_state_rx_break_err_qs  = \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \u_uart.u_reg.intr_state_rx_break_err_wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.intr_state_rx_frame_err_qs  = \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \u_uart.u_reg.intr_state_rx_frame_err_wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.intr_state_rx_overflow_qs  = \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \u_uart.u_reg.intr_state_rx_overflow_wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.intr_state_rx_parity_err_qs  = \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \u_uart.u_reg.intr_state_rx_parity_err_wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.intr_state_rx_timeout_qs  = \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \u_uart.u_reg.intr_state_rx_timeout_wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.intr_state_rx_watermark_qs  = \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  assign \u_uart.u_reg.intr_state_tx_done_qs  = \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \u_uart.u_reg.intr_state_tx_done_wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.intr_state_tx_empty_qs  = \u_uart.u_reg.u_intr_state_tx_empty.q ;
  assign \u_uart.u_reg.intr_state_tx_watermark_qs  = \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  assign \u_uart.u_reg.intr_state_we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.intr_test_flds_we  = { \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i  };
  assign \u_uart.u_reg.intr_test_qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.intr_test_rx_break_err_wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.intr_test_rx_frame_err_wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.intr_test_rx_overflow_wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.intr_test_rx_parity_err_wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.intr_test_rx_timeout_wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.intr_test_rx_watermark_wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.intr_test_tx_done_wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.intr_test_tx_empty_wd  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.intr_test_tx_watermark_wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.intr_test_we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.ovrd_txen_qs  = \u_uart.u_reg.u_ovrd_txen.q ;
  assign \u_uart.u_reg.ovrd_txen_wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.ovrd_txval_qs  = \u_uart.u_reg.u_ovrd_txval.q ;
  assign \u_uart.u_reg.ovrd_txval_wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.rdata_qs  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_reg.reg2hw  = { \u_uart.u_reg.u_intr_state_tx_empty.q , \u_uart.u_reg.u_intr_state_rx_parity_err.q , \u_uart.u_reg.u_intr_state_rx_timeout.q , \u_uart.u_reg.u_intr_state_rx_break_err.q , \u_uart.u_reg.u_intr_state_rx_frame_err.q , \u_uart.u_reg.u_intr_state_rx_overflow.q , \u_uart.u_reg.u_intr_state_tx_done.q , \u_uart.u_reg.u_intr_state_rx_watermark.q , \u_uart.u_reg.u_intr_state_tx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_empty.q , \u_uart.u_reg.u_intr_enable_rx_parity_err.q , \u_uart.u_reg.u_intr_enable_rx_timeout.q , \u_uart.u_reg.u_intr_enable_rx_break_err.q , \u_uart.u_reg.u_intr_enable_rx_frame_err.q , \u_uart.u_reg.u_intr_enable_rx_overflow.q , \u_uart.u_reg.u_intr_enable_tx_done.q , \u_uart.u_reg.u_intr_enable_rx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_watermark.q , \u_uart.u_reg.reg_wdata [8], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [7], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [6], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [5], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [4], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [3], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [2], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [1], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [0], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [0], \u_uart.reg2hw [94], \u_uart.u_reg.u_ctrl_nco.q , \u_uart.u_reg.u_ctrl_rxblvl.q , \u_uart.u_reg.u_ctrl_parity_odd.q , \u_uart.u_reg.u_ctrl_parity_en.q , \u_uart.u_reg.u_ctrl_llpbk.q , \u_uart.u_reg.u_ctrl_slpbk.q , \u_uart.u_reg.u_ctrl_nf.q , \u_uart.u_reg.u_ctrl_rx.q , \u_uart.u_reg.u_ctrl_tx.q , 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 8'h00, \u_uart.u_reg.rdata_re , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_txilvl.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_rxilvl.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_txrst.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_rxrst.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_ovrd_txval.q , \u_uart.u_reg.u_ovrd_txen.q , \u_uart.u_reg.u_timeout_ctrl_en.q , \u_uart.u_reg.u_timeout_ctrl_val.q  };
  assign \u_uart.u_reg.reg_addr  = { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_uart.u_reg.reg_be  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_uart.u_reg.reg_busy  = 1'h0;
  assign \u_uart.u_reg.reg_rdata  = \u_uart.u_reg.u_reg_if.rdata_i ;
  assign \u_uart.u_reg.reg_rdata_next  = \u_uart.u_reg.u_reg_if.rdata_i ;
  assign \u_uart.u_reg.rst_ni  = rst_ni;
  assign \u_uart.u_reg.shadow_busy  = 1'h0;
  assign \u_uart.u_reg.status_re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.status_rxidle_qs  = \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \u_uart.u_reg.timeout_ctrl_en_qs  = \u_uart.u_reg.u_timeout_ctrl_en.q ;
  assign \u_uart.u_reg.timeout_ctrl_en_wd  = \u_uart.u_reg.reg_wdata [31];
  assign \u_uart.u_reg.timeout_ctrl_val_qs  = \u_uart.u_reg.u_timeout_ctrl_val.q ;
  assign \u_uart.u_reg.timeout_ctrl_val_wd  = \u_uart.u_reg.reg_wdata [23:0];
  assign \u_uart.u_reg.tl_i  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \u_uart.u_reg.tl_o  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.tl_o_pre  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.tl_reg_d2h  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.tl_reg_h2d  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \u_uart.u_reg.u_alert_test.d  = 1'h0;
  assign \u_uart.u_reg.u_alert_test.ds  = 1'h0;
  assign \u_uart.u_reg.u_alert_test.q  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_alert_test.qe  = \u_uart.reg2hw [94];
  assign \u_uart.u_reg.u_alert_test.qre  = 1'h0;
  assign \u_uart.u_reg.u_alert_test.qs  = 1'h0;
  assign \u_uart.u_reg.u_alert_test.re  = 1'h0;
  assign \u_uart.u_reg.u_alert_test.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_alert_test.we  = \u_uart.reg2hw [94];
  assign \u_uart.u_reg.u_ctrl_llpbk.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_llpbk.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_llpbk.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_llpbk.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_llpbk.qs  = \u_uart.u_reg.u_ctrl_llpbk.q ;
  assign \u_uart.u_reg.u_ctrl_llpbk.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_llpbk.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_ctrl_llpbk.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_data  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_llpbk.q ;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_llpbk.q ;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_ctrl_llpbk.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nco.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_nco.d  = 16'h0000;
  assign \u_uart.u_reg.u_ctrl_nco.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_nco.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nco.qs  = \u_uart.u_reg.u_ctrl_nco.q ;
  assign \u_uart.u_reg.u_ctrl_nco.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_nco.wd  = \u_uart.u_reg.reg_wdata [31:16];
  assign \u_uart.u_reg.u_ctrl_nco.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nco.wr_data  = \u_uart.u_reg.reg_wdata [31:16];
  assign \u_uart.u_reg.u_ctrl_nco.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.d  = 16'h0000;
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_nco.q ;
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_nco.q ;
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [31:16];
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [31:16];
  assign \u_uart.u_reg.u_ctrl_nco.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nf.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_nf.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_nf.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_nf.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nf.qs  = \u_uart.u_reg.u_ctrl_nf.q ;
  assign \u_uart.u_reg.u_ctrl_nf.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_nf.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_ctrl_nf.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nf.wr_data  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_ctrl_nf.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_nf.q ;
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_nf.q ;
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_ctrl_nf.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_en.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_parity_en.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_en.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_en.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_en.qs  = \u_uart.u_reg.u_ctrl_parity_en.q ;
  assign \u_uart.u_reg.u_ctrl_parity_en.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_parity_en.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_ctrl_parity_en.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_data  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_parity_en.q ;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_parity_en.q ;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_ctrl_parity_en.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_parity_odd.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_odd.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_odd.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.qs  = \u_uart.u_reg.u_ctrl_parity_odd.q ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_ctrl_parity_odd.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_data  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_parity_odd.q ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_parity_odd.q ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_ctrl_parity_odd.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rx.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_rx.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_rx.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_rx.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rx.qs  = \u_uart.u_reg.u_ctrl_rx.q ;
  assign \u_uart.u_reg.u_ctrl_rx.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_rx.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ctrl_rx.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rx.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ctrl_rx.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_rx.q ;
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_rx.q ;
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ctrl_rx.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_rxblvl.d  = 2'h0;
  assign \u_uart.u_reg.u_ctrl_rxblvl.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_rxblvl.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.qs  = \u_uart.u_reg.u_ctrl_rxblvl.q ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wd  = \u_uart.u_reg.reg_wdata [9:8];
  assign \u_uart.u_reg.u_ctrl_rxblvl.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_data  = \u_uart.u_reg.reg_wdata [9:8];
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.d  = 2'h0;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_rxblvl.q ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_rxblvl.q ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [9:8];
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [9:8];
  assign \u_uart.u_reg.u_ctrl_rxblvl.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_slpbk.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_slpbk.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_slpbk.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_slpbk.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_slpbk.qs  = \u_uart.u_reg.u_ctrl_slpbk.q ;
  assign \u_uart.u_reg.u_ctrl_slpbk.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_slpbk.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_ctrl_slpbk.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_data  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_slpbk.q ;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_slpbk.q ;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_ctrl_slpbk.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_tx.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ctrl_tx.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_tx.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_tx.qe  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_tx.qs  = \u_uart.u_reg.u_ctrl_tx.q ;
  assign \u_uart.u_reg.u_ctrl_tx.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ctrl_tx.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ctrl_tx.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_tx.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ctrl_tx.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ctrl_tx.q ;
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.q  = \u_uart.u_reg.u_ctrl_tx.q ;
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.we  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ctrl_tx.wr_en_data_arb.wr_en  = \u_uart.u_reg.ctrl_we ;
  assign \u_uart.u_reg.u_fifo_ctrl0_qe.clk_i  = clk_i;
  assign \u_uart.u_reg.u_fifo_ctrl0_qe.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.clk_i  = clk_i;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.d  = 3'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.qe  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.qs  = \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wd  = \u_uart.u_reg.reg_wdata [4:2];
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_data  = \u_uart.u_reg.reg_wdata [4:2];
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.d  = 3'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.q  = \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [4:2];
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [4:2];
  assign \u_uart.u_reg.u_fifo_ctrl_rxilvl.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.clk_i  = clk_i;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.d  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.qe  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.qs  = \u_uart.u_reg.u_fifo_ctrl_rxrst.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_fifo_ctrl_rxrst.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.q  = \u_uart.u_reg.u_fifo_ctrl_rxrst.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_fifo_ctrl_rxrst.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.clk_i  = clk_i;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.d  = 3'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.qe  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.qs  = \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wd  = \u_uart.u_reg.reg_wdata [7:5];
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_data  = \u_uart.u_reg.reg_wdata [7:5];
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.d  = 3'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.q  = \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [7:5];
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [7:5];
  assign \u_uart.u_reg.u_fifo_ctrl_txilvl.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.clk_i  = clk_i;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.d  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.qe  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.qs  = \u_uart.u_reg.u_fifo_ctrl_txrst.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_fifo_ctrl_txrst.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.q  = \u_uart.u_reg.u_fifo_ctrl_txrst.q ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.we  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_fifo_ctrl_txrst.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_fifo_ctrl0_qe.d_i ;
  assign \u_uart.u_reg.u_fifo_status_rxlvl.d  = { 1'h0, \u_uart.u_uart_core.rx_fifo_depth  };
  assign \u_uart.u_reg.u_fifo_status_rxlvl.ds  = { 1'h0, \u_uart.u_uart_core.rx_fifo_depth  };
  assign \u_uart.u_reg.u_fifo_status_rxlvl.q  = 8'h00;
  assign \u_uart.u_reg.u_fifo_status_rxlvl.qe  = 1'h0;
  assign \u_uart.u_reg.u_fifo_status_rxlvl.qs  = { 1'h0, \u_uart.u_uart_core.rx_fifo_depth  };
  assign \u_uart.u_reg.u_fifo_status_rxlvl.wd  = 8'h00;
  assign \u_uart.u_reg.u_fifo_status_rxlvl.we  = 1'h0;
  assign \u_uart.u_reg.u_fifo_status_txlvl.d  = { 2'h0, \u_uart.u_uart_core.tx_fifo_depth  };
  assign \u_uart.u_reg.u_fifo_status_txlvl.ds  = { 2'h0, \u_uart.u_uart_core.tx_fifo_depth  };
  assign \u_uart.u_reg.u_fifo_status_txlvl.q  = 8'h00;
  assign \u_uart.u_reg.u_fifo_status_txlvl.qe  = 1'h0;
  assign \u_uart.u_reg.u_fifo_status_txlvl.qs  = { 2'h0, \u_uart.u_uart_core.tx_fifo_depth  };
  assign \u_uart.u_reg.u_fifo_status_txlvl.wd  = 8'h00;
  assign \u_uart.u_reg.u_fifo_status_txlvl.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.qs  = \u_uart.u_reg.u_intr_enable_rx_break_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_data  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_rx_break_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_rx_break_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_enable_rx_break_err.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.qs  = \u_uart.u_reg.u_intr_enable_rx_frame_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_data  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_rx_frame_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_rx_frame_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_enable_rx_frame_err.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.qs  = \u_uart.u_reg.u_intr_enable_rx_overflow.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_data  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_rx_overflow.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_rx_overflow.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_enable_rx_overflow.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.qs  = \u_uart.u_reg.u_intr_enable_rx_parity_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_data  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_rx_parity_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_rx_parity_err.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_enable_rx_parity_err.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.qs  = \u_uart.u_reg.u_intr_enable_rx_timeout.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_data  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_rx_timeout.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_rx_timeout.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_enable_rx_timeout.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.qs  = \u_uart.u_reg.u_intr_enable_rx_watermark.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_rx_watermark.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_rx_watermark.q ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_intr_enable_rx_watermark.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_tx_done.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_done.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_done.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.qs  = \u_uart.u_reg.u_intr_enable_tx_done.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_enable_tx_done.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_data  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_tx_done.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_tx_done.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_enable_tx_done.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.qs  = \u_uart.u_reg.u_intr_enable_tx_empty.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wd  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.u_intr_enable_tx_empty.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_data  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_tx_empty.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_tx_empty.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.u_intr_enable_tx_empty.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.qe  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.qs  = \u_uart.u_reg.u_intr_enable_tx_watermark.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_intr_enable_tx_watermark.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_enable_tx_watermark.q ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.we  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_intr_enable_tx_watermark.wr_en_data_arb.wr_en  = \u_uart.u_reg.intr_enable_we ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.d  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.de  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.qs  = \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_state_rx_break_err.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en  = \u_uart.u_reg.u_intr_state_rx_break_err.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_data ;
  assign \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_intr_state_rx_break_err.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.d  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.de  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.qs  = \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en  = \u_uart.u_reg.u_intr_state_rx_frame_err.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_data ;
  assign \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_intr_state_rx_frame_err.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.d  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.de  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.qs  = \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_state_rx_overflow.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en  = \u_uart.u_reg.u_intr_state_rx_overflow.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_data ;
  assign \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_intr_state_rx_overflow.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.d  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.de  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.qs  = \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en  = \u_uart.u_reg.u_intr_state_rx_parity_err.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_data ;
  assign \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_intr_state_rx_parity_err.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.d  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.de  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.qs  = \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_state_rx_timeout.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en  = \u_uart.u_reg.u_intr_state_rx_timeout.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_data ;
  assign \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_intr_state_rx_timeout.qe ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.de  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.ds  = \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.qe  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.qs  = \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_data  = \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.de  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.gen_ro.unused_q  = \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.gen_ro.unused_wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.gen_ro.unused_we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_rx_watermark.wr_en_data_arb.wr_en  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_done.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_tx_done.d  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d ;
  assign \u_uart.u_reg.u_intr_state_tx_done.de  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de ;
  assign \u_uart.u_reg.u_intr_state_tx_done.qs  = \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \u_uart.u_reg.u_intr_state_tx_done.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_tx_done.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_state_tx_done.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en  = \u_uart.u_reg.u_intr_state_tx_done.qe ;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.we  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.we ;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_tx_done.wr_data ;
  assign \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_intr_state_tx_done.qe ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_tx_empty.de  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_empty.ds  = \u_uart.u_reg.u_intr_state_tx_empty.d ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.qe  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_empty.qs  = \u_uart.u_reg.u_intr_state_tx_empty.q ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_empty.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_data  = \u_uart.u_reg.u_intr_state_tx_empty.d ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_tx_empty.d ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.de  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.gen_ro.unused_q  = \u_uart.u_reg.u_intr_state_tx_empty.q ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.gen_ro.unused_wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.gen_ro.unused_we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_tx_empty.q ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_tx_empty.d ;
  assign \u_uart.u_reg.u_intr_state_tx_empty.wr_en_data_arb.wr_en  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.clk_i  = clk_i;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.de  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.ds  = \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.qe  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.qs  = \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_data  = \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.d  = \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.de  = 1'h1;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.gen_ro.unused_q  = \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.gen_ro.unused_wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.gen_ro.unused_we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.q  = \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.wd  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.we  = 1'h0;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.wr_data  = \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  assign \u_uart.u_reg.u_intr_state_tx_watermark.wr_en_data_arb.wr_en  = 1'h1;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.q  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_test_rx_break_err.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_break_err.wd  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_reg.u_intr_test_rx_break_err.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.q  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.wd  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_reg.u_intr_test_rx_frame_err.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.q  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_test_rx_overflow.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_overflow.wd  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_reg.u_intr_test_rx_overflow.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.q  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.wd  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_reg.u_intr_test_rx_parity_err.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.q  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_test_rx_timeout.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_timeout.wd  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_reg.u_intr_test_rx_timeout.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.q  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_intr_test_rx_watermark.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_rx_watermark.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_intr_test_rx_watermark.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_tx_done.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_done.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_done.q  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_test_tx_done.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_tx_done.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_done.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_done.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_done.wd  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_reg.u_intr_test_tx_done.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_tx_empty.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_empty.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_empty.q  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.u_intr_test_tx_empty.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_tx_empty.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_empty.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_empty.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_empty.wd  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_reg.u_intr_test_tx_empty.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.d  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.ds  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.q  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_intr_test_tx_watermark.qe  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.qre  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.qs  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.re  = 1'h0;
  assign \u_uart.u_reg.u_intr_test_tx_watermark.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_intr_test_tx_watermark.we  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_reg.u_ovrd_txen.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ovrd_txen.d  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txen.de  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txen.qe  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txen.qs  = \u_uart.u_reg.u_ovrd_txen.q ;
  assign \u_uart.u_reg.u_ovrd_txen.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ovrd_txen.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ovrd_txen.we  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txen.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ovrd_txen.wr_en  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ovrd_txen.q ;
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.q  = \u_uart.u_reg.u_ovrd_txen.q ;
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.we  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_reg.u_ovrd_txen.wr_en_data_arb.wr_en  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txval.clk_i  = clk_i;
  assign \u_uart.u_reg.u_ovrd_txval.d  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txval.de  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txval.qe  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txval.qs  = \u_uart.u_reg.u_ovrd_txval.q ;
  assign \u_uart.u_reg.u_ovrd_txval.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_ovrd_txval.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ovrd_txval.we  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txval.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ovrd_txval.wr_en  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_ovrd_txval.q ;
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.q  = \u_uart.u_reg.u_ovrd_txval.q ;
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.we  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_reg.u_ovrd_txval.wr_en_data_arb.wr_en  = \u_uart.u_reg.ovrd_we ;
  assign \u_uart.u_reg.u_rdata.d  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_reg.u_rdata.ds  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_reg.u_rdata.q  = 8'h00;
  assign \u_uart.u_reg.u_rdata.qe  = 1'h0;
  assign \u_uart.u_reg.u_rdata.qre  = \u_uart.u_reg.rdata_re ;
  assign \u_uart.u_reg.u_rdata.qs  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_reg.u_rdata.re  = \u_uart.u_reg.rdata_re ;
  assign \u_uart.u_reg.u_rdata.wd  = 8'h00;
  assign \u_uart.u_reg.u_rdata.we  = 1'h0;
  assign \u_uart.u_reg.u_reg_if.addr_align_err  = 1'h0;
  assign \u_uart.u_reg.u_reg_if.addr_o  = { \u_uart.u_bridge.addr_q [5:2], 2'h0 };
  assign \u_uart.u_reg.u_reg_if.be_o  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \u_uart.u_reg.u_reg_if.busy_i  = 1'h0;
  assign \u_uart.u_reg.u_reg_if.clk_i  = clk_i;
  assign \u_uart.u_reg.u_reg_if.d_ack  = \u_uart.u_reg.u_reg_if.outstanding_q ;
  assign \u_uart.u_reg.u_reg_if.en_ifetch_i  = 4'h9;
  assign \u_uart.u_reg.u_reg_if.err_internal  = 1'h0;
  assign \u_uart.u_reg.u_reg_if.error  = \u_uart.u_reg.u_reg_if.error_q ;
  assign \u_uart.u_reg.u_reg_if.error_i  = \u_uart.u_reg.reg_error ;
  assign \u_uart.u_reg.u_reg_if.intg_error  = 1'h0;
  assign \u_uart.u_reg.u_reg_if.intg_error_o  = 1'h0;
  assign \u_uart.u_reg.u_reg_if.rd_req  = \u_uart.u_reg.reg_re ;
  assign \u_uart.u_reg.u_reg_if.rdata  = \u_uart.u_reg.u_reg_if.rdata_q ;
  assign \u_uart.u_reg.u_reg_if.re_o  = \u_uart.u_reg.reg_re ;
  assign \u_uart.u_reg.u_reg_if.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_reg_if.tl_i  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \u_uart.u_reg.u_reg_if.tl_o  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.u_reg_if.tl_o_pre  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.u_reg_if.u_err.clk_i  = clk_i;
  assign \u_uart.u_reg.u_reg_if.u_err.mask  = 4'h1;
  assign \u_uart.u_reg.u_reg_if.u_err.op_full  = \u_gpio.u_reg.u_reg_if.u_err.op_full ;
  assign \u_uart.u_reg.u_reg_if.u_err.op_get  = \u_gpio.u_reg.u_reg_if.u_err.op_get ;
  assign \u_uart.u_reg.u_reg_if.u_err.op_partial  = \u_gpio.u_reg.u_reg_if.u_err.op_partial ;
  assign \u_uart.u_reg.u_reg_if.u_err.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_reg_if.u_err.tl_i  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \u_uart.u_reg.u_reg_if.u_rsp_intg_gen.tl_i  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.u_reg_if.u_rsp_intg_gen.tl_o  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.u_reg_if.wdata_o  = \u_uart.u_reg.reg_wdata ;
  assign \u_uart.u_reg.u_reg_if.we_o  = \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.u_reg_if.wr_req  = \u_uart.u_reg.reg_we ;
  assign \u_uart.u_reg.u_rsp_intg_gen.tl_i  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.u_rsp_intg_gen.tl_o  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \u_uart.u_reg.u_status_rxempty.d  = \u_uart.u_reg.status_rxempty_qs ;
  assign \u_uart.u_reg.u_status_rxempty.ds  = \u_uart.u_reg.status_rxempty_qs ;
  assign \u_uart.u_reg.u_status_rxempty.q  = 1'h0;
  assign \u_uart.u_reg.u_status_rxempty.qe  = 1'h0;
  assign \u_uart.u_reg.u_status_rxempty.qre  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_rxempty.qs  = \u_uart.u_reg.status_rxempty_qs ;
  assign \u_uart.u_reg.u_status_rxempty.re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_rxempty.wd  = 1'h0;
  assign \u_uart.u_reg.u_status_rxempty.we  = 1'h0;
  assign \u_uart.u_reg.u_status_rxfull.d  = \u_uart.u_reg.status_rxfull_qs ;
  assign \u_uart.u_reg.u_status_rxfull.ds  = \u_uart.u_reg.status_rxfull_qs ;
  assign \u_uart.u_reg.u_status_rxfull.q  = 1'h0;
  assign \u_uart.u_reg.u_status_rxfull.qe  = 1'h0;
  assign \u_uart.u_reg.u_status_rxfull.qre  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_rxfull.qs  = \u_uart.u_reg.status_rxfull_qs ;
  assign \u_uart.u_reg.u_status_rxfull.re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_rxfull.wd  = 1'h0;
  assign \u_uart.u_reg.u_status_rxfull.we  = 1'h0;
  assign \u_uart.u_reg.u_status_rxidle.d  = \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \u_uart.u_reg.u_status_rxidle.ds  = \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \u_uart.u_reg.u_status_rxidle.q  = 1'h0;
  assign \u_uart.u_reg.u_status_rxidle.qe  = 1'h0;
  assign \u_uart.u_reg.u_status_rxidle.qre  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_rxidle.qs  = \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \u_uart.u_reg.u_status_rxidle.re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_rxidle.wd  = 1'h0;
  assign \u_uart.u_reg.u_status_rxidle.we  = 1'h0;
  assign \u_uart.u_reg.u_status_txempty.d  = \u_uart.u_reg.status_txempty_qs ;
  assign \u_uart.u_reg.u_status_txempty.ds  = \u_uart.u_reg.status_txempty_qs ;
  assign \u_uart.u_reg.u_status_txempty.q  = 1'h0;
  assign \u_uart.u_reg.u_status_txempty.qe  = 1'h0;
  assign \u_uart.u_reg.u_status_txempty.qre  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_txempty.qs  = \u_uart.u_reg.status_txempty_qs ;
  assign \u_uart.u_reg.u_status_txempty.re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_txempty.wd  = 1'h0;
  assign \u_uart.u_reg.u_status_txempty.we  = 1'h0;
  assign \u_uart.u_reg.u_status_txfull.d  = \u_uart.u_reg.status_txfull_qs ;
  assign \u_uart.u_reg.u_status_txfull.ds  = \u_uart.u_reg.status_txfull_qs ;
  assign \u_uart.u_reg.u_status_txfull.q  = 1'h0;
  assign \u_uart.u_reg.u_status_txfull.qe  = 1'h0;
  assign \u_uart.u_reg.u_status_txfull.qre  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_txfull.qs  = \u_uart.u_reg.status_txfull_qs ;
  assign \u_uart.u_reg.u_status_txfull.re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_txfull.wd  = 1'h0;
  assign \u_uart.u_reg.u_status_txfull.we  = 1'h0;
  assign \u_uart.u_reg.u_status_txidle.d  = \u_uart.u_reg.status_txidle_qs ;
  assign \u_uart.u_reg.u_status_txidle.ds  = \u_uart.u_reg.status_txidle_qs ;
  assign \u_uart.u_reg.u_status_txidle.q  = 1'h0;
  assign \u_uart.u_reg.u_status_txidle.qe  = 1'h0;
  assign \u_uart.u_reg.u_status_txidle.qre  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_txidle.qs  = \u_uart.u_reg.status_txidle_qs ;
  assign \u_uart.u_reg.u_status_txidle.re  = \u_uart.reg2hw [67];
  assign \u_uart.u_reg.u_status_txidle.wd  = 1'h0;
  assign \u_uart.u_reg.u_status_txidle.we  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_en.clk_i  = clk_i;
  assign \u_uart.u_reg.u_timeout_ctrl_en.d  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_en.de  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_en.qe  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.qs  = \u_uart.u_reg.u_timeout_ctrl_en.q ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wd  = \u_uart.u_reg.reg_wdata [31];
  assign \u_uart.u_reg.u_timeout_ctrl_en.we  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_data  = \u_uart.u_reg.reg_wdata [31];
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.d  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_timeout_ctrl_en.q ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.q  = \u_uart.u_reg.u_timeout_ctrl_en.q ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [31];
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.we  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [31];
  assign \u_uart.u_reg.u_timeout_ctrl_en.wr_en_data_arb.wr_en  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.clk_i  = clk_i;
  assign \u_uart.u_reg.u_timeout_ctrl_val.d  = 24'h000000;
  assign \u_uart.u_reg.u_timeout_ctrl_val.de  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_val.qe  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.qs  = \u_uart.u_reg.u_timeout_ctrl_val.q ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wd  = \u_uart.u_reg.reg_wdata [23:0];
  assign \u_uart.u_reg.u_timeout_ctrl_val.we  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_data  = \u_uart.u_reg.reg_wdata [23:0];
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.d  = 24'h000000;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_timeout_ctrl_val.q ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.q  = \u_uart.u_reg.u_timeout_ctrl_val.q ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [23:0];
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.we  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [23:0];
  assign \u_uart.u_reg.u_timeout_ctrl_val.wr_en_data_arb.wr_en  = \u_uart.u_reg.timeout_ctrl_we ;
  assign \u_uart.u_reg.u_val.d  = \u_uart.u_uart_core.rx_val_q ;
  assign \u_uart.u_reg.u_val.ds  = \u_uart.u_uart_core.rx_val_q ;
  assign \u_uart.u_reg.u_val.q  = 16'h0000;
  assign \u_uart.u_reg.u_val.qe  = 1'h0;
  assign \u_uart.u_reg.u_val.qs  = \u_uart.u_uart_core.rx_val_q ;
  assign \u_uart.u_reg.u_val.wd  = 16'h0000;
  assign \u_uart.u_reg.u_val.we  = 1'h0;
  assign \u_uart.u_reg.u_wdata.clk_i  = clk_i;
  assign \u_uart.u_reg.u_wdata.d  = 8'h00;
  assign \u_uart.u_reg.u_wdata.de  = 1'h0;
  assign \u_uart.u_reg.u_wdata.qe  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_reg.u_wdata.qs  = \u_uart.u_reg.u_wdata.q ;
  assign \u_uart.u_reg.u_wdata.rst_ni  = rst_ni;
  assign \u_uart.u_reg.u_wdata.wd  = \u_uart.u_reg.reg_wdata [7:0];
  assign \u_uart.u_reg.u_wdata.we  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_reg.u_wdata.wr_data  = \u_uart.u_reg.reg_wdata [7:0];
  assign \u_uart.u_reg.u_wdata.wr_en  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.d  = 8'h00;
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.de  = 1'h0;
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.gen_w.unused_q  = \u_uart.u_reg.u_wdata.q ;
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.q  = \u_uart.u_reg.u_wdata.q ;
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.wd  = \u_uart.u_reg.reg_wdata [7:0];
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.we  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.wr_data  = \u_uart.u_reg.reg_wdata [7:0];
  assign \u_uart.u_reg.u_wdata.wr_en_data_arb.wr_en  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_reg.u_wdata0_qe.clk_i  = clk_i;
  assign \u_uart.u_reg.u_wdata0_qe.rst_ni  = rst_ni;
  assign \u_uart.u_reg.val_qs  = \u_uart.u_uart_core.rx_val_q ;
  assign \u_uart.u_reg.wdata_flds_we  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_reg.wdata_qe  = \u_uart.u_reg.u_wdata0_qe.q_o ;
  assign \u_uart.u_reg.wdata_wd  = \u_uart.u_reg.reg_wdata [7:0];
  assign \u_uart.u_reg.wdata_we  = \u_uart.u_reg.u_wdata0_qe.d_i ;
  assign \u_uart.u_uart_core.clk_i  = clk_i;
  assign \u_uart.u_uart_core.event_rx_break_err  = \u_uart.u_uart_core.intr_hw_rx_break_err.event_intr_i ;
  assign \u_uart.u_uart_core.event_rx_overflow  = \u_uart.u_uart_core.intr_hw_rx_overflow.event_intr_i ;
  assign \u_uart.u_uart_core.event_rx_watermark  = \u_uart.u_uart_core.intr_hw_rx_watermark.event_intr_i ;
  assign \u_uart.u_uart_core.event_tx_done  = \u_uart.u_uart_core.intr_hw_tx_done.event_intr_i ;
  assign \u_uart.u_uart_core.event_tx_empty  = \u_uart.u_uart_core.intr_hw_tx_empty.event_intr_i ;
  assign \u_uart.u_uart_core.event_tx_watermark  = \u_uart.u_uart_core.intr_hw_tx_watermark.event_intr_i ;
  assign \u_uart.u_uart_core.hw2reg  = { \u_uart.u_reg.u_intr_state_tx_watermark.d , 1'h1, \u_uart.u_reg.u_intr_state_rx_watermark.d , 1'h1, \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d , \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de , \u_uart.u_reg.u_intr_state_tx_empty.d , 1'h1, \u_uart.u_reg.status_txfull_qs , \u_uart.u_reg.status_rxfull_qs , \u_uart.u_reg.status_txempty_qs , \u_uart.u_reg.status_txidle_qs , \u_uart.u_uart_core.uart_rx.idle_q , \u_uart.u_reg.status_rxempty_qs , \u_uart.u_bridge.rx_data_i , 10'h000, \u_uart.u_uart_core.tx_fifo_depth , 1'h0, \u_uart.u_uart_core.rx_fifo_depth , \u_uart.u_uart_core.rx_val_q  };
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.g_intr_event.new_event  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.d ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.hw2reg_intr_state_de_o  = \u_uart.u_reg.u_intr_state_rx_break_err.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_rx_break_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [5];
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_rx_break_err.status  = \u_uart.u_reg.u_intr_state_rx_break_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.event_intr_i  = \u_uart.u_uart_core.event_rx_frame_err ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.g_intr_event.new_event  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.d ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.hw2reg_intr_state_de_o  = \u_uart.u_reg.u_intr_state_rx_frame_err.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_rx_frame_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [4];
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_rx_frame_err.status  = \u_uart.u_reg.u_intr_state_rx_frame_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.g_intr_event.new_event  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.d ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.hw2reg_intr_state_de_o  = \u_uart.u_reg.u_intr_state_rx_overflow.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_rx_overflow.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [3];
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_rx_overflow.status  = \u_uart.u_reg.u_intr_state_rx_overflow.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.event_intr_i  = \u_uart.u_uart_core.event_rx_parity_err ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.g_intr_event.new_event  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.d ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.hw2reg_intr_state_de_o  = \u_uart.u_reg.u_intr_state_rx_parity_err.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_rx_parity_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [7];
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_rx_parity_err.status  = \u_uart.u_reg.u_intr_state_rx_parity_err.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.event_intr_i  = \u_uart.u_uart_core.event_rx_timeout ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.g_intr_event.new_event  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.d ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.hw2reg_intr_state_de_o  = \u_uart.u_reg.u_intr_state_rx_timeout.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_rx_timeout.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [6];
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_rx_timeout.status  = \u_uart.u_reg.u_intr_state_rx_timeout.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.g_intr_status.unused_reg2hw  = \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.hw2reg_intr_state_de_o  = 1'h1;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_rx_watermark.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_rx_watermark.q ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [1];
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_rx_watermark.status  = \u_uart.u_reg.u_intr_state_rx_watermark.d ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_tx_done.g_intr_event.new_event  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.d ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.hw2reg_intr_state_de_o  = \u_uart.u_reg.u_intr_state_tx_done.wr_en_data_arb.de ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_tx_done.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [2];
  assign \u_uart.u_uart_core.intr_hw_tx_done.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_tx_done.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_tx_done.status  = \u_uart.u_reg.u_intr_state_tx_done.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.g_intr_status.unused_reg2hw  = \u_uart.u_reg.u_intr_state_tx_empty.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_tx_empty.d ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.hw2reg_intr_state_de_o  = 1'h1;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_tx_empty.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_tx_empty.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [8];
  assign \u_uart.u_uart_core.intr_hw_tx_empty.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_tx_empty.status  = \u_uart.u_reg.u_intr_state_tx_empty.d ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.clk_i  = clk_i;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.g_intr_status.unused_reg2hw  = \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.hw2reg_intr_state_d_o  = \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.hw2reg_intr_state_de_o  = 1'h1;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_enable_q_i  = \u_uart.u_reg.u_intr_enable_tx_watermark.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_state_q_i  = \u_uart.u_reg.u_intr_state_tx_watermark.q ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_test_q_i  = \u_uart.u_reg.reg_wdata [0];
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.reg2hw_intr_test_qe_i  = \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i ;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.intr_hw_tx_watermark.status  = \u_uart.u_reg.u_intr_state_tx_watermark.d ;
  assign \u_uart.u_uart_core.line_loopback  = \u_uart.u_reg.u_ctrl_llpbk.q ;
  assign \u_uart.u_uart_core.ovrd_tx_en  = \u_uart.u_reg.u_ovrd_txen.q ;
  assign \u_uart.u_uart_core.ovrd_tx_val  = \u_uart.u_reg.u_ovrd_txval.q ;
  assign \u_uart.u_uart_core.reg2hw  = { \u_uart.u_reg.u_intr_state_tx_empty.q , \u_uart.u_reg.u_intr_state_rx_parity_err.q , \u_uart.u_reg.u_intr_state_rx_timeout.q , \u_uart.u_reg.u_intr_state_rx_break_err.q , \u_uart.u_reg.u_intr_state_rx_frame_err.q , \u_uart.u_reg.u_intr_state_rx_overflow.q , \u_uart.u_reg.u_intr_state_tx_done.q , \u_uart.u_reg.u_intr_state_rx_watermark.q , \u_uart.u_reg.u_intr_state_tx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_empty.q , \u_uart.u_reg.u_intr_enable_rx_parity_err.q , \u_uart.u_reg.u_intr_enable_rx_timeout.q , \u_uart.u_reg.u_intr_enable_rx_break_err.q , \u_uart.u_reg.u_intr_enable_rx_frame_err.q , \u_uart.u_reg.u_intr_enable_rx_overflow.q , \u_uart.u_reg.u_intr_enable_tx_done.q , \u_uart.u_reg.u_intr_enable_rx_watermark.q , \u_uart.u_reg.u_intr_enable_tx_watermark.q , \u_uart.u_reg.reg_wdata [8], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [7], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [6], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [5], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [4], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [3], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [2], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [1], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [0], \u_uart.u_uart_core.intr_hw_rx_break_err.reg2hw_intr_test_qe_i , \u_uart.u_reg.reg_wdata [0], \u_uart.reg2hw [94], \u_uart.u_reg.u_ctrl_nco.q , \u_uart.u_reg.u_ctrl_rxblvl.q , \u_uart.u_reg.u_ctrl_parity_odd.q , \u_uart.u_reg.u_ctrl_parity_en.q , \u_uart.u_reg.u_ctrl_llpbk.q , \u_uart.u_reg.u_ctrl_slpbk.q , \u_uart.u_reg.u_ctrl_nf.q , \u_uart.u_reg.u_ctrl_rx.q , \u_uart.u_reg.u_ctrl_tx.q , 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 1'h0, \u_uart.reg2hw [67], 8'h00, \u_uart.u_reg.rdata_re , \u_uart.u_reg.u_wdata.q , \u_uart.u_reg.u_wdata0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_txilvl.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_rxilvl.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_txrst.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_fifo_ctrl_rxrst.q , \u_uart.u_reg.u_fifo_ctrl0_qe.q_o , \u_uart.u_reg.u_ovrd_txval.q , \u_uart.u_reg.u_ovrd_txen.q , \u_uart.u_reg.u_timeout_ctrl_en.q , \u_uart.u_reg.u_timeout_ctrl_val.q  };
  assign \u_uart.u_uart_core.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.rx  = cio_rx_i;
  assign \u_uart.u_uart_core.rx_data_o  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_uart_core.rx_enable  = 1'h1;
  assign \u_uart.u_uart_core.rx_fifo_pop  = \u_uart.u_uart_core.u_uart_rxfifo.rready_i ;
  assign \u_uart.u_uart_core.rx_fifo_rvalid  = \u_uart.u_bridge.rx_valid_i ;
  assign \u_uart.u_uart_core.rx_in  = \u_uart.u_uart_core.uart_rx.rx ;
  assign \u_uart.u_uart_core.rx_sync  = \u_uart.u_uart_core.sync_rx.u_sync_2.q_o ;
  assign \u_uart.u_uart_core.rx_tick_baud  = \u_uart.u_uart_core.uart_rx.tick_baud_q ;
  assign \u_uart.u_uart_core.rx_uart_idle  = \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \u_uart.u_uart_core.rx_valid  = \u_uart.u_uart_core.uart_rx.rx_valid_q ;
  assign \u_uart.u_uart_core.rx_valid_o  = \u_uart.u_bridge.rx_valid_i ;
  assign \u_uart.u_uart_core.rxnf_enable  = \u_uart.u_reg.u_ctrl_nf.q ;
  assign \u_uart.u_uart_core.sync_rx.clk_i  = clk_i;
  assign \u_uart.u_uart_core.sync_rx.d_i  = cio_rx_i;
  assign \u_uart.u_uart_core.sync_rx.d_o  = cio_rx_i;
  assign \u_uart.u_uart_core.sync_rx.intq  = \u_uart.u_uart_core.sync_rx.u_sync_1.q_o ;
  assign \u_uart.u_uart_core.sync_rx.q_o  = \u_uart.u_uart_core.sync_rx.u_sync_2.q_o ;
  assign \u_uart.u_uart_core.sync_rx.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.sync_rx.u_sync_1.clk_i  = clk_i;
  assign \u_uart.u_uart_core.sync_rx.u_sync_1.d_i  = cio_rx_i;
  assign \u_uart.u_uart_core.sync_rx.u_sync_1.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.sync_rx.u_sync_2.clk_i  = clk_i;
  assign \u_uart.u_uart_core.sync_rx.u_sync_2.d_i  = \u_uart.u_uart_core.sync_rx.u_sync_1.q_o ;
  assign \u_uart.u_uart_core.sync_rx.u_sync_2.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.sync_rx.unused_sig  = 1'h1;
  assign \u_uart.u_uart_core.sys_loopback  = \u_uart.u_reg.u_ctrl_slpbk.q ;
  assign \u_uart.u_uart_core.tick_baud_x16  = \u_uart.u_uart_core.nco_sum_q [16];
  assign \u_uart.u_uart_core.tx  = cio_tx_o;
  assign \u_uart.u_uart_core.tx_enable  = \u_uart.u_reg.u_ctrl_tx.q ;
  assign \u_uart.u_uart_core.tx_fifo_rready  = \u_uart.u_uart_core.u_uart_txfifo.rready_i ;
  assign \u_uart.u_uart_core.tx_out  = \u_uart.u_uart_core.uart_tx.tx_q ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.clk_i  = clk_i;
  assign \u_uart.u_uart_core.u_uart_rxfifo.depth_o  = \u_uart.u_uart_core.rx_fifo_depth ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.err_o  = 1'h0;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_empty  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.empty ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_incr_rptr  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_incr_wptr  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_rptr  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0];
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.fifo_wptr  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0];
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.storage_rdata  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.rdata_int ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.clk_i  = clk_i;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.clr_i  = \u_uart.u_uart_core.u_uart_rxfifo.clr_i ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.depth_o  = \u_uart.u_uart_core.rx_fifo_depth ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.empty_o  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.empty ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.err_o  = 1'h0;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.full_o  = \u_uart.u_uart_core.u_uart_rxfifo.full_o ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_o  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5:0];
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [6];
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [5:0] = 6'h00;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_o  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5:0];
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb  = \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [6];
  assign \u_uart.u_uart_core.u_uart_rxfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [5:0] = 6'h00;
  assign \u_uart.u_uart_core.u_uart_rxfifo.rdata_o  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.u_uart_rxfifo.rvalid_o  = \u_uart.u_bridge.rx_valid_i ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.wdata_i  = \u_uart.u_uart_core.rx_fifo_data ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.wready_o  = \u_uart.u_uart_core.rx_fifo_wready ;
  assign \u_uart.u_uart_core.u_uart_rxfifo.wvalid_i  = \u_uart.u_uart_core.rx_fifo_wvalid ;
  assign \u_uart.u_uart_core.u_uart_txfifo.clk_i  = clk_i;
  assign \u_uart.u_uart_core.u_uart_txfifo.depth_o  = \u_uart.u_uart_core.tx_fifo_depth ;
  assign \u_uart.u_uart_core.u_uart_txfifo.err_o  = 1'h0;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_empty  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.empty ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_incr_rptr  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_rptr_i ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_incr_wptr  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.incr_wptr_i ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_rptr  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.fifo_wptr  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.storage_rdata  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.rdata_int ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.clk_i  = clk_i;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.clr_i  = \u_uart.u_uart_core.u_uart_txfifo.clr_i ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.depth_o  = \u_uart.u_uart_core.tx_fifo_depth ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.empty_o  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.empty ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.err_o  = 1'h0;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.full_o  = \u_uart.u_uart_core.u_uart_txfifo.full_o ;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_o  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [4:0];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_msb  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_cnt_q [5];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rptr_wrap_set_cnt [4:0] = 5'h00;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_o  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [4:0];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_msb  = \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_cnt_q [5];
  assign \u_uart.u_uart_core.u_uart_txfifo.gen_normal_fifo.u_fifo_cnt.wptr_wrap_set_cnt [4:0] = 5'h00;
  assign \u_uart.u_uart_core.u_uart_txfifo.rdata_o  = \u_uart.u_uart_core.tx_fifo_data ;
  assign \u_uart.u_uart_core.u_uart_txfifo.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.u_uart_txfifo.rvalid_o  = \u_uart.u_uart_core.tx_fifo_rvalid ;
  assign \u_uart.u_uart_core.u_uart_txfifo.wdata_i  = \u_uart.u_reg.u_wdata.q ;
  assign \u_uart.u_uart_core.u_uart_txfifo.wready_o  = \u_uart.u_uart_core.tx_fifo_wready ;
  assign \u_uart.u_uart_core.u_uart_txfifo.wvalid_i  = \u_uart.u_reg.u_wdata0_qe.q_o ;
  assign \u_uart.u_uart_core.uart_fifo_rxilvl  = \u_uart.u_reg.u_fifo_ctrl_rxilvl.q ;
  assign \u_uart.u_uart_core.uart_fifo_rxrst  = \u_uart.u_uart_core.u_uart_rxfifo.clr_i ;
  assign \u_uart.u_uart_core.uart_fifo_txilvl  = \u_uart.u_reg.u_fifo_ctrl_txilvl.q ;
  assign \u_uart.u_uart_core.uart_fifo_txrst  = \u_uart.u_uart_core.u_uart_txfifo.clr_i ;
  assign \u_uart.u_uart_core.uart_rdata  = \u_uart.u_bridge.rx_data_i ;
  assign \u_uart.u_uart_core.uart_rx.clk_i  = clk_i;
  assign \u_uart.u_uart_core.uart_rx.frame_err  = \u_uart.u_uart_core.event_rx_frame_err ;
  assign \u_uart.u_uart_core.uart_rx.idle  = \u_uart.u_uart_core.uart_rx.idle_q ;
  assign \u_uart.u_uart_core.uart_rx.parity_enable  = \u_uart.u_reg.u_ctrl_parity_en.q ;
  assign \u_uart.u_uart_core.uart_rx.parity_odd  = \u_uart.u_reg.u_ctrl_parity_odd.q ;
  assign \u_uart.u_uart_core.uart_rx.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.uart_rx.rx_data  = \u_uart.u_uart_core.rx_fifo_data ;
  assign \u_uart.u_uart_core.uart_rx.rx_enable  = 1'h1;
  assign \u_uart.u_uart_core.uart_rx.rx_parity_err  = \u_uart.u_uart_core.event_rx_parity_err ;
  assign \u_uart.u_uart_core.uart_rx.rx_valid  = \u_uart.u_uart_core.uart_rx.rx_valid_q ;
  assign \u_uart.u_uart_core.uart_rx.tick_baud  = \u_uart.u_uart_core.uart_rx.tick_baud_q ;
  assign \u_uart.u_uart_core.uart_rx.tick_baud_x16  = \u_uart.u_uart_core.nco_sum_q [16];
  assign \u_uart.u_uart_core.uart_rxto_en  = \u_uart.u_reg.u_timeout_ctrl_en.q ;
  assign \u_uart.u_uart_core.uart_rxto_val  = \u_uart.u_reg.u_timeout_ctrl_val.q ;
  assign \u_uart.u_uart_core.uart_tx.clk_i  = clk_i;
  assign \u_uart.u_uart_core.uart_tx.idle  = \u_uart.u_uart_core.tx_uart_idle ;
  assign \u_uart.u_uart_core.uart_tx.parity_enable  = \u_uart.u_reg.u_ctrl_parity_en.q ;
  assign \u_uart.u_uart_core.uart_tx.rst_ni  = rst_ni;
  assign \u_uart.u_uart_core.uart_tx.tick_baud_x16  = \u_uart.u_uart_core.nco_sum_q [16];
  assign \u_uart.u_uart_core.uart_tx.tx  = \u_uart.u_uart_core.uart_tx.tx_q ;
  assign \u_uart.u_uart_core.uart_tx.tx_enable  = \u_uart.u_reg.u_ctrl_tx.q ;
  assign \u_uart.u_uart_core.uart_tx.wr  = \u_uart.u_uart_core.u_uart_txfifo.rready_i ;
  assign \u_uart.u_uart_core.uart_tx.wr_data  = \u_uart.u_uart_core.tx_fifo_data ;
  assign \u_uart.valid_i  = \xbar.u_s1n_6.tl_t_p [65];
  assign \u_uart.wdata_o  = \u_uart.u_bridge.wdata_q ;
  assign \u_uart.we_o  = \u_uart.u_bridge.we_q ;
  assign uart_addr = { \u_uart.u_bridge.addr_q [31:2], 2'h0 };
  assign uart_be = \u_uart.u_bridge.be_q ;
  assign uart_err = \xbar.u_s1n_6.tl_t_p [1];
  assign uart_gnt = \uart_host_adapter.gnt_o ;
  assign \uart_host_adapter.addr_i  = { \u_uart.u_bridge.addr_q [31:2], 2'h0 };
  assign \uart_host_adapter.be_i  = \u_uart.u_bridge.be_q ;
  assign \uart_host_adapter.clk_i  = clk_i;
  assign \uart_host_adapter.err_o  = \xbar.u_s1n_6.tl_t_p [1];
  assign \uart_host_adapter.instr_type_i  = 4'h9;
  assign \uart_host_adapter.intg_err  = 1'h0;
  assign \uart_host_adapter.intg_err_o  = 1'h0;
  assign \uart_host_adapter.intg_err_q  = 1'h0;
  assign \uart_host_adapter.rdata_intg_o  = \xbar.u_s1n_6.tl_t_p [8:2];
  assign \uart_host_adapter.rdata_o  = tl_uart_host_d2h[47:16];
  assign \uart_host_adapter.req_i  = \u_uart.u_bridge.req_q ;
  assign \uart_host_adapter.rst_ni  = rst_ni;
  assign \uart_host_adapter.tl_be  = \u_spi_host.u_spi_host_reg.reg_be ;
  assign \uart_host_adapter.tl_i  = { \xbar.u_s1n_6.tl_t_p [65:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], \uart_host_adapter.gnt_o  };
  assign \uart_host_adapter.tl_o  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \uart_host_adapter.tl_out  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \uart_host_adapter.tl_source  = { 7'h00, \uart_host_adapter.g_multiple_reqs.source_q  };
  assign \uart_host_adapter.u_cmd_intg_gen.cmd_intg  = 7'h00;
  assign \uart_host_adapter.u_cmd_intg_gen.data_final  = \u_uart.u_bridge.wdata_q ;
  assign \uart_host_adapter.u_cmd_intg_gen.data_intg  = 7'h00;
  assign \uart_host_adapter.u_cmd_intg_gen.tl_i  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \uart_host_adapter.u_cmd_intg_gen.tl_o  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \uart_host_adapter.unused_addr_bottom_bits  = 1'h0;
  assign \uart_host_adapter.valid_o  = \xbar.u_s1n_6.tl_t_p [65];
  assign \uart_host_adapter.wdata_i  = \u_uart.u_bridge.wdata_q ;
  assign \uart_host_adapter.wdata_intg_i  = 7'h00;
  assign \uart_host_adapter.we_i  = \u_uart.u_bridge.we_q ;
  assign uart_rdata = tl_uart_host_d2h[47:16];
  assign uart_req = \u_uart.u_bridge.req_q ;
  assign uart_rvalid = \xbar.u_s1n_6.tl_t_p [65];
  assign uart_wdata = \u_uart.u_bridge.wdata_q ;
  assign uart_we = \u_uart.u_bridge.we_q ;
  assign \xbar.clk_i  = clk_i;
  assign \xbar.dev_sel_s1n_6  = \xbar.u_s1n_6.dev_select_t ;
  assign \xbar.rst_ni  = rst_ni;
  assign \xbar.scanmode_i  = 4'h9;
  assign \xbar.tl_gpio_i  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \xbar.tl_gpio_o  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \xbar.tl_pwm_i  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \xbar.tl_pwm_o  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \xbar.tl_rv_timer_i  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \xbar.tl_rv_timer_o  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \xbar.tl_s1n_6_ds_d2h  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o , \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o , \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o , \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o , \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \xbar.tl_s1n_6_ds_h2d  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \xbar.tl_s1n_6_us_d2h  = { \xbar.u_s1n_6.tl_t_p [65:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], \uart_host_adapter.gnt_o  };
  assign \xbar.tl_s1n_6_us_h2d  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.tl_spi_host_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \xbar.tl_spi_host_o  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \xbar.tl_uart_host_i  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.tl_uart_host_o  = { \xbar.u_s1n_6.tl_t_p [65:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], \uart_host_adapter.gnt_o  };
  assign \xbar.tl_uart_i  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \xbar.tl_uart_o  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.accept_t_rsp  = \xbar.u_s1n_6.tl_t_p [65];
  assign { \xbar.u_s1n_6.blanked_auser [22:14], \xbar.u_s1n_6.blanked_auser [6:0] } = 16'h04d5;
  assign \xbar.u_s1n_6.clk_i  = clk_i;
  assign \xbar.u_s1n_6.dev_select_i  = \xbar.u_s1n_6.dev_select_t ;
  assign \xbar.u_s1n_6.fifo_h.clk_i  = clk_i;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.full_o  = \uart_host_adapter.gnt_o ;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.rdata_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 23'h024000, \xbar.u_s1n_6.dev_select_t  };
  assign \xbar.u_s1n_6.fifo_h.reqfifo.rready_i  = \uart_host_adapter.gnt_o ;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.rvalid_o  = \u_uart.u_bridge.req_q ;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 23'h024000, \xbar.u_s1n_6.dev_select_t  };
  assign \xbar.u_s1n_6.fifo_h.reqfifo.wready_o  = \uart_host_adapter.gnt_o ;
  assign \xbar.u_s1n_6.fifo_h.reqfifo.wvalid_i  = \u_uart.u_bridge.req_q ;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.full_o  = 1'h1;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.rdata_o  = { \xbar.u_s1n_6.tl_t_p [64:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], 1'h0 };
  assign \xbar.u_s1n_6.fifo_h.rspfifo.rready_i  = 1'h1;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.rvalid_o  = \xbar.u_s1n_6.tl_t_p [65];
  assign \xbar.u_s1n_6.fifo_h.rspfifo.wdata_i  = { \xbar.u_s1n_6.tl_t_p [64:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], 1'h0 };
  assign \xbar.u_s1n_6.fifo_h.rspfifo.wready_o  = 1'h1;
  assign \xbar.u_s1n_6.fifo_h.rspfifo.wvalid_i  = \xbar.u_s1n_6.tl_t_p [65];
  assign \xbar.u_s1n_6.fifo_h.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.fifo_h.spare_req_i  = \xbar.u_s1n_6.dev_select_t ;
  assign \xbar.u_s1n_6.fifo_h.spare_req_o  = \xbar.u_s1n_6.dev_select_t ;
  assign \xbar.u_s1n_6.fifo_h.spare_rsp_i  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.spare_rsp_o  = 1'h0;
  assign \xbar.u_s1n_6.fifo_h.tl_d_i  = { \xbar.u_s1n_6.tl_t_p [65:1], \uart_host_adapter.gnt_o  };
  assign \xbar.u_s1n_6.fifo_h.tl_d_o  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.u_s1n_6.fifo_h.tl_h_i  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.u_s1n_6.fifo_h.tl_h_o  = { \xbar.u_s1n_6.tl_t_p [65:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], \uart_host_adapter.gnt_o  };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rdata_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rready_i  = \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.wready_o  = \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.wvalid_i  = \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o ;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.full_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [64:48], \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [15:0] } = { \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 15'h0000, \u_uart.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rready_i  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rvalid_o  = \u_uart.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.wdata_i  = { \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_uart.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.wready_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.wvalid_i  = \u_uart.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_req_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_req_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_rsp_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.spare_rsp_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_d_i  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_d_o  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_h_i  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[0].fifo_d.tl_h_o  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rdata_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rready_i  = \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.wready_o  = \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.wvalid_i  = \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.full_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [64:48], \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [15:0] } = { \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 15'h0000, \u_pwm.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rready_i  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rvalid_o  = \u_pwm.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.wdata_i  = { \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.wready_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.wvalid_i  = \u_pwm.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_req_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_req_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_rsp_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.spare_rsp_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_d_i  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_d_o  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_h_i  = { \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[1].fifo_d.tl_h_o  = { \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rdata_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rready_i  = \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.wready_o  = \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.wvalid_i  = \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.full_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [64:48], \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [15:0] } = { \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 15'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rready_i  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rvalid_o  = \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.wready_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.wvalid_i  = \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_req_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_req_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_rsp_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.spare_rsp_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_d_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_d_o  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_h_i  = { \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[2].fifo_d.tl_h_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rdata_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rready_i  = \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.wready_o  = \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.wvalid_i  = \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.full_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [64:48], \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [15:0] } = { \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 15'h0000, \u_gpio.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rready_i  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rvalid_o  = \u_gpio.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.wdata_i  = { \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.wready_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.wvalid_i  = \u_gpio.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_req_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_req_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_rsp_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.spare_rsp_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_d_i  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_d_o  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_h_i  = { \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[3].fifo_d.tl_h_o  = { \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rdata_o  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rready_i  = \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.wdata_i  = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.wready_o  = \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.wvalid_i  = \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.clr_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.depth_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.err_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.full_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.gen_passthru_fifo.unused_clr  = 1'h0;
  assign { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [64:48], \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [15:0] } = { \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 15'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rready_i  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rvalid_o  = \u_rv_timer.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.wdata_i  = { \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , 1'h0 };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.wready_o  = 1'h1;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.wvalid_i  = \u_rv_timer.u_reg.u_reg_if.outstanding_q ;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_req_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_req_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_rsp_i  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.spare_rsp_o  = 1'h0;
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_d_i  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_d_o  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_h_i  = { \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.gen_dfifo[4].fifo_d.tl_h_o  = { \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.clk_i  = clk_i;
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_i [107:0] = { \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign { \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [65], \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [61:48], \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [15:0] } = { \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending , 3'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.err_size , \xbar.u_s1n_6.gen_err_resp.err_resp.err_source , 16'h0001, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] };
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [65:1] = { \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending , \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [64:62], 3'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.err_size , \xbar.u_s1n_6.gen_err_resp.err_resp.err_source , 1'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [47:16], 15'h0001 };
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.u_intg_gen.tl_i  = { \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending , \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [64:62], 3'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.err_size , \xbar.u_s1n_6.gen_err_resp.err_resp.err_source , 1'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [47:16], 15'h0001, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] };
  assign \xbar.u_s1n_6.gen_err_resp.err_resp.u_intg_gen.tl_o  = { \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending , \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [64:62], 3'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.err_size , \xbar.u_s1n_6.gen_err_resp.err_resp.err_source , 1'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [47:16], 15'h0001, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] };
  assign \xbar.u_s1n_6.rst_ni  = rst_ni;
  assign \xbar.u_s1n_6.tl_d_i  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \u_uart.u_reg.u_reg_if.rdata_q , 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o , \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \u_pwm.u_reg.u_reg_if.rdata_q , 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o , \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \u_spi_host.u_spi_host_reg.u_reg_if.rdata_q , 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o , \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \u_gpio.u_reg.u_reg_if.rdata_q , 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o , \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \u_rv_timer.u_reg.u_reg_if.rdata_q , 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o  };
  assign \xbar.u_s1n_6.tl_d_o  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1 };
  assign \xbar.u_s1n_6.tl_h_i  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.u_s1n_6.tl_h_o  = { \xbar.u_s1n_6.tl_t_p [65:48], tl_uart_host_d2h[47:16], \xbar.u_s1n_6.tl_t_p [15:1], \uart_host_adapter.gnt_o  };
  assign \xbar.u_s1n_6.tl_t_i  = { \xbar.u_s1n_6.tl_t_p [65:1], \uart_host_adapter.gnt_o  };
  assign \xbar.u_s1n_6.tl_t_o  = { \u_uart.u_bridge.req_q , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.u_s1n_6.tl_u_i  = { \u_uart.u_reg.u_reg_if.outstanding_q , \u_uart.u_reg.u_reg_if.rspop_q , 3'h0, \u_uart.u_reg.u_reg_if.reqsz_q , \u_uart.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[0].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_uart.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.full_o , \u_pwm.u_reg.u_reg_if.outstanding_q , \u_pwm.u_reg.u_reg_if.rspop_q , 3'h0, \u_pwm.u_reg.u_reg_if.reqsz_q , \u_pwm.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_pwm.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.full_o , \u_spi_host.u_spi_host_reg.u_reg_if.outstanding_q , \u_spi_host.u_spi_host_reg.u_reg_if.rspop_q , 3'h0, \u_spi_host.u_spi_host_reg.u_reg_if.reqsz_q , \u_spi_host.u_spi_host_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_spi_host.u_spi_host_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.full_o , \u_gpio.u_reg.u_reg_if.outstanding_q , \u_gpio.u_reg.u_reg_if.rspop_q , 3'h0, \u_gpio.u_reg.u_reg_if.reqsz_q , \u_gpio.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_gpio.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.full_o , \u_rv_timer.u_reg.u_reg_if.outstanding_q , \u_rv_timer.u_reg.u_reg_if.rspop_q , 3'h0, \u_rv_timer.u_reg.u_reg_if.reqsz_q , \u_rv_timer.u_reg.u_reg_if.reqid_q , 1'h0, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.rspfifo.rdata_o [47:16], 14'h0000, \u_rv_timer.u_reg.u_reg_if.error_q , \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.full_o , \xbar.u_s1n_6.gen_err_resp.err_resp.err_rsp_pending , \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [64:62], 3'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.err_size , \xbar.u_s1n_6.gen_err_resp.err_resp.err_source , 1'h0, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o [47:16], 15'h0001, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_o_int [0] };
  assign \xbar.u_s1n_6.tl_u_o  = { \xbar.u_s1n_6.gen_dfifo[0].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_reg.reg_wdata , tl_uart_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[1].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_pwm.u_reg.reg_wdata , tl_pwm_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[2].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_spi_host.u_spi_host_reg.reg_wdata , tl_spi_host_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[3].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_gpio.u_reg.reg_wdata , tl_gpio_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_dfifo[4].fifo_d.reqfifo.rvalid_o , \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_rv_timer.u_reg.u_timer_v_lower0.wr_en_data_arb.wd , tl_rv_timer_h2d[23:1], 1'h1, \xbar.u_s1n_6.gen_err_resp.err_resp.tl_h_i [108], \u_spi_host.u_spi_host_reg.u_reg_if.u_err.tl_i [107:105], 12'h100, \uart_host_adapter.g_multiple_reqs.source_q , \u_uart.u_bridge.addr_q [31:2], 2'h0, \u_spi_host.u_spi_host_reg.reg_be , \u_uart.u_bridge.wdata_q , 24'h048001 };
  assign \xbar.unused_scanmode  = 1'h0;
  assign \$3457y  = \$auto$bmuxmap.cc:84:execute$3824 ;
  assign \$3516y  = \$auto$bmuxmap.cc:84:execute$3829 ;
  assign \$631y  = \$auto$bmuxmap.cc:84:execute$3865 ;
  assign \$793y  = \$auto$bmuxmap.cc:84:execute$3934 ;
endmodule
