
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015959                       # Number of seconds simulated
sim_ticks                                 15959462000                       # Number of ticks simulated
final_tick                                15959462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58699                       # Simulator instruction rate (inst/s)
host_op_rate                                   101840                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20413282                       # Simulator tick rate (ticks/s)
host_mem_usage                                2042184                       # Number of bytes of host memory used
host_seconds                                   781.82                       # Real time elapsed on the host
sim_insts                                    45892079                       # Number of instructions simulated
sim_ops                                      79619998                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10024576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10024576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0       981504                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         981504                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       156634                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             156634                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        15336                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             15336                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    628127439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            628127439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     61499817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            61499817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    689627257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           689627257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     156634                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     15336                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   156634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   15336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10024064                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                 980160                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10024576                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys              981504                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9770                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9309                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9580                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9417                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9662                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9873                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9837                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10198                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9997                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10318                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9970                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10109                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              965                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              769                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              935                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              790                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              733                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              917                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1011                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              960                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1029                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1174                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1081                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1073                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15958433000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               156634                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               15336                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  76072                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  40752                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21160                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10624                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4861                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2073                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    744                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    245                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     69                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   260                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   639                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   873                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   944                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   947                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   940                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   935                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        99443                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   110.652816                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    86.478680                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   120.602493                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        72468     72.87%     72.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        17991     18.09%     90.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3704      3.72%     94.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2175      2.19%     96.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1496      1.50%     98.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          964      0.97%     99.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          226      0.23%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          191      0.19%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          228      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        99443                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          920                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    170.238043                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    55.184273                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2260.506537                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095          919     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          920                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          920                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.646739                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.621488                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.930788                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             611     66.41%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              29      3.15%     69.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             275     29.89%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               4      0.43%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          920                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4540730250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7477467750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 783130000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28990.91                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47740.91                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      628.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       61.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   628.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    61.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.39                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.74                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   69004                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3489                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                44.06                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               22.75                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     92797.77                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   42.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               343134120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               182361135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              542954160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              35428140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1253865600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1452534420                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            37813440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5217876330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      324702720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       117371280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9508256835                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           595.775505                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12674330000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     30400750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    530712000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    386832500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    845360750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2723109500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11443046500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               366924600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               195025050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              575355480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              44516160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1260626640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1518775830                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            39781440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5228860230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      307791840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        82229205                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9620296485                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           602.795770                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12522852500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     36477250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    533602000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    255970500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    801326750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2864652000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11467433500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      9997312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9997312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1       975872                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         975872                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       156208                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             156208                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        15248                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             15248                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    626419111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            626419111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     61146923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            61146923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    687566034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           687566034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     156208                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     15248                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   156208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   15248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               9996992                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 974912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9997312                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys              975872                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9253                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9683                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9506                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9500                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9613                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9853                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9803                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10159                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9978                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10339                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10286                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9929                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10069                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              735                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              927                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              868                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              741                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              794                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              877                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1047                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1038                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1139                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1111                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1042                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15958879500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               156208                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               15248                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  75138                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  39922                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21014                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10986                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5373                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2450                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    912                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    305                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   623                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   885                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   931                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   955                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   939                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   940                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   940                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   937                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    32                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        98823                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   111.021928                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    86.549682                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   121.890394                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        72021     72.88%     72.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        17842     18.05%     90.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3608      3.65%     94.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2271      2.30%     96.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1431      1.45%     98.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          968      0.98%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          225      0.23%     99.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          206      0.21%     99.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          251      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        98823                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          916                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    170.527293                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    54.435243                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2281.825315                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095          915     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          916                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          916                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.629913                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.604916                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.926560                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             615     67.14%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              35      3.82%     70.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             256     27.95%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              10      1.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          916                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4705072250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7633878500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 781015000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    30121.52                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48871.52                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      626.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       61.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   626.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    61.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.89                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.80                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   69144                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3463                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                44.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               22.71                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     93078.57                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   42.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               340499460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               180964575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              541119180                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              35015760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1250792400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1452148530                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            37658400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5209630710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      318713280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       125231445                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9492208830                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           594.769957                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12676145250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     29974000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    529442000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    421278750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    829875250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2723900750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11424991250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               365139600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               194064915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              574170240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              44500500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1265543760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1515626010                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            35212320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5265886860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      279640800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        90459420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9630691395                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           603.447102                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12543553000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     23985250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    535742000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    266797500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    728085250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2856181750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11548670250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10011200                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10011200                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2       981440                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total         981440                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       156425                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             156425                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        15335                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             15335                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    627289316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            627289316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     61495807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            61495807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    688785123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           688785123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     156425                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     15335                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   156425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   15335                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10010560                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                 980096                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10011200                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys              981440                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9703                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9301                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9672                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9530                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9489                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9093                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9386                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9642                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9853                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9834                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10186                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9967                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10325                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10382                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9907                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10145                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0              960                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              760                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              909                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              901                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              816                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              711                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              812                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              879                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1047                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              935                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1054                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1007                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1130                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1255                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1074                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1064                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15958556000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               156425                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               15335                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  75671                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  40512                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21210                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10799                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4962                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2123                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    787                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    251                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     78                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   248                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   294                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   646                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   879                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   935                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   944                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   944                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   959                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   951                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   949                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   944                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   946                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   940                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   945                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   939                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   945                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   947                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   937                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    23                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        98953                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   111.066870                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    86.706920                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   120.884962                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        71925     72.69%     72.69% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        17990     18.18%     90.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3684      3.72%     94.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2268      2.29%     96.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1498      1.51%     98.40% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          948      0.96%     99.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          215      0.22%     99.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          203      0.21%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          222      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        98953                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          923                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    169.463705                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    54.902438                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2251.116454                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095          922     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          923                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          922                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.596529                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.572832                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.901145                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             634     68.76%     68.76% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              27      2.93%     71.69% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             260     28.20%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          922                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4518949000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7451730250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 782075000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28890.76                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47640.76                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      627.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       61.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   627.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    61.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.38                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.90                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.91                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   69272                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3500                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                44.29                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               22.82                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     92911.95                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   42.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               339371340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               180368760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              541326240                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              35208900                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1255709520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1452466020                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            38965440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5198485500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      331520640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       125886810                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9499461090                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           595.224375                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12672443750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     33050000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    531546000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    408894500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    863301000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2722422250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11400248250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               367167360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               195138900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              575476860                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              44714520                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1261241280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1523466930                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            39755520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5253450030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      283970880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        82333155                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9627337215                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           603.236933                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12514122000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     36954000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    533862000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    253386250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    739300250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2874524000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11521435500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10016896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10016896                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3       981056                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total         981056                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       156514                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             156514                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        15329                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             15329                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    627646220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            627646220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     61471746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            61471746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    689117967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           689117967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     156514                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     15329                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   156514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   15329                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10016384                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                 980096                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10016896                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys              981056                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9813                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9278                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9688                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9501                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9477                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9060                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9409                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9615                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9886                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9864                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10182                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10014                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10335                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10296                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10009                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10079                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0              962                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              752                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              909                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              865                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              802                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              688                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              798                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              888                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1056                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              965                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1073                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1053                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1149                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1221                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1100                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1033                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15958716500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               156514                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               15329                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  76880                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  40412                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  20814                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10384                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4865                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2035                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    772                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    250                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     71                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   247                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   292                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   631                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   889                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   948                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   951                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   956                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   951                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   951                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   945                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   943                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   950                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   948                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   942                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   943                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   935                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   938                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   928                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        99424                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   110.596717                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    86.390891                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   120.965671                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        72581     73.00%     73.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17916     18.02%     91.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3646      3.67%     94.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2176      2.19%     96.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1456      1.46%     98.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          975      0.98%     99.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          237      0.24%     99.56% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          216      0.22%     99.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          221      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        99424                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          922                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    169.746204                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    55.006715                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2265.671123                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095          921     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          922                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          922                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.609544                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.585324                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.911643                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             627     68.00%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              34      3.69%     71.69% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             255     27.66%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               6      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          922                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4568890000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7503377500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 782530000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29193.07                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47943.07                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      627.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       61.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   627.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    61.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.38                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.90                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.58                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   68888                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3500                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                44.02                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               22.83                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     92868.00                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   42.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               341677560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               181602135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              541504740                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              34786080                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1252636320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1450639740                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            34705440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5234420580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      309447840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       121079370                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9502645455                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           595.423903                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12688022250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     22744250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    530234000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    402686750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    805694250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2718461500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11479641250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               368266920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               195711945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              575948100                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              45153000                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1261855920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1518697740                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            40060320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5252159550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      284695200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        86565180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9629804205                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           603.391512                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12523867500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     37941750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    534128000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    263842250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    741163250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2863524750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11518862000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                 97                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       24592327                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3128010                       # Number of instructions committed
system.cpu00.committedOps                     5468038                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5396153                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu00.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       440356                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5396153                       # number of integer instructions
system.cpu00.num_fp_insts                       72434                       # number of float instructions
system.cpu00.num_int_register_reads          10780742                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4635444                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3066511                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2411743                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1173199                       # number of memory refs
system.cpu00.num_load_insts                    837306                       # Number of load instructions
system.cpu00.num_store_insts                   335893                       # Number of store instructions
system.cpu00.num_idle_cycles             5644866.639587                       # Number of idle cycles
system.cpu00.num_busy_cycles             18947460.360413                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.770462                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.229538                       # Percentage of idle cycles
system.cpu00.Branches                          511018                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4166850     76.20%     76.61% # Class of executed instruction
system.cpu00.op_class::IntMult                  16802      0.31%     76.92% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.68%     77.60% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51784      0.95%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     78.54% # Class of executed instruction
system.cpu00.op_class::MemRead                 822279     15.04%     93.58% # Class of executed instruction
system.cpu00.op_class::MemWrite                334064      6.11%     99.69% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5468038                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                103                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       26939989                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3327101                       # Number of instructions committed
system.cpu01.committedOps                     5767127                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5695199                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu01.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       460331                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5695199                       # number of integer instructions
system.cpu01.num_fp_insts                       72480                       # number of float instructions
system.cpu01.num_int_register_reads          11378599                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4894522                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3176671                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2511316                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1292327                       # number of memory refs
system.cpu01.num_load_insts                    936552                       # Number of load instructions
system.cpu01.num_store_insts                   355775                       # Number of store instructions
system.cpu01.num_idle_cycles             4202286.210437                       # Number of idle cycles
system.cpu01.num_busy_cycles             22737702.789563                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.844013                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.155987                       # Percentage of idle cycles
system.cpu01.Branches                          531121                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4346749     75.37%     75.76% # Class of executed instruction
system.cpu01.op_class::IntMult                  16814      0.29%     76.05% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36971      0.64%     76.69% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51820      0.90%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu01.op_class::MemRead                 921521     15.98%     93.57% # Class of executed instruction
system.cpu01.op_class::MemWrite                353946      6.14%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5767127                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                115                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       29337489                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3481681                       # Number of instructions committed
system.cpu02.committedOps                     6013094                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5941080                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu02.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       478558                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5941080                       # number of integer instructions
system.cpu02.num_fp_insts                       72572                       # number of float instructions
system.cpu02.num_int_register_reads          11861549                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5103885                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3277403                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2601986                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1382971                       # number of memory refs
system.cpu02.num_load_insts                   1008964                       # Number of load instructions
system.cpu02.num_store_insts                   374007                       # Number of store instructions
system.cpu02.num_idle_cycles             2372662.091324                       # Number of idle cycles
system.cpu02.num_busy_cycles             26964826.908676                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.919125                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.080875                       # Percentage of idle cycles
system.cpu02.Branches                          549429                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4501960     74.87%     75.24% # Class of executed instruction
system.cpu02.op_class::IntMult                  16826      0.28%     75.52% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36985      0.62%     76.14% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51892      0.86%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.00% # Class of executed instruction
system.cpu02.op_class::MemRead                 993925     16.53%     93.53% # Class of executed instruction
system.cpu02.op_class::MemWrite                372178      6.19%     99.72% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6013094                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                115                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29273501                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3478111                       # Number of instructions committed
system.cpu03.committedOps                     6007284                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5935270                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu03.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       478110                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5935270                       # number of integer instructions
system.cpu03.num_fp_insts                       72572                       # number of float instructions
system.cpu03.num_int_register_reads          11850131                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5098971                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3274958                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2599708                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1380839                       # number of memory refs
system.cpu03.num_load_insts                   1007318                       # Number of load instructions
system.cpu03.num_store_insts                   373521                       # Number of store instructions
system.cpu03.num_idle_cycles             2426171.787295                       # Number of idle cycles
system.cpu03.num_busy_cycles             26847329.212705                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.917121                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.082879                       # Percentage of idle cycles
system.cpu03.Branches                          549019                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4498282     74.88%     75.25% # Class of executed instruction
system.cpu03.op_class::IntMult                  16826      0.28%     75.53% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36985      0.62%     76.15% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51892      0.86%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.01% # Class of executed instruction
system.cpu03.op_class::MemRead                 992279     16.52%     93.53% # Class of executed instruction
system.cpu03.op_class::MemWrite                371692      6.19%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6007284                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                103                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       24594371                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3153063                       # Number of instructions committed
system.cpu04.committedOps                     5489239                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5417311                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu04.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       439561                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5417311                       # number of integer instructions
system.cpu04.num_fp_insts                       72480                       # number of float instructions
system.cpu04.num_int_register_reads          10834161                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4658174                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3062414                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2407510                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1190207                       # number of memory refs
system.cpu04.num_load_insts                    855158                       # Number of load instructions
system.cpu04.num_store_insts                   335049                       # Number of store instructions
system.cpu04.num_idle_cycles             5643760.858889                       # Number of idle cycles
system.cpu04.num_busy_cycles             18950610.141111                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.770526                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.229474                       # Percentage of idle cycles
system.cpu04.Branches                          510307                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4170981     75.98%     76.39% # Class of executed instruction
system.cpu04.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51820      0.94%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.32% # Class of executed instruction
system.cpu04.op_class::MemRead                 840127     15.30%     93.62% # Class of executed instruction
system.cpu04.op_class::MemWrite                333220      6.07%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5489239                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                103                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24551064                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3156650                       # Number of instructions committed
system.cpu05.committedOps                     5496126                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5424198                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu05.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       440221                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5424198                       # number of integer instructions
system.cpu05.num_fp_insts                       72480                       # number of float instructions
system.cpu05.num_int_register_reads          10846856                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4663741                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3066058                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2410782                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1192121                       # number of memory refs
system.cpu05.num_load_insts                    856440                       # Number of load instructions
system.cpu05.num_store_insts                   335681                       # Number of store instructions
system.cpu05.num_idle_cycles             5667133.467306                       # Number of idle cycles
system.cpu05.num_busy_cycles             18883930.532694                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.769170                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.230830                       # Percentage of idle cycles
system.cpu05.Branches                          510995                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4175954     75.98%     76.39% # Class of executed instruction
system.cpu05.op_class::IntMult                  16814      0.31%     76.69% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51820      0.94%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.31% # Class of executed instruction
system.cpu05.op_class::MemRead                 841409     15.31%     93.62% # Class of executed instruction
system.cpu05.op_class::MemWrite                333852      6.07%     99.69% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5496126                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                115                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31708386                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3797137                       # Number of instructions committed
system.cpu06.committedOps                     6514273                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6442259                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu06.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       515702                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6442259                       # number of integer instructions
system.cpu06.num_fp_insts                       72572                       # number of float instructions
system.cpu06.num_int_register_reads          12845179                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5530774                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3481707                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2787682                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1568480                       # number of memory refs
system.cpu06.num_load_insts                   1157352                       # Number of load instructions
system.cpu06.num_store_insts                   411128                       # Number of store instructions
system.cpu06.num_idle_cycles             209149.288199                       # Number of idle cycles
system.cpu06.num_busy_cycles             31499236.711801                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993404                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006596                       # Percentage of idle cycles
system.cpu06.Branches                          586598                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22460      0.34%      0.34% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4817630     73.95%     74.30% # Class of executed instruction
system.cpu06.op_class::IntMult                  16826      0.26%     74.56% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36985      0.57%     75.13% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51892      0.80%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.92% # Class of executed instruction
system.cpu06.op_class::MemRead                1142313     17.54%     93.46% # Class of executed instruction
system.cpu06.op_class::MemWrite                409299      6.28%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6514273                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12137406                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664767                       # Number of instructions committed
system.cpu07.committedOps                     4697596                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625711                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378915                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625711                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290027                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987880                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728627                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104463                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905221                       # number of memory refs
system.cpu07.num_load_insts                    630848                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7522067.951650                       # Number of idle cycles
system.cpu07.num_busy_cycles             4615338.048350                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.380257                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.619743                       # Percentage of idle cycles
system.cpu07.Branches                          449660                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664386     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615821     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697596                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 97                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       19428722                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2817350                       # Number of instructions committed
system.cpu08.committedOps                     4959146                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             4887261                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu08.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       400709                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    4887261                       # number of integer instructions
system.cpu08.num_fp_insts                       72434                       # number of float instructions
system.cpu08.num_int_register_reads           9791426                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4205844                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2848478                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2213461                       # number of times the CC registers were written
system.cpu08.num_mem_refs                      992456                       # number of memory refs
system.cpu08.num_load_insts                    696259                       # Number of load instructions
system.cpu08.num_store_insts                   296197                       # Number of store instructions
system.cpu08.num_idle_cycles             7602657.984508                       # Number of idle cycles
system.cpu08.num_busy_cycles             11826064.015492                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.608690                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.391310                       # Percentage of idle cycles
system.cpu08.Branches                          471422                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3838701     77.41%     77.86% # Class of executed instruction
system.cpu08.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu08.op_class::MemRead                 681232     13.74%     93.72% # Class of executed instruction
system.cpu08.op_class::MemWrite                294368      5.94%     99.66% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  4959146                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19383015                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2818332                       # Number of instructions committed
system.cpu09.committedOps                     4960823                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4888938                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400848                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4888938                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9794668                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4207243                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2849238                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2214165                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      993030                       # number of memory refs
system.cpu09.num_load_insts                    696685                       # Number of load instructions
system.cpu09.num_store_insts                   296345                       # Number of store instructions
system.cpu09.num_idle_cycles             7612528.298547                       # Number of idle cycles
system.cpu09.num_busy_cycles             11770486.701453                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.607258                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.392742                       # Percentage of idle cycles
system.cpu09.Branches                          471552                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3839804     77.40%     77.85% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.19% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681658     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294516      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4960823                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                109                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       26989367                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3331439                       # Number of instructions committed
system.cpu10.committedOps                     5774601                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5702630                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu10.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       460933                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5702630                       # number of integer instructions
system.cpu10.num_fp_insts                       72526                       # number of float instructions
system.cpu10.num_int_register_reads          11393140                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4900717                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3180218                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2514105                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1294704                       # number of memory refs
system.cpu10.num_load_insts                    938313                       # Number of load instructions
system.cpu10.num_store_insts                   356391                       # Number of store instructions
system.cpu10.num_idle_cycles             4168236.468938                       # Number of idle cycles
system.cpu10.num_busy_cycles             22821130.531062                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.845560                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.154440                       # Percentage of idle cycles
system.cpu10.Branches                          531752                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4351790     75.36%     75.75% # Class of executed instruction
system.cpu10.op_class::IntMult                  16820      0.29%     76.04% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36978      0.64%     76.68% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51856      0.90%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     77.58% # Class of executed instruction
system.cpu10.op_class::MemRead                 923278     15.99%     93.57% # Class of executed instruction
system.cpu10.op_class::MemWrite                354562      6.14%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5774601                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29489788                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3681214                       # Number of instructions committed
system.cpu11.committedOps                     6313153                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6241139                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       498662                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6241139                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          12461024                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5363732                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3388001                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2702458                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1502521                       # number of memory refs
system.cpu11.num_load_insts                   1108459                       # Number of load instructions
system.cpu11.num_store_insts                   394062                       # Number of store instructions
system.cpu11.num_idle_cycles             2244270.694014                       # Number of idle cycles
system.cpu11.num_busy_cycles             27245517.305986                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.923897                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.076103                       # Percentage of idle cycles
system.cpu11.Branches                          569586                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4682469     74.17%     74.53% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.27%     74.79% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.59%     75.38% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.82%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.20% # Class of executed instruction
system.cpu11.op_class::MemRead                1093420     17.32%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                392233      6.21%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6313153                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                121                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       31918924                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   4057314                       # Number of instructions committed
system.cpu12.committedOps                     6910892                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             6838835                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu12.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       542964                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    6838835                       # number of integer instructions
system.cpu12.num_fp_insts                       72618                       # number of float instructions
system.cpu12.num_int_register_reads          13634245                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5872790                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3631917                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2923709                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1723555                       # number of memory refs
system.cpu12.num_load_insts                   1285214                       # Number of load instructions
system.cpu12.num_store_insts                   438341                       # Number of store instructions
system.cpu12.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu12.num_busy_cycles             31918923.998000                       # Number of busy cycles
system.cpu12.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu12.Branches                          613956                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22467      0.33%      0.33% # Class of executed instruction
system.cpu12.op_class::IntAlu                 5059118     73.20%     73.53% # Class of executed instruction
system.cpu12.op_class::IntMult                  16832      0.24%     73.77% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36992      0.54%     74.31% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51928      0.75%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     75.06% # Class of executed instruction
system.cpu12.op_class::MemRead                1270171     18.38%     93.44% # Class of executed instruction
system.cpu12.op_class::MemWrite                436512      6.32%     99.76% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15043      0.22%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6910892                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22044053                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2999910                       # Number of instructions committed
system.cpu13.committedOps                     5248606                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5176721                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       422089                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5176721                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10359954                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4452544                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2966064                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2320369                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1099920                       # number of memory refs
system.cpu13.num_load_insts                    782335                       # Number of load instructions
system.cpu13.num_store_insts                   317585                       # Number of store instructions
system.cpu13.num_idle_cycles             6819847.051317                       # Number of idle cycles
system.cpu13.num_busy_cycles             15224205.948683                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.690626                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.309374                       # Percentage of idle cycles
system.cpu13.Branches                          492794                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4020697     76.61%     77.03% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu13.op_class::MemRead                 767308     14.62%     93.66% # Class of executed instruction
system.cpu13.op_class::MemWrite                315756      6.02%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5248606                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4662191                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15959462000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4296886                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              550211                       # Transaction distribution
system.piobus.trans_dist::ReadResp             550211                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        65082                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        65082                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        84946                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        84946                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       102820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       102820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       102410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       102410                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        64132                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        64132                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        64820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        64820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       139988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       139988                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3724                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3724                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        25486                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        25486                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25616                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25616                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        85360                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        85360                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       122976                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       122976                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       167128                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       167128                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        46858                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        46858                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1101346                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       260328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       260328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       339784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       339784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       411280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       411280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       409640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       409640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       256528                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       256528                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       259280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       259280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       559952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       559952                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14896                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14896                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       101944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       101944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102464                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102464                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       341440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       341440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       491904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       491904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       668512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       668512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       187432                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       187432                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4405384                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           452742000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           310400500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           71945000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           94838000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          114366000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          114625500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          70418500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          71816500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         153321500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3699500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          28214000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28459500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          94743500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         133150500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         177628000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          51933500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.3                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4757664                       # delay histogram for all message
system.ruby.delayHist::mean                 13.359034                       # delay histogram for all message
system.ruby.delayHist::gmean                11.859500                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.091982                       # delay histogram for all message
system.ruby.delayHist                    |      643942     13.53%     13.53% |     3132766     65.85%     79.38% |      363647      7.64%     87.02% |      437297      9.19%     96.22% |      179877      3.78%    100.00% |         135      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4757664                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78141924                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000089                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011302                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78131942     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78141924                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78141924                      
system.ruby.latency_hist_seqr::mean          3.389866                      
system.ruby.latency_hist_seqr::gmean         1.495288                      
system.ruby.latency_hist_seqr::stdev        18.537179                      
system.ruby.latency_hist_seqr            |    78112160     99.96%     99.96% |       18561      0.02%     99.99% |       10396      0.01%    100.00% |         624      0.00%    100.00% |         180      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78141924                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77321538                      
system.ruby.hit_latency_hist_seqr::mean      1.769415                      
system.ruby.hit_latency_hist_seqr::gmean     1.426959                      
system.ruby.hit_latency_hist_seqr::stdev     1.310056                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57490748     74.35%     74.35% |           0      0.00%     74.35% |           0      0.00%     74.35% |    19830790     25.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77321538                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       820386                      
system.ruby.miss_latency_hist_seqr::mean   156.117704                      
system.ruby.miss_latency_hist_seqr::gmean   122.820990                      
system.ruby.miss_latency_hist_seqr::stdev    94.844678                      
system.ruby.miss_latency_hist_seqr       |      790622     96.37%     96.37% |       18561      2.26%     98.63% |       10396      1.27%     99.90% |         624      0.08%     99.98% |         180      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       820386                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1091638                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        49733                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1141371                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4187362                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4189041                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1191128                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        59439                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1250567                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4416279                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1694                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4417973                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1192744                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        59993                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1252737                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4421185                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2529                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4423714                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1362156                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        79590                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1441746                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4837264                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1751                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4839015                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1539558                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses       101146                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1640704                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      5302011                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1710                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      5303721                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1036666                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40538                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1077204                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4013522                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1712                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4015234                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1263322                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        68952                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1332274                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4606420                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2524                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4608944                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1262056                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        68291                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1330347                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4602561                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1743                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4604304                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1109362                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        49492                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1158854                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4199950                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1725                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4201675                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1110884                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        49540                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1160424                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4205460                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1722                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4207182                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1411856                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        87343                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1499199                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4997008                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1715                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4998723                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884696                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19376                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904072                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581378                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583043                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits       950458                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        29968                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       980426                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3788477                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1693                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3790170                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits       951259                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29676                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980935                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3789856                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1669                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3791525                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11881                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39273                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51154                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12140                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39097                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51237                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11973                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39177                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51150                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12675                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39241                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        51916                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12270                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39334                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51604                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12321                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39383                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51704                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        13910                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39399                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        53309                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11247                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39217                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50464                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12119                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39022                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51141                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12038                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39226                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51264                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11882                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        38993                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        50875                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11433                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39218                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50651                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11613                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39272                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50885                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11861                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39276                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51137                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11834                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39453                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51287                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11637                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        38971                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50608                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2490507                      
system.ruby.network.routers00.buffer_writes      2490507                      
system.ruby.network.routers00.sw_input_arbiter_activity      2514193                      
system.ruby.network.routers00.sw_output_arbiter_activity      2490507                      
system.ruby.network.routers00.crossbar_activity      2490507                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3630186                      
system.ruby.network.routers01.buffer_writes      3630186                      
system.ruby.network.routers01.sw_input_arbiter_activity      3689103                      
system.ruby.network.routers01.sw_output_arbiter_activity      3630186                      
system.ruby.network.routers01.crossbar_activity      3630186                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3582998                      
system.ruby.network.routers02.buffer_writes      3582998                      
system.ruby.network.routers02.sw_input_arbiter_activity      3645053                      
system.ruby.network.routers02.sw_output_arbiter_activity      3582998                      
system.ruby.network.routers02.crossbar_activity      3582998                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2090307                      
system.ruby.network.routers03.buffer_writes      2090307                      
system.ruby.network.routers03.sw_input_arbiter_activity      2102678                      
system.ruby.network.routers03.sw_output_arbiter_activity      2090307                      
system.ruby.network.routers03.crossbar_activity      2090307                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2796746                      
system.ruby.network.routers04.buffer_writes      2796746                      
system.ruby.network.routers04.sw_input_arbiter_activity      2819979                      
system.ruby.network.routers04.sw_output_arbiter_activity      2796746                      
system.ruby.network.routers04.crossbar_activity      2796746                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3261178                      
system.ruby.network.routers05.buffer_writes      3261178                      
system.ruby.network.routers05.sw_input_arbiter_activity      3315356                      
system.ruby.network.routers05.sw_output_arbiter_activity      3261178                      
system.ruby.network.routers05.crossbar_activity      3261178                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3960124                      
system.ruby.network.routers06.buffer_writes      3960124                      
system.ruby.network.routers06.sw_input_arbiter_activity      4011134                      
system.ruby.network.routers06.sw_output_arbiter_activity      3960124                      
system.ruby.network.routers06.crossbar_activity      3960124                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2847380                      
system.ruby.network.routers07.buffer_writes      2847380                      
system.ruby.network.routers07.sw_input_arbiter_activity      2894344                      
system.ruby.network.routers07.sw_output_arbiter_activity      2847380                      
system.ruby.network.routers07.crossbar_activity      2847380                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      2631584                      
system.ruby.network.routers08.buffer_writes      2631584                      
system.ruby.network.routers08.sw_input_arbiter_activity      2655381                      
system.ruby.network.routers08.sw_output_arbiter_activity      2631584                      
system.ruby.network.routers08.crossbar_activity      2631584                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3095246                      
system.ruby.network.routers09.buffer_writes      3095246                      
system.ruby.network.routers09.sw_input_arbiter_activity      3127666                      
system.ruby.network.routers09.sw_output_arbiter_activity      3095246                      
system.ruby.network.routers09.crossbar_activity      3095246                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3523942                      
system.ruby.network.routers10.buffer_writes      3523942                      
system.ruby.network.routers10.sw_input_arbiter_activity      3562406                      
system.ruby.network.routers10.sw_output_arbiter_activity      3523942                      
system.ruby.network.routers10.crossbar_activity      3523942                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3083869                      
system.ruby.network.routers11.buffer_writes      3083869                      
system.ruby.network.routers11.sw_input_arbiter_activity      3109227                      
system.ruby.network.routers11.sw_output_arbiter_activity      3083869                      
system.ruby.network.routers11.crossbar_activity      3083869                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2427493                      
system.ruby.network.routers12.buffer_writes      2427493                      
system.ruby.network.routers12.sw_input_arbiter_activity      2441508                      
system.ruby.network.routers12.sw_output_arbiter_activity      2427493                      
system.ruby.network.routers12.crossbar_activity      2427493                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2674539                      
system.ruby.network.routers13.buffer_writes      2674539                      
system.ruby.network.routers13.sw_input_arbiter_activity      2697836                      
system.ruby.network.routers13.sw_output_arbiter_activity      2674539                      
system.ruby.network.routers13.crossbar_activity      2674539                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2777709                      
system.ruby.network.routers14.buffer_writes      2777709                      
system.ruby.network.routers14.sw_input_arbiter_activity      2803420                      
system.ruby.network.routers14.sw_output_arbiter_activity      2777709                      
system.ruby.network.routers14.crossbar_activity      2777709                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2314315                      
system.ruby.network.routers15.buffer_writes      2314315                      
system.ruby.network.routers15.sw_input_arbiter_activity      2327711                      
system.ruby.network.routers15.sw_output_arbiter_activity      2314315                      
system.ruby.network.routers15.crossbar_activity      2314315                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2223135     40.42%     40.42% |     2470151     44.91%     85.32% |      807386     14.68%    100.00%
system.ruby.network.packets_received::total      5500672                      
system.ruby.network.packets_injected     |     2223135     40.42%     40.42% |     2470151     44.91%     85.32% |      807386     14.68%    100.00%
system.ruby.network.packets_injected::total      5500672                      
system.ruby.network.packet_network_latency |    32102167                       |    29224029                       |     7519437                      
system.ruby.network.packet_queueing_latency |     5223273                       |     2802109                       |      807386                      
system.ruby.network.memory_received      |      625781     84.22%     84.22% |      117227     15.78%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       743008                      
system.ruby.network.memory_network_latency |     4797230                       |     1275875                       |           0                      
system.ruby.network.memory_queueing_latency |     1251577                       |      234454                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.440044                       |   11.830867                       |    9.313311                      
system.ruby.network.average_packet_vqueue_latency |    2.349508                       |    1.134388                       |           1                      
system.ruby.network.average_packet_network_latency    12.515859                      
system.ruby.network.average_packet_queueing_latency     1.605762                      
system.ruby.network.average_packet_latency    14.121620                      
system.ruby.network.average_memory_network_latency     8.173674                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.173694                      
system.ruby.network.flits_received       |     4688655     33.49%     33.49% |     8505071     60.75%     94.23% |      807386      5.77%    100.00%
system.ruby.network.flits_received::total     14001112                      
system.ruby.network.flits_injected       |     4688655     33.49%     33.49% |     8505071     60.75%     94.23% |      807386      5.77%    100.00%
system.ruby.network.flits_injected::total     14001112                      
system.ruby.network.flit_network_latency |    73784120                       |    90127448                       |     7519437                      
system.ruby.network.flit_queueing_latency |    10154345                       |     9876025                       |      807386                      
system.ruby.network.average_flit_vnet_latency |   15.736735                       |   10.596907                       |    9.313311                      
system.ruby.network.average_flit_vqueue_latency |    2.165727                       |    1.161193                       |           1                      
system.ruby.network.average_flit_network_latency    12.244099                      
system.ruby.network.average_flit_queueing_latency     1.488293                      
system.ruby.network.average_flit_latency    13.732392                      
system.ruby.network.ext_in_link_utilization     14001112                      
system.ruby.network.ext_out_link_utilization     14001112                      
system.ruby.network.int_link_utilization     33187011                      
system.ruby.network.avg_link_utilization     1.917021                      
system.ruby.network.avg_vc_load          |    0.439805     22.94%     22.94% |    0.143982      7.51%     30.45% |    0.040372      2.11%     32.56% |    0.040927      2.13%     34.69% |    0.887443     46.29%     80.99% |    0.113603      5.93%     86.91% |    0.066629      3.48%     90.39% |    0.067096      3.50%     93.89% |    0.097570      5.09%     98.98% |    0.006945      0.36%     99.34% |    0.006325      0.33%     99.67% |    0.006323      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.917021                      
system.ruby.network.average_hops             2.370313                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15959462000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2392171                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.834920                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.485449                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.103905                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      408964     17.10%     17.10% |     1316646     55.04%     72.14% |       50133      2.10%     74.23% |      436418     18.24%     92.48% |      179875      7.52%     99.99% |         135      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2392171                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2352924                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.881570                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.274597                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.591494                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      231775      9.85%      9.85% |      893702     37.98%     47.83% |      913256     38.81%     86.65% |      284173     12.08%     98.72% |       29137      1.24%     99.96% |         832      0.04%    100.00% |          47      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2352924                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12569                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.045747                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.602000                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.765223                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3203     25.48%     25.48% |        6429     51.15%     76.63% |        2733     21.74%     98.38% |         203      1.62%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12569                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11534563                      
system.ruby.LD.latency_hist_seqr::mean      10.055841                      
system.ruby.LD.latency_hist_seqr::gmean      1.805793                      
system.ruby.LD.latency_hist_seqr::stdev     41.005824                      
system.ruby.LD.latency_hist_seqr         |    11513391     99.82%     99.82% |       13397      0.12%     99.93% |        7312      0.06%    100.00% |         421      0.00%    100.00% |          41      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11534563                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10902972                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.754851                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.417387                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.301827                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8159598     74.84%     74.84% |           0      0.00%     74.84% |           0      0.00%     74.84% |     2743374     25.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10902972                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       631591                      
system.ruby.LD.miss_latency_hist_seqr::mean   153.353425                      
system.ruby.LD.miss_latency_hist_seqr::gmean   118.127398                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.632884                      
system.ruby.LD.miss_latency_hist_seqr    |      610419     96.65%     96.65% |       13397      2.12%     98.77% |        7312      1.16%     99.93% |         421      0.07%     99.99% |          41      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       631591                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4903518                      
system.ruby.ST.latency_hist_seqr::mean       7.059165                      
system.ruby.ST.latency_hist_seqr::gmean      1.602368                      
system.ruby.ST.latency_hist_seqr::stdev     33.921838                      
system.ruby.ST.latency_hist_seqr         |     4895837     99.84%     99.84% |        4617      0.09%     99.94% |        2749      0.06%     99.99% |         184      0.00%    100.00% |         129      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4903518                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4742138                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.691057                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.376214                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.263175                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3649775     76.96%     76.96% |           0      0.00%     76.96% |           0      0.00%     76.96% |     1092363     23.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4742138                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       161380                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.800564                      
system.ruby.ST.miss_latency_hist_seqr::gmean   140.091667                      
system.ruby.ST.miss_latency_hist_seqr::stdev    95.852468                      
system.ruby.ST.miss_latency_hist_seqr    |      153699     95.24%     95.24% |        4617      2.86%     98.10% |        2749      1.70%     99.80% |         184      0.11%     99.92% |         129      0.08%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       161380                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     60974264                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.855787                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.440694                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.090260                      
system.ruby.IFETCH.latency_hist_seqr     |    60953093     99.97%     99.97% |       20332      0.03%    100.00% |         400      0.00%    100.00% |         103      0.00%    100.00% |         140      0.00%    100.00% |         168      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |          10      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     60974264                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60948733                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.786007                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437941                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.319172                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    44980023     73.80%     73.80% |           0      0.00%     73.80% |           0      0.00%     73.80% |    15968710     26.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60948733                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        25531                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   168.438761                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   138.537819                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    89.668076                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4360     17.08%     17.08% |       20332     79.64%     96.71% |         400      1.57%     98.28% |         103      0.40%     98.68% |         140      0.55%     99.23% |         168      0.66%     99.89% |          16      0.06%     99.95% |           2      0.01%     99.96% |           0      0.00%     99.96% |          10      0.04%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        25531                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       729579                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.550120                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064912                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.759809                      
system.ruby.RMW_Read.latency_hist_seqr   |      728001     99.78%     99.78% |        1506      0.21%     99.99% |          32      0.00%     99.99% |          12      0.00%    100.00% |          18      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       729579                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       727695                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.108602                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.051465                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.560367                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      701352     96.38%     96.38% |           0      0.00%     96.38% |           0      0.00%     96.38% |       26343      3.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       727695                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1884                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   172.086518                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   144.215110                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.245659                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         306     16.24%     16.24% |        1506     79.94%     96.18% |          32      1.70%     97.88% |          12      0.64%     98.51% |          18      0.96%     99.47% |           9      0.48%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1884                      
system.ruby.Directory_Controller.Fetch   |      156634     25.03%     25.03% |      156208     24.96%     49.99% |      156425     25.00%     74.99% |      156514     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       625781                      
system.ruby.Directory_Controller.Data    |       15336     25.04%     25.04% |       15248     24.90%     49.93% |       15335     25.04%     74.97% |       15329     25.03%    100.00%
system.ruby.Directory_Controller.Data::total        61248                      
system.ruby.Directory_Controller.Memory_Data |      156634     25.03%     25.03% |      156208     24.96%     49.99% |      156425     25.00%     74.99% |      156514     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       625781                      
system.ruby.Directory_Controller.Memory_Ack |       15336     25.04%     25.04% |       15248     24.90%     49.93% |       15335     25.04%     74.97% |       15329     25.03%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        61248                      
system.ruby.Directory_Controller.CleanReplacement |       14109     25.20%     25.20% |       13914     24.86%     50.06% |       13952     24.92%     74.98% |       14004     25.02%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        55979                      
system.ruby.Directory_Controller.I.Fetch |      156634     25.03%     25.03% |      156208     24.96%     49.99% |      156425     25.00%     74.99% |      156514     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       625781                      
system.ruby.Directory_Controller.M.Data  |       15336     25.04%     25.04% |       15248     24.90%     49.93% |       15335     25.04%     74.97% |       15329     25.03%    100.00%
system.ruby.Directory_Controller.M.Data::total        61248                      
system.ruby.Directory_Controller.M.CleanReplacement |       14109     25.20%     25.20% |       13914     24.86%     50.06% |       13952     24.92%     74.98% |       14004     25.02%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        55979                      
system.ruby.Directory_Controller.IM.Memory_Data |      156634     25.03%     25.03% |      156208     24.96%     49.99% |      156425     25.00%     74.99% |      156514     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       625781                      
system.ruby.Directory_Controller.MI.Memory_Ack |       15336     25.04%     25.04% |       15248     24.90%     49.93% |       15335     25.04%     74.97% |       15329     25.03%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        61248                      
system.ruby.L1Cache_Controller.Load      |      760052      6.59%      6.59% |      839501      7.28%     13.87% |      894002      7.75%     21.62% |      892804      7.74%     29.36% |      778877      6.75%     36.11% |        4200      0.04%     36.15% |        4200      0.04%     36.18% |      779499      6.76%     42.94% |     1005246      8.72%     51.66% |      615033      5.33%     56.99% |      658651      5.71%     62.70% |      658938      5.71%     68.41% |      840818      7.29%     75.70% |      973392      8.44%     84.14% |     1106003      9.59%     93.73% |      723347      6.27%    100.00%
system.ruby.L1Cache_Controller.Load::total     11534563                      
system.ruby.L1Cache_Controller.Ifetch    |     4189042      6.87%      6.87% |     4417974      7.25%     14.12% |     4608945      7.56%     21.67% |     4604305      7.55%     29.23% |     4201676      6.89%     36.12% |           0      0.00%     36.12% |           0      0.00%     36.12% |     4207183      6.90%     43.02% |     4998724      8.20%     51.21% |     3583044      5.88%     57.09% |     3790171      6.22%     63.31% |     3791526      6.22%     69.53% |     4423715      7.26%     76.78% |     4839016      7.94%     84.72% |     5303722      8.70%     93.41% |     4015235      6.59%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     60974278                      
system.ruby.L1Cache_Controller.Store     |      381319      6.77%      6.77% |      411066      7.30%     14.07% |      438272      7.78%     21.85% |      437543      7.77%     29.61% |      379977      6.75%     36.36% |        4200      0.07%     36.43% |        4200      0.07%     36.51% |      380925      6.76%     43.27% |      493953      8.77%     52.04% |      289039      5.13%     57.17% |      321775      5.71%     62.88% |      321997      5.72%     68.60% |      411919      7.31%     75.91% |      468354      8.31%     84.23% |      534701      9.49%     93.72% |      353857      6.28%    100.00%
system.ruby.L1Cache_Controller.Store::total      5633097                      
system.ruby.L1Cache_Controller.Inv       |         447      4.14%      4.14% |         665      6.16%     10.30% |         620      5.74%     16.04% |         581      5.38%     21.42% |         697      6.45%     27.88% |         194      1.80%     29.67% |         200      1.85%     31.52% |         703      6.51%     38.03% |         753      6.97%     45.01% |        1285     11.90%     56.91% |         837      7.75%     64.66% |         759      7.03%     71.69% |         855      7.92%     79.61% |         725      6.71%     86.32% |         689      6.38%     92.70% |         788      7.30%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10798                      
system.ruby.L1Cache_Controller.L1_Replacement |       49862      6.26%      6.26% |       59569      7.48%     13.73% |       69909      8.77%     22.51% |       68473      8.59%     31.10% |       49653      6.23%     37.34% |           0      0.00%     37.34% |           0      0.00%     37.34% |       49705      6.24%     43.57% |       87480     10.98%     54.55% |       19505      2.45%     57.00% |       30122      3.78%     60.78% |       29806      3.74%     64.52% |       60947      7.65%     72.17% |       79739     10.01%     82.18% |      101268     12.71%     94.89% |       40703      5.11%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       796741                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.95%      2.95% |          50      2.83%      5.78% |          52      2.95%      8.73% |          44      2.49%     11.22% |          52      2.95%     14.17% |         525     29.76%     43.93% |         525     29.76%     73.70% |          50      2.83%     76.53% |          52      2.95%     79.48% |          52      2.95%     82.43% |          52      2.95%     85.37% |          52      2.95%     88.32% |          52      2.95%     91.27% |          50      2.83%     94.10% |          52      2.95%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.Data      |          25      7.10%      7.10% |          25      7.10%     14.20% |          26      7.39%     21.59% |          20      5.68%     27.27% |          26      7.39%     34.66% |           0      0.00%     34.66% |           0      0.00%     34.66% |          24      6.82%     41.48% |          26      7.39%     48.86% |          26      7.39%     56.25% |          26      7.39%     63.64% |          25      7.10%     70.74% |          26      7.39%     78.12% |          25      7.10%     85.23% |          26      7.39%     92.61% |          26      7.39%    100.00%
system.ruby.L1Cache_Controller.Data::total          352                      
system.ruby.L1Cache_Controller.Data_Exclusive |       26895      4.27%      4.27% |       46680      7.41%     11.68% |       56166      8.92%     20.60% |       55776      8.86%     29.46% |       37501      5.95%     35.41% |           0      0.00%     35.41% |          14      0.00%     35.41% |       36957      5.87%     41.28% |       74638     11.85%     53.13% |       15924      2.53%     55.66% |       15936      2.53%     58.19% |       15723      2.50%     60.69% |       47094      7.48%     68.17% |       76029     12.07%     80.24% |       97564     15.49%     95.73% |       26892      4.27%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       629789                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         364     20.63%     41.89% |         350     19.84%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.Data_all_Acks |       24416     13.00%     13.00% |       14352      7.64%     20.65% |       15208      8.10%     28.75% |       14162      7.54%     36.29% |       13614      7.25%     43.54% |         175      0.09%     43.63% |         175      0.09%     43.73% |       14205      7.57%     51.29% |       14318      7.63%     58.92% |        5015      2.67%     61.59% |       15623      8.32%     69.91% |       15521      8.27%     78.17% |       15326      8.16%     86.34% |        5211      2.78%     89.11% |        5190      2.76%     91.88% |       15256      8.12%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       187767                      
system.ruby.L1Cache_Controller.Ack       |           2      0.28%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           3      0.42%      0.97% |           1      0.14%      1.11% |         350     48.68%     49.79% |         350     48.68%     98.47% |           2      0.28%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           2      0.28%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          719                      
system.ruby.L1Cache_Controller.Ack_all   |          26      2.44%      2.44% |          26      2.44%      4.88% |          27      2.53%      7.41% |          21      1.97%      9.38% |          27      2.53%     11.91% |         350     32.83%     44.75% |         350     32.83%     77.58% |          25      2.35%     79.92% |          27      2.53%     82.46% |          27      2.53%     84.99% |          27      2.53%     87.52% |          26      2.44%     89.96% |          27      2.53%     92.50% |          26      2.44%     94.93% |          27      2.53%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1066                      
system.ruby.L1Cache_Controller.WB_Ack    |       48580      6.25%      6.25% |       58288      7.50%     13.75% |       67799      8.73%     22.48% |       67146      8.64%     31.12% |       48339      6.22%     37.34% |           0      0.00%     37.34% |           0      0.00%     37.34% |       48389      6.23%     43.57% |       86189     11.09%     54.67% |       18228      2.35%     57.01% |       28815      3.71%     60.72% |       28523      3.67%     64.39% |       58840      7.57%     71.96% |       78446     10.10%     82.06% |      100001     12.87%     94.93% |       39385      5.07%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       776968                      
system.ruby.L1Cache_Controller.NP.Load   |       26973      4.27%      4.27% |       46758      7.41%     11.68% |       56243      8.91%     20.59% |       55854      8.85%     29.44% |       37578      5.95%     35.39% |         182      0.03%     35.42% |         182      0.03%     35.45% |       37034      5.87%     41.32% |       74716     11.84%     53.15% |       16002      2.54%     55.69% |       16014      2.54%     58.23% |       15801      2.50%     60.73% |       47172      7.47%     68.20% |       76107     12.06%     80.26% |       97641     15.47%     95.73% |       26970      4.27%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       631227                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1666      6.62%      6.62% |        1665      6.62%     13.24% |        2493      9.91%     23.15% |        1716      6.82%     29.97% |        1697      6.74%     36.71% |           0      0.00%     36.71% |           0      0.00%     36.71% |        1701      6.76%     43.47% |        1668      6.63%     50.10% |        1665      6.62%     56.72% |        1688      6.71%     63.43% |        1667      6.63%     70.05% |        2490      9.90%     79.95% |        1686      6.70%     86.65% |        1658      6.59%     93.24% |        1701      6.76%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25161                      
system.ruby.L1Cache_Controller.NP.Store  |       22759     14.00%     14.00% |       12680      7.80%     21.80% |       12708      7.82%     29.62% |       12436      7.65%     37.27% |       11913      7.33%     44.60% |         175      0.11%     44.71% |         175      0.11%     44.81% |       12505      7.69%     52.51% |       12626      7.77%     60.27% |        3373      2.08%     62.35% |       13953      8.58%     70.93% |       13874      8.54%     79.47% |       12820      7.89%     87.36% |        3482      2.14%     89.50% |        3504      2.16%     91.65% |       13567      8.35%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       162550                      
system.ruby.L1Cache_Controller.NP.Inv    |         329      4.30%      4.30% |         468      6.11%     10.41% |         492      6.42%     16.83% |         438      5.72%     22.55% |         565      7.38%     29.93% |           0      0.00%     29.93% |           0      0.00%     29.93% |         539      7.04%     36.96% |         523      6.83%     43.79% |         742      9.69%     53.48% |         630      8.23%     61.71% |         596      7.78%     69.49% |         650      8.49%     77.97% |         541      7.06%     85.04% |         504      6.58%     91.62% |         642      8.38%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7659                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          13      3.51%      3.51% |          29      7.84%     11.35% |          31      8.38%     19.73% |          27      7.30%     27.03% |          28      7.57%     34.59% |           0      0.00%     34.59% |           0      0.00%     34.59% |          21      5.68%     40.27% |          47     12.70%     52.97% |           0      0.00%     52.97% |           5      1.35%     54.32% |           2      0.54%     54.86% |          39     10.54%     65.41% |          65     17.57%     82.97% |          52     14.05%     97.03% |          11      2.97%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          370                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          13      3.24%      3.24% |          51     12.72%     15.96% |          31      7.73%     23.69% |          42     10.47%     34.16% |          21      5.24%     39.40% |           0      0.00%     39.40% |           0      0.00%     39.40% |          20      4.99%     44.39% |          56     13.97%     58.35% |           0      0.00%     58.35% |           7      1.75%     60.10% |           7      1.75%     61.85% |          46     11.47%     73.32% |          37      9.23%     82.54% |          55     13.72%     96.26% |          15      3.74%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          401                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.52%      3.52% |         522      3.52%      7.03% |         521      3.51%     10.54% |         522      3.52%     14.06% |         521      3.51%     17.57% |        3836     25.84%     43.41% |        3706     24.96%     68.37% |         521      3.51%     71.88% |         522      3.52%     75.39% |         522      3.52%     78.91% |         522      3.52%     82.43% |         522      3.52%     85.94% |         522      3.52%     89.46% |         522      3.52%     92.97% |         521      3.51%     96.48% |         522      3.52%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14846                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4187362      6.87%      6.87% |     4416279      7.25%     14.12% |     4606420      7.56%     21.67% |     4602561      7.55%     29.23% |     4199950      6.89%     36.12% |           0      0.00%     36.12% |           0      0.00%     36.12% |     4205460      6.90%     43.02% |     4997008      8.20%     51.22% |     3581378      5.88%     57.09% |     3788477      6.22%     63.31% |     3789856      6.22%     69.53% |     4421185      7.25%     76.78% |     4837264      7.94%     84.72% |     5302011      8.70%     93.41% |     4013522      6.59%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60948733                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         118      4.19%      4.19% |         197      7.00%     11.19% |         128      4.55%     15.74% |         143      5.08%     20.82% |         132      4.69%     25.52% |         194      6.89%     32.41% |         200      7.11%     39.52% |         164      5.83%     45.34% |         230      8.17%     53.52% |         263      9.35%     62.86% |         194      6.89%     69.76% |         137      4.87%     74.63% |         205      7.29%     81.91% |         184      6.54%     88.45% |         185      6.57%     95.02% |         140      4.98%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2814                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1269      6.55%      6.55% |        1230      6.35%     12.90% |        2079     10.73%     23.63% |        1285      6.63%     30.27% |        1293      6.67%     36.94% |           0      0.00%     36.94% |           0      0.00%     36.94% |        1296      6.69%     43.63% |        1235      6.38%     50.01% |        1277      6.59%     56.60% |        1300      6.71%     63.31% |        1276      6.59%     69.89% |        2061     10.64%     80.53% |        1256      6.48%     87.02% |        1212      6.26%     93.27% |        1303      6.73%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        19372                      
system.ruby.L1Cache_Controller.E.Load    |      285513      7.30%      7.30% |      282212      7.22%     14.52% |      282056      7.22%     21.74% |      273975      7.01%     28.75% |      282635      7.23%     35.98% |           0      0.00%     35.98% |         130      0.00%     35.98% |      267021      6.83%     42.82% |      281400      7.20%     50.02% |      271889      6.96%     56.97% |      269187      6.89%     63.86% |      286100      7.32%     71.18% |      283802      7.26%     78.44% |      289561      7.41%     85.85% |      273459      7.00%     92.84% |      279726      7.16%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3908666                      
system.ruby.L1Cache_Controller.E.Store   |       15348      3.29%      3.29% |       35218      7.55%     10.84% |       44354      9.51%     20.34% |       44205      9.47%     29.82% |       25673      5.50%     35.32% |           0      0.00%     35.32% |           0      0.00%     35.32% |       25313      5.43%     40.74% |       62843     13.47%     54.21% |        4377      0.94%     55.15% |        4352      0.93%     56.08% |        4330      0.93%     57.01% |       35320      7.57%     64.58% |       64062     13.73%     78.31% |       85921     18.41%     96.73% |       15278      3.27%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       466594                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          50     83.33%     83.33% |           6     10.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           0      0.00%     93.33% |           4      6.67%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           60                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11367      7.08%      7.08% |       11275      7.02%     14.10% |       11630      7.24%     21.34% |       11383      7.09%     28.43% |       11644      7.25%     35.68% |           0      0.00%     35.68% |           0      0.00%     35.68% |       11457      7.13%     42.82% |       11613      7.23%     50.05% |       11359      7.07%     57.12% |       11402      7.10%     64.22% |       11204      6.98%     71.20% |       11589      7.22%     78.41% |       11784      7.34%     85.75% |       11456      7.13%     92.89% |       11425      7.11%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160588                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            7                      
system.ruby.L1Cache_Controller.M.Load    |      447044      6.41%      6.41% |      510009      7.31%     13.71% |      555182      7.95%     21.67% |      562453      8.06%     29.73% |      458143      6.56%     36.29% |           0      0.00%     36.29% |           0      0.00%     36.29% |      474923      6.80%     43.09% |      648608      9.29%     52.39% |      326620      4.68%     57.07% |      372928      5.34%     62.41% |      356515      5.11%     67.52% |      509322      7.30%     74.82% |      607202      8.70%     83.52% |      734382     10.52%     94.04% |      416129      5.96%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      6979460                      
system.ruby.L1Cache_Controller.M.Store   |      343211      6.86%      6.86% |      363167      7.26%     14.12% |      381209      7.62%     21.74% |      380901      7.61%     29.35% |      342390      6.84%     36.19% |        3675      0.07%     36.27% |        3675      0.07%     36.34% |      343106      6.86%     43.20% |      418483      8.36%     51.56% |      281288      5.62%     57.19% |      303469      6.07%     63.25% |      303792      6.07%     69.32% |      363778      7.27%     76.59% |      400809      8.01%     84.60% |      445275      8.90%     93.50% |      325011      6.50%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5003239                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         230     86.79%     86.79% |           7      2.64%     89.43% |          26      9.81%     99.25% |           0      0.00%     99.25% |           0      0.00%     99.25% |           0      0.00%     99.25% |           2      0.75%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          265                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       37213      6.04%      6.04% |       47013      7.63%     13.66% |       56169      9.11%     22.78% |       55763      9.05%     31.82% |       36695      5.95%     37.78% |           0      0.00%     37.78% |           0      0.00%     37.78% |       36932      5.99%     43.77% |       74576     12.10%     55.87% |        6869      1.11%     56.98% |       17413      2.83%     59.81% |       17319      2.81%     62.62% |       47251      7.67%     70.28% |       66662     10.82%     81.10% |       88545     14.37%     95.46% |       27960      4.54%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       616380                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.95%      2.95% |          50      2.83%      5.78% |          52      2.95%      8.73% |          44      2.49%     11.22% |          52      2.95%     14.17% |         525     29.76%     43.93% |         525     29.76%     73.70% |          50      2.83%     76.53% |          52      2.95%     79.48% |          52      2.95%     82.43% |          52      2.95%     85.37% |          52      2.95%     88.32% |          52      2.95%     91.27% |          50      2.83%     94.10% |          52      2.95%     97.05% |          52      2.95%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       26895      4.27%      4.27% |       46680      7.41%     11.68% |       56166      8.92%     20.60% |       55776      8.86%     29.46% |       37501      5.95%     35.41% |           0      0.00%     35.41% |          14      0.00%     35.41% |       36957      5.87%     41.28% |       74638     11.85%     53.13% |       15924      2.53%     55.66% |       15936      2.53%     58.19% |       15723      2.50%     60.69% |       47094      7.48%     68.17% |       76029     12.07%     80.24% |       97564     15.49%     95.73% |       26892      4.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       629789                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.25%      4.25% |          75      4.25%      8.50% |          75      4.25%     12.76% |          75      4.25%     17.01% |          75      4.25%     21.26% |         364     20.63%     41.89% |         350     19.84%     61.73% |          75      4.25%     65.99% |          75      4.25%     70.24% |          75      4.25%     74.49% |          75      4.25%     78.74% |          75      4.25%     82.99% |          75      4.25%     87.24% |          75      4.25%     91.50% |          75      4.25%     95.75% |          75      4.25%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1764                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1682      6.58%      6.58% |        1697      6.64%     13.22% |        2526      9.88%     23.09% |        1746      6.83%     29.92% |        1727      6.75%     36.68% |           0      0.00%     36.68% |           0      0.00%     36.68% |        1724      6.74%     43.42% |        1718      6.72%     50.14% |        1668      6.52%     56.66% |        1696      6.63%     63.30% |        1672      6.54%     69.83% |        2532      9.90%     79.74% |        1754      6.86%     86.60% |        1712      6.70%     93.29% |        1715      6.71%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        25569                      
system.ruby.L1Cache_Controller.IM.Data   |          25      7.10%      7.10% |          25      7.10%     14.20% |          26      7.39%     21.59% |          20      5.68%     27.27% |          26      7.39%     34.66% |           0      0.00%     34.66% |           0      0.00%     34.66% |          24      6.82%     41.48% |          26      7.39%     48.86% |          26      7.39%     56.25% |          26      7.39%     63.64% |          25      7.10%     70.74% |          26      7.39%     78.12% |          25      7.10%     85.23% |          26      7.39%     92.61% |          26      7.39%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          352                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       22734     14.02%     14.02% |       12655      7.80%     21.82% |       12682      7.82%     29.64% |       12416      7.65%     37.29% |       11887      7.33%     44.62% |         175      0.11%     44.73% |         175      0.11%     44.84% |       12481      7.69%     52.53% |       12600      7.77%     60.30% |        3347      2.06%     62.36% |       13927      8.59%     70.95% |       13849      8.54%     79.49% |       12794      7.89%     87.38% |        3457      2.13%     89.51% |        3478      2.14%     91.65% |       13541      8.35%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       162198                      
system.ruby.L1Cache_Controller.IM.Ack    |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           2     40.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          26      2.44%      2.44% |          26      2.44%      4.88% |          27      2.53%      7.41% |          21      1.97%      9.38% |          27      2.53%     11.91% |         350     32.83%     44.75% |         350     32.83%     77.58% |          25      2.35%     79.92% |          27      2.53%     82.46% |          27      2.53%     84.99% |          27      2.53%     87.52% |          26      2.44%     89.96% |          27      2.53%     92.50% |          26      2.44%     94.93% |          27      2.53%     97.47% |          27      2.53%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1066                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       48580      6.25%      6.25% |       58288      7.50%     13.75% |       67799      8.73%     22.48% |       67146      8.64%     31.12% |       48339      6.22%     37.34% |           0      0.00%     37.34% |           0      0.00%     37.34% |       48389      6.23%     43.57% |       86189     11.09%     54.67% |       18228      2.35%     57.01% |       28815      3.71%     60.72% |       28523      3.67%     64.39% |       58840      7.57%     71.96% |       78446     10.10%     82.06% |      100001     12.87%     94.93% |       39385      5.07%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       776968                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1619      6.34%      6.34% |        1517      5.94%     12.28% |        1736      6.80%     19.08% |        1353      5.30%     24.38% |        1694      6.63%     31.01% |        1425      5.58%     36.60% |        1502      5.88%     42.48% |        1408      5.51%     47.99% |        1512      5.92%     53.91% |        1286      5.04%     58.95% |        1433      5.61%     64.56% |        1435      5.62%     70.18% |        1383      5.42%     75.60% |        1446      5.66%     81.26% |        3349     13.12%     94.38% |        1435      5.62%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        25533                      
system.ruby.L2Cache_Controller.L1_GETS   |       39397      6.24%      6.24% |       39427      6.24%     12.48% |       38983      6.17%     18.65% |       39553      6.26%     24.91% |       38961      6.17%     31.08% |       39042      6.18%     37.27% |       39226      6.21%     43.48% |       39405      6.24%     49.71% |       39596      6.27%     55.98% |       39147      6.20%     62.18% |       39529      6.26%     68.44% |       40365      6.39%     74.83% |       40128      6.35%     81.19% |       40180      6.36%     87.55% |       39805      6.30%     93.85% |       38847      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       631591                      
system.ruby.L2Cache_Controller.L1_GETX   |       10110      6.22%      6.22% |       10265      6.31%     12.53% |       10381      6.39%     18.92% |       10330      6.35%     25.28% |       10193      6.27%     31.55% |       10128      6.23%     37.78% |       10101      6.21%     43.99% |       10268      6.32%     50.31% |       10123      6.23%     56.54% |       10119      6.23%     62.76% |       10132      6.23%     68.99% |       10060      6.19%     75.18% |       10037      6.17%     81.36% |       10022      6.17%     87.52% |       10127      6.23%     93.75% |       10154      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       162550                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48499      6.24%      6.24% |       48684      6.27%     12.51% |       48302      6.22%     18.72% |       48819      6.28%     25.01% |       48093      6.19%     31.20% |       48050      6.18%     37.38% |       48207      6.20%     43.59% |       48556      6.25%     49.84% |       48602      6.26%     56.09% |       48137      6.20%     62.29% |       48548      6.25%     68.54% |       49309      6.35%     74.88% |       49102      6.32%     81.20% |       49140      6.32%     87.53% |       48924      6.30%     93.82% |       47996      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       776968                      
system.ruby.L2Cache_Controller.L2_Replacement |        3873      6.35%      6.35% |        3830      6.28%     12.62% |        3777      6.19%     18.81% |        3855      6.32%     25.13% |        3731      6.11%     31.25% |        3786      6.20%     37.45% |        3814      6.25%     43.70% |        3809      6.24%     49.95% |        3864      6.33%     56.28% |        3700      6.06%     62.34% |        3764      6.17%     68.51% |        3778      6.19%     74.70% |        3812      6.25%     80.95% |        3865      6.33%     87.29% |        3921      6.43%     93.71% |        3837      6.29%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        61016                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3518      6.26%      6.26% |        3465      6.16%     12.42% |        3396      6.04%     18.46% |        3497      6.22%     24.69% |        3432      6.11%     30.79% |        3538      6.29%     37.09% |        3532      6.28%     43.37% |        3528      6.28%     49.65% |        3631      6.46%     56.10% |        3403      6.05%     62.16% |        3489      6.21%     68.37% |        3513      6.25%     74.62% |        3584      6.38%     80.99% |        3575      6.36%     87.35% |        3594      6.39%     93.74% |        3516      6.26%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        56211                      
system.ruby.L2Cache_Controller.Mem_Data  |       39203      6.26%      6.26% |       39027      6.24%     12.50% |       38924      6.22%     18.72% |       39128      6.25%     24.97% |       38895      6.22%     31.19% |       39078      6.24%     37.43% |       39132      6.25%     43.69% |       39136      6.25%     49.94% |       39314      6.28%     56.22% |       38832      6.21%     62.43% |       39040      6.24%     68.67% |       39103      6.25%     74.92% |       39222      6.27%     81.18% |       39271      6.28%     87.46% |       39329      6.28%     93.74% |       39147      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       625781                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7391      6.30%      6.30% |        7295      6.22%     12.53% |        7173      6.12%     18.65% |        7352      6.27%     24.92% |        7163      6.11%     31.03% |        7324      6.25%     37.28% |        7346      6.27%     43.54% |        7337      6.26%     49.80% |        7495      6.39%     56.20% |        7103      6.06%     62.25% |        7253      6.19%     68.44% |        7291      6.22%     74.66% |        7396      6.31%     80.97% |        7440      6.35%     87.32% |        7515      6.41%     93.73% |        7353      6.27%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       117227                      
system.ruby.L2Cache_Controller.WB_Data   |          93      4.58%      4.58% |          84      4.14%      8.72% |         114      5.62%     14.34% |         118      5.82%     20.16% |         114      5.62%     25.78% |         161      7.93%     33.71% |         154      7.59%     41.30% |         151      7.44%     48.74% |         151      7.44%     56.19% |         157      7.74%     63.92% |         151      7.44%     71.37% |         147      7.24%     78.61% |         127      6.26%     84.87% |         131      6.46%     91.33% |          89      4.39%     95.71% |          87      4.29%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2029                      
system.ruby.L2Cache_Controller.Ack       |           1      4.35%      4.35% |           2      8.70%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           3     13.04%     43.48% |           1      4.35%     47.83% |           0      0.00%     47.83% |           0      0.00%     47.83% |           3     13.04%     60.87% |           0      0.00%     60.87% |           4     17.39%     78.26% |           3     13.04%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.Ack::total           23                      
system.ruby.L2Cache_Controller.Ack_all   |         573      6.07%      6.07% |         627      6.64%     12.71% |         608      6.44%     19.15% |         564      5.98%     25.13% |         570      6.04%     31.17% |         630      6.67%     37.84% |         622      6.59%     44.43% |         570      6.04%     50.47% |         646      6.84%     57.32% |         492      5.21%     62.53% |         535      5.67%     68.20% |         576      6.10%     74.30% |         574      6.08%     80.38% |         597      6.32%     86.70% |         678      7.18%     93.89% |         577      6.11%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9439                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         134      7.60%     71.66% |         136      7.71%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1764                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49465      6.24%      6.24% |       49650      6.26%     12.50% |       49294      6.22%     18.71% |       49813      6.28%     24.99% |       49084      6.19%     31.18% |       49086      6.19%     37.37% |       49243      6.21%     43.58% |       49589      6.25%     49.84% |       49627      6.26%     56.09% |       49170      6.20%     62.29% |       49583      6.25%     68.55% |       50345      6.35%     74.89% |       50109      6.32%     81.21% |       50146      6.32%     87.54% |       49890      6.29%     93.83% |       48959      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       793053                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1364      6.43%      6.43% |        1368      6.45%     12.88% |        1493      7.04%     19.92% |        1290      6.08%     26.01% |        1347      6.35%     32.36% |        1332      6.28%     38.64% |        1288      6.07%     44.71% |        1295      6.11%     50.82% |        1364      6.43%     57.25% |        1161      5.47%     62.72% |        1246      5.88%     68.60% |        1271      5.99%     74.59% |        1234      5.82%     80.41% |        1298      6.12%     86.53% |        1517      7.15%     93.69% |        1339      6.31%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21207                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29002      6.27%      6.27% |       28738      6.21%     12.48% |       28473      6.16%     18.64% |       28928      6.25%     24.90% |       28639      6.19%     31.09% |       28840      6.24%     37.32% |       28938      6.26%     43.58% |       28933      6.26%     49.84% |       29088      6.29%     56.12% |       28842      6.24%     62.36% |       28937      6.26%     68.62% |       28991      6.27%     74.89% |       29158      6.30%     81.19% |       29108      6.29%     87.48% |       28945      6.26%     93.74% |       28944      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       462504                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8837      6.22%      6.22% |        8921      6.28%     12.50% |        8958      6.31%     18.80% |        8910      6.27%     25.08% |        8909      6.27%     31.35% |        8906      6.27%     37.62% |        8906      6.27%     43.88% |        8908      6.27%     50.15% |        8862      6.24%     56.39% |        8829      6.21%     62.61% |        8857      6.23%     68.84% |        8841      6.22%     75.06% |        8830      6.22%     81.28% |        8865      6.24%     87.52% |        8867      6.24%     93.76% |        8864      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       142070                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         241      5.65%      5.65% |         149      3.49%      9.14% |         242      5.67%     14.81% |          63      1.48%     16.28% |         346      8.11%     24.39% |          93      2.18%     26.57% |         214      5.01%     31.58% |         113      2.65%     34.23% |         134      3.14%     37.37% |         111      2.60%     39.97% |         187      4.38%     44.35% |         164      3.84%     48.20% |         149      3.49%     51.69% |         148      3.47%     55.15% |        1818     42.60%     97.75% |          96      2.25%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4268                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          10     26.32%     63.16% |          14     36.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.92%      3.92% |          14      3.92%      7.84% |          28      7.84%     15.69% |          28      7.84%     23.53% |          28      7.84%     31.37% |          28      7.84%     39.22% |          28      7.84%     47.06% |          28      7.84%     54.90% |          27      7.56%     62.46% |          27      7.56%     70.03% |          25      7.00%     77.03% |          26      7.28%     84.31% |          14      3.92%     88.24% |          14      3.92%     92.16% |          14      3.92%     96.08% |          14      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          357                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      4.35%      4.35% |           2      8.70%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           3     13.04%     43.48% |           1      4.35%     47.83% |           0      0.00%     47.83% |           0      0.00%     47.83% |           3     13.04%     60.87% |           0      0.00%     60.87% |           4     17.39%     78.26% |           3     13.04%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           23                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         572      6.11%      6.11% |         623      6.66%     12.77% |         606      6.48%     19.25% |         555      5.93%     25.18% |         564      6.03%     31.21% |         627      6.70%     37.91% |         615      6.57%     44.48% |         563      6.02%     50.50% |         638      6.82%     57.32% |         490      5.24%     62.56% |         528      5.64%     68.20% |         572      6.11%     74.32% |         566      6.05%     80.37% |         592      6.33%     86.69% |         671      7.17%     93.86% |         574      6.14%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9356                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10325      6.17%      6.17% |       10619      6.35%     12.52% |       10398      6.22%     18.74% |       10527      6.29%     25.03% |       10224      6.11%     31.14% |       10062      6.01%     37.16% |       10148      6.07%     43.22% |       10332      6.18%     49.40% |       10360      6.19%     55.59% |       10153      6.07%     61.66% |       10458      6.25%     67.91% |       11238      6.72%     74.63% |       10858      6.49%     81.12% |       10960      6.55%     87.67% |       10790      6.45%     94.12% |        9833      5.88%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       167285                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1259      6.26%      6.26% |        1330      6.61%     12.87% |        1395      6.93%     19.81% |        1392      6.92%     26.72% |        1256      6.24%     32.97% |        1194      5.94%     38.90% |        1167      5.80%     44.71% |        1332      6.62%     51.33% |        1233      6.13%     57.46% |        1262      6.27%     63.73% |        1247      6.20%     69.93% |        1191      5.92%     75.85% |        1193      5.93%     81.78% |        1143      5.68%     87.46% |        1246      6.19%     93.66% |        1276      6.34%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20116                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3870      6.35%      6.35% |        3824      6.28%     12.63% |        3773      6.19%     18.82% |        3844      6.31%     25.13% |        3724      6.11%     31.25% |        3781      6.21%     37.45% |        3806      6.25%     43.70% |        3804      6.24%     49.94% |        3855      6.33%     56.27% |        3698      6.07%     62.34% |        3757      6.17%     68.51% |        3772      6.19%     74.70% |        3804      6.24%     80.95% |        3861      6.34%     87.28% |        3914      6.42%     93.71% |        3833      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        60920                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2925      6.28%      6.28% |        2830      6.07%     12.35% |        2776      5.96%     18.31% |        2924      6.27%     24.58% |        2853      6.12%     30.70% |        2892      6.21%     36.91% |        2904      6.23%     43.14% |        2952      6.33%     49.47% |        2981      6.40%     55.87% |        2894      6.21%     62.08% |        2944      6.32%     68.40% |        2932      6.29%     74.69% |        3003      6.44%     81.13% |        2963      6.36%     87.49% |        2904      6.23%     93.72% |        2926      6.28%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        46603                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.97%      3.97% |          70      3.97%      7.94% |          98      5.56%     13.49% |          98      5.56%     19.05% |          98      5.56%     24.60% |         140      7.94%     32.54% |         140      7.94%     40.48% |         140      7.94%     48.41% |         138      7.82%     56.24% |         138      7.82%     64.06% |         134      7.60%     71.66% |         136      7.71%     79.37% |         112      6.35%     85.71% |         112      6.35%     92.06% |          70      3.97%     96.03% |          70      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1764                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           3     42.86%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48499      6.24%      6.24% |       48684      6.27%     12.51% |       48302      6.22%     18.72% |       48819      6.28%     25.01% |       48093      6.19%     31.20% |       48050      6.18%     37.38% |       48207      6.20%     43.59% |       48556      6.25%     49.84% |       48602      6.26%     56.09% |       48137      6.20%     62.29% |       48548      6.25%     68.54% |       49309      6.35%     74.88% |       49102      6.32%     81.20% |       49140      6.32%     87.53% |       48924      6.30%     93.82% |       47996      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       776968                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2      2.74%      2.74% |           4      5.48%      8.22% |           3      4.11%     12.33% |          10     13.70%     26.03% |           6      8.22%     34.25% |           4      5.48%     39.73% |           5      6.85%     46.58% |           4      5.48%     52.05% |           9     12.33%     64.38% |           2      2.74%     67.12% |           4      5.48%     72.60% |           6      8.22%     80.82% |           4      5.48%     86.30% |           1      1.37%     87.67% |           6      8.22%     95.89% |           3      4.11%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           73                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          21      8.33%      8.33% |          12      4.76%     13.10% |          14      5.56%     18.65% |          18      7.14%     25.79% |          15      5.95%     31.75% |          19      7.54%     39.29% |          13      5.16%     44.44% |          13      5.16%     49.60% |          12      4.76%     54.37% |          19      7.54%     61.90% |          17      6.75%     68.65% |           9      3.57%     72.22% |          15      5.95%     78.17% |          20      7.94%     86.11% |          19      7.54%     93.65% |          16      6.35%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          252                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7391      6.30%      6.30% |        7295      6.22%     12.53% |        7173      6.12%     18.65% |        7352      6.27%     24.92% |        7163      6.11%     31.03% |        7324      6.25%     37.28% |        7346      6.27%     43.54% |        7337      6.26%     49.80% |        7495      6.39%     56.20% |        7103      6.06%     62.25% |        7253      6.19%     68.44% |        7291      6.22%     74.66% |        7396      6.31%     80.97% |        7440      6.35%     87.32% |        7515      6.41%     93.73% |        7353      6.27%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       117227                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      6.06%      6.06% |           3      9.09%     15.15% |           2      6.06%     21.21% |           4     12.12%     33.33% |           3      9.09%     42.42% |           2      6.06%     48.48% |           2      6.06%     54.55% |           0      0.00%     54.55% |           3      9.09%     63.64% |           1      3.03%     66.67% |           1      3.03%     69.70% |           2      6.06%     75.76% |           3      9.09%     84.85% |           0      0.00%     84.85% |           2      6.06%     90.91% |           3      9.09%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           33                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |           1      2.50%      2.50% |           1      2.50%      5.00% |           6     15.00%     20.00% |           3      7.50%     27.50% |           2      5.00%     32.50% |           3      7.50%     40.00% |           4     10.00%     50.00% |           6     15.00%     65.00% |           1      2.50%     67.50% |           3      7.50%     75.00% |           4     10.00%     85.00% |           1      2.50%     87.50% |           1      2.50%     90.00% |           4     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           40                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          21      9.05%      9.05% |          11      4.74%     13.79% |          14      6.03%     19.83% |          16      6.90%     26.72% |          13      5.60%     32.33% |          19      8.19%     40.52% |          12      5.17%     45.69% |          11      4.74%     50.43% |          10      4.31%     54.74% |          18      7.76%     62.50% |          16      6.90%     69.40% |           9      3.88%     73.28% |          12      5.17%     78.45% |          19      8.19%     86.64% |          17      7.33%     93.97% |          14      6.03%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          232                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           1      5.00%      5.00% |           0      0.00%      5.00% |           2     10.00%     15.00% |           2     10.00%     25.00% |           0      0.00%     25.00% |           1      5.00%     30.00% |           2     10.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           0      0.00%     60.00% |           3     15.00%     75.00% |           1      5.00%     80.00% |           2     10.00%     90.00% |           2     10.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           20                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         572      6.11%      6.11% |         623      6.66%     12.77% |         606      6.48%     19.25% |         555      5.93%     25.18% |         564      6.03%     31.21% |         627      6.70%     37.91% |         615      6.57%     44.48% |         563      6.02%     50.50% |         638      6.82%     57.32% |         490      5.24%     62.56% |         528      5.64%     68.20% |         572      6.11%     74.32% |         566      6.05%     80.37% |         592      6.33%     86.69% |         671      7.17%     93.86% |         574      6.14%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9356                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      4.35%      4.35% |           2      8.70%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           3     13.04%     43.48% |           1      4.35%     47.83% |           0      0.00%     47.83% |           0      0.00%     47.83% |           3     13.04%     60.87% |           0      0.00%     60.87% |           4     17.39%     78.26% |           3     13.04%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           23                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      4.35%      4.35% |           2      8.70%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           3     13.04%     43.48% |           1      4.35%     47.83% |           0      0.00%     47.83% |           0      0.00%     47.83% |           3     13.04%     60.87% |           0      0.00%     60.87% |           4     17.39%     78.26% |           3     13.04%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           23                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29002      6.27%      6.27% |       28738      6.21%     12.48% |       28473      6.16%     18.64% |       28928      6.25%     24.90% |       28639      6.19%     31.09% |       28840      6.24%     37.32% |       28938      6.26%     43.58% |       28933      6.26%     49.84% |       29088      6.29%     56.12% |       28842      6.24%     62.36% |       28937      6.26%     68.62% |       28991      6.27%     74.89% |       29158      6.30%     81.19% |       29108      6.29%     87.48% |       28945      6.26%     93.74% |       28944      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       462504                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1364      6.43%      6.43% |        1368      6.45%     12.88% |        1493      7.04%     19.92% |        1290      6.08%     26.01% |        1347      6.35%     32.36% |        1332      6.28%     38.64% |        1288      6.07%     44.71% |        1295      6.11%     50.82% |        1364      6.43%     57.25% |        1161      5.47%     62.72% |        1246      5.88%     68.60% |        1271      5.99%     74.59% |        1234      5.82%     80.41% |        1298      6.12%     86.53% |        1517      7.15%     93.69% |        1339      6.31%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21207                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8837      6.22%      6.22% |        8921      6.28%     12.50% |        8958      6.31%     18.80% |        8910      6.27%     25.08% |        8909      6.27%     31.35% |        8906      6.27%     37.62% |        8906      6.27%     43.88% |        8908      6.27%     50.15% |        8862      6.24%     56.39% |        8829      6.21%     62.61% |        8857      6.23%     68.84% |        8841      6.22%     75.06% |        8830      6.22%     81.28% |        8865      6.24%     87.52% |        8867      6.24%     93.76% |        8864      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       142070                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.92%      3.92% |          42      3.92%      7.84% |          70      6.54%     14.38% |          56      5.23%     19.61% |          56      5.23%     24.84% |          84      7.84%     32.68% |          84      7.84%     40.52% |          84      7.84%     48.37% |          83      7.75%     56.12% |          83      7.75%     63.87% |          81      7.56%     71.43% |          82      7.66%     79.08% |          70      6.54%     85.62% |          70      6.54%     92.16% |          42      3.92%     96.08% |          42      3.92%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1071                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49423      6.24%      6.24% |       49608      6.26%     12.50% |       49224      6.22%     18.72% |       49757      6.28%     25.00% |       49028      6.19%     31.19% |       49002      6.19%     37.38% |       49159      6.21%     43.59% |       49505      6.25%     49.84% |       49544      6.26%     56.09% |       49087      6.20%     62.29% |       49502      6.25%     68.54% |       50263      6.35%     74.89% |       50039      6.32%     81.21% |       50076      6.32%     87.53% |       49848      6.29%     93.82% |       48917      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       791982                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.00%      4.00% |          70      4.00%      8.00% |          96      5.48%     13.48% |          96      5.48%     18.96% |          98      5.60%     24.56% |         138      7.88%     32.44% |         138      7.88%     40.32% |         139      7.94%     48.26% |         138      7.88%     56.14% |         137      7.82%     63.96% |         134      7.65%     71.62% |         135      7.71%     79.33% |         110      6.28%     85.61% |         112      6.40%     92.00% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1751                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           2     15.38%     30.77% |           0      0.00%     30.77% |           2     15.38%     46.15% |           2     15.38%     61.54% |           1      7.69%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           1      7.69%     84.62% |           2     15.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           13                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           2     15.38%     30.77% |           0      0.00%     30.77% |           2     15.38%     46.15% |           2     15.38%     61.54% |           1      7.69%     69.23% |           0      0.00%     69.23% |           1      7.69%     76.92% |           0      0.00%     76.92% |           1      7.69%     84.62% |           2     15.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           13                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.00%      4.00% |          70      4.00%      8.00% |          96      5.48%     13.48% |          96      5.48%     18.96% |          98      5.60%     24.56% |         138      7.88%     32.44% |         138      7.88%     40.32% |         139      7.94%     48.26% |         138      7.88%     56.14% |         137      7.82%     63.96% |         134      7.65%     71.62% |         135      7.71%     79.33% |         110      6.28%     85.61% |         112      6.40%     92.00% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1751                      

---------- End Simulation Statistics   ----------
