# vsd_training

# Contents:

[Day 1 Introduction to opensource EDA and PDK](https://github.com/bansalharshul1/vsd_training/blob/main/Day%201%20Introduction%20to%20open%20sources%20EDA%20and%20PDK.md#day1-introduction-to-opensource-eda-and-pdk)

[Day 2 Floorplaning and introduction to std cell library](https://github.com/bansalharshul1/vsd_training/blob/main/Day%202%20Floorplanning%20and%20intoduction%20to%20library%20cells.md#day-2-floorplaning-and-introduction-to-std-cell-library)


[Day3 Design Library cell using Magic Layout and ngspice characterization ](https://github.com/bansalharshul1/vsd_training/blob/main/Day%203%20Design%20Library%20cell%20using%20Magic%20Layout%20and%20ngspice%20characterization.md#day3-design-library-cell-using-magic-layout-and-ngspice-characterization)


[Day4 Pre-layout timing analysis and importance of good clock tree](https://github.com/bansalharshul1/vsd_training/blob/main/Day4%20Pre-layout%20timing%20analysis%20and%20implortance%20of%20good%20clock%20tree.md#day4-pre-layout-timing-analysis-and-implortance-of-good-clock-tree)

[Day5 TritonRoute and openSTA](https://github.com/bansalharshul1/vsd_training/blob/main/Day5%20Final%20step%20for%20RTL2GDS%20using%20tritonRoute%20and%20openSTA.md#final-steps-for-rtl2gds-using-tritonroute-and-opensta)



Reference

https://github.com/kmkalpana2001/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING




