/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/c_reg_fd_v12_0_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap c_reg_fd_v12_0_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/c_reg_fd_v12_0_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work c_reg_fd_v12_0_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/c_reg_fd_v12_0_5/.cxl.vhdl.c_reg_fd_v12_0_5.c_reg_fd_v12_0_5.lin64.cmf
