{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606392637148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606392637166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 15:10:37 2020 " "Processing started: Thu Nov 26 15:10:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606392637166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392637166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU -c CU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392637166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606392638708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606392638708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606392651603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606392651642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606392651681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606392651721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_decoder " "Elaborating entity \"main_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606392651797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main_decoder.v(16) " "Verilog HDL assignment warning at main_decoder.v(16): truncated value with size 32 to match size of target (2)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(8) " "Verilog HDL Case Statement warning at main_decoder.v(8): incomplete case statement has no default case item" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651805 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst main_decoder.v(8) " "Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst main_decoder.v(8) " "Inferred latch for \"RegDst\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg main_decoder.v(8) " "Inferred latch for \"MemtoReg\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] main_decoder.v(8) " "Inferred latch for \"ALUOp\[0\]\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] main_decoder.v(8) " "Inferred latch for \"ALUOp\[1\]\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite main_decoder.v(8) " "Inferred latch for \"RegWrite\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc main_decoder.v(8) " "Inferred latch for \"ALUSrc\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch main_decoder.v(8) " "Inferred latch for \"Branch\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite main_decoder.v(8) " "Inferred latch for \"MemWrite\" at main_decoder.v(8)" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392651806 "|main_decoder"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALUOp\[0\]\$latch Branch\$latch " "Duplicate LATCH primitive \"ALUOp\[0\]\$latch\" merged with LATCH primitive \"Branch\$latch\"" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606392652395 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606392652395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemtoReg\$latch " "Latch MemtoReg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652395 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemWrite\$latch " "Latch MemWrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652395 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Branch\$latch " "Latch Branch\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652395 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUSrc\$latch " "Latch ALUSrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652395 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegDst\$latch " "Latch RegDst\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652395 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegWrite\$latch " "Latch RegWrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652396 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUOp\[1\]\$latch " "Latch ALUOp\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606392652396 ""}  } { { "main_decoder.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606392652396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606392652481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606392653107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606392653107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606392653213 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606392653213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606392653213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606392653213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606392653269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 15:10:53 2020 " "Processing ended: Thu Nov 26 15:10:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606392653269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606392653269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606392653269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606392653269 ""}
