
../repos/eddieantonio-ocreval-3ab279a/wordaccsum/wordaccsum:     file format elf32-littlearm


Disassembly of section .init:

0001079c <.init>:
   1079c:	push	{r3, lr}
   107a0:	bl	108f4 <abort@plt+0x48>
   107a4:	pop	{r3, pc}

Disassembly of section .plt:

000107a8 <calloc@plt-0x14>:
   107a8:	push	{lr}		; (str lr, [sp, #-4]!)
   107ac:	ldr	lr, [pc, #4]	; 107b8 <calloc@plt-0x4>
   107b0:	add	lr, pc, lr
   107b4:	ldr	pc, [lr, #8]!
   107b8:	andeq	r3, r1, r8, asr #16

000107bc <calloc@plt>:
   107bc:	add	ip, pc, #0, 12
   107c0:	add	ip, ip, #77824	; 0x13000
   107c4:	ldr	pc, [ip, #2120]!	; 0x848

000107c8 <strcmp@plt>:
   107c8:	add	ip, pc, #0, 12
   107cc:	add	ip, ip, #77824	; 0x13000
   107d0:	ldr	pc, [ip, #2112]!	; 0x840

000107d4 <fopen@plt>:
   107d4:	add	ip, pc, #0, 12
   107d8:	add	ip, ip, #77824	; 0x13000
   107dc:	ldr	pc, [ip, #2104]!	; 0x838

000107e0 <free@plt>:
   107e0:	add	ip, pc, #0, 12
   107e4:	add	ip, ip, #77824	; 0x13000
   107e8:	ldr	pc, [ip, #2096]!	; 0x830

000107ec <fgets@plt>:
   107ec:	add	ip, pc, #0, 12
   107f0:	add	ip, ip, #77824	; 0x13000
   107f4:	ldr	pc, [ip, #2088]!	; 0x828

000107f8 <strdup@plt>:
   107f8:	add	ip, pc, #0, 12
   107fc:	add	ip, ip, #77824	; 0x13000
   10800:	ldr	pc, [ip, #2080]!	; 0x820

00010804 <__xstat@plt>:
   10804:	add	ip, pc, #0, 12
   10808:	add	ip, ip, #77824	; 0x13000
   1080c:	ldr	pc, [ip, #2072]!	; 0x818

00010810 <__libc_start_main@plt>:
   10810:	add	ip, pc, #0, 12
   10814:	add	ip, ip, #77824	; 0x13000
   10818:	ldr	pc, [ip, #2064]!	; 0x810

0001081c <__sysv_signal@plt>:
   1081c:	add	ip, pc, #0, 12
   10820:	add	ip, ip, #77824	; 0x13000
   10824:	ldr	pc, [ip, #2056]!	; 0x808

00010828 <__gmon_start__@plt>:
   10828:	add	ip, pc, #0, 12
   1082c:	add	ip, ip, #77824	; 0x13000
   10830:	ldr	pc, [ip, #2048]!	; 0x800

00010834 <exit@plt>:
   10834:	add	ip, pc, #0, 12
   10838:	add	ip, ip, #77824	; 0x13000
   1083c:	ldr	pc, [ip, #2040]!	; 0x7f8

00010840 <strlen@plt>:
   10840:	add	ip, pc, #0, 12
   10844:	add	ip, ip, #77824	; 0x13000
   10848:	ldr	pc, [ip, #2032]!	; 0x7f0

0001084c <fprintf@plt>:
   1084c:	add	ip, pc, #0, 12
   10850:	add	ip, ip, #77824	; 0x13000
   10854:	ldr	pc, [ip, #2024]!	; 0x7e8

00010858 <__isoc99_sscanf@plt>:
   10858:	add	ip, pc, #0, 12
   1085c:	add	ip, ip, #77824	; 0x13000
   10860:	ldr	pc, [ip, #2016]!	; 0x7e0

00010864 <fclose@plt>:
   10864:	add	ip, pc, #0, 12
   10868:	add	ip, ip, #77824	; 0x13000
   1086c:	ldr	pc, [ip, #2008]!	; 0x7d8

00010870 <fputc@plt>:
   10870:	add	ip, pc, #0, 12
   10874:	add	ip, ip, #77824	; 0x13000
   10878:	ldr	pc, [ip, #2000]!	; 0x7d0

0001087c <sprintf@plt>:
   1087c:	add	ip, pc, #0, 12
   10880:	add	ip, ip, #77824	; 0x13000
   10884:	ldr	pc, [ip, #1992]!	; 0x7c8

00010888 <atoi@plt>:
   10888:	add	ip, pc, #0, 12
   1088c:	add	ip, ip, #77824	; 0x13000
   10890:	ldr	pc, [ip, #1984]!	; 0x7c0

00010894 <fputs@plt>:
   10894:	add	ip, pc, #0, 12
   10898:	add	ip, ip, #77824	; 0x13000
   1089c:	ldr	pc, [ip, #1976]!	; 0x7b8

000108a0 <strncmp@plt>:
   108a0:	add	ip, pc, #0, 12
   108a4:	add	ip, ip, #77824	; 0x13000
   108a8:	ldr	pc, [ip, #1968]!	; 0x7b0

000108ac <abort@plt>:
   108ac:	add	ip, pc, #0, 12
   108b0:	add	ip, ip, #77824	; 0x13000
   108b4:	ldr	pc, [ip, #1960]!	; 0x7a8

Disassembly of section .text:

000108b8 <error@@Base-0x8e0>:
   108b8:	mov	fp, #0
   108bc:	mov	lr, #0
   108c0:	pop	{r1}		; (ldr r1, [sp], #4)
   108c4:	mov	r2, sp
   108c8:	push	{r2}		; (str r2, [sp, #-4]!)
   108cc:	push	{r0}		; (str r0, [sp, #-4]!)
   108d0:	ldr	ip, [pc, #16]	; 108e8 <abort@plt+0x3c>
   108d4:	push	{ip}		; (str ip, [sp, #-4]!)
   108d8:	ldr	r0, [pc, #12]	; 108ec <abort@plt+0x40>
   108dc:	ldr	r3, [pc, #12]	; 108f0 <abort@plt+0x44>
   108e0:	bl	10810 <__libc_start_main@plt>
   108e4:	bl	108ac <abort@plt>
   108e8:	andeq	r2, r1, ip, asr #31
   108ec:	andeq	r0, r1, r8, lsr #19
   108f0:	andeq	r2, r1, ip, ror #30
   108f4:	ldr	r3, [pc, #20]	; 10910 <abort@plt+0x64>
   108f8:	ldr	r2, [pc, #20]	; 10914 <abort@plt+0x68>
   108fc:	add	r3, pc, r3
   10900:	ldr	r2, [r3, r2]
   10904:	cmp	r2, #0
   10908:	bxeq	lr
   1090c:	b	10828 <__gmon_start__@plt>
   10910:	strdeq	r3, [r1], -ip
   10914:	muleq	r0, ip, r0
   10918:	ldr	r0, [pc, #24]	; 10938 <abort@plt+0x8c>
   1091c:	ldr	r3, [pc, #24]	; 1093c <abort@plt+0x90>
   10920:	cmp	r3, r0
   10924:	bxeq	lr
   10928:	ldr	r3, [pc, #16]	; 10940 <abort@plt+0x94>
   1092c:	cmp	r3, #0
   10930:	bxeq	lr
   10934:	bx	r3
   10938:	andeq	r4, r2, r8, ror #1
   1093c:	andeq	r4, r2, r8, ror #1
   10940:	andeq	r0, r0, r0
   10944:	ldr	r0, [pc, #36]	; 10970 <abort@plt+0xc4>
   10948:	ldr	r1, [pc, #36]	; 10974 <abort@plt+0xc8>
   1094c:	sub	r1, r1, r0
   10950:	asr	r1, r1, #2
   10954:	add	r1, r1, r1, lsr #31
   10958:	asrs	r1, r1, #1
   1095c:	bxeq	lr
   10960:	ldr	r3, [pc, #16]	; 10978 <abort@plt+0xcc>
   10964:	cmp	r3, #0
   10968:	bxeq	lr
   1096c:	bx	r3
   10970:	andeq	r4, r2, r8, ror #1
   10974:	andeq	r4, r2, r8, ror #1
   10978:	andeq	r0, r0, r0
   1097c:	push	{r4, lr}
   10980:	ldr	r4, [pc, #24]	; 109a0 <abort@plt+0xf4>
   10984:	ldrb	r3, [r4]
   10988:	cmp	r3, #0
   1098c:	popne	{r4, pc}
   10990:	bl	10918 <abort@plt+0x6c>
   10994:	mov	r3, #1
   10998:	strb	r3, [r4]
   1099c:	pop	{r4, pc}
   109a0:	andeq	r4, r2, r8, ror #1
   109a4:	b	10944 <abort@plt+0x98>
   109a8:	push	{fp, lr}
   109ac:	mov	fp, sp
   109b0:	sub	sp, sp, #32
   109b4:	ldr	r2, [pc, #216]	; 10a94 <abort@plt+0x1e8>
   109b8:	add	r2, pc, r2
   109bc:	ldr	r3, [pc, #212]	; 10a98 <abort@plt+0x1ec>
   109c0:	ldr	r3, [pc, r3]
   109c4:	movw	ip, #0
   109c8:	str	ip, [fp, #-4]
   109cc:	str	r0, [fp, #-8]
   109d0:	str	r1, [fp, #-12]
   109d4:	ldr	r1, [fp, #-12]
   109d8:	sub	r0, fp, #8
   109dc:	str	r3, [sp, #12]
   109e0:	mov	r3, ip
   109e4:	ldr	ip, [sp, #12]
   109e8:	blx	ip
   109ec:	ldr	r0, [fp, #-8]
   109f0:	cmp	r0, #2
   109f4:	bge	10a0c <abort@plt+0x160>
   109f8:	ldr	r0, [pc, #176]	; 10ab0 <abort@plt+0x204>
   109fc:	add	r0, pc, r0
   10a00:	ldr	r1, [pc, #172]	; 10ab4 <abort@plt+0x208>
   10a04:	ldr	r1, [pc, r1]
   10a08:	blx	r1
   10a0c:	movw	r0, #0
   10a10:	str	r0, [sp, #16]
   10a14:	ldr	r0, [sp, #16]
   10a18:	ldr	r1, [fp, #-8]
   10a1c:	cmp	r0, r1
   10a20:	bge	10a64 <abort@plt+0x1b8>
   10a24:	ldr	r0, [pc, #124]	; 10aa8 <abort@plt+0x1fc>
   10a28:	ldr	r0, [pc, r0]
   10a2c:	ldr	r1, [pc, #120]	; 10aac <abort@plt+0x200>
   10a30:	ldr	r1, [pc, r1]
   10a34:	ldr	r2, [fp, #-12]
   10a38:	ldr	r3, [sp, #16]
   10a3c:	add	r2, r2, r3, lsl #2
   10a40:	ldr	r2, [r2]
   10a44:	str	r1, [sp, #8]
   10a48:	mov	r1, r2
   10a4c:	ldr	r2, [sp, #8]
   10a50:	blx	r2
   10a54:	ldr	r0, [sp, #16]
   10a58:	add	r0, r0, #1
   10a5c:	str	r0, [sp, #16]
   10a60:	b	10a14 <abort@plt+0x168>
   10a64:	ldr	r0, [pc, #52]	; 10aa0 <abort@plt+0x1f4>
   10a68:	ldr	r0, [pc, r0]
   10a6c:	ldr	r1, [pc, #48]	; 10aa4 <abort@plt+0x1f8>
   10a70:	ldr	r1, [pc, r1]
   10a74:	movw	r2, #0
   10a78:	str	r1, [sp, #4]
   10a7c:	mov	r1, r2
   10a80:	ldr	r2, [sp, #4]
   10a84:	blx	r2
   10a88:	ldr	r0, [pc, #12]	; 10a9c <abort@plt+0x1f0>
   10a8c:	ldr	r0, [pc, r0]
   10a90:	blx	r0
   10a94:	andeq	r2, r0, ip, lsr #12
   10a98:	andeq	r3, r1, ip, asr #13
   10a9c:	andeq	r3, r1, r0, lsr #12
   10aa0:	andeq	r3, r1, r4, lsr r6
   10aa4:	strdeq	r3, [r1], -r0
   10aa8:	andeq	r3, r1, r4, ror r6
   10aac:	andeq	r3, r1, r0, asr r6
   10ab0:	andeq	r2, r0, ip, lsl r6
   10ab4:	andeq	r3, r1, r4, ror #12
   10ab8:	push	{fp, lr}
   10abc:	mov	fp, sp
   10ac0:	sub	sp, sp, #16
   10ac4:	str	r0, [fp, #-4]
   10ac8:	str	r1, [sp, #8]
   10acc:	ldr	r0, [fp, #-4]
   10ad0:	ldr	r1, [sp, #8]
   10ad4:	bl	107bc <calloc@plt>
   10ad8:	str	r0, [sp, #4]
   10adc:	ldr	r0, [sp, #4]
   10ae0:	movw	r1, #0
   10ae4:	cmp	r0, r1
   10ae8:	bne	10af8 <abort@plt+0x24c>
   10aec:	ldr	r0, [pc, #16]	; 10b04 <abort@plt+0x258>
   10af0:	add	r0, pc, r0
   10af4:	bl	11198 <error@@Base>
   10af8:	ldr	r0, [sp, #4]
   10afc:	mov	sp, fp
   10b00:	pop	{fp, pc}
   10b04:	andeq	r2, r0, pc, lsr r5
   10b08:	sub	sp, sp, #20
   10b0c:	str	r0, [sp, #12]
   10b10:	str	r1, [sp, #8]
   10b14:	movw	r0, #0
   10b18:	str	r0, [sp, #4]
   10b1c:	ldr	r0, [sp, #12]
   10b20:	ldr	r1, [sp, #4]
   10b24:	add	r0, r0, r1
   10b28:	ldrb	r0, [r0]
   10b2c:	cmp	r0, #0
   10b30:	movw	r0, #0
   10b34:	str	r0, [sp]
   10b38:	beq	10b6c <abort@plt+0x2c0>
   10b3c:	ldr	r0, [sp, #12]
   10b40:	ldr	r1, [sp, #4]
   10b44:	add	r0, r0, r1
   10b48:	ldrb	r0, [r0]
   10b4c:	ldr	r1, [sp, #8]
   10b50:	ldr	r2, [sp, #4]
   10b54:	add	r1, r1, r2
   10b58:	ldrb	r1, [r1]
   10b5c:	cmp	r0, r1
   10b60:	movw	r0, #0
   10b64:	moveq	r0, #1
   10b68:	str	r0, [sp]
   10b6c:	ldr	r0, [sp]
   10b70:	tst	r0, #1
   10b74:	beq	10b8c <abort@plt+0x2e0>
   10b78:	b	10b7c <abort@plt+0x2d0>
   10b7c:	ldr	r0, [sp, #4]
   10b80:	add	r0, r0, #1
   10b84:	str	r0, [sp, #4]
   10b88:	b	10b1c <abort@plt+0x270>
   10b8c:	ldr	r0, [sp, #12]
   10b90:	ldr	r1, [sp, #4]
   10b94:	add	r0, r0, r1
   10b98:	ldrb	r0, [r0]
   10b9c:	cmp	r0, #0
   10ba0:	bne	10bbc <abort@plt+0x310>
   10ba4:	ldr	r0, [sp, #8]
   10ba8:	ldr	r1, [sp, #4]
   10bac:	add	r0, r0, r1
   10bb0:	ldrb	r0, [r0]
   10bb4:	cmp	r0, #0
   10bb8:	beq	10bfc <abort@plt+0x350>
   10bbc:	ldr	r0, [sp, #12]
   10bc0:	ldr	r1, [sp, #4]
   10bc4:	add	r0, r0, r1
   10bc8:	ldrb	r0, [r0]
   10bcc:	ldr	r1, [sp, #8]
   10bd0:	ldr	r2, [sp, #4]
   10bd4:	add	r1, r1, r2
   10bd8:	ldrb	r1, [r1]
   10bdc:	cmp	r0, r1
   10be0:	movw	r0, #0
   10be4:	movlt	r0, #1
   10be8:	tst	r0, #1
   10bec:	mvn	r0, #0
   10bf0:	moveq	r0, #1
   10bf4:	str	r0, [sp, #16]
   10bf8:	b	10c04 <abort@plt+0x358>
   10bfc:	movw	r0, #0
   10c00:	str	r0, [sp, #16]
   10c04:	ldr	r0, [sp, #16]
   10c08:	add	sp, sp, #20
   10c0c:	bx	lr
   10c10:	push	{fp, lr}
   10c14:	mov	fp, sp
   10c18:	sub	sp, sp, #24
   10c1c:	str	r0, [fp, #-8]
   10c20:	str	r1, [sp, #12]
   10c24:	ldr	r0, [fp, #-8]
   10c28:	movw	r1, #0
   10c2c:	cmp	r0, r1
   10c30:	bne	10c74 <abort@plt+0x3c8>
   10c34:	ldr	r0, [sp, #12]
   10c38:	ldrb	r0, [r0]
   10c3c:	cmp	r0, #114	; 0x72
   10c40:	bne	10c58 <abort@plt+0x3ac>
   10c44:	ldr	r0, [pc, #148]	; 10ce0 <abort@plt+0x434>
   10c48:	ldr	r0, [pc, r0]
   10c4c:	ldr	r0, [r0]
   10c50:	str	r0, [sp, #4]
   10c54:	b	10c68 <abort@plt+0x3bc>
   10c58:	ldr	r0, [pc, #124]	; 10cdc <abort@plt+0x430>
   10c5c:	ldr	r0, [pc, r0]
   10c60:	ldr	r0, [r0]
   10c64:	str	r0, [sp, #4]
   10c68:	ldr	r0, [sp, #4]
   10c6c:	str	r0, [fp, #-4]
   10c70:	b	10cd0 <abort@plt+0x424>
   10c74:	ldr	r0, [fp, #-8]
   10c78:	ldr	r1, [sp, #12]
   10c7c:	bl	107d4 <fopen@plt>
   10c80:	str	r0, [sp, #8]
   10c84:	ldr	r0, [sp, #8]
   10c88:	movw	r1, #0
   10c8c:	cmp	r0, r1
   10c90:	beq	10ca0 <abort@plt+0x3f4>
   10c94:	ldr	r0, [sp, #8]
   10c98:	str	r0, [fp, #-4]
   10c9c:	b	10cd0 <abort@plt+0x424>
   10ca0:	ldr	r0, [sp, #12]
   10ca4:	ldrb	r0, [r0]
   10ca8:	cmp	r0, #119	; 0x77
   10cac:	bne	10cc0 <abort@plt+0x414>
   10cb0:	ldr	r0, [pc, #48]	; 10ce8 <abort@plt+0x43c>
   10cb4:	add	r0, pc, r0
   10cb8:	ldr	r1, [fp, #-8]
   10cbc:	bl	111f8 <error@@Base+0x60>
   10cc0:	ldr	r0, [pc, #28]	; 10ce4 <abort@plt+0x438>
   10cc4:	add	r0, pc, r0
   10cc8:	ldr	r1, [fp, #-8]
   10ccc:	bl	111f8 <error@@Base+0x60>
   10cd0:	ldr	r0, [fp, #-4]
   10cd4:	mov	sp, fp
   10cd8:	pop	{fp, pc}
   10cdc:	andeq	r3, r1, r4, asr r4
   10ce0:	andeq	r3, r1, r0, ror #8
   10ce4:	muleq	r0, fp, r3
   10ce8:	muleq	r0, r5, r3
   10cec:	push	{fp, lr}
   10cf0:	mov	fp, sp
   10cf4:	sub	sp, sp, #8
   10cf8:	ldr	r1, [pc, #64]	; 10d40 <abort@plt+0x494>
   10cfc:	ldr	r1, [pc, r1]
   10d00:	str	r0, [sp, #4]
   10d04:	ldr	r0, [sp, #4]
   10d08:	ldr	r1, [r1]
   10d0c:	cmp	r0, r1
   10d10:	beq	10d38 <abort@plt+0x48c>
   10d14:	ldr	r0, [pc, #40]	; 10d44 <abort@plt+0x498>
   10d18:	ldr	r0, [pc, r0]
   10d1c:	ldr	r1, [sp, #4]
   10d20:	ldr	r0, [r0]
   10d24:	cmp	r1, r0
   10d28:	beq	10d38 <abort@plt+0x48c>
   10d2c:	ldr	r0, [sp, #4]
   10d30:	bl	10864 <fclose@plt>
   10d34:	str	r0, [sp]
   10d38:	mov	sp, fp
   10d3c:	pop	{fp, pc}
   10d40:	andeq	r3, r1, ip, lsr #7
   10d44:	muleq	r1, r8, r3
   10d48:	push	{fp, lr}
   10d4c:	mov	fp, sp
   10d50:	sub	sp, sp, #96	; 0x60
   10d54:	str	r0, [fp, #-4]
   10d58:	ldr	r0, [fp, #-4]
   10d5c:	mov	r1, sp
   10d60:	bl	12fd0 <error@@Base+0x1e38>
   10d64:	cmp	r0, #0
   10d68:	movw	r0, #0
   10d6c:	moveq	r0, #1
   10d70:	tst	r0, #1
   10d74:	movw	r0, #1
   10d78:	moveq	r0, #0
   10d7c:	and	r0, r0, #255	; 0xff
   10d80:	mov	sp, fp
   10d84:	pop	{fp, pc}
   10d88:	push	{fp, lr}
   10d8c:	mov	fp, sp
   10d90:	sub	sp, sp, #8
   10d94:	ldr	r0, [pc, #68]	; 10de0 <abort@plt+0x534>
   10d98:	add	r0, pc, r0
   10d9c:	ldrh	r1, [r0]
   10da0:	movw	r2, #1
   10da4:	add	r1, r1, r2
   10da8:	strh	r1, [r0]
   10dac:	sxth	r0, r1
   10db0:	bl	10de4 <abort@plt+0x538>
   10db4:	ldr	r1, [pc, #32]	; 10ddc <abort@plt+0x530>
   10db8:	ldr	r1, [pc, r1]
   10dbc:	str	r0, [sp, #4]
   10dc0:	ldr	r0, [sp, #4]
   10dc4:	blx	r1
   10dc8:	ldr	r1, [sp, #4]
   10dcc:	str	r0, [sp]
   10dd0:	mov	r0, r1
   10dd4:	mov	sp, fp
   10dd8:	pop	{fp, pc}
   10ddc:	andeq	r3, r1, r0, asr #5
   10de0:	andeq	r3, r1, sl, asr #6
   10de4:	push	{fp, lr}
   10de8:	mov	fp, sp
   10dec:	sub	sp, sp, #128	; 0x80
   10df0:	ldr	r1, [pc, #112]	; 10e68 <abort@plt+0x5bc>
   10df4:	ldr	r1, [pc, r1]
   10df8:	ldr	r2, [pc, #108]	; 10e6c <abort@plt+0x5c0>
   10dfc:	ldr	r2, [pc, r2]
   10e00:	add	r3, sp, #26
   10e04:	strh	r0, [fp, #-2]
   10e08:	ldr	r2, [r2]
   10e0c:	str	r3, [sp, #20]
   10e10:	str	r2, [sp, #16]
   10e14:	blx	r1
   10e18:	ldr	r1, [pc, #68]	; 10e64 <abort@plt+0x5b8>
   10e1c:	add	r1, pc, r1
   10e20:	ldrsh	r2, [fp, #-2]
   10e24:	ldr	r3, [sp, #20]
   10e28:	str	r0, [sp, #12]
   10e2c:	mov	r0, r3
   10e30:	ldr	lr, [sp, #16]
   10e34:	str	r2, [sp, #8]
   10e38:	mov	r2, lr
   10e3c:	ldr	r3, [sp, #12]
   10e40:	ldr	ip, [sp, #8]
   10e44:	str	ip, [sp]
   10e48:	bl	1087c <sprintf@plt>
   10e4c:	add	r1, sp, #26
   10e50:	str	r0, [sp, #4]
   10e54:	mov	r0, r1
   10e58:	bl	107f8 <strdup@plt>
   10e5c:	mov	sp, fp
   10e60:	pop	{fp, pc}
   10e64:	andeq	r2, r0, ip, ror #4
   10e68:	andeq	r3, r1, ip, lsr #5
   10e6c:	muleq	r1, ip, r2
   10e70:	push	{fp, lr}
   10e74:	mov	fp, sp
   10e78:	sub	sp, sp, #16
   10e7c:	str	r0, [fp, #-4]
   10e80:	movw	r0, #47	; 0x2f
   10e84:	strb	r0, [fp, #-5]
   10e88:	ldr	r0, [fp, #-4]
   10e8c:	bl	10840 <strlen@plt>
   10e90:	sub	r0, r0, #1
   10e94:	strh	r0, [sp, #8]
   10e98:	ldrsh	r0, [sp, #8]
   10e9c:	cmp	r0, #0
   10ea0:	movw	r0, #0
   10ea4:	str	r0, [sp, #4]
   10ea8:	blt	10ed0 <abort@plt+0x624>
   10eac:	ldr	r0, [fp, #-4]
   10eb0:	ldrsh	r1, [sp, #8]
   10eb4:	add	r0, r0, r1
   10eb8:	ldrb	r0, [r0]
   10ebc:	ldrb	r1, [fp, #-5]
   10ec0:	cmp	r0, r1
   10ec4:	movw	r0, #0
   10ec8:	movne	r0, #1
   10ecc:	str	r0, [sp, #4]
   10ed0:	ldr	r0, [sp, #4]
   10ed4:	tst	r0, #1
   10ed8:	beq	10ef4 <abort@plt+0x648>
   10edc:	b	10ee0 <abort@plt+0x634>
   10ee0:	ldrh	r0, [sp, #8]
   10ee4:	movw	r1, #65535	; 0xffff
   10ee8:	add	r0, r0, r1
   10eec:	strh	r0, [sp, #8]
   10ef0:	b	10e98 <abort@plt+0x5ec>
   10ef4:	ldr	r0, [fp, #-4]
   10ef8:	ldrsh	r1, [sp, #8]
   10efc:	add	r1, r1, #1
   10f00:	add	r0, r0, r1
   10f04:	mov	sp, fp
   10f08:	pop	{fp, pc}
   10f0c:	push	{fp, lr}
   10f10:	mov	fp, sp
   10f14:	sub	sp, sp, #16
   10f18:	str	r0, [fp, #-4]
   10f1c:	str	r1, [sp, #8]
   10f20:	str	r2, [sp, #4]
   10f24:	str	r3, [sp]
   10f28:	ldr	r0, [sp, #8]
   10f2c:	ldr	r0, [r0]
   10f30:	bl	10e70 <abort@plt+0x5c4>
   10f34:	ldr	r1, [pc, #36]	; 10f60 <abort@plt+0x6b4>
   10f38:	ldr	r1, [pc, r1]
   10f3c:	str	r0, [r1]
   10f40:	bl	112d8 <error@@Base+0x140>
   10f44:	ldr	r0, [fp, #-4]
   10f48:	ldr	r1, [sp, #8]
   10f4c:	ldr	r2, [sp, #4]
   10f50:	ldr	r3, [sp]
   10f54:	bl	10f64 <abort@plt+0x6b8>
   10f58:	mov	sp, fp
   10f5c:	pop	{fp, pc}
   10f60:	andeq	r3, r1, r0, ror #2
   10f64:	push	{fp, lr}
   10f68:	mov	fp, sp
   10f6c:	sub	sp, sp, #48	; 0x30
   10f70:	str	r0, [fp, #-4]
   10f74:	str	r1, [fp, #-8]
   10f78:	str	r2, [fp, #-12]
   10f7c:	str	r3, [fp, #-16]
   10f80:	movw	r0, #0
   10f84:	strh	r0, [fp, #-20]	; 0xffffffec
   10f88:	ldr	r0, [fp, #-4]
   10f8c:	ldr	r0, [r0]
   10f90:	cmp	r0, #1
   10f94:	bne	10fb4 <abort@plt+0x708>
   10f98:	ldr	r0, [pc, #404]	; 11134 <abort@plt+0x888>
   10f9c:	ldr	r0, [pc, r0]
   10fa0:	ldrb	r0, [r0]
   10fa4:	cmp	r0, #0
   10fa8:	beq	10fb4 <abort@plt+0x708>
   10fac:	ldr	r0, [fp, #-12]
   10fb0:	bl	11374 <error@@Base+0x1dc>
   10fb4:	movw	r0, #1
   10fb8:	strh	r0, [fp, #-18]	; 0xffffffee
   10fbc:	ldrsh	r0, [fp, #-18]	; 0xffffffee
   10fc0:	ldr	r1, [fp, #-4]
   10fc4:	ldr	r1, [r1]
   10fc8:	cmp	r0, r1
   10fcc:	bge	11120 <abort@plt+0x874>
   10fd0:	ldr	r0, [fp, #-8]
   10fd4:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   10fd8:	add	r0, r0, r1, lsl #2
   10fdc:	ldr	r0, [r0]
   10fe0:	ldrb	r0, [r0]
   10fe4:	cmp	r0, #45	; 0x2d
   10fe8:	bne	110e8 <abort@plt+0x83c>
   10fec:	ldr	r0, [fp, #-8]
   10ff0:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   10ff4:	add	r0, r0, r1, lsl #2
   10ff8:	ldr	r0, [r0]
   10ffc:	ldrb	r0, [r0, #1]
   11000:	cmp	r0, #0
   11004:	beq	110e8 <abort@plt+0x83c>
   11008:	ldr	r0, [pc, #296]	; 11138 <abort@plt+0x88c>
   1100c:	add	r0, pc, r0
   11010:	ldr	r1, [fp, #-8]
   11014:	ldrsh	r2, [fp, #-18]	; 0xffffffee
   11018:	ldr	r2, [r1, r2, lsl #2]!
   1101c:	ldr	r1, [r1]
   11020:	str	r0, [sp, #24]
   11024:	mov	r0, r1
   11028:	str	r2, [sp, #20]
   1102c:	bl	10840 <strlen@plt>
   11030:	ldr	r1, [sp, #24]
   11034:	str	r0, [sp, #16]
   11038:	mov	r0, r1
   1103c:	ldr	r1, [sp, #20]
   11040:	ldr	r2, [sp, #16]
   11044:	bl	108a0 <strncmp@plt>
   11048:	cmp	r0, #0
   1104c:	bne	11058 <abort@plt+0x7ac>
   11050:	ldr	r0, [fp, #-12]
   11054:	bl	11374 <error@@Base+0x1dc>
   11058:	ldr	r0, [fp, #-8]
   1105c:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   11060:	add	r0, r0, r1, lsl #2
   11064:	ldr	r0, [r0]
   11068:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   1106c:	add	r1, r1, #1
   11070:	ldr	r2, [fp, #-4]
   11074:	ldr	r2, [r2]
   11078:	cmp	r1, r2
   1107c:	str	r0, [sp, #12]
   11080:	bge	110a0 <abort@plt+0x7f4>
   11084:	ldr	r0, [fp, #-8]
   11088:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   1108c:	add	r1, r1, #1
   11090:	add	r0, r0, r1, lsl #2
   11094:	ldr	r0, [r0]
   11098:	str	r0, [sp, #8]
   1109c:	b	110ac <abort@plt+0x800>
   110a0:	movw	r0, #0
   110a4:	str	r0, [sp, #8]
   110a8:	b	110ac <abort@plt+0x800>
   110ac:	ldr	r0, [sp, #8]
   110b0:	ldr	r2, [fp, #-16]
   110b4:	ldr	r1, [sp, #12]
   110b8:	str	r0, [sp, #4]
   110bc:	mov	r0, r1
   110c0:	ldr	r1, [sp, #4]
   110c4:	bl	11400 <error@@Base+0x268>
   110c8:	sxtb	r0, r0
   110cc:	cmp	r0, #0
   110d0:	beq	110e4 <abort@plt+0x838>
   110d4:	ldrh	r0, [fp, #-18]	; 0xffffffee
   110d8:	movw	r1, #1
   110dc:	add	r0, r0, r1
   110e0:	strh	r0, [fp, #-18]	; 0xffffffee
   110e4:	b	11108 <abort@plt+0x85c>
   110e8:	ldr	r0, [fp, #-8]
   110ec:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   110f0:	ldr	r1, [r0, r1, lsl #2]
   110f4:	ldrsh	r2, [fp, #-20]	; 0xffffffec
   110f8:	add	r3, r2, #1
   110fc:	strh	r3, [fp, #-20]	; 0xffffffec
   11100:	add	r0, r0, r2, lsl #2
   11104:	str	r1, [r0]
   11108:	b	1110c <abort@plt+0x860>
   1110c:	ldrh	r0, [fp, #-18]	; 0xffffffee
   11110:	movw	r1, #1
   11114:	add	r0, r0, r1
   11118:	strh	r0, [fp, #-18]	; 0xffffffee
   1111c:	b	10fbc <abort@plt+0x710>
   11120:	ldrsh	r0, [fp, #-20]	; 0xffffffec
   11124:	ldr	r1, [fp, #-4]
   11128:	str	r0, [r1]
   1112c:	mov	sp, fp
   11130:	pop	{fp, pc}
   11134:	andeq	r3, r1, r0, asr #1
   11138:	muleq	r0, r9, r0
   1113c:	push	{fp, lr}
   11140:	mov	fp, sp
   11144:	movw	r0, #0
   11148:	bl	1114c <abort@plt+0x8a0>
   1114c:	push	{fp, lr}
   11150:	mov	fp, sp
   11154:	sub	sp, sp, #8
   11158:	ldr	r1, [pc, #48]	; 11190 <abort@plt+0x8e4>
   1115c:	ldr	r1, [pc, r1]
   11160:	str	r0, [sp, #4]
   11164:	ldr	r0, [r1]
   11168:	movw	r1, #0
   1116c:	cmp	r0, r1
   11170:	beq	11184 <abort@plt+0x8d8>
   11174:	ldr	r0, [pc, #24]	; 11194 <abort@plt+0x8e8>
   11178:	ldr	r0, [pc, r0]
   1117c:	ldr	r0, [r0]
   11180:	blx	r0
   11184:	bl	11674 <error@@Base+0x4dc>
   11188:	ldr	r0, [sp, #4]
   1118c:	bl	10834 <exit@plt>
   11190:	andeq	r2, r1, r8, asr #30
   11194:	andeq	r2, r1, ip, lsr #30

00011198 <error@@Base>:
   11198:	push	{fp, lr}
   1119c:	mov	fp, sp
   111a0:	sub	sp, sp, #8
   111a4:	ldr	r1, [pc, #64]	; 111ec <error@@Base+0x54>
   111a8:	add	r1, pc, r1
   111ac:	ldr	r2, [pc, #60]	; 111f0 <error@@Base+0x58>
   111b0:	ldr	r2, [pc, r2]
   111b4:	ldr	r3, [pc, #56]	; 111f4 <error@@Base+0x5c>
   111b8:	ldr	r3, [pc, r3]
   111bc:	str	r0, [sp, #4]
   111c0:	ldr	r0, [r3]
   111c4:	ldr	r2, [r2]
   111c8:	ldr	r3, [sp, #4]
   111cc:	bl	1084c <fprintf@plt>
   111d0:	ldr	r1, [pc, #16]	; 111e8 <error@@Base+0x50>
   111d4:	ldr	r1, [pc, r1]
   111d8:	ldr	r1, [r1]
   111dc:	str	r0, [sp]
   111e0:	mov	r0, r1
   111e4:	bl	1114c <abort@plt+0x8a0>
   111e8:	andeq	r2, r1, r8, ror #29
   111ec:	andeq	r1, r0, fp, asr #29
   111f0:	andeq	r2, r1, r8, ror #29
   111f4:	andeq	r2, r1, ip, asr #29
   111f8:	push	{fp, lr}
   111fc:	mov	fp, sp
   11200:	sub	sp, sp, #24
   11204:	ldr	r2, [pc, #88]	; 11264 <error@@Base+0xcc>
   11208:	add	r2, pc, r2
   1120c:	ldr	r3, [pc, #84]	; 11268 <error@@Base+0xd0>
   11210:	ldr	r3, [pc, r3]
   11214:	ldr	ip, [pc, #80]	; 1126c <error@@Base+0xd4>
   11218:	ldr	ip, [pc, ip]
   1121c:	str	r0, [fp, #-4]
   11220:	str	r1, [fp, #-8]
   11224:	ldr	r0, [ip]
   11228:	ldr	r1, [r3]
   1122c:	ldr	r3, [fp, #-4]
   11230:	ldr	ip, [fp, #-8]
   11234:	str	r1, [sp, #12]
   11238:	mov	r1, r2
   1123c:	ldr	r2, [sp, #12]
   11240:	str	ip, [sp]
   11244:	bl	1084c <fprintf@plt>
   11248:	ldr	r1, [pc, #16]	; 11260 <error@@Base+0xc8>
   1124c:	ldr	r1, [pc, r1]
   11250:	ldr	r1, [r1]
   11254:	str	r0, [sp, #8]
   11258:	mov	r0, r1
   1125c:	bl	1114c <abort@plt+0x8a0>
   11260:	andeq	r2, r1, r0, ror lr
   11264:	andeq	r1, r0, r3, ror lr
   11268:	andeq	r2, r1, r8, lsl #29
   1126c:	andeq	r2, r1, ip, ror #28
   11270:	push	{fp, lr}
   11274:	mov	fp, sp
   11278:	sub	sp, sp, #24
   1127c:	ldr	r2, [pc, #72]	; 112cc <error@@Base+0x134>
   11280:	add	r2, pc, r2
   11284:	ldr	r3, [pc, #68]	; 112d0 <error@@Base+0x138>
   11288:	ldr	r3, [pc, r3]
   1128c:	ldr	ip, [pc, #64]	; 112d4 <error@@Base+0x13c>
   11290:	ldr	ip, [pc, ip]
   11294:	str	r0, [fp, #-4]
   11298:	str	r1, [fp, #-8]
   1129c:	ldr	r0, [ip]
   112a0:	ldr	r1, [r3]
   112a4:	ldr	r3, [fp, #-4]
   112a8:	ldr	ip, [fp, #-8]
   112ac:	str	r1, [sp, #12]
   112b0:	mov	r1, r2
   112b4:	ldr	r2, [sp, #12]
   112b8:	str	ip, [sp]
   112bc:	bl	1084c <fprintf@plt>
   112c0:	str	r0, [sp, #8]
   112c4:	mov	sp, fp
   112c8:	pop	{fp, pc}
   112cc:	strdeq	r1, [r0], -fp
   112d0:	andeq	r2, r1, r0, lsl lr
   112d4:	strdeq	r2, [r1], -r4
   112d8:	push	{fp, lr}
   112dc:	mov	fp, sp
   112e0:	sub	sp, sp, #8
   112e4:	ldr	r0, [pc, #48]	; 1131c <error@@Base+0x184>
   112e8:	add	r1, pc, r0
   112ec:	movw	r0, #2
   112f0:	bl	1081c <__sysv_signal@plt>
   112f4:	ldr	r1, [pc, #28]	; 11318 <error@@Base+0x180>
   112f8:	add	r1, pc, r1
   112fc:	movw	lr, #15
   11300:	str	r0, [sp, #4]
   11304:	mov	r0, lr
   11308:	bl	1081c <__sysv_signal@plt>
   1130c:	str	r0, [sp]
   11310:	mov	sp, fp
   11314:	pop	{fp, pc}
   11318:	andeq	r0, r0, r0, lsr #32
   1131c:	andeq	r0, r0, r0, lsr r0
   11320:	push	{fp, lr}
   11324:	mov	fp, sp
   11328:	sub	sp, sp, #8
   1132c:	ldr	r1, [pc, #52]	; 11368 <error@@Base+0x1d0>
   11330:	add	r1, pc, r1
   11334:	str	r0, [sp, #4]
   11338:	ldrsb	r0, [r1]
   1133c:	cmp	r0, #0
   11340:	beq	1134c <error@@Base+0x1b4>
   11344:	mov	sp, fp
   11348:	pop	{fp, pc}
   1134c:	ldr	r0, [pc, #24]	; 1136c <error@@Base+0x1d4>
   11350:	add	r0, pc, r0
   11354:	ldr	r1, [pc, #20]	; 11370 <error@@Base+0x1d8>
   11358:	add	r1, pc, r1
   1135c:	movw	r2, #1
   11360:	strb	r2, [r1]
   11364:	bl	11198 <error@@Base>
   11368:			; <UNDEFINED> instruction: 0x00012db4
   1136c:	andeq	r1, r0, r6, asr #26
   11370:	andeq	r2, r1, ip, lsl #27
   11374:	push	{fp, lr}
   11378:	mov	fp, sp
   1137c:	sub	sp, sp, #16
   11380:	ldr	r1, [pc, #100]	; 113ec <error@@Base+0x254>
   11384:	ldr	r1, [pc, r1]
   11388:	str	r0, [fp, #-4]
   1138c:	ldr	r0, [r1]
   11390:	movw	r1, #0
   11394:	cmp	r0, r1
   11398:	beq	113b0 <error@@Base+0x218>
   1139c:	ldr	r0, [pc, #88]	; 113fc <error@@Base+0x264>
   113a0:	ldr	r0, [pc, r0]
   113a4:	ldr	r0, [r0]
   113a8:	blx	r0
   113ac:	b	113e8 <error@@Base+0x250>
   113b0:	ldr	r0, [pc, #56]	; 113f0 <error@@Base+0x258>
   113b4:	add	r1, pc, r0
   113b8:	ldr	r0, [pc, #52]	; 113f4 <error@@Base+0x25c>
   113bc:	ldr	r0, [pc, r0]
   113c0:	ldr	r2, [pc, #48]	; 113f8 <error@@Base+0x260>
   113c4:	ldr	r2, [pc, r2]
   113c8:	ldr	r2, [r2]
   113cc:	ldr	r0, [r0]
   113d0:	ldr	r3, [fp, #-4]
   113d4:	str	r0, [sp, #8]
   113d8:	mov	r0, r2
   113dc:	ldr	r2, [sp, #8]
   113e0:	bl	1084c <fprintf@plt>
   113e4:	str	r0, [sp, #4]
   113e8:	bl	1113c <abort@plt+0x890>
   113ec:	andeq	r2, r1, ip, ror #25
   113f0:	strdeq	r1, [r0], -r7
   113f4:	ldrdeq	r2, [r1], -ip
   113f8:	andeq	r2, r1, r0, asr #25
   113fc:	ldrdeq	r2, [r1], -r0
   11400:	push	{fp, lr}
   11404:	mov	fp, sp
   11408:	sub	sp, sp, #32
   1140c:	str	r0, [fp, #-8]
   11410:	str	r1, [fp, #-12]
   11414:	str	r2, [sp, #16]
   11418:	ldr	r0, [sp, #16]
   1141c:	movw	r1, #0
   11420:	cmp	r0, r1
   11424:	bne	1142c <error@@Base+0x294>
   11428:	b	11640 <error@@Base+0x4a8>
   1142c:	movw	r0, #0
   11430:	strh	r0, [sp, #14]
   11434:	ldr	r0, [sp, #16]
   11438:	ldrsh	r1, [sp, #14]
   1143c:	movw	r2, #12
   11440:	mul	r1, r1, r2
   11444:	add	r0, r0, r1
   11448:	ldrb	r0, [r0]
   1144c:	cmp	r0, #0
   11450:	movw	r0, #0
   11454:	str	r0, [sp, #8]
   11458:	beq	1148c <error@@Base+0x2f4>
   1145c:	ldr	r0, [fp, #-8]
   11460:	ldrb	r0, [r0, #1]
   11464:	ldr	r1, [sp, #16]
   11468:	ldrsh	r2, [sp, #14]
   1146c:	movw	r3, #12
   11470:	mul	r2, r2, r3
   11474:	add	r1, r1, r2
   11478:	ldrb	r1, [r1]
   1147c:	cmp	r0, r1
   11480:	movw	r0, #0
   11484:	movne	r0, #1
   11488:	str	r0, [sp, #8]
   1148c:	ldr	r0, [sp, #8]
   11490:	tst	r0, #1
   11494:	beq	114b0 <error@@Base+0x318>
   11498:	b	1149c <error@@Base+0x304>
   1149c:	ldrh	r0, [sp, #14]
   114a0:	movw	r1, #1
   114a4:	add	r0, r0, r1
   114a8:	strh	r0, [sp, #14]
   114ac:	b	11434 <error@@Base+0x29c>
   114b0:	ldr	r0, [sp, #16]
   114b4:	ldrsh	r1, [sp, #14]
   114b8:	movw	r2, #12
   114bc:	mul	r1, r1, r2
   114c0:	add	r0, r0, r1
   114c4:	ldrsb	r0, [r0]
   114c8:	cmp	r0, #0
   114cc:	bne	114d4 <error@@Base+0x33c>
   114d0:	b	11640 <error@@Base+0x4a8>
   114d4:	ldr	r0, [sp, #16]
   114d8:	ldrsh	r1, [sp, #14]
   114dc:	movw	r2, #12
   114e0:	mul	r1, r1, r2
   114e4:	add	r0, r0, r1
   114e8:	ldr	r0, [r0, #4]
   114ec:	movw	r1, #0
   114f0:	cmp	r0, r1
   114f4:	beq	115b4 <error@@Base+0x41c>
   114f8:	ldr	r0, [fp, #-8]
   114fc:	ldrb	r0, [r0, #2]
   11500:	cmp	r0, #0
   11504:	bne	11518 <error@@Base+0x380>
   11508:	ldr	r0, [fp, #-12]
   1150c:	movw	r1, #0
   11510:	cmp	r0, r1
   11514:	beq	115b4 <error@@Base+0x41c>
   11518:	ldr	r0, [sp, #16]
   1151c:	ldrsh	r1, [sp, #14]
   11520:	movw	r2, #12
   11524:	mul	r1, r1, r2
   11528:	add	r0, r0, r1
   1152c:	ldr	r0, [r0, #4]
   11530:	ldr	r0, [r0]
   11534:	movw	r1, #0
   11538:	cmp	r0, r1
   1153c:	beq	11544 <error@@Base+0x3ac>
   11540:	b	11650 <error@@Base+0x4b8>
   11544:	ldr	r0, [fp, #-8]
   11548:	ldrb	r0, [r0, #2]
   1154c:	cmp	r0, #0
   11550:	beq	11564 <error@@Base+0x3cc>
   11554:	ldr	r0, [fp, #-8]
   11558:	add	r0, r0, #2
   1155c:	str	r0, [sp, #4]
   11560:	b	1156c <error@@Base+0x3d4>
   11564:	ldr	r0, [fp, #-12]
   11568:	str	r0, [sp, #4]
   1156c:	ldr	r0, [sp, #4]
   11570:	ldr	r1, [sp, #16]
   11574:	ldrsh	r2, [sp, #14]
   11578:	movw	r3, #12
   1157c:	mul	r2, r2, r3
   11580:	add	r1, r1, r2
   11584:	ldr	r1, [r1, #4]
   11588:	str	r0, [r1]
   1158c:	ldr	r0, [fp, #-8]
   11590:	ldrb	r0, [r0, #2]
   11594:	cmp	r0, #0
   11598:	movw	r0, #0
   1159c:	movne	r0, #1
   115a0:	tst	r0, #1
   115a4:	movw	r0, #0
   115a8:	moveq	r0, #1
   115ac:	strb	r0, [fp, #-1]
   115b0:	b	11660 <error@@Base+0x4c8>
   115b4:	ldr	r0, [sp, #16]
   115b8:	ldrsh	r1, [sp, #14]
   115bc:	movw	r2, #12
   115c0:	mul	r1, r1, r2
   115c4:	add	r0, r0, r1
   115c8:	ldr	r0, [r0, #8]
   115cc:	movw	r1, #0
   115d0:	cmp	r0, r1
   115d4:	beq	1163c <error@@Base+0x4a4>
   115d8:	ldr	r0, [fp, #-8]
   115dc:	ldrsb	r0, [r0, #2]
   115e0:	cmp	r0, #0
   115e4:	bne	1163c <error@@Base+0x4a4>
   115e8:	ldr	r0, [sp, #16]
   115ec:	ldrsh	r1, [sp, #14]
   115f0:	movw	r2, #12
   115f4:	mul	r1, r1, r2
   115f8:	add	r0, r0, r1
   115fc:	ldr	r0, [r0, #8]
   11600:	ldrsb	r0, [r0]
   11604:	cmp	r0, #0
   11608:	beq	11610 <error@@Base+0x478>
   1160c:	b	11650 <error@@Base+0x4b8>
   11610:	ldr	r0, [sp, #16]
   11614:	ldrsh	r1, [sp, #14]
   11618:	movw	r2, #12
   1161c:	mul	r1, r1, r2
   11620:	add	r0, r0, r1
   11624:	ldr	r0, [r0, #8]
   11628:	movw	r1, #1
   1162c:	strb	r1, [r0]
   11630:	movw	r0, #0
   11634:	strb	r0, [fp, #-1]
   11638:	b	11660 <error@@Base+0x4c8>
   1163c:	b	11640 <error@@Base+0x4a8>
   11640:	ldr	r0, [pc, #36]	; 1166c <error@@Base+0x4d4>
   11644:	add	r0, pc, r0
   11648:	ldr	r1, [fp, #-8]
   1164c:	bl	111f8 <error@@Base+0x60>
   11650:	ldr	r0, [pc, #24]	; 11670 <error@@Base+0x4d8>
   11654:	add	r0, pc, r0
   11658:	ldr	r1, [fp, #-8]
   1165c:	bl	111f8 <error@@Base+0x60>
   11660:	ldrb	r0, [fp, #-1]
   11664:	mov	sp, fp
   11668:	pop	{fp, pc}
   1166c:	andeq	r1, r0, r6, ror sl
   11670:	andeq	r1, r0, r5, ror sl
   11674:	push	{fp, lr}
   11678:	mov	fp, sp
   1167c:	sub	sp, sp, #16
   11680:	movw	r0, #1
   11684:	strh	r0, [fp, #-2]
   11688:	ldr	r0, [pc, #88]	; 116e8 <error@@Base+0x550>
   1168c:	add	r0, pc, r0
   11690:	ldrsh	r1, [fp, #-2]
   11694:	ldrsh	r0, [r0]
   11698:	cmp	r1, r0
   1169c:	bgt	116e0 <error@@Base+0x548>
   116a0:	ldrsh	r0, [fp, #-2]
   116a4:	bl	10de4 <abort@plt+0x538>
   116a8:	ldr	lr, [pc, #60]	; 116ec <error@@Base+0x554>
   116ac:	ldr	lr, [pc, lr]
   116b0:	str	r0, [sp, #8]
   116b4:	ldr	r0, [sp, #8]
   116b8:	blx	lr
   116bc:	ldr	lr, [sp, #8]
   116c0:	str	r0, [sp, #4]
   116c4:	mov	r0, lr
   116c8:	bl	107e0 <free@plt>
   116cc:	ldrh	r0, [fp, #-2]
   116d0:	movw	r1, #1
   116d4:	add	r0, r0, r1
   116d8:	strh	r0, [fp, #-2]
   116dc:	b	11688 <error@@Base+0x4f0>
   116e0:	mov	sp, fp
   116e4:	pop	{fp, pc}
   116e8:	andeq	r2, r1, r6, asr sl
   116ec:	andeq	r2, r1, ip, asr #19
   116f0:	sub	sp, sp, #12
   116f4:	str	r0, [sp, #8]
   116f8:	str	r1, [sp, #4]
   116fc:	str	r2, [sp]
   11700:	ldr	r0, [sp, #4]
   11704:	ldr	r1, [sp, #8]
   11708:	ldr	r2, [r1]
   1170c:	add	r0, r2, r0
   11710:	str	r0, [r1]
   11714:	ldr	r0, [sp]
   11718:	ldr	r1, [sp, #8]
   1171c:	ldr	r2, [r1, #4]
   11720:	add	r0, r2, r0
   11724:	str	r0, [r1, #4]
   11728:	add	sp, sp, #12
   1172c:	bx	lr
   11730:	push	{fp, lr}
   11734:	mov	fp, sp
   11738:	sub	sp, sp, #32
   1173c:	ldr	ip, [pc, #160]	; 117e4 <error@@Base+0x64c>
   11740:	ldr	ip, [pc, ip]
   11744:	str	r0, [fp, #-4]
   11748:	str	r1, [fp, #-8]
   1174c:	str	r2, [fp, #-12]
   11750:	str	r3, [sp, #16]
   11754:	ldr	r0, [fp, #-4]
   11758:	ldr	r1, [fp, #-8]
   1175c:	blx	ip
   11760:	str	r0, [sp, #12]
   11764:	ldr	r0, [sp, #12]
   11768:	movw	r1, #0
   1176c:	cmp	r0, r1
   11770:	bne	117c8 <error@@Base+0x630>
   11774:	ldr	r0, [pc, #112]	; 117ec <error@@Base+0x654>
   11778:	ldr	r0, [pc, r0]
   1177c:	movw	r1, #1
   11780:	str	r0, [sp, #8]
   11784:	mov	r0, r1
   11788:	movw	r1, #20
   1178c:	ldr	r2, [sp, #8]
   11790:	blx	r2
   11794:	str	r0, [sp, #12]
   11798:	ldr	r0, [fp, #-8]
   1179c:	bl	107f8 <strdup@plt>
   117a0:	ldr	r1, [pc, #64]	; 117e8 <error@@Base+0x650>
   117a4:	ldr	r1, [pc, r1]
   117a8:	ldr	r2, [sp, #12]
   117ac:	str	r0, [r2, #8]
   117b0:	ldr	r0, [fp, #-4]
   117b4:	ldr	r2, [sp, #12]
   117b8:	str	r1, [sp, #4]
   117bc:	mov	r1, r2
   117c0:	ldr	r2, [sp, #4]
   117c4:	blx	r2
   117c8:	ldr	r0, [sp, #12]
   117cc:	add	r0, r0, #12
   117d0:	ldr	r1, [fp, #-12]
   117d4:	ldr	r2, [sp, #16]
   117d8:	bl	116f0 <error@@Base+0x558>
   117dc:	mov	sp, fp
   117e0:	pop	{fp, pc}
   117e4:	andeq	r2, r1, r0, asr r9
   117e8:	andeq	r2, r1, r8, asr #17
   117ec:	andeq	r2, r1, r8, asr #18
   117f0:	push	{fp, lr}
   117f4:	mov	fp, sp
   117f8:	sub	sp, sp, #48	; 0x30
   117fc:	ldr	r2, [pc, #512]	; 11a04 <error@@Base+0x86c>
   11800:	add	r2, pc, r2
   11804:	ldr	r3, [pc, #508]	; 11a08 <error@@Base+0x870>
   11808:	ldr	r3, [pc, r3]
   1180c:	str	r0, [fp, #-4]
   11810:	str	r1, [fp, #-8]
   11814:	ldr	r0, [fp, #-8]
   11818:	mov	r1, r2
   1181c:	blx	r3
   11820:	str	r0, [fp, #-12]
   11824:	ldr	r0, [fp, #-12]
   11828:	bl	11a2c <error@@Base+0x894>
   1182c:	and	r0, r0, #255	; 0xff
   11830:	cmp	r0, #0
   11834:	beq	11990 <error@@Base+0x7f8>
   11838:	ldr	r0, [pc, #460]	; 11a0c <error@@Base+0x874>
   1183c:	add	r0, pc, r0
   11840:	ldr	r1, [pc, #456]	; 11a10 <error@@Base+0x878>
   11844:	add	r1, pc, r1
   11848:	movw	r2, #45	; 0x2d
   1184c:	bl	108a0 <strncmp@plt>
   11850:	cmp	r0, #0
   11854:	bne	11990 <error@@Base+0x7f8>
   11858:	ldr	r0, [fp, #-12]
   1185c:	bl	11a2c <error@@Base+0x894>
   11860:	and	r0, r0, #255	; 0xff
   11864:	cmp	r0, #0
   11868:	beq	11990 <error@@Base+0x7f8>
   1186c:	ldr	r0, [pc, #432]	; 11a24 <error@@Base+0x88c>
   11870:	add	r0, pc, r0
   11874:	ldr	r1, [pc, #428]	; 11a28 <error@@Base+0x890>
   11878:	add	r1, pc, r1
   1187c:	bl	107c8 <strcmp@plt>
   11880:	cmp	r0, #0
   11884:	bne	11990 <error@@Base+0x7f8>
   11888:	ldr	r0, [fp, #-12]
   1188c:	sub	r1, fp, #16
   11890:	bl	11a80 <error@@Base+0x8e8>
   11894:	and	r0, r0, #255	; 0xff
   11898:	cmp	r0, #0
   1189c:	beq	11990 <error@@Base+0x7f8>
   118a0:	ldr	r0, [fp, #-12]
   118a4:	sub	r1, fp, #20
   118a8:	bl	11a80 <error@@Base+0x8e8>
   118ac:	and	r0, r0, #255	; 0xff
   118b0:	cmp	r0, #0
   118b4:	beq	11990 <error@@Base+0x7f8>
   118b8:	ldr	r0, [fp, #-12]
   118bc:	bl	11a2c <error@@Base+0x894>
   118c0:	and	r0, r0, #255	; 0xff
   118c4:	cmp	r0, #0
   118c8:	beq	11990 <error@@Base+0x7f8>
   118cc:	ldr	r0, [fp, #-12]
   118d0:	bl	11a2c <error@@Base+0x894>
   118d4:	and	r0, r0, #255	; 0xff
   118d8:	cmp	r0, #0
   118dc:	beq	11990 <error@@Base+0x7f8>
   118e0:	ldr	r0, [fp, #-4]
   118e4:	ldr	r1, [fp, #-16]
   118e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   118ec:	bl	116f0 <error@@Base+0x558>
   118f0:	ldr	r0, [fp, #-12]
   118f4:	ldr	r1, [fp, #-4]
   118f8:	add	r1, r1, #8
   118fc:	bl	11afc <error@@Base+0x964>
   11900:	str	r0, [sp, #24]
   11904:	ldr	r0, [fp, #-12]
   11908:	ldr	r1, [fp, #-4]
   1190c:	add	r1, r1, #416	; 0x1a0
   11910:	bl	11afc <error@@Base+0x964>
   11914:	str	r0, [sp, #20]
   11918:	ldr	r0, [fp, #-12]
   1191c:	ldr	r1, [fp, #-4]
   11920:	add	r1, r1, #824	; 0x338
   11924:	bl	11afc <error@@Base+0x964>
   11928:	ldr	r1, [fp, #-16]
   1192c:	cmp	r1, #0
   11930:	str	r0, [sp, #16]
   11934:	ble	1198c <error@@Base+0x7f4>
   11938:	ldr	r0, [fp, #-12]
   1193c:	ldr	r1, [fp, #-4]
   11940:	add	r1, r1, #920	; 0x398
   11944:	bl	11afc <error@@Base+0x964>
   11948:	ldr	r1, [sp, #24]
   1194c:	cmp	r1, #0
   11950:	str	r0, [sp, #12]
   11954:	ble	11968 <error@@Base+0x7d0>
   11958:	ldr	r0, [fp, #-12]
   1195c:	ldr	r1, [fp, #-4]
   11960:	add	r1, r1, #992	; 0x3e0
   11964:	bl	11bf0 <error@@Base+0xa58>
   11968:	ldr	r0, [sp, #20]
   1196c:	cmp	r0, #0
   11970:	ble	11988 <error@@Base+0x7f0>
   11974:	ldr	r0, [fp, #-12]
   11978:	ldr	r1, [fp, #-4]
   1197c:	movw	r2, #9048	; 0x2358
   11980:	add	r1, r1, r2
   11984:	bl	11bf0 <error@@Base+0xa58>
   11988:	b	1198c <error@@Base+0x7f4>
   1198c:	b	119e0 <error@@Base+0x848>
   11990:	ldr	r0, [fp, #-8]
   11994:	movw	r1, #0
   11998:	cmp	r0, r1
   1199c:	beq	119ac <error@@Base+0x814>
   119a0:	ldr	r0, [fp, #-8]
   119a4:	str	r0, [sp, #8]
   119a8:	b	119bc <error@@Base+0x824>
   119ac:	ldr	r0, [pc, #96]	; 11a14 <error@@Base+0x87c>
   119b0:	add	r0, pc, r0
   119b4:	str	r0, [sp, #8]
   119b8:	b	119bc <error@@Base+0x824>
   119bc:	ldr	r0, [sp, #8]
   119c0:	ldr	r1, [pc, #80]	; 11a18 <error@@Base+0x880>
   119c4:	add	r1, pc, r1
   119c8:	ldr	r2, [pc, #76]	; 11a1c <error@@Base+0x884>
   119cc:	ldr	r2, [pc, r2]
   119d0:	str	r0, [sp, #4]
   119d4:	mov	r0, r1
   119d8:	ldr	r1, [sp, #4]
   119dc:	blx	r2
   119e0:	ldr	r0, [pc, #56]	; 11a20 <error@@Base+0x888>
   119e4:	ldr	r0, [pc, r0]
   119e8:	ldr	r1, [fp, #-12]
   119ec:	str	r0, [sp]
   119f0:	mov	r0, r1
   119f4:	ldr	r1, [sp]
   119f8:	blx	r1
   119fc:	mov	sp, fp
   11a00:	pop	{fp, pc}
   11a04:	ldrdeq	r1, [r0], -sl
   11a08:	andeq	r2, r1, ip, ror #16
   11a0c:	andeq	r2, r1, r9, lsr #17
   11a10:	muleq	r0, r8, r8
   11a14:	muleq	r0, lr, r7
   11a18:	andeq	r1, r0, r8, ror r7
   11a1c:	strdeq	r2, [r1], -r8
   11a20:	andeq	r2, r1, r4, ror r6
   11a24:	andeq	r2, r1, r5, ror r8
   11a28:	muleq	r0, r4, r8
   11a2c:	push	{fp, lr}
   11a30:	mov	fp, sp
   11a34:	sub	sp, sp, #8
   11a38:	ldr	r1, [pc, #60]	; 11a7c <error@@Base+0x8e4>
   11a3c:	add	r1, pc, r1
   11a40:	str	r0, [sp, #4]
   11a44:	ldr	r2, [sp, #4]
   11a48:	mov	r0, r1
   11a4c:	movw	r1, #99	; 0x63
   11a50:	bl	107ec <fgets@plt>
   11a54:	movw	r1, #0
   11a58:	cmp	r0, r1
   11a5c:	movw	r0, #0
   11a60:	movne	r0, #1
   11a64:	tst	r0, #1
   11a68:	movw	r0, #1
   11a6c:	moveq	r0, #0
   11a70:	and	r0, r0, #255	; 0xff
   11a74:	mov	sp, fp
   11a78:	pop	{fp, pc}
   11a7c:	andeq	r2, r1, r9, lsr #13
   11a80:	push	{fp, lr}
   11a84:	mov	fp, sp
   11a88:	sub	sp, sp, #16
   11a8c:	str	r0, [fp, #-4]
   11a90:	str	r1, [sp, #8]
   11a94:	ldr	r0, [fp, #-4]
   11a98:	bl	11a2c <error@@Base+0x894>
   11a9c:	and	r0, r0, #255	; 0xff
   11aa0:	cmp	r0, #0
   11aa4:	movw	r0, #0
   11aa8:	str	r0, [sp, #4]
   11aac:	beq	11ad8 <error@@Base+0x940>
   11ab0:	ldr	r0, [pc, #60]	; 11af4 <error@@Base+0x95c>
   11ab4:	add	r0, pc, r0
   11ab8:	ldr	r1, [pc, #56]	; 11af8 <error@@Base+0x960>
   11abc:	add	r1, pc, r1
   11ac0:	ldr	r2, [sp, #8]
   11ac4:	bl	10858 <__isoc99_sscanf@plt>
   11ac8:	cmp	r0, #1
   11acc:	movw	r0, #0
   11ad0:	moveq	r0, #1
   11ad4:	str	r0, [sp, #4]
   11ad8:	ldr	r0, [sp, #4]
   11adc:	tst	r0, #1
   11ae0:	movw	r0, #1
   11ae4:	moveq	r0, #0
   11ae8:	and	r0, r0, #255	; 0xff
   11aec:	mov	sp, fp
   11af0:	pop	{fp, pc}
   11af4:	andeq	r2, r1, r1, lsr r6
   11af8:	andeq	r1, r0, r5, lsl #14
   11afc:	push	{fp, lr}
   11b00:	mov	fp, sp
   11b04:	sub	sp, sp, #24
   11b08:	str	r0, [fp, #-4]
   11b0c:	str	r1, [fp, #-8]
   11b10:	movw	r0, #0
   11b14:	str	r0, [sp]
   11b18:	ldr	r0, [fp, #-4]
   11b1c:	bl	11a2c <error@@Base+0x894>
   11b20:	and	r0, r0, #255	; 0xff
   11b24:	cmp	r0, #0
   11b28:	beq	11bd8 <error@@Base+0xa40>
   11b2c:	ldr	r0, [fp, #-4]
   11b30:	bl	11a2c <error@@Base+0x894>
   11b34:	and	r0, r0, #255	; 0xff
   11b38:	cmp	r0, #0
   11b3c:	beq	11bd8 <error@@Base+0xa40>
   11b40:	b	11b44 <error@@Base+0x9ac>
   11b44:	ldr	r0, [fp, #-4]
   11b48:	add	r1, sp, #12
   11b4c:	add	r2, sp, #8
   11b50:	bl	122a8 <error@@Base+0x1110>
   11b54:	sxtb	r0, r0
   11b58:	cmp	r0, #0
   11b5c:	beq	11bd4 <error@@Base+0xa3c>
   11b60:	ldr	r0, [pc, #124]	; 11be4 <error@@Base+0xa4c>
   11b64:	add	r0, pc, r0
   11b68:	add	r0, r0, #29
   11b6c:	bl	10888 <atoi@plt>
   11b70:	str	r0, [sp, #4]
   11b74:	ldr	r0, [sp, #4]
   11b78:	cmp	r0, #0
   11b7c:	bne	11bb8 <error@@Base+0xa20>
   11b80:	ldr	r0, [pc, #96]	; 11be8 <error@@Base+0xa50>
   11b84:	add	r0, pc, r0
   11b88:	add	r0, r0, #29
   11b8c:	ldr	r1, [pc, #88]	; 11bec <error@@Base+0xa54>
   11b90:	add	r1, pc, r1
   11b94:	bl	107c8 <strcmp@plt>
   11b98:	cmp	r0, #0
   11b9c:	bne	11bac <error@@Base+0xa14>
   11ba0:	ldr	r0, [sp, #12]
   11ba4:	str	r0, [sp]
   11ba8:	b	11bb4 <error@@Base+0xa1c>
   11bac:	movw	r0, #11
   11bb0:	str	r0, [sp, #4]
   11bb4:	b	11bb8 <error@@Base+0xa20>
   11bb8:	ldr	r0, [fp, #-8]
   11bbc:	ldr	r1, [sp, #4]
   11bc0:	add	r0, r0, r1, lsl #3
   11bc4:	ldr	r1, [sp, #12]
   11bc8:	ldr	r2, [sp, #8]
   11bcc:	bl	116f0 <error@@Base+0x558>
   11bd0:	b	11b44 <error@@Base+0x9ac>
   11bd4:	b	11bd8 <error@@Base+0xa40>
   11bd8:	ldr	r0, [sp]
   11bdc:	mov	sp, fp
   11be0:	pop	{fp, pc}
   11be4:	andeq	r2, r1, r1, lsl #11
   11be8:	andeq	r2, r1, r1, ror #10
   11bec:	andeq	r1, r0, r5, lsr #12
   11bf0:	push	{fp, lr}
   11bf4:	mov	fp, sp
   11bf8:	sub	sp, sp, #24
   11bfc:	str	r0, [fp, #-4]
   11c00:	str	r1, [fp, #-8]
   11c04:	ldr	r0, [fp, #-4]
   11c08:	bl	11a2c <error@@Base+0x894>
   11c0c:	and	r0, r0, #255	; 0xff
   11c10:	cmp	r0, #0
   11c14:	beq	11ca0 <error@@Base+0xb08>
   11c18:	ldr	r0, [fp, #-4]
   11c1c:	bl	11a2c <error@@Base+0x894>
   11c20:	and	r0, r0, #255	; 0xff
   11c24:	cmp	r0, #0
   11c28:	beq	11ca0 <error@@Base+0xb08>
   11c2c:	b	11c30 <error@@Base+0xa98>
   11c30:	ldr	r0, [fp, #-4]
   11c34:	add	r1, sp, #12
   11c38:	add	r2, sp, #8
   11c3c:	bl	122a8 <error@@Base+0x1110>
   11c40:	sxtb	r0, r0
   11c44:	cmp	r0, #0
   11c48:	beq	11c9c <error@@Base+0xb04>
   11c4c:	ldr	r0, [pc, #84]	; 11ca8 <error@@Base+0xb10>
   11c50:	add	r0, pc, r0
   11c54:	add	r1, r0, #29
   11c58:	ldr	r2, [pc, #76]	; 11cac <error@@Base+0xb14>
   11c5c:	add	r2, pc, r2
   11c60:	str	r0, [sp, #4]
   11c64:	mov	r0, r2
   11c68:	str	r1, [sp]
   11c6c:	bl	10840 <strlen@plt>
   11c70:	sub	r0, r0, #1
   11c74:	ldr	r1, [sp, #4]
   11c78:	add	r0, r1, r0
   11c7c:	movw	r2, #0
   11c80:	strb	r2, [r0]
   11c84:	ldr	r0, [fp, #-8]
   11c88:	ldr	r2, [sp, #12]
   11c8c:	ldr	r3, [sp, #8]
   11c90:	ldr	r1, [sp]
   11c94:	bl	11730 <error@@Base+0x598>
   11c98:	b	11c30 <error@@Base+0xa98>
   11c9c:	b	11ca0 <error@@Base+0xb08>
   11ca0:	mov	sp, fp
   11ca4:	pop	{fp, pc}
   11ca8:	muleq	r1, r5, r4
   11cac:	andeq	r2, r1, r9, lsl #9
   11cb0:	push	{fp, lr}
   11cb4:	mov	fp, sp
   11cb8:	sub	sp, sp, #40	; 0x28
   11cbc:	ldr	r2, [pc, #532]	; 11ed8 <error@@Base+0xd40>
   11cc0:	add	r2, pc, r2
   11cc4:	ldr	r3, [pc, #528]	; 11edc <error@@Base+0xd44>
   11cc8:	ldr	r3, [pc, r3]
   11ccc:	str	r0, [fp, #-4]
   11cd0:	str	r1, [fp, #-8]
   11cd4:	ldr	r0, [fp, #-8]
   11cd8:	mov	r1, r2
   11cdc:	blx	r3
   11ce0:	ldr	r1, [pc, #484]	; 11ecc <error@@Base+0xd34>
   11ce4:	add	r1, pc, r1
   11ce8:	ldr	r2, [pc, #480]	; 11ed0 <error@@Base+0xd38>
   11cec:	add	r2, pc, r2
   11cf0:	ldr	r3, [pc, #476]	; 11ed4 <error@@Base+0xd3c>
   11cf4:	add	r3, pc, r3
   11cf8:	str	r0, [fp, #-12]
   11cfc:	ldr	r0, [fp, #-12]
   11d00:	bl	1084c <fprintf@plt>
   11d04:	ldr	r1, [pc, #444]	; 11ec8 <error@@Base+0xd30>
   11d08:	add	r1, pc, r1
   11d0c:	ldr	r2, [fp, #-12]
   11d10:	ldr	r3, [fp, #-4]
   11d14:	ldr	r3, [r3]
   11d18:	str	r0, [fp, #-16]
   11d1c:	mov	r0, r2
   11d20:	mov	r2, r3
   11d24:	bl	1084c <fprintf@plt>
   11d28:	ldr	r1, [pc, #404]	; 11ec4 <error@@Base+0xd2c>
   11d2c:	add	r1, pc, r1
   11d30:	ldr	r2, [fp, #-12]
   11d34:	ldr	r3, [fp, #-4]
   11d38:	ldr	r3, [r3, #4]
   11d3c:	str	r0, [sp, #20]
   11d40:	mov	r0, r2
   11d44:	mov	r2, r3
   11d48:	bl	1084c <fprintf@plt>
   11d4c:	ldr	r1, [fp, #-12]
   11d50:	ldr	r2, [fp, #-4]
   11d54:	str	r0, [sp, #16]
   11d58:	mov	r0, r1
   11d5c:	mov	r1, r2
   11d60:	bl	11ef0 <error@@Base+0xd58>
   11d64:	ldr	r0, [pc, #340]	; 11ec0 <error@@Base+0xd28>
   11d68:	add	r0, pc, r0
   11d6c:	ldr	r1, [fp, #-12]
   11d70:	bl	10894 <fputs@plt>
   11d74:	ldr	r1, [pc, #320]	; 11ebc <error@@Base+0xd24>
   11d78:	add	r3, pc, r1
   11d7c:	ldr	r1, [fp, #-12]
   11d80:	ldr	r2, [fp, #-4]
   11d84:	add	r2, r2, #8
   11d88:	str	r0, [sp, #12]
   11d8c:	mov	r0, r1
   11d90:	mov	r1, r2
   11d94:	movw	r2, #50	; 0x32
   11d98:	movw	lr, #0
   11d9c:	str	lr, [sp]
   11da0:	movw	lr, #1
   11da4:	str	lr, [sp, #4]
   11da8:	bl	11f98 <error@@Base+0xe00>
   11dac:	ldr	r0, [pc, #260]	; 11eb8 <error@@Base+0xd20>
   11db0:	add	r3, pc, r0
   11db4:	ldr	r0, [fp, #-12]
   11db8:	ldr	r1, [fp, #-4]
   11dbc:	add	r1, r1, #416	; 0x1a0
   11dc0:	movw	r2, #50	; 0x32
   11dc4:	movw	lr, #0
   11dc8:	str	lr, [sp]
   11dcc:	movw	lr, #1
   11dd0:	str	lr, [sp, #4]
   11dd4:	bl	11f98 <error@@Base+0xe00>
   11dd8:	ldr	r0, [pc, #212]	; 11eb4 <error@@Base+0xd1c>
   11ddc:	add	r3, pc, r0
   11de0:	ldr	r0, [fp, #-12]
   11de4:	ldr	r1, [fp, #-4]
   11de8:	add	r1, r1, #824	; 0x338
   11dec:	movw	r2, #10
   11df0:	movw	lr, #1
   11df4:	str	lr, [sp]
   11df8:	str	lr, [sp, #4]
   11dfc:	bl	11f98 <error@@Base+0xe00>
   11e00:	ldr	r0, [fp, #-4]
   11e04:	ldr	r0, [r0]
   11e08:	cmp	r0, #0
   11e0c:	ble	11e90 <error@@Base+0xcf8>
   11e10:	ldr	r0, [pc, #200]	; 11ee0 <error@@Base+0xd48>
   11e14:	add	r3, pc, r0
   11e18:	ldr	r0, [fp, #-12]
   11e1c:	ldr	r1, [fp, #-4]
   11e20:	add	r1, r1, #920	; 0x398
   11e24:	movw	r2, #8
   11e28:	movw	ip, #0
   11e2c:	str	ip, [sp]
   11e30:	str	ip, [sp, #4]
   11e34:	bl	11f98 <error@@Base+0xe00>
   11e38:	ldr	r0, [fp, #-4]
   11e3c:	ldr	r0, [r0, #8]
   11e40:	cmp	r0, #0
   11e44:	ble	11e60 <error@@Base+0xcc8>
   11e48:	ldr	r0, [pc, #148]	; 11ee4 <error@@Base+0xd4c>
   11e4c:	add	r2, pc, r0
   11e50:	ldr	r0, [fp, #-12]
   11e54:	ldr	r1, [fp, #-4]
   11e58:	add	r1, r1, #992	; 0x3e0
   11e5c:	bl	1214c <error@@Base+0xfb4>
   11e60:	ldr	r0, [fp, #-4]
   11e64:	ldr	r0, [r0, #416]	; 0x1a0
   11e68:	cmp	r0, #0
   11e6c:	ble	11e8c <error@@Base+0xcf4>
   11e70:	ldr	r0, [pc, #112]	; 11ee8 <error@@Base+0xd50>
   11e74:	add	r2, pc, r0
   11e78:	ldr	r0, [fp, #-12]
   11e7c:	ldr	r1, [fp, #-4]
   11e80:	movw	r3, #9048	; 0x2358
   11e84:	add	r1, r1, r3
   11e88:	bl	1214c <error@@Base+0xfb4>
   11e8c:	b	11e90 <error@@Base+0xcf8>
   11e90:	ldr	r0, [pc, #84]	; 11eec <error@@Base+0xd54>
   11e94:	ldr	r0, [pc, r0]
   11e98:	ldr	r1, [fp, #-12]
   11e9c:	str	r0, [sp, #8]
   11ea0:	mov	r0, r1
   11ea4:	ldr	r1, [sp, #8]
   11ea8:	blx	r1
   11eac:	mov	sp, fp
   11eb0:	pop	{fp, pc}
   11eb4:			; <UNDEFINED> instruction: 0x000013ba
   11eb8:	andeq	r1, r0, pc, ror #7
   11ebc:	andeq	r1, r0, r4, lsl r4
   11ec0:	andeq	r1, r0, r7, lsl r4
   11ec4:	andeq	r1, r0, sp, lsr r4
   11ec8:	andeq	r1, r0, r3, asr r4
   11ecc:	andeq	r1, r0, r2, ror r4
   11ed0:	strdeq	r1, [r0], -r0
   11ed4:	andeq	r1, r0, r8, lsl r4
   11ed8:	muleq	r0, r4, r4
   11edc:	andeq	r2, r1, ip, lsr #7
   11ee0:	muleq	r0, r9, r3
   11ee4:	andeq	r1, r0, r0, asr #6
   11ee8:	andeq	r1, r0, fp, lsr #6
   11eec:	andeq	r2, r1, r4, asr #3
   11ef0:	push	{fp, lr}
   11ef4:	mov	fp, sp
   11ef8:	sub	sp, sp, #16
   11efc:	str	r0, [fp, #-4]
   11f00:	str	r1, [sp, #8]
   11f04:	ldr	r0, [sp, #8]
   11f08:	ldr	r0, [r0]
   11f0c:	cmp	r0, #0
   11f10:	bne	11f2c <error@@Base+0xd94>
   11f14:	ldr	r0, [pc, #120]	; 11f94 <error@@Base+0xdfc>
   11f18:	add	r0, pc, r0
   11f1c:	ldr	r1, [fp, #-4]
   11f20:	bl	10894 <fputs@plt>
   11f24:	str	r0, [sp, #4]
   11f28:	b	11f7c <error@@Base+0xde4>
   11f2c:	ldr	r0, [pc, #92]	; 11f90 <error@@Base+0xdf8>
   11f30:	add	r1, pc, r0
   11f34:	vldr	d16, [pc, #76]	; 11f88 <error@@Base+0xdf0>
   11f38:	ldr	r0, [fp, #-4]
   11f3c:	ldr	r2, [sp, #8]
   11f40:	ldr	r2, [r2]
   11f44:	ldr	r3, [sp, #8]
   11f48:	ldr	r3, [r3, #4]
   11f4c:	sub	r2, r2, r3
   11f50:	vmov	s0, r2
   11f54:	vcvt.f64.s32	d17, s0
   11f58:	vmul.f64	d16, d16, d17
   11f5c:	ldr	r2, [sp, #8]
   11f60:	ldr	r2, [r2]
   11f64:	vmov	s0, r2
   11f68:	vcvt.f64.s32	d17, s0
   11f6c:	vdiv.f64	d16, d16, d17
   11f70:	vmov	r2, r3, d16
   11f74:	bl	1084c <fprintf@plt>
   11f78:	str	r0, [sp]
   11f7c:	mov	sp, fp
   11f80:	pop	{fp, pc}
   11f84:	nop	{0}
   11f88:	andeq	r0, r0, r0
   11f8c:	subsmi	r0, r9, r0
   11f90:	muleq	r0, lr, r2
   11f94:	andeq	r1, r0, sp, lsr #5
   11f98:	push	{r4, sl, fp, lr}
   11f9c:	add	fp, sp, #8
   11fa0:	sub	sp, sp, #40	; 0x28
   11fa4:	ldr	ip, [fp, #12]
   11fa8:	ldr	lr, [fp, #8]
   11fac:	ldr	r4, [pc, #392]	; 1213c <error@@Base+0xfa4>
   11fb0:	add	r4, pc, r4
   11fb4:	str	r0, [fp, #-12]
   11fb8:	str	r1, [fp, #-16]
   11fbc:	strh	r2, [fp, #-18]	; 0xffffffee
   11fc0:	str	r3, [sp, #24]
   11fc4:	strb	lr, [sp, #23]
   11fc8:	strb	ip, [sp, #22]
   11fcc:	ldr	r0, [fp, #-12]
   11fd0:	ldr	r2, [sp, #24]
   11fd4:	mov	r1, r4
   11fd8:	bl	1084c <fprintf@plt>
   11fdc:	ldr	r1, [fp, #-12]
   11fe0:	str	r0, [sp, #16]
   11fe4:	mov	r0, r1
   11fe8:	movw	r1, #0
   11fec:	bl	1232c <error@@Base+0x1194>
   11ff0:	ldr	r0, [pc, #312]	; 12130 <error@@Base+0xf98>
   11ff4:	add	r1, pc, r0
   11ff8:	ldr	r0, [pc, #308]	; 12134 <error@@Base+0xf9c>
   11ffc:	add	r0, pc, r0
   12000:	ldr	r2, [pc, #304]	; 12138 <error@@Base+0xfa0>
   12004:	add	r2, pc, r2
   12008:	ldr	r3, [fp, #-12]
   1200c:	ldrb	ip, [sp, #23]
   12010:	cmp	ip, #0
   12014:	movw	ip, #0
   12018:	movne	ip, #1
   1201c:	tst	ip, #1
   12020:	movne	r2, r0
   12024:	mov	r0, r3
   12028:	bl	1084c <fprintf@plt>
   1202c:	movw	r1, #1
   12030:	strh	r1, [sp, #20]
   12034:	str	r0, [sp, #12]
   12038:	ldrsh	r0, [sp, #20]
   1203c:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   12040:	cmp	r0, r1
   12044:	bgt	120a4 <error@@Base+0xf0c>
   12048:	ldr	r0, [fp, #-16]
   1204c:	ldrsh	r1, [sp, #20]
   12050:	add	r0, r0, r1, lsl #3
   12054:	ldr	r0, [r0]
   12058:	cmp	r0, #0
   1205c:	ble	1208c <error@@Base+0xef4>
   12060:	ldr	r0, [fp, #-12]
   12064:	ldr	r1, [fp, #-16]
   12068:	ldrsh	r2, [sp, #20]
   1206c:	add	r1, r1, r2, lsl #3
   12070:	bl	1232c <error@@Base+0x1194>
   12074:	ldr	r0, [pc, #204]	; 12148 <error@@Base+0xfb0>
   12078:	add	r1, pc, r0
   1207c:	ldr	r0, [fp, #-12]
   12080:	ldrsh	r2, [sp, #20]
   12084:	bl	1084c <fprintf@plt>
   12088:	str	r0, [sp, #8]
   1208c:	b	12090 <error@@Base+0xef8>
   12090:	ldrh	r0, [sp, #20]
   12094:	movw	r1, #1
   12098:	add	r0, r0, r1
   1209c:	strh	r0, [sp, #20]
   120a0:	b	12038 <error@@Base+0xea0>
   120a4:	ldrb	r0, [sp, #23]
   120a8:	cmp	r0, #0
   120ac:	beq	120fc <error@@Base+0xf64>
   120b0:	ldr	r0, [fp, #-16]
   120b4:	ldrsh	r1, [fp, #-18]	; 0xffffffee
   120b8:	add	r1, r1, #1
   120bc:	add	r0, r0, r1, lsl #3
   120c0:	ldr	r0, [r0]
   120c4:	cmp	r0, #0
   120c8:	ble	120fc <error@@Base+0xf64>
   120cc:	ldr	r0, [fp, #-12]
   120d0:	ldr	r1, [fp, #-16]
   120d4:	ldrsh	r2, [fp, #-18]	; 0xffffffee
   120d8:	add	r2, r2, #1
   120dc:	add	r1, r1, r2, lsl #3
   120e0:	bl	1232c <error@@Base+0x1194>
   120e4:	ldr	r0, [pc, #84]	; 12140 <error@@Base+0xfa8>
   120e8:	add	r1, pc, r0
   120ec:	ldr	r0, [fp, #-12]
   120f0:	ldrsh	r2, [fp, #-18]	; 0xffffffee
   120f4:	bl	1084c <fprintf@plt>
   120f8:	str	r0, [sp, #4]
   120fc:	ldrsb	r0, [sp, #22]
   12100:	cmp	r0, #0
   12104:	beq	12128 <error@@Base+0xf90>
   12108:	ldr	r0, [fp, #-12]
   1210c:	ldr	r1, [fp, #-16]
   12110:	bl	1232c <error@@Base+0x1194>
   12114:	ldr	r0, [pc, #40]	; 12144 <error@@Base+0xfac>
   12118:	add	r0, pc, r0
   1211c:	ldr	r1, [fp, #-12]
   12120:	bl	10894 <fputs@plt>
   12124:	str	r0, [sp]
   12128:	sub	sp, fp, #8
   1212c:	pop	{r4, sl, fp, pc}
   12130:	andeq	r1, r0, r1, ror #3
   12134:	ldrdeq	r1, [r0], -sp
   12138:	ldrdeq	r1, [r0], -ip
   1213c:	andeq	r1, r0, r4, lsr #4
   12140:	andeq	r1, r0, r8, lsl #2
   12144:	muleq	r0, sp, r0
   12148:	andeq	r1, r0, pc, ror #2
   1214c:	push	{fp, lr}
   12150:	mov	fp, sp
   12154:	sub	sp, sp, #48	; 0x30
   12158:	ldr	r3, [pc, #320]	; 122a0 <error@@Base+0x1108>
   1215c:	ldr	r3, [pc, r3]
   12160:	str	r0, [fp, #-4]
   12164:	str	r1, [fp, #-8]
   12168:	str	r2, [fp, #-12]
   1216c:	ldr	r0, [fp, #-8]
   12170:	blx	r3
   12174:	ldr	r0, [pc, #284]	; 12298 <error@@Base+0x1100>
   12178:	add	r0, pc, r0
   1217c:	ldr	r1, [pc, #280]	; 1229c <error@@Base+0x1104>
   12180:	ldr	r1, [pc, r1]
   12184:	ldr	r2, [fp, #-8]
   12188:	movw	r3, #8052	; 0x1f74
   1218c:	add	r2, r2, r3
   12190:	ldr	r2, [r2]
   12194:	ldr	r3, [fp, #-8]
   12198:	movw	lr, #8048	; 0x1f70
   1219c:	add	r3, r3, lr
   121a0:	ldr	r3, [r3]
   121a4:	str	r0, [fp, #-20]	; 0xffffffec
   121a8:	mov	r0, r2
   121ac:	str	r1, [sp, #24]
   121b0:	mov	r1, r3
   121b4:	ldr	r2, [fp, #-20]	; 0xffffffec
   121b8:	ldr	r3, [sp, #24]
   121bc:	blx	r3
   121c0:	ldr	r0, [pc, #204]	; 12294 <error@@Base+0x10fc>
   121c4:	add	r1, pc, r0
   121c8:	ldr	r0, [fp, #-4]
   121cc:	ldr	r2, [fp, #-12]
   121d0:	bl	1084c <fprintf@plt>
   121d4:	ldr	r1, [fp, #-4]
   121d8:	str	r0, [sp, #20]
   121dc:	mov	r0, r1
   121e0:	movw	r1, #0
   121e4:	bl	1232c <error@@Base+0x1194>
   121e8:	ldr	r1, [fp, #-4]
   121ec:	movw	r0, #10
   121f0:	bl	10870 <fputc@plt>
   121f4:	movw	r1, #0
   121f8:	str	r1, [fp, #-16]
   121fc:	str	r0, [sp, #16]
   12200:	ldr	r0, [fp, #-16]
   12204:	ldr	r1, [fp, #-8]
   12208:	movw	r2, #8052	; 0x1f74
   1220c:	add	r1, r1, r2
   12210:	ldr	r1, [r1]
   12214:	cmp	r0, r1
   12218:	bge	1228c <error@@Base+0x10f4>
   1221c:	ldr	r0, [pc, #128]	; 122a4 <error@@Base+0x110c>
   12220:	add	r1, pc, r0
   12224:	ldr	r0, [fp, #-4]
   12228:	ldr	r2, [fp, #-8]
   1222c:	movw	r3, #8048	; 0x1f70
   12230:	ldr	r2, [r2, r3]
   12234:	ldr	ip, [fp, #-16]
   12238:	ldr	r2, [r2, ip, lsl #2]
   1223c:	add	r2, r2, #12
   12240:	str	r1, [sp, #12]
   12244:	mov	r1, r2
   12248:	str	r3, [sp, #8]
   1224c:	bl	1232c <error@@Base+0x1194>
   12250:	ldr	r0, [fp, #-4]
   12254:	ldr	r1, [fp, #-8]
   12258:	ldr	r2, [sp, #8]
   1225c:	ldr	r1, [r1, r2]
   12260:	ldr	r3, [fp, #-16]
   12264:	add	r1, r1, r3, lsl #2
   12268:	ldr	r1, [r1]
   1226c:	ldr	r2, [r1, #8]
   12270:	ldr	r1, [sp, #12]
   12274:	bl	1084c <fprintf@plt>
   12278:	str	r0, [sp, #4]
   1227c:	ldr	r0, [fp, #-16]
   12280:	add	r0, r0, #1
   12284:	str	r0, [fp, #-16]
   12288:	b	12200 <error@@Base+0x1068>
   1228c:	mov	sp, fp
   12290:	pop	{fp, pc}
   12294:	andeq	r1, r0, r0, lsl r0
   12298:	andeq	r0, r0, r8, asr #4
   1229c:	strdeq	r1, [r1], -ip
   122a0:	andeq	r1, r1, ip, lsr #30
   122a4:			; <UNDEFINED> instruction: 0x00000fb5
   122a8:	push	{fp, lr}
   122ac:	mov	fp, sp
   122b0:	sub	sp, sp, #16
   122b4:	str	r0, [fp, #-4]
   122b8:	str	r1, [sp, #8]
   122bc:	str	r2, [sp, #4]
   122c0:	ldr	r0, [fp, #-4]
   122c4:	bl	11a2c <error@@Base+0x894>
   122c8:	and	r0, r0, #255	; 0xff
   122cc:	cmp	r0, #0
   122d0:	movw	r0, #0
   122d4:	str	r0, [sp]
   122d8:	beq	12308 <error@@Base+0x1170>
   122dc:	ldr	r0, [pc, #64]	; 12324 <error@@Base+0x118c>
   122e0:	add	r0, pc, r0
   122e4:	ldr	r1, [pc, #60]	; 12328 <error@@Base+0x1190>
   122e8:	add	r1, pc, r1
   122ec:	ldr	r2, [sp, #8]
   122f0:	ldr	r3, [sp, #4]
   122f4:	bl	10858 <__isoc99_sscanf@plt>
   122f8:	cmp	r0, #2
   122fc:	movw	r0, #0
   12300:	moveq	r0, #1
   12304:	str	r0, [sp]
   12308:	ldr	r0, [sp]
   1230c:	tst	r0, #1
   12310:	movw	r0, #1
   12314:	moveq	r0, #0
   12318:	and	r0, r0, #255	; 0xff
   1231c:	mov	sp, fp
   12320:	pop	{fp, pc}
   12324:	andeq	r1, r1, r5, lsl #28
   12328:	ldrdeq	r0, [r0], -r5
   1232c:	push	{fp, lr}
   12330:	mov	fp, sp
   12334:	sub	sp, sp, #24
   12338:	str	r0, [fp, #-4]
   1233c:	str	r1, [fp, #-8]
   12340:	ldr	r0, [fp, #-8]
   12344:	movw	r1, #0
   12348:	cmp	r0, r1
   1234c:	beq	1238c <error@@Base+0x11f4>
   12350:	ldr	r0, [pc, #104]	; 123c0 <error@@Base+0x1228>
   12354:	add	r1, pc, r0
   12358:	ldr	r0, [fp, #-4]
   1235c:	ldr	r2, [fp, #-8]
   12360:	ldr	r2, [r2]
   12364:	ldr	r3, [fp, #-8]
   12368:	ldr	r3, [r3, #4]
   1236c:	bl	1084c <fprintf@plt>
   12370:	ldr	r1, [fp, #-4]
   12374:	ldr	r2, [fp, #-8]
   12378:	str	r0, [sp, #12]
   1237c:	mov	r0, r1
   12380:	mov	r1, r2
   12384:	bl	11ef0 <error@@Base+0xd58>
   12388:	b	123a0 <error@@Base+0x1208>
   1238c:	ldr	r0, [pc, #40]	; 123bc <error@@Base+0x1224>
   12390:	add	r0, pc, r0
   12394:	ldr	r1, [fp, #-4]
   12398:	bl	10894 <fputs@plt>
   1239c:	str	r0, [sp, #8]
   123a0:	ldr	r0, [pc, #28]	; 123c4 <error@@Base+0x122c>
   123a4:	add	r0, pc, r0
   123a8:	ldr	r1, [fp, #-4]
   123ac:	bl	10894 <fputs@plt>
   123b0:	str	r0, [sp, #4]
   123b4:	mov	sp, fp
   123b8:	pop	{fp, pc}
   123bc:	andeq	r0, r0, r4, ror lr
   123c0:	andeq	r0, r0, r5, lsr #29
   123c4:	andeq	r0, r0, fp, ror lr
   123c8:	push	{fp, lr}
   123cc:	mov	fp, sp
   123d0:	sub	sp, sp, #8
   123d4:	ldr	r2, [pc, #36]	; 12400 <error@@Base+0x1268>
   123d8:	ldr	r2, [pc, r2]
   123dc:	str	r0, [sp, #4]
   123e0:	str	r1, [sp]
   123e4:	ldr	r0, [sp, #4]
   123e8:	ldr	r0, [r0, #8]
   123ec:	ldr	r1, [sp]
   123f0:	ldr	r1, [r1, #8]
   123f4:	blx	r2
   123f8:	mov	sp, fp
   123fc:	pop	{fp, pc}
   12400:	andeq	r1, r1, r0, ror #25
   12404:	push	{fp, lr}
   12408:	mov	fp, sp
   1240c:	sub	sp, sp, #16
   12410:	str	r0, [fp, #-4]
   12414:	str	r1, [sp, #8]
   12418:	str	r2, [sp, #4]
   1241c:	ldr	r0, [fp, #-4]
   12420:	cmp	r0, #2
   12424:	bge	1242c <error@@Base+0x1294>
   12428:	b	1245c <error@@Base+0x12c4>
   1242c:	ldr	r0, [pc, #48]	; 12464 <error@@Base+0x12cc>
   12430:	add	r0, pc, r0
   12434:	ldr	r1, [pc, #44]	; 12468 <error@@Base+0x12d0>
   12438:	add	r1, pc, r1
   1243c:	ldr	r2, [sp, #8]
   12440:	str	r2, [r1]
   12444:	ldr	r1, [sp, #4]
   12448:	str	r1, [r0]
   1244c:	ldr	r0, [fp, #-4]
   12450:	sub	r1, r0, #1
   12454:	movw	r0, #0
   12458:	bl	1246c <error@@Base+0x12d4>
   1245c:	mov	sp, fp
   12460:	pop	{fp, pc}
   12464:	andeq	r1, r1, r0, lsr #26
   12468:	andeq	r1, r1, r4, lsl sp
   1246c:	push	{fp, lr}
   12470:	mov	fp, sp
   12474:	sub	sp, sp, #40	; 0x28
   12478:	str	r0, [fp, #-4]
   1247c:	str	r1, [fp, #-8]
   12480:	ldr	r0, [fp, #-4]
   12484:	str	r0, [fp, #-12]
   12488:	ldr	r0, [fp, #-8]
   1248c:	str	r0, [fp, #-16]
   12490:	ldr	r0, [pc, #500]	; 1268c <error@@Base+0x14f4>
   12494:	ldr	r0, [pc, r0]
   12498:	ldr	r1, [fp, #-12]
   1249c:	add	r0, r0, r1, lsl #2
   124a0:	ldr	r0, [r0]
   124a4:	str	r0, [sp, #20]
   124a8:	ldr	r0, [fp, #-12]
   124ac:	ldr	r1, [fp, #-16]
   124b0:	cmp	r0, r1
   124b4:	bge	12620 <error@@Base+0x1488>
   124b8:	b	124bc <error@@Base+0x1324>
   124bc:	ldr	r0, [fp, #-12]
   124c0:	ldr	r1, [fp, #-16]
   124c4:	cmp	r0, r1
   124c8:	movw	r0, #0
   124cc:	str	r0, [sp, #16]
   124d0:	bge	12518 <error@@Base+0x1380>
   124d4:	ldr	r0, [pc, #436]	; 12690 <error@@Base+0x14f8>
   124d8:	ldr	r0, [pc, r0]
   124dc:	ldr	r1, [sp, #20]
   124e0:	ldr	r2, [pc, #428]	; 12694 <error@@Base+0x14fc>
   124e4:	ldr	r2, [pc, r2]
   124e8:	ldr	r3, [fp, #-16]
   124ec:	add	r2, r2, r3, lsl #2
   124f0:	ldr	r2, [r2]
   124f4:	str	r0, [sp, #12]
   124f8:	mov	r0, r1
   124fc:	mov	r1, r2
   12500:	ldr	r2, [sp, #12]
   12504:	blx	r2
   12508:	cmp	r0, #0
   1250c:	movw	r0, #0
   12510:	movlt	r0, #1
   12514:	str	r0, [sp, #16]
   12518:	ldr	r0, [sp, #16]
   1251c:	tst	r0, #1
   12520:	beq	12538 <error@@Base+0x13a0>
   12524:	ldr	r0, [fp, #-16]
   12528:	mvn	r1, #0
   1252c:	add	r0, r0, r1
   12530:	str	r0, [fp, #-16]
   12534:	b	124bc <error@@Base+0x1324>
   12538:	ldr	r0, [fp, #-12]
   1253c:	ldr	r1, [fp, #-16]
   12540:	cmp	r0, r1
   12544:	beq	1256c <error@@Base+0x13d4>
   12548:	ldr	r0, [pc, #328]	; 12698 <error@@Base+0x1500>
   1254c:	ldr	r0, [pc, r0]
   12550:	ldr	r1, [fp, #-16]
   12554:	ldr	r1, [r0, r1, lsl #2]
   12558:	ldr	r2, [fp, #-12]
   1255c:	add	r3, r2, #1
   12560:	str	r3, [fp, #-12]
   12564:	add	r0, r0, r2, lsl #2
   12568:	str	r1, [r0]
   1256c:	b	12570 <error@@Base+0x13d8>
   12570:	ldr	r0, [fp, #-12]
   12574:	ldr	r1, [fp, #-16]
   12578:	cmp	r0, r1
   1257c:	movw	r0, #0
   12580:	str	r0, [sp, #8]
   12584:	bge	125cc <error@@Base+0x1434>
   12588:	ldr	r0, [pc, #268]	; 1269c <error@@Base+0x1504>
   1258c:	ldr	r0, [pc, r0]
   12590:	ldr	r1, [sp, #20]
   12594:	ldr	r2, [pc, #260]	; 126a0 <error@@Base+0x1508>
   12598:	ldr	r2, [pc, r2]
   1259c:	ldr	r3, [fp, #-12]
   125a0:	add	r2, r2, r3, lsl #2
   125a4:	ldr	r2, [r2]
   125a8:	str	r0, [sp, #4]
   125ac:	mov	r0, r1
   125b0:	mov	r1, r2
   125b4:	ldr	r2, [sp, #4]
   125b8:	blx	r2
   125bc:	cmp	r0, #0
   125c0:	movw	r0, #0
   125c4:	movgt	r0, #1
   125c8:	str	r0, [sp, #8]
   125cc:	ldr	r0, [sp, #8]
   125d0:	tst	r0, #1
   125d4:	beq	125e8 <error@@Base+0x1450>
   125d8:	ldr	r0, [fp, #-12]
   125dc:	add	r0, r0, #1
   125e0:	str	r0, [fp, #-12]
   125e4:	b	12570 <error@@Base+0x13d8>
   125e8:	ldr	r0, [fp, #-12]
   125ec:	ldr	r1, [fp, #-16]
   125f0:	cmp	r0, r1
   125f4:	beq	1261c <error@@Base+0x1484>
   125f8:	ldr	r0, [pc, #164]	; 126a4 <error@@Base+0x150c>
   125fc:	ldr	r0, [pc, r0]
   12600:	ldr	r1, [fp, #-12]
   12604:	ldr	r1, [r0, r1, lsl #2]
   12608:	ldr	r2, [fp, #-16]
   1260c:	sub	r3, r2, #1
   12610:	str	r3, [fp, #-16]
   12614:	add	r0, r0, r2, lsl #2
   12618:	str	r1, [r0]
   1261c:	b	124a8 <error@@Base+0x1310>
   12620:	ldr	r0, [sp, #20]
   12624:	ldr	r1, [pc, #124]	; 126a8 <error@@Base+0x1510>
   12628:	ldr	r1, [pc, r1]
   1262c:	ldr	r2, [fp, #-16]
   12630:	add	r1, r1, r2, lsl #2
   12634:	str	r0, [r1]
   12638:	ldr	r0, [fp, #-4]
   1263c:	ldr	r1, [fp, #-16]
   12640:	mvn	r2, #0
   12644:	add	r1, r1, r2
   12648:	str	r1, [fp, #-16]
   1264c:	cmp	r0, r1
   12650:	bge	12660 <error@@Base+0x14c8>
   12654:	ldr	r0, [fp, #-4]
   12658:	ldr	r1, [fp, #-16]
   1265c:	bl	1246c <error@@Base+0x12d4>
   12660:	ldr	r0, [fp, #-12]
   12664:	add	r0, r0, #1
   12668:	str	r0, [fp, #-12]
   1266c:	ldr	r1, [fp, #-8]
   12670:	cmp	r0, r1
   12674:	bge	12684 <error@@Base+0x14ec>
   12678:	ldr	r0, [fp, #-12]
   1267c:	ldr	r1, [fp, #-8]
   12680:	bl	1246c <error@@Base+0x12d4>
   12684:	mov	sp, fp
   12688:	pop	{fp, pc}
   1268c:			; <UNDEFINED> instruction: 0x00011cb8
   12690:	andeq	r1, r1, r8, ror ip
   12694:	andeq	r1, r1, r8, ror #24
   12698:	andeq	r1, r1, r0, lsl #24
   1269c:	andeq	r1, r1, r4, asr #23
   126a0:			; <UNDEFINED> instruction: 0x00011bb4
   126a4:	andeq	r1, r1, r0, asr fp
   126a8:	andeq	r1, r1, r4, lsr #22
   126ac:	push	{fp, lr}
   126b0:	mov	fp, sp
   126b4:	sub	sp, sp, #16
   126b8:	str	r0, [fp, #-4]
   126bc:	movw	r0, #0
   126c0:	strh	r0, [fp, #-6]
   126c4:	ldrsh	r0, [fp, #-6]
   126c8:	movw	r1, #503	; 0x1f7
   126cc:	cmp	r0, r1
   126d0:	bge	1270c <error@@Base+0x1574>
   126d4:	ldr	r0, [pc, #92]	; 12738 <error@@Base+0x15a0>
   126d8:	ldr	r0, [pc, r0]
   126dc:	ldr	r1, [fp, #-4]
   126e0:	ldrsh	r2, [fp, #-6]
   126e4:	add	r1, r1, r2, lsl #4
   126e8:	str	r0, [sp, #4]
   126ec:	mov	r0, r1
   126f0:	ldr	r1, [sp, #4]
   126f4:	blx	r1
   126f8:	ldrh	r0, [fp, #-6]
   126fc:	movw	r1, #1
   12700:	add	r0, r0, r1
   12704:	strh	r0, [fp, #-6]
   12708:	b	126c4 <error@@Base+0x152c>
   1270c:	ldr	r0, [fp, #-4]
   12710:	movw	r1, #8048	; 0x1f70
   12714:	add	r0, r0, r1
   12718:	movw	r1, #0
   1271c:	str	r1, [r0]
   12720:	ldr	r0, [fp, #-4]
   12724:	movw	r2, #8052	; 0x1f74
   12728:	add	r0, r0, r2
   1272c:	str	r1, [r0]
   12730:	mov	sp, fp
   12734:	pop	{fp, pc}
   12738:	ldrdeq	r1, [r1], -ip
   1273c:	push	{fp, lr}
   12740:	mov	fp, sp
   12744:	sub	sp, sp, #24
   12748:	str	r0, [fp, #-4]
   1274c:	str	r1, [fp, #-8]
   12750:	ldr	r0, [fp, #-4]
   12754:	ldr	r1, [fp, #-8]
   12758:	str	r0, [sp, #8]
   1275c:	mov	r0, r1
   12760:	bl	127e0 <error@@Base+0x1648>
   12764:	mov	r1, r0
   12768:	ldr	lr, [sp, #8]
   1276c:	add	r0, lr, r0, lsl #4
   12770:	ldr	r0, [r0]
   12774:	str	r0, [sp, #12]
   12778:	str	r1, [sp, #4]
   1277c:	ldr	r0, [sp, #12]
   12780:	movw	r1, #0
   12784:	cmp	r0, r1
   12788:	movw	r0, #0
   1278c:	str	r0, [sp]
   12790:	beq	127b4 <error@@Base+0x161c>
   12794:	ldr	r0, [fp, #-8]
   12798:	ldr	r1, [sp, #12]
   1279c:	ldr	r1, [r1, #8]
   127a0:	bl	107c8 <strcmp@plt>
   127a4:	cmp	r0, #0
   127a8:	movw	r0, #0
   127ac:	movne	r0, #1
   127b0:	str	r0, [sp]
   127b4:	ldr	r0, [sp]
   127b8:	tst	r0, #1
   127bc:	beq	127d4 <error@@Base+0x163c>
   127c0:	b	127c4 <error@@Base+0x162c>
   127c4:	ldr	r0, [sp, #12]
   127c8:	ldr	r0, [r0, #4]
   127cc:	str	r0, [sp, #12]
   127d0:	b	1277c <error@@Base+0x15e4>
   127d4:	ldr	r0, [sp, #12]
   127d8:	mov	sp, fp
   127dc:	pop	{fp, pc}
   127e0:	sub	sp, sp, #16
   127e4:	str	r0, [sp, #12]
   127e8:	ldr	r0, [sp, #12]
   127ec:	str	r0, [sp, #8]
   127f0:	movw	r0, #0
   127f4:	str	r0, [sp]
   127f8:	str	r0, [sp, #4]
   127fc:	ldr	r0, [sp, #8]
   12800:	ldr	r1, [sp, #4]
   12804:	add	r0, r0, r1
   12808:	ldrsb	r0, [r0]
   1280c:	cmp	r0, #0
   12810:	beq	12840 <error@@Base+0x16a8>
   12814:	ldr	r0, [sp, #8]
   12818:	ldr	r1, [sp, #4]
   1281c:	add	r0, r0, r1
   12820:	ldrb	r0, [r0]
   12824:	ldr	r1, [sp]
   12828:	add	r0, r1, r0
   1282c:	str	r0, [sp]
   12830:	ldr	r0, [sp, #4]
   12834:	add	r0, r0, #1
   12838:	str	r0, [sp, #4]
   1283c:	b	127fc <error@@Base+0x1664>
   12840:	ldr	r0, [sp]
   12844:	movw	r1, #20065	; 0x4e61
   12848:	movt	r1, #33354	; 0x824a
   1284c:	smmla	r1, r0, r1, r0
   12850:	asr	r2, r1, #8
   12854:	add	r1, r2, r1, lsr #31
   12858:	movw	r2, #503	; 0x1f7
   1285c:	mls	r0, r1, r2, r0
   12860:	sxth	r0, r0
   12864:	add	sp, sp, #16
   12868:	bx	lr
   1286c:	push	{fp, lr}
   12870:	mov	fp, sp
   12874:	sub	sp, sp, #24
   12878:	ldr	r2, [pc, #112]	; 128f0 <error@@Base+0x1758>
   1287c:	ldr	r2, [pc, r2]
   12880:	str	r0, [fp, #-4]
   12884:	str	r1, [fp, #-8]
   12888:	ldr	r0, [fp, #-4]
   1288c:	ldr	r1, [fp, #-8]
   12890:	ldr	r1, [r1, #8]
   12894:	str	r0, [sp, #12]
   12898:	mov	r0, r1
   1289c:	str	r2, [sp, #8]
   128a0:	bl	127e0 <error@@Base+0x1648>
   128a4:	mov	r1, r0
   128a8:	ldr	r2, [sp, #12]
   128ac:	add	r0, r2, r0, lsl #4
   128b0:	ldr	lr, [fp, #-8]
   128b4:	str	r1, [sp, #4]
   128b8:	mov	r1, lr
   128bc:	ldr	lr, [sp, #8]
   128c0:	blx	lr
   128c4:	ldr	r0, [fp, #-4]
   128c8:	bl	128f4 <error@@Base+0x175c>
   128cc:	ldr	r0, [fp, #-4]
   128d0:	movw	r1, #8052	; 0x1f74
   128d4:	add	r2, r0, r1
   128d8:	ldr	r2, [r2]
   128dc:	add	r2, r2, #1
   128e0:	add	r0, r0, r1
   128e4:	str	r2, [r0]
   128e8:	mov	sp, fp
   128ec:	pop	{fp, pc}
   128f0:	andeq	r1, r1, r8, ror #15
   128f4:	push	{fp, lr}
   128f8:	mov	fp, sp
   128fc:	sub	sp, sp, #8
   12900:	str	r0, [sp, #4]
   12904:	ldr	r0, [sp, #4]
   12908:	movw	r1, #8048	; 0x1f70
   1290c:	add	r0, r0, r1
   12910:	ldr	r0, [r0]
   12914:	movw	r1, #0
   12918:	cmp	r0, r1
   1291c:	beq	12948 <error@@Base+0x17b0>
   12920:	ldr	r0, [sp, #4]
   12924:	movw	r1, #8048	; 0x1f70
   12928:	add	r0, r0, r1
   1292c:	ldr	r0, [r0]
   12930:	bl	107e0 <free@plt>
   12934:	ldr	r0, [sp, #4]
   12938:	movw	r1, #8048	; 0x1f70
   1293c:	add	r0, r0, r1
   12940:	movw	r1, #0
   12944:	str	r1, [r0]
   12948:	mov	sp, fp
   1294c:	pop	{fp, pc}
   12950:	push	{fp, lr}
   12954:	mov	fp, sp
   12958:	sub	sp, sp, #24
   1295c:	ldr	r2, [pc, #116]	; 129d8 <error@@Base+0x1840>
   12960:	ldr	r2, [pc, r2]
   12964:	str	r0, [fp, #-4]
   12968:	str	r1, [fp, #-8]
   1296c:	ldr	r0, [fp, #-4]
   12970:	ldr	r1, [fp, #-8]
   12974:	ldr	r1, [r1, #8]
   12978:	str	r0, [sp, #12]
   1297c:	mov	r0, r1
   12980:	str	r2, [sp, #8]
   12984:	bl	127e0 <error@@Base+0x1648>
   12988:	mov	r1, r0
   1298c:	ldr	r2, [sp, #12]
   12990:	add	r0, r2, r0, lsl #4
   12994:	ldr	lr, [fp, #-8]
   12998:	str	r1, [sp, #4]
   1299c:	mov	r1, lr
   129a0:	ldr	lr, [sp, #8]
   129a4:	blx	lr
   129a8:	ldr	r0, [fp, #-4]
   129ac:	bl	128f4 <error@@Base+0x175c>
   129b0:	ldr	r0, [fp, #-4]
   129b4:	movw	r1, #8052	; 0x1f74
   129b8:	add	r2, r0, r1
   129bc:	ldr	r2, [r2]
   129c0:	mvn	lr, #0
   129c4:	add	r2, r2, lr
   129c8:	add	r0, r0, r1
   129cc:	str	r2, [r0]
   129d0:	mov	sp, fp
   129d4:	pop	{fp, pc}
   129d8:	andeq	r1, r1, ip, ror #14
   129dc:	push	{fp, lr}
   129e0:	mov	fp, sp
   129e4:	sub	sp, sp, #24
   129e8:	str	r0, [fp, #-4]
   129ec:	movw	r0, #0
   129f0:	str	r0, [sp, #8]
   129f4:	ldr	r1, [fp, #-4]
   129f8:	movw	r2, #8048	; 0x1f70
   129fc:	add	r1, r1, r2
   12a00:	ldr	r1, [r1]
   12a04:	cmp	r1, r0
   12a08:	bne	12a24 <error@@Base+0x188c>
   12a0c:	ldr	r0, [fp, #-4]
   12a10:	movw	r1, #8052	; 0x1f74
   12a14:	add	r0, r0, r1
   12a18:	ldr	r0, [r0]
   12a1c:	cmp	r0, #0
   12a20:	bne	12a28 <error@@Base+0x1890>
   12a24:	b	12ae8 <error@@Base+0x1950>
   12a28:	ldr	r0, [pc, #192]	; 12af0 <error@@Base+0x1958>
   12a2c:	ldr	r0, [pc, r0]
   12a30:	ldr	r1, [fp, #-4]
   12a34:	movw	r2, #8052	; 0x1f74
   12a38:	add	r1, r1, r2
   12a3c:	ldr	r1, [r1]
   12a40:	str	r0, [sp, #4]
   12a44:	mov	r0, r1
   12a48:	movw	r1, #4
   12a4c:	ldr	r2, [sp, #4]
   12a50:	blx	r2
   12a54:	ldr	r1, [fp, #-4]
   12a58:	movw	r2, #8048	; 0x1f70
   12a5c:	add	r1, r1, r2
   12a60:	str	r0, [r1]
   12a64:	movw	r0, #0
   12a68:	str	r0, [sp, #12]
   12a6c:	ldr	r0, [sp, #12]
   12a70:	movw	r1, #503	; 0x1f7
   12a74:	cmp	r0, r1
   12a78:	bge	12ae8 <error@@Base+0x1950>
   12a7c:	ldr	r0, [fp, #-4]
   12a80:	ldr	r1, [sp, #12]
   12a84:	add	r0, r0, r1, lsl #4
   12a88:	ldr	r0, [r0]
   12a8c:	str	r0, [fp, #-8]
   12a90:	ldr	r0, [fp, #-8]
   12a94:	movw	r1, #0
   12a98:	cmp	r0, r1
   12a9c:	beq	12ad4 <error@@Base+0x193c>
   12aa0:	ldr	r0, [fp, #-8]
   12aa4:	ldr	r1, [fp, #-4]
   12aa8:	movw	r2, #8048	; 0x1f70
   12aac:	ldr	r1, [r1, r2]
   12ab0:	ldr	r2, [sp, #8]
   12ab4:	add	r3, r2, #1
   12ab8:	str	r3, [sp, #8]
   12abc:	add	r1, r1, r2, lsl #2
   12ac0:	str	r0, [r1]
   12ac4:	ldr	r0, [fp, #-8]
   12ac8:	ldr	r0, [r0, #4]
   12acc:	str	r0, [fp, #-8]
   12ad0:	b	12a90 <error@@Base+0x18f8>
   12ad4:	b	12ad8 <error@@Base+0x1940>
   12ad8:	ldr	r0, [sp, #12]
   12adc:	add	r0, r0, #1
   12ae0:	str	r0, [sp, #12]
   12ae4:	b	12a6c <error@@Base+0x18d4>
   12ae8:	mov	sp, fp
   12aec:	pop	{fp, pc}
   12af0:	muleq	r1, r4, r6
   12af4:	push	{fp, lr}
   12af8:	mov	fp, sp
   12afc:	sub	sp, sp, #16
   12b00:	str	r0, [fp, #-4]
   12b04:	str	r1, [sp, #8]
   12b08:	movw	r0, #0
   12b0c:	strh	r0, [sp, #6]
   12b10:	ldrsh	r0, [sp, #6]
   12b14:	movw	r1, #503	; 0x1f7
   12b18:	cmp	r0, r1
   12b1c:	bge	12b60 <error@@Base+0x19c8>
   12b20:	ldr	r0, [pc, #92]	; 12b84 <error@@Base+0x19ec>
   12b24:	ldr	r0, [pc, r0]
   12b28:	ldr	r1, [fp, #-4]
   12b2c:	ldrsh	r2, [sp, #6]
   12b30:	add	r1, r1, r2, lsl #4
   12b34:	ldr	r2, [sp, #8]
   12b38:	str	r0, [sp]
   12b3c:	mov	r0, r1
   12b40:	mov	r1, r2
   12b44:	ldr	r2, [sp]
   12b48:	blx	r2
   12b4c:	ldrh	r0, [sp, #6]
   12b50:	movw	r1, #1
   12b54:	add	r0, r0, r1
   12b58:	strh	r0, [sp, #6]
   12b5c:	b	12b10 <error@@Base+0x1978>
   12b60:	ldr	r0, [fp, #-4]
   12b64:	bl	128f4 <error@@Base+0x175c>
   12b68:	ldr	r0, [fp, #-4]
   12b6c:	movw	lr, #8052	; 0x1f74
   12b70:	add	r0, r0, lr
   12b74:	movw	lr, #0
   12b78:	str	lr, [r0]
   12b7c:	mov	sp, fp
   12b80:	pop	{fp, pc}
   12b84:	andeq	r1, r1, r4, lsr #11
   12b88:	sub	sp, sp, #4
   12b8c:	str	r0, [sp]
   12b90:	ldr	r0, [sp]
   12b94:	movw	r1, #0
   12b98:	str	r1, [r0, #4]
   12b9c:	ldr	r0, [sp]
   12ba0:	str	r1, [r0]
   12ba4:	ldr	r0, [sp]
   12ba8:	str	r1, [r0, #8]
   12bac:	ldr	r0, [sp]
   12bb0:	str	r1, [r0, #12]
   12bb4:	add	sp, sp, #4
   12bb8:	bx	lr
   12bbc:	push	{fp, lr}
   12bc0:	mov	fp, sp
   12bc4:	sub	sp, sp, #8
   12bc8:	str	r0, [sp, #4]
   12bcc:	str	r1, [sp]
   12bd0:	ldr	r0, [sp, #4]
   12bd4:	ldr	r2, [sp]
   12bd8:	ldr	r1, [sp, #4]
   12bdc:	ldr	r3, [r1]
   12be0:	movw	r1, #0
   12be4:	bl	12bf0 <error@@Base+0x1a58>
   12be8:	mov	sp, fp
   12bec:	pop	{fp, pc}
   12bf0:	push	{fp, lr}
   12bf4:	mov	fp, sp
   12bf8:	sub	sp, sp, #16
   12bfc:	str	r0, [fp, #-4]
   12c00:	str	r1, [sp, #8]
   12c04:	str	r2, [sp, #4]
   12c08:	str	r3, [sp]
   12c0c:	ldr	r0, [sp, #8]
   12c10:	ldr	r1, [sp, #4]
   12c14:	str	r0, [r1]
   12c18:	ldr	r0, [sp]
   12c1c:	ldr	r1, [sp, #4]
   12c20:	str	r0, [r1, #4]
   12c24:	ldr	r0, [sp, #8]
   12c28:	movw	r1, #0
   12c2c:	cmp	r0, r1
   12c30:	beq	12c44 <error@@Base+0x1aac>
   12c34:	ldr	r0, [sp, #4]
   12c38:	ldr	r1, [sp, #8]
   12c3c:	str	r0, [r1, #4]
   12c40:	b	12c50 <error@@Base+0x1ab8>
   12c44:	ldr	r0, [sp, #4]
   12c48:	ldr	r1, [fp, #-4]
   12c4c:	str	r0, [r1]
   12c50:	ldr	r0, [sp]
   12c54:	movw	r1, #0
   12c58:	cmp	r0, r1
   12c5c:	beq	12c70 <error@@Base+0x1ad8>
   12c60:	ldr	r0, [sp, #4]
   12c64:	ldr	r1, [sp]
   12c68:	str	r0, [r1]
   12c6c:	b	12c7c <error@@Base+0x1ae4>
   12c70:	ldr	r0, [sp, #4]
   12c74:	ldr	r1, [fp, #-4]
   12c78:	str	r0, [r1, #4]
   12c7c:	ldr	r0, [fp, #-4]
   12c80:	bl	12e04 <error@@Base+0x1c6c>
   12c84:	ldr	r0, [fp, #-4]
   12c88:	ldr	lr, [r0, #12]
   12c8c:	add	lr, lr, #1
   12c90:	str	lr, [r0, #12]
   12c94:	mov	sp, fp
   12c98:	pop	{fp, pc}
   12c9c:	push	{fp, lr}
   12ca0:	mov	fp, sp
   12ca4:	sub	sp, sp, #8
   12ca8:	str	r0, [sp, #4]
   12cac:	str	r1, [sp]
   12cb0:	ldr	r0, [sp, #4]
   12cb4:	ldr	r1, [sp, #4]
   12cb8:	ldr	r1, [r1, #4]
   12cbc:	ldr	r2, [sp]
   12cc0:	movw	r3, #0
   12cc4:	bl	12bf0 <error@@Base+0x1a58>
   12cc8:	mov	sp, fp
   12ccc:	pop	{fp, pc}
   12cd0:	push	{fp, lr}
   12cd4:	mov	fp, sp
   12cd8:	sub	sp, sp, #16
   12cdc:	str	r0, [fp, #-4]
   12ce0:	str	r1, [sp, #8]
   12ce4:	str	r2, [sp, #4]
   12ce8:	ldr	r0, [fp, #-4]
   12cec:	ldr	r1, [sp, #4]
   12cf0:	ldr	r1, [r1]
   12cf4:	ldr	r2, [sp, #8]
   12cf8:	ldr	r3, [sp, #4]
   12cfc:	bl	12bf0 <error@@Base+0x1a58>
   12d00:	mov	sp, fp
   12d04:	pop	{fp, pc}
   12d08:	push	{fp, lr}
   12d0c:	mov	fp, sp
   12d10:	sub	sp, sp, #16
   12d14:	str	r0, [fp, #-4]
   12d18:	str	r1, [sp, #8]
   12d1c:	str	r2, [sp, #4]
   12d20:	ldr	r0, [fp, #-4]
   12d24:	ldr	r1, [sp, #8]
   12d28:	ldr	r2, [sp, #4]
   12d2c:	ldr	r3, [sp, #8]
   12d30:	ldr	r3, [r3, #4]
   12d34:	bl	12bf0 <error@@Base+0x1a58>
   12d38:	mov	sp, fp
   12d3c:	pop	{fp, pc}
   12d40:	push	{fp, lr}
   12d44:	mov	fp, sp
   12d48:	sub	sp, sp, #8
   12d4c:	str	r0, [sp, #4]
   12d50:	str	r1, [sp]
   12d54:	ldr	r0, [sp]
   12d58:	ldr	r0, [r0]
   12d5c:	movw	r1, #0
   12d60:	cmp	r0, r1
   12d64:	beq	12d80 <error@@Base+0x1be8>
   12d68:	ldr	r0, [sp]
   12d6c:	ldr	r0, [r0, #4]
   12d70:	ldr	r1, [sp]
   12d74:	ldr	r1, [r1]
   12d78:	str	r0, [r1, #4]
   12d7c:	b	12d90 <error@@Base+0x1bf8>
   12d80:	ldr	r0, [sp]
   12d84:	ldr	r0, [r0, #4]
   12d88:	ldr	r1, [sp, #4]
   12d8c:	str	r0, [r1]
   12d90:	ldr	r0, [sp]
   12d94:	ldr	r0, [r0, #4]
   12d98:	movw	r1, #0
   12d9c:	cmp	r0, r1
   12da0:	beq	12dbc <error@@Base+0x1c24>
   12da4:	ldr	r0, [sp]
   12da8:	ldr	r0, [r0]
   12dac:	ldr	r1, [sp]
   12db0:	ldr	r1, [r1, #4]
   12db4:	str	r0, [r1]
   12db8:	b	12dcc <error@@Base+0x1c34>
   12dbc:	ldr	r0, [sp]
   12dc0:	ldr	r0, [r0]
   12dc4:	ldr	r1, [sp, #4]
   12dc8:	str	r0, [r1, #4]
   12dcc:	ldr	r0, [sp]
   12dd0:	movw	r1, #0
   12dd4:	str	r1, [r0, #4]
   12dd8:	ldr	r0, [sp]
   12ddc:	str	r1, [r0]
   12de0:	ldr	r0, [sp, #4]
   12de4:	bl	12e04 <error@@Base+0x1c6c>
   12de8:	ldr	r0, [sp, #4]
   12dec:	ldr	r1, [r0, #12]
   12df0:	mvn	lr, #0
   12df4:	add	r1, r1, lr
   12df8:	str	r1, [r0, #12]
   12dfc:	mov	sp, fp
   12e00:	pop	{fp, pc}
   12e04:	push	{fp, lr}
   12e08:	mov	fp, sp
   12e0c:	sub	sp, sp, #8
   12e10:	str	r0, [sp, #4]
   12e14:	ldr	r0, [sp, #4]
   12e18:	ldr	r0, [r0, #8]
   12e1c:	movw	r1, #0
   12e20:	cmp	r0, r1
   12e24:	beq	12e40 <error@@Base+0x1ca8>
   12e28:	ldr	r0, [sp, #4]
   12e2c:	ldr	r0, [r0, #8]
   12e30:	bl	107e0 <free@plt>
   12e34:	ldr	r0, [sp, #4]
   12e38:	movw	lr, #0
   12e3c:	str	lr, [r0, #8]
   12e40:	mov	sp, fp
   12e44:	pop	{fp, pc}
   12e48:	push	{fp, lr}
   12e4c:	mov	fp, sp
   12e50:	sub	sp, sp, #16
   12e54:	str	r0, [fp, #-4]
   12e58:	movw	r0, #0
   12e5c:	str	r0, [sp, #4]
   12e60:	ldr	r1, [fp, #-4]
   12e64:	ldr	r1, [r1, #8]
   12e68:	cmp	r1, r0
   12e6c:	bne	12e80 <error@@Base+0x1ce8>
   12e70:	ldr	r0, [fp, #-4]
   12e74:	ldr	r0, [r0, #12]
   12e78:	cmp	r0, #0
   12e7c:	bne	12e84 <error@@Base+0x1cec>
   12e80:	b	12efc <error@@Base+0x1d64>
   12e84:	ldr	r0, [pc, #120]	; 12f04 <error@@Base+0x1d6c>
   12e88:	ldr	r0, [pc, r0]
   12e8c:	ldr	r1, [fp, #-4]
   12e90:	ldr	r1, [r1, #12]
   12e94:	str	r0, [sp]
   12e98:	mov	r0, r1
   12e9c:	movw	r1, #4
   12ea0:	ldr	r2, [sp]
   12ea4:	blx	r2
   12ea8:	ldr	r1, [fp, #-4]
   12eac:	str	r0, [r1, #8]
   12eb0:	ldr	r0, [fp, #-4]
   12eb4:	ldr	r0, [r0]
   12eb8:	str	r0, [sp, #8]
   12ebc:	ldr	r0, [sp, #8]
   12ec0:	movw	r1, #0
   12ec4:	cmp	r0, r1
   12ec8:	beq	12efc <error@@Base+0x1d64>
   12ecc:	ldr	r0, [sp, #8]
   12ed0:	ldr	r1, [fp, #-4]
   12ed4:	ldr	r1, [r1, #8]
   12ed8:	ldr	r2, [sp, #4]
   12edc:	add	r3, r2, #1
   12ee0:	str	r3, [sp, #4]
   12ee4:	add	r1, r1, r2, lsl #2
   12ee8:	str	r0, [r1]
   12eec:	ldr	r0, [sp, #8]
   12ef0:	ldr	r0, [r0, #4]
   12ef4:	str	r0, [sp, #8]
   12ef8:	b	12ebc <error@@Base+0x1d24>
   12efc:	mov	sp, fp
   12f00:	pop	{fp, pc}
   12f04:	andeq	r1, r1, r8, lsr r2
   12f08:	push	{fp, lr}
   12f0c:	mov	fp, sp
   12f10:	sub	sp, sp, #16
   12f14:	str	r0, [fp, #-4]
   12f18:	str	r1, [sp, #8]
   12f1c:	ldr	r0, [fp, #-4]
   12f20:	ldr	r0, [r0]
   12f24:	movw	r1, #0
   12f28:	cmp	r0, r1
   12f2c:	beq	12f64 <error@@Base+0x1dcc>
   12f30:	ldr	r0, [fp, #-4]
   12f34:	ldr	r0, [r0]
   12f38:	str	r0, [sp, #4]
   12f3c:	ldr	r0, [fp, #-4]
   12f40:	ldr	r1, [sp, #4]
   12f44:	bl	12d40 <error@@Base+0x1ba8>
   12f48:	ldr	r0, [sp, #8]
   12f4c:	ldr	r1, [sp, #4]
   12f50:	str	r0, [sp]
   12f54:	mov	r0, r1
   12f58:	ldr	r1, [sp]
   12f5c:	blx	r1
   12f60:	b	12f1c <error@@Base+0x1d84>
   12f64:	mov	sp, fp
   12f68:	pop	{fp, pc}
   12f6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12f70:	mov	r7, r0
   12f74:	ldr	r6, [pc, #72]	; 12fc4 <error@@Base+0x1e2c>
   12f78:	ldr	r5, [pc, #72]	; 12fc8 <error@@Base+0x1e30>
   12f7c:	add	r6, pc, r6
   12f80:	add	r5, pc, r5
   12f84:	sub	r6, r6, r5
   12f88:	mov	r8, r1
   12f8c:	mov	r9, r2
   12f90:	bl	1079c <calloc@plt-0x20>
   12f94:	asrs	r6, r6, #2
   12f98:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12f9c:	mov	r4, #0
   12fa0:	add	r4, r4, #1
   12fa4:	ldr	r3, [r5], #4
   12fa8:	mov	r2, r9
   12fac:	mov	r1, r8
   12fb0:	mov	r0, r7
   12fb4:	blx	r3
   12fb8:	cmp	r6, r4
   12fbc:	bne	12fa0 <error@@Base+0x1e08>
   12fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12fc4:	andeq	r0, r1, r8, ror pc
   12fc8:	andeq	r0, r1, r0, ror pc
   12fcc:	bx	lr
   12fd0:	mov	r2, r1
   12fd4:	mov	r1, r0
   12fd8:	mov	r0, #3
   12fdc:	b	10804 <__xstat@plt>

Disassembly of section .fini:

00012fe0 <.fini>:
   12fe0:	push	{r3, lr}
   12fe4:	pop	{r3, pc}
