


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********************************************************
                       
    2 00000000         ; * File Name   : bsp_timer.s
    3 00000000         ; * Author      : Bryant
    4 00000000         ; * Date        : Mar-24-2016
    5 00000000         ; * Description : Timer driver file
    6 00000000         ;*******************************************************
                       ********************************************************
                       
    7 00000000         ;Includes ----------------------------------------------
                       --------------------------------------------------------
                       
    8 00000000                 INCLUDE          stm32f746_hal.s
    1 00000000         ;*******************************************************
                       ********************************************************
                       ****************************************
    2 00000000         ;* File Name          : stm32f746_map.s
    3 00000000         ;* Author             : Bryant
    4 00000000         ;* Version            : V1.0.0
    5 00000000         ;* Date               : 31-Jan-2016
    6 00000000         ;* Description        : Define all stm32f746 relative pe
                       ripheral address
    7 00000000         ;*******************************************************
                       ********************************************************
                       ****************************************
    8 00000000         
    9 00000000         
   10 00000000         ;********************************************Peripheral_
                       memory_map**********************************************
                       ****************************************
   11 00000000 00000000 
                       RAMITCM_BASE
                               EQU              0x00000000  ; Base address of :
                                                            16KB RAM reserved f
                                                            or CPU execution/in
                                                            struction accessibl
                                                            e over ITCM    
   12 00000000 00200000 
                       FLASHITCM_BASE
                               EQU              0x00200000  ; Base address of :
                                                              up to 1 MB   embe
                                                            dded FLASH memory  
                                                            accessible over ITC
                                                            M                  
                                                                               
                                                              
   13 00000000 08000000 
                       FLASHAXI_BASE
                               EQU              0x08000000  ; Base address of :
                                                               up to 1 MB   emb
                                                            edded FLASH memory 
                                                            accessible over AXI
                                                                               
                                                                               
                                                              
   14 00000000 20000000 
                       RAMDTCM_BASE
                               EQU              0x20000000  ; Base address of :



ARM Macro Assembler    Page 2 


                                                             64KB system data R
                                                            AM accessible over 
                                                            DTCM               
                                                                           
   15 00000000 20010000 
                       SRAM1_BASE
                               EQU              0x20010000  ; Base address of :
                                                             240KB RAM1 accessi
                                                            ble over AXI/AHB   
                                                                               
                                                                           
   16 00000000 2004C000 
                       SRAM2_BASE
                               EQU              0x2004C000  ; Base address of :
                                                             16KB RAM2 accessib
                                                            le over AXI/AHB    
                                                                               
                                                                           
   17 00000000 40000000 
                       PERIPH_BASE
                               EQU              0x40000000  ; Base address of :
                                                             AHB/ABP Peripheral
                                                            s                  
                                                                               
                                                                           
   18 00000000 40024000 
                       BKPSRAM_BASE
                               EQU              0x40024000  ; Base address of :
                                                             Backup SRAM  4 KB 
                                                                               
                                                                               
                                                                             
   19 00000000 90000000 
                       QSPI_BASE
                               EQU              0x90000000  ; Base address of :
                                                             QSPI memories  acc
                                                            essible over AXI   
                                                                               
                                                                           
   20 00000000 A0000000 
                       FMC_R_BASE
                               EQU              0xA0000000  ; Base address of :
                                                             FMC Control regist
                                                            ers                
                                                                               
                                                                           
   21 00000000 A0001000 
                       QSPI_R_BASE
                               EQU              0xA0001000  ; Base address of :
                                                             QSPI Control  regi
                                                            sters              
                                                                               
                                                                           
   22 00000000 080FFFFF 
                       FLASH_END
                               EQU              0x080FFFFF  ; FLASH end address
                                                              
   23 00000000         
   24 00000000         ;*******************************************************



ARM Macro Assembler    Page 3 


                       **Legacy define*****************************************
                       **************************************** 
   25 00000000 08000000 
                       FLASH_BASE
                               EQU              FLASHAXI_BASE
   26 00000000         
   27 00000000         ;*******************************************************
                       ****Cortex-M7 Core Peripherals**************************
                       **************************************** 
   28 00000000 E000E000 
                       SCS_BASE
                               EQU              0xE000E000  ; System Control Sp
                                                            ace Base Address   
                                                            
   29 00000000 E0000000 
                       ITM_BASE
                               EQU              0xE0000000  ; ITM Base Address 
                                                                               
                                                            
   30 00000000 E0001000 
                       DWT_BASE
                               EQU              0xE0001000  ; DWT Base Address 
                                                                               
                                                            
   31 00000000 E0040000 
                       TPI_BASE
                               EQU              0xE0040000  ; TPI Base Address 
                                                                               
                                                            
   32 00000000 E000EDF0 
                       CoreDebug_BASE
                               EQU              0xE000EDF0  ; Core Debug Base A
                                                            ddress             
                                                            
   33 00000000         
   34 00000000         ;*******************************************************
                       ***System control block*********************************
                       **************************************** 
   35 00000000 E000ED00 
                       SCB_BASE
                               EQU              SCS_BASE +  0x0D00 ; System Con
                                                            trol Block Base Add
                                                            ress   
   36 00000000 E000ED00 
                       SCB_CPUID
                               EQU              SCB_BASE +  0x0000 ; Offset: 0x
                                                            000 (R/ )  CPUID Ba
                                                            se Register        
                                                                               
                                                                     
   37 00000000 E000ED04 
                       SCB_ICSR
                               EQU              SCB_BASE +  0x0004 ; Offset: 0x
                                                            004 (R/W)  Interrup
                                                            t Control and State
                                                             Register          
                                                                      
   38 00000000 E000ED08 
                       SCB_VTOR



ARM Macro Assembler    Page 4 


                               EQU              SCB_BASE +  0x0008 ; Offset: 0x
                                                            008 (R/W)  Vector T
                                                            able Offset Registe
                                                            r                  
                                                                     
   39 00000000 E000ED0C 
                       SCB_AIRCR
                               EQU              SCB_BASE +  0x000C ; Offset: 0x
                                                            00C (R/W)  Applicat
                                                            ion Interrupt and R
                                                            eset Control Regist
                                                            er        
   40 00000000 E000ED10 
                       SCB_SCR EQU              SCB_BASE +  0x0010 ; Offset: 0x
                                                            010 (R/W)  System C
                                                            ontrol Register    
                                                                               
                                                                      
   41 00000000 E000ED14 
                       SCB_CCR EQU              SCB_BASE +  0x0014 ; Offset: 0x
                                                            014 (R/W)  Configur
                                                            ation Control Regis
                                                            ter                
                                                                      
   42 00000000 E000ED18 
                       SCB_HPR1
                               EQU              SCB_BASE +  0x0018 ; Offset: 0x
                                                            018 (R/W)  System H
                                                            andlers Priority Re
                                                            gisters (4-7)   
   43 00000000 E000ED1C 
                       SCB_SHPR2
                               EQU              SCB_BASE +  0x001C ; Offset: 0x
                                                            01C (R/W)  System H
                                                            andlers Priority Re
                                                            gisters (8-11) 
   44 00000000 E000ED20 
                       SCB_SHPR3
                               EQU              SCB_BASE +  0x0020 ; Offset: 0x
                                                            020 (R/W)  System H
                                                            andlers Priority Re
                                                            gisters (12-15) 
   45 00000000 E000ED24 
                       SCB_SHCSR
                               EQU              SCB_BASE +  0x0024 ; Offset: 0x
                                                            024 (R/W)  System H
                                                            andler Control and 
                                                            State Register     
                                                                      
   46 00000000 E000ED28 
                       SCB_CFSR
                               EQU              SCB_BASE +  0x0028 ; Offset: 0x
                                                            028 (R/W)  Configur
                                                            able Fault Status R
                                                            egister            
                                                                      
   47 00000000 E000ED2C 
                       SCB_HFSR
                               EQU              SCB_BASE +  0x002C ; Offset: 0x



ARM Macro Assembler    Page 5 


                                                            02C (R/W)  HardFaul
                                                            t Status Register  
                                                                               
                                                                     
   48 00000000 E000ED30 
                       SCB_DFSR
                               EQU              SCB_BASE +  0x0030 ; Offset: 0x
                                                            030 (R/W)  Debug Fa
                                                            ult Status Register
                                                                               
                                                                     
   49 00000000 E000ED34 
                       SCB_MMFAR
                               EQU              SCB_BASE +  0x0034 ; Offset: 0x
                                                            034 (R/W)  MemManag
                                                            e Fault Address Reg
                                                            ister              
                                                                      
   50 00000000 E000ED38 
                       SCB_BFAR
                               EQU              SCB_BASE +  0x0038 ; Offset: 0x
                                                            038 (R/W)  BusFault
                                                             Address Register  
                                                                               
                                                                      
   51 00000000 E000ED3C 
                       SCB_AFSR
                               EQU              SCB_BASE +  0x003C ; Offset: 0x
                                                            03C (R/W)  Auxiliar
                                                            y Fault Status Regi
                                                            ster               
                                                                     
   52 00000000         
   53 00000000 E000ED78 
                       SCB_CLIDR
                               EQU              SCB_BASE +  0x0078 ; Offset: 0x
                                                            078 (R/ )  Cache Le
                                                            vel ID register    
                                                                               
                                                                       
   54 00000000 E000ED7C 
                       SCB_CTR EQU              SCB_BASE +  0x007C ; Offset: 0x
                                                            07C (R/ )  Cache Ty
                                                            pe register        
                                                                               
                                                                       
   55 00000000 E000ED80 
                       SCB_CCSIDR
                               EQU              SCB_BASE +  0x0080 ; Offset: 0x
                                                            080 (R/ )  Cache Si
                                                            ze ID Register     
                                                                               
                                                                       
   56 00000000 E000ED84 
                       SCB_CSSELR
                               EQU              SCB_BASE +  0x0084 ; Offset: 0x
                                                            084 (R/W)  Cache Si
                                                            ze Selection Regist
                                                            er                 



ARM Macro Assembler    Page 6 


                                                                       
   57 00000000 E000ED88 
                       SCB_CPACR
                               EQU              SCB_BASE +  0x0088 ; Offset: 0x
                                                            088 (R/W)  Coproces
                                                            sor Access Control 
                                                            Register           
                                                                     
   58 00000000         
   59 00000000 E000EF00 
                       SCB_STIR
                               EQU              SCB_BASE  +  0x0200 ; Offset: 0
                                                            x200 ( /W)  Softwar
                                                            e Triggered Interru
                                                            pt Register  
   60 00000000         
   61 00000000 E000EF40 
                       SCB_MVFR0
                               EQU              SCB_BASE  +  0x0240 ; Offset: 0
                                                            x240 (R/ )  Media a
                                                            nd VFP Feature Regi
                                                            ster 0             
                                                                       
   62 00000000 E000EF44 
                       SCB_MVFR1
                               EQU              SCB_BASE  +  0x0244 ; Offset: 0
                                                            x244 (R/ )  Media a
                                                            nd VFP Feature Regi
                                                            ster 1             
                                                                       
   63 00000000 E000EF48 
                       SCB_MVFR2
                               EQU              SCB_BASE  +  0x0248 ; Offset: 0
                                                            x248 (R/ )  Media a
                                                            nd VFP Feature Regi
                                                            ster 2   
   64 00000000         
   65 00000000 E000EF50 
                       SCB_ICIALLU
                               EQU              SCB_BASE  +  0x0250 ; Offset: 0
                                                            x250 ( /W)  I-Cache
                                                             Invalidate All to 
                                                            PoU                
                                                                     
   66 00000000 E000EF58 
                       SCB_ICIMVAU
                               EQU              SCB_BASE  +  0x0258 ; Offset: 0
                                                            x258 ( /W)  I-Cache
                                                             Invalidate by MVA 
                                                            to PoU             
                                                                        
   67 00000000 E000EF5C 
                       SCB_DCIMVAC
                               EQU              SCB_BASE  +  0x025C ; Offset: 0
                                                            x25C ( /W)  D-Cache
                                                             Invalidate by MVA 
                                                            to PoC             
                                                                        
   68 00000000 E000EF60 



ARM Macro Assembler    Page 7 


                       SCB_DCISW
                               EQU              SCB_BASE  +  0x0260 ; Offset: 0
                                                            x260 ( /W)  D-Cache
                                                             Invalidate by Set-
                                                            way                
                                                                        
   69 00000000 E000EF64 
                       SCB_DCCMVAU
                               EQU              SCB_BASE  +  0x0264 ; Offset: 0
                                                            x264 ( /W)  D-Cache
                                                             Clean by MVA to Po
                                                            U                  
                                                                        
   70 00000000 E000EF68 
                       SCB_DCCMVAC
                               EQU              SCB_BASE  +  0x0268 ; Offset: 0
                                                            x268 ( /W)  D-Cache
                                                             Clean by MVA to Po
                                                            C                  
                                                                        
   71 00000000 E000EF6C 
                       SCB_DCCSW
                               EQU              SCB_BASE  +  0x026C ; Offset: 0
                                                            x26C ( /W)  D-Cache
                                                             Clean by Set-way  
                                                                               
                                                                        
   72 00000000 E000EF70 
                       SCB_DCCIMVAC
                               EQU              SCB_BASE  +  0x0270 ; Offset: 0
                                                            x270 ( /W)  D-Cache
                                                             Clean and Invalida
                                                            te by MVA to PoC   
                                                                        
   73 00000000 E000EF74 
                       SCB_DCCISW
                               EQU              SCB_BASE  +  0x0274 ; Offset: 0
                                                            x274 ( /W)  D-Cache
                                                             Clean and Invalida
                                                            te by Set-way      
                                                                      
   74 00000000         
   75 00000000 E000EF90 
                       SCB_ITCMCR
                               EQU              SCB_BASE  +  0x0290 ; Offset: 0
                                                            x290 (R/W)  Instruc
                                                            tion Tightly-Couple
                                                            d Memory Control Re
                                                            gister     
   76 00000000 E000EF94 
                       SCB_DTCMCR
                               EQU              SCB_BASE  +  0x0294 ; Offset: 0
                                                            x294 (R/W)  Data Ti
                                                            ghtly-Coupled Memor
                                                            y Control Registers
                                                                       
   77 00000000 E000EF98 
                       SCB_AHBPCR
                               EQU              SCB_BASE  +  0x0298 ; Offset: 0



ARM Macro Assembler    Page 8 


                                                            x298 (R/W)  AHBP Co
                                                            ntrol Register     
                                                                               
                                                                       
   78 00000000 E000EF9C 
                       SCB_CACR
                               EQU              SCB_BASE  +  0x029C ; Offset: 0
                                                            x29C (R/W)  L1 Cach
                                                            e Control Register 
                                                                               
                                                                       
   79 00000000 E000EFA0 
                       SCB_AHBSCR
                               EQU              SCB_BASE  +  0x02A0 ; Offset: 0
                                                            x2A0 (R/W)  AHB Sla
                                                            ve Control Register
                                                                               
                                                                            
   80 00000000 E000EFA8 
                       SCB_ABFSR
                               EQU              SCB_BASE  +  0x02A8 ; Offset: 0
                                                            x2A8 (R/W)  Auxilia
                                                            ry Bus Fault Status
                                                             Register          
                                                                     
   81 00000000         
   82 00000000         
   83 00000000         ;*******************************************************
                       *******System timer*************************************
                       **************************************** 
   84 00000000 E000E010 
                       SysTick_BASE
                               EQU              SCS_BASE +  0x0010 ; SysTick Ba
                                                            se Address         
                                                                   
   85 00000000 E000E010 
                       SysTick_CTRL
                               EQU              SysTick_BASE + 0x0000 ; Offset:
                                                             0x000 (R/W)  SysTi
                                                            ck Control and Stat
                                                            us Register    
   86 00000000 E000E014 
                       SysTick_LOAD
                               EQU              SysTick_BASE + 0x0004 ; Offset:
                                                             0x004 (R/W)  SysTi
                                                            ck Reload Value Reg
                                                            ister          
   87 00000000 E000E018 
                       SysTick_VAL
                               EQU              SysTick_BASE + 0x0008 ; Offset:
                                                             0x008 (R/W)  SysTi
                                                            ck Current Value Re
                                                            gister         
   88 00000000 E000E01C 
                       SysTick_CALIB
                               EQU              SysTick_BASE + 0x000C ; Offset:
                                                             0x00C (R/ )  SysTi
                                                            ck Calibration Regi
                                                            ster         



ARM Macro Assembler    Page 9 


   89 00000000         
   90 00000000         ;************************************************Nested 
                       Vectored Interrupt Controller***************************
                       **************************************** 
   91 00000000 E000E100 
                       NVIC_BASE
                               EQU              SCS_BASE +  0x0100 ; NVIC Base 
                                                            Address            
                                                                   
   92 00000000 E000E100 
                       NVIC_ISER0
                               EQU              NVIC_BASE + 0x0000 ; Offset: 0x
                                                            000 (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   93 00000000 E000E104 
                       NVIC_ISER1
                               EQU              NVIC_BASE + 0x0004 ; Offset: 0x
                                                            004 (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   94 00000000 E000E108 
                       NVIC_ISER2
                               EQU              NVIC_BASE + 0x0008 ; Offset: 0x
                                                            008 (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   95 00000000 E000E10C 
                       NVIC_ISER3
                               EQU              NVIC_BASE + 0x000C ; Offset: 0x
                                                            00C (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   96 00000000 E000E110 
                       NVIC_ISER4
                               EQU              NVIC_BASE + 0x0010 ; Offset: 0x
                                                            010 (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   97 00000000 E000E114 
                       NVIC_ISER5
                               EQU              NVIC_BASE + 0x0014 ; Offset: 0x
                                                            014 (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   98 00000000 E000E118 
                       NVIC_ISER6
                               EQU              NVIC_BASE + 0x0018 ; Offset: 0x
                                                            018 (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
   99 00000000 E000E11C 



ARM Macro Assembler    Page 10 


                       NVIC_ISER7
                               EQU              NVIC_BASE + 0x001C ; Offset: 0x
                                                            01C (R/W)  Interrup
                                                            t Set Enable Regist
                                                            er                 
                                                              
  100 00000000         
  101 00000000 E000E180 
                       NVIC_ICER0
                               EQU              NVIC_BASE + 0x0080 ; Offset: 0x
                                                            080 (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  102 00000000 E000E184 
                       NVIC_ICER1
                               EQU              NVIC_BASE + 0x0084 ; Offset: 0x
                                                            084 (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  103 00000000 E000E188 
                       NVIC_ICER2
                               EQU              NVIC_BASE + 0x0088 ; Offset: 0x
                                                            088 (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  104 00000000 E000E18C 
                       NVIC_ICER3
                               EQU              NVIC_BASE + 0x008C ; Offset: 0x
                                                            08C (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  105 00000000 E000E190 
                       NVIC_ICER4
                               EQU              NVIC_BASE + 0x0090 ; Offset: 0x
                                                            090 (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  106 00000000 E000E194 
                       NVIC_ICER5
                               EQU              NVIC_BASE + 0x0094 ; Offset: 0x
                                                            094 (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  107 00000000 E000E198 
                       NVIC_ICER6
                               EQU              NVIC_BASE + 0x0098 ; Offset: 0x
                                                            098 (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  108 00000000 E000E19C 
                       NVIC_ICER7
                               EQU              NVIC_BASE + 0x009C ; Offset: 0x



ARM Macro Assembler    Page 11 


                                                            09C (R/W)  Interrup
                                                            t Clear Enable Regi
                                                            ster               
                                                              
  109 00000000         
  110 00000000 E000E200 
                       NVIC_ISPR0
                               EQU              NVIC_BASE + 0x0100 ; Offset: 0x
                                                            100 (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  111 00000000 E000E204 
                       NVIC_ISPR1
                               EQU              NVIC_BASE + 0x0104 ; Offset: 0x
                                                            104 (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  112 00000000 E000E208 
                       NVIC_ISPR2
                               EQU              NVIC_BASE + 0x0108 ; Offset: 0x
                                                            108 (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  113 00000000 E000E20C 
                       NVIC_ISPR3
                               EQU              NVIC_BASE + 0x010C ; Offset: 0x
                                                            10C (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  114 00000000 E000E210 
                       NVIC_ISPR4
                               EQU              NVIC_BASE + 0x0110 ; Offset: 0x
                                                            110 (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  115 00000000 E000E214 
                       NVIC_ISPR5
                               EQU              NVIC_BASE + 0x0114 ; Offset: 0x
                                                            114 (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  116 00000000 E000E218 
                       NVIC_ISPR6
                               EQU              NVIC_BASE + 0x0118 ; Offset: 0x
                                                            118 (R/W)  Interrup
                                                            t Set Pending Regis
                                                            ter                
                                                             
  117 00000000 E000E21C 
                       NVIC_ISPR7
                               EQU              NVIC_BASE + 0x011C ; Offset: 0x
                                                            11C (R/W)  Interrup
                                                            t Set Pending Regis



ARM Macro Assembler    Page 12 


                                                            ter                
                                                             
  118 00000000         
  119 00000000 E000E280 
                       NVIC_ICPR0
                               EQU              NVIC_BASE + 0x0180 ; Offset: 0x
                                                            180 (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  120 00000000 E000E284 
                       NVIC_ICPR1
                               EQU              NVIC_BASE + 0x0184 ; Offset: 0x
                                                            184 (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  121 00000000 E000E288 
                       NVIC_ICPR2
                               EQU              NVIC_BASE + 0x0188 ; Offset: 0x
                                                            188 (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  122 00000000 E000E28C 
                       NVIC_ICPR3
                               EQU              NVIC_BASE + 0x018C ; Offset: 0x
                                                            18C (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  123 00000000 E000E290 
                       NVIC_ICPR4
                               EQU              NVIC_BASE + 0x0190 ; Offset: 0x
                                                            190 (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  124 00000000 E000E294 
                       NVIC_ICPR5
                               EQU              NVIC_BASE + 0x0194 ; Offset: 0x
                                                            194 (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  125 00000000 E000E298 
                       NVIC_ICPR6
                               EQU              NVIC_BASE + 0x0198 ; Offset: 0x
                                                            198 (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              
  126 00000000 E000E29C 
                       NVIC_ICPR7
                               EQU              NVIC_BASE + 0x019C ; Offset: 0x
                                                            19C (R/W)  Interrup
                                                            t Clear Pending Reg
                                                            ister              
                                                              



ARM Macro Assembler    Page 13 


  127 00000000         
  128 00000000 E000E300 
                       NVIC_IABR0
                               EQU              NVIC_BASE + 0x0200 ; Offset: 0x
                                                            200 (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  129 00000000 E000E304 
                       NVIC_IABR1
                               EQU              NVIC_BASE + 0x0204 ; Offset: 0x
                                                            204 (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  130 00000000 E000E308 
                       NVIC_IABR2
                               EQU              NVIC_BASE + 0x0208 ; Offset: 0x
                                                            208 (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  131 00000000 E000E30C 
                       NVIC_IABR3
                               EQU              NVIC_BASE + 0x020C ; Offset: 0x
                                                            20C (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  132 00000000 E000E310 
                       NVIC_IABR4
                               EQU              NVIC_BASE + 0x0210 ; Offset: 0x
                                                            210 (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  133 00000000 E000E314 
                       NVIC_IABR5
                               EQU              NVIC_BASE + 0x0214 ; Offset: 0x
                                                            214 (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  134 00000000 E000E318 
                       NVIC_IABR6
                               EQU              NVIC_BASE + 0x0218 ; Offset: 0x
                                                            218 (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  135 00000000 E000E31C 
                       NVIC_IABR7
                               EQU              NVIC_BASE + 0x021C ; Offset: 0x
                                                            21C (R/W)  Interrup
                                                            t Active bit Regist
                                                            er                 
                                                              
  136 00000000         
  137 00000000 E000E400 



ARM Macro Assembler    Page 14 


                       NVIC_IPR0
                               EQU              NVIC_BASE + 0x0300 ; Offset: 0x
                                                            0300 (R/W)  Interru
                                                            pt Priority Registe
                                                            r  
  138 00000000 E000E401 
                       NVIC_IPR1
                               EQU              NVIC_BASE + 0x0301 ; Offset: 0x
                                                            0301 (R/W)  Interru
                                                            pt Priority Registe
                                                            r  
  139 00000000 E000E402 
                       NVIC_IPR2
                               EQU              NVIC_BASE + 0x0302 ; Offset: 0x
                                                            0302 (R/W)  Interru
                                                            pt Priority Registe
                                                            r      
  140 00000000 E000E403 
                       NVIC_IPR3
                               EQU              NVIC_BASE + 0x0303 ; Offset: 0x
                                                            0303 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  141 00000000 E000E404 
                       NVIC_IPR4
                               EQU              NVIC_BASE + 0x0304 ; Offset: 0x
                                                            0304 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  142 00000000 E000E405 
                       NVIC_IPR5
                               EQU              NVIC_BASE + 0x0305 ; Offset: 0x
                                                            0305 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  143 00000000 E000E406 
                       NVIC_IPR6
                               EQU              NVIC_BASE + 0x0306 ; Offset: 0x
                                                            0306 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  144 00000000 E000E407 
                       NVIC_IPR7
                               EQU              NVIC_BASE + 0x0307 ; Offset: 0x
                                                            0307 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  145 00000000 E000E408 
                       NVIC_IPR8
                               EQU              NVIC_BASE + 0x0308 ; Offset: 0x
                                                            0308 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  146 00000000 E000E409 
                       NVIC_IPR9
                               EQU              NVIC_BASE + 0x0309 ; Offset: 0x
                                                            0309 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 



ARM Macro Assembler    Page 15 


  147 00000000 E000E40A 
                       NVIC_IPR10
                               EQU              NVIC_BASE + 0x030A ; Offset: 0x
                                                            030A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  148 00000000 E000E40B 
                       NVIC_IPR11
                               EQU              NVIC_BASE + 0x030B ; Offset: 0x
                                                            030B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  149 00000000 E000E40C 
                       NVIC_IPR12
                               EQU              NVIC_BASE + 0x030C ; Offset: 0x
                                                            030C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  150 00000000 E000E40D 
                       NVIC_IPR13
                               EQU              NVIC_BASE + 0x030D ; Offset: 0x
                                                            030D (R/W)  Interru
                                                            pt Priority Registe
                                                            r    
  151 00000000 E000E40E 
                       NVIC_IPR14
                               EQU              NVIC_BASE + 0x030E ; Offset: 0x
                                                            030E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  152 00000000 E000E40F 
                       NVIC_IPR15
                               EQU              NVIC_BASE + 0x030F ; Offset: 0x
                                                            030F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  153 00000000 E000E410 
                       NVIC_IPR16
                               EQU              NVIC_BASE + 0x0310 ; Offset: 0x
                                                            0310 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  154 00000000 E000E411 
                       NVIC_IPR17
                               EQU              NVIC_BASE + 0x0311 ; Offset: 0x
                                                            0311 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  155 00000000 E000E412 
                       NVIC_IPR18
                               EQU              NVIC_BASE + 0x0312 ; Offset: 0x
                                                            0312 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  156 00000000 E000E413 
                       NVIC_IPR19
                               EQU              NVIC_BASE + 0x0313 ; Offset: 0x
                                                            0313 (R/W)  Interru
                                                            pt Priority Registe



ARM Macro Assembler    Page 16 


                                                            r 
  157 00000000 E000E414 
                       NVIC_IPR20
                               EQU              NVIC_BASE + 0x0314 ; Offset: 0x
                                                            0314 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  158 00000000 E000E415 
                       NVIC_IPR21
                               EQU              NVIC_BASE + 0x0315 ; Offset: 0x
                                                            0315 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  159 00000000 E000E416 
                       NVIC_IPR22
                               EQU              NVIC_BASE + 0x0316 ; Offset: 0x
                                                            0316 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  160 00000000 E000E417 
                       NVIC_IPR23
                               EQU              NVIC_BASE + 0x0317 ; Offset: 0x
                                                            0317 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  161 00000000 E000E418 
                       NVIC_IPR24
                               EQU              NVIC_BASE + 0x0318 ; Offset: 0x
                                                            0318 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  162 00000000 E000E419 
                       NVIC_IPR25
                               EQU              NVIC_BASE + 0x0319 ; Offset: 0x
                                                            0319 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  163 00000000 E000E41A 
                       NVIC_IPR26
                               EQU              NVIC_BASE + 0x031A ; Offset: 0x
                                                            031A (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  164 00000000 E000E41B 
                       NVIC_IPR27
                               EQU              NVIC_BASE + 0x031B ; Offset: 0x
                                                            031B (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  165 00000000 E000E41C 
                       NVIC_IPR28
                               EQU              NVIC_BASE + 0x031C ; Offset: 0x
                                                            031C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  166 00000000 E000E41D 
                       NVIC_IPR29
                               EQU              NVIC_BASE + 0x031D ; Offset: 0x
                                                            031D (R/W)  Interru



ARM Macro Assembler    Page 17 


                                                            pt Priority Registe
                                                            r 
  167 00000000 E000E41E 
                       NVIC_IPR30
                               EQU              NVIC_BASE + 0x031E ; Offset: 0x
                                                            031E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  168 00000000 E000E41F 
                       NVIC_IPR31
                               EQU              NVIC_BASE + 0x031F ; Offset: 0x
                                                            031F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  169 00000000 E000E420 
                       NVIC_IPR32
                               EQU              NVIC_BASE + 0x0320 ; Offset: 0x
                                                            0320 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  170 00000000 E000E421 
                       NVIC_IPR33
                               EQU              NVIC_BASE + 0x0321 ; Offset: 0x
                                                            0321 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  171 00000000 E000E422 
                       NVIC_IPR34
                               EQU              NVIC_BASE + 0x0322 ; Offset: 0x
                                                            0322 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  172 00000000 E000E423 
                       NVIC_IPR35
                               EQU              NVIC_BASE + 0x0323 ; Offset: 0x
                                                            0323 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  173 00000000 E000E424 
                       NVIC_IPR36
                               EQU              NVIC_BASE + 0x0324 ; Offset: 0x
                                                            0324 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  174 00000000 E000E425 
                       NVIC_IPR37
                               EQU              NVIC_BASE + 0x0325 ; Offset: 0x
                                                            0325 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  175 00000000 E000E426 
                       NVIC_IPR38
                               EQU              NVIC_BASE + 0x0326 ; Offset: 0x
                                                            0326 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  176 00000000 E000E427 
                       NVIC_IPR39
                               EQU              NVIC_BASE + 0x0327 ; Offset: 0x



ARM Macro Assembler    Page 18 


                                                            0327 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  177 00000000 E000E428 
                       NVIC_IPR40
                               EQU              NVIC_BASE + 0x0328 ; Offset: 0x
                                                            0328 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  178 00000000 E000E429 
                       NVIC_IPR41
                               EQU              NVIC_BASE + 0x0329 ; Offset: 0x
                                                            0329 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  179 00000000 E000E42A 
                       NVIC_IPR42
                               EQU              NVIC_BASE + 0x032A ; Offset: 0x
                                                            032A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  180 00000000 E000E42B 
                       NVIC_IPR43
                               EQU              NVIC_BASE + 0x032B ; Offset: 0x
                                                            032B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  181 00000000 E000E42C 
                       NVIC_IPR44
                               EQU              NVIC_BASE + 0x032C ; Offset: 0x
                                                            032C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  182 00000000 E000E42D 
                       NVIC_IPR45
                               EQU              NVIC_BASE + 0x032D ; Offset: 0x
                                                            032D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  183 00000000 E000E42E 
                       NVIC_IPR46
                               EQU              NVIC_BASE + 0x032E ; Offset: 0x
                                                            032E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  184 00000000 E000E42F 
                       NVIC_IPR47
                               EQU              NVIC_BASE + 0x032F ; Offset: 0x
                                                            032F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  185 00000000 E000E430 
                       NVIC_IPR48
                               EQU              NVIC_BASE + 0x0330 ; Offset: 0x
                                                            0330 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  186 00000000 E000E431 
                       NVIC_IPR49



ARM Macro Assembler    Page 19 


                               EQU              NVIC_BASE + 0x0331 ; Offset: 0x
                                                            0331 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  187 00000000 E000E432 
                       NVIC_IPR50
                               EQU              NVIC_BASE + 0x0332 ; Offset: 0x
                                                            0332 (R/W)  Interru
                                                            pt Priority Registe
                                                            r              
  188 00000000 E000E433 
                       NVIC_IPR51
                               EQU              NVIC_BASE + 0x0333 ; Offset: 0x
                                                            0333 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  189 00000000 E000E434 
                       NVIC_IPR52
                               EQU              NVIC_BASE + 0x0334 ; Offset: 0x
                                                            0334 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  190 00000000 E000E435 
                       NVIC_IPR53
                               EQU              NVIC_BASE + 0x0335 ; Offset: 0x
                                                            0335 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  191 00000000 E000E436 
                       NVIC_IPR54
                               EQU              NVIC_BASE + 0x0336 ; Offset: 0x
                                                            0336 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  192 00000000 E000E437 
                       NVIC_IPR55
                               EQU              NVIC_BASE + 0x0337 ; Offset: 0x
                                                            0337 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  193 00000000 E000E438 
                       NVIC_IPR56
                               EQU              NVIC_BASE + 0x0338 ; Offset: 0x
                                                            0338 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  194 00000000 E000E439 
                       NVIC_IPR57
                               EQU              NVIC_BASE + 0x0339 ; Offset: 0x
                                                            0339 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  195 00000000 E000E43A 
                       NVIC_IPR58
                               EQU              NVIC_BASE + 0x033A ; Offset: 0x
                                                            033A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  196 00000000 E000E43B 



ARM Macro Assembler    Page 20 


                       NVIC_IPR59
                               EQU              NVIC_BASE + 0x033B ; Offset: 0x
                                                            033B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  197 00000000 E000E43C 
                       NVIC_IPR60
                               EQU              NVIC_BASE + 0x033C ; Offset: 0x
                                                            033C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  198 00000000 E000E43D 
                       NVIC_IPR61
                               EQU              NVIC_BASE + 0x033D ; Offset: 0x
                                                            033D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  199 00000000 E000E43E 
                       NVIC_IPR62
                               EQU              NVIC_BASE + 0x033E ; Offset: 0x
                                                            033E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  200 00000000 E000E43F 
                       NVIC_IPR63
                               EQU              NVIC_BASE + 0x033F ; Offset: 0x
                                                            033F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  201 00000000 E000E440 
                       NVIC_IPR64
                               EQU              NVIC_BASE + 0x0340 ; Offset: 0x
                                                            0340 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  202 00000000 E000E441 
                       NVIC_IPR65
                               EQU              NVIC_BASE + 0x0341 ; Offset: 0x
                                                            0341 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  203 00000000 E000E442 
                       NVIC_IPR66
                               EQU              NVIC_BASE + 0x0342 ; Offset: 0x
                                                            0342 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  204 00000000 E000E443 
                       NVIC_IPR67
                               EQU              NVIC_BASE + 0x0343 ; Offset: 0x
                                                            0343 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  205 00000000 E000E444 
                       NVIC_IPR68
                               EQU              NVIC_BASE + 0x0344 ; Offset: 0x
                                                            0344 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 



ARM Macro Assembler    Page 21 


  206 00000000 E000E445 
                       NVIC_IPR69
                               EQU              NVIC_BASE + 0x0345 ; Offset: 0x
                                                            0345 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  207 00000000 E000E446 
                       NVIC_IPR70
                               EQU              NVIC_BASE + 0x0346 ; Offset: 0x
                                                            0346 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  208 00000000 E000E447 
                       NVIC_IPR71
                               EQU              NVIC_BASE + 0x0347 ; Offset: 0x
                                                            0347 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  209 00000000 E000E448 
                       NVIC_IPR72
                               EQU              NVIC_BASE + 0x0348 ; Offset: 0x
                                                            0348 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  210 00000000 E000E449 
                       NVIC_IPR73
                               EQU              NVIC_BASE + 0x0349 ; Offset: 0x
                                                            0349 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  211 00000000 E000E44A 
                       NVIC_IPR74
                               EQU              NVIC_BASE + 0x034A ; Offset: 0x
                                                            034A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  212 00000000 E000E44B 
                       NVIC_IPR75
                               EQU              NVIC_BASE + 0x034B ; Offset: 0x
                                                            034B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  213 00000000 E000E44C 
                       NVIC_IPR76
                               EQU              NVIC_BASE + 0x034C ; Offset: 0x
                                                            034C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  214 00000000 E000E44D 
                       NVIC_IPR77
                               EQU              NVIC_BASE + 0x034D ; Offset: 0x
                                                            034D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  215 00000000 E000E44E 
                       NVIC_IPR78
                               EQU              NVIC_BASE + 0x034E ; Offset: 0x
                                                            034E (R/W)  Interru
                                                            pt Priority Registe



ARM Macro Assembler    Page 22 


                                                            r 
  216 00000000 E000E44F 
                       NVIC_IPR79
                               EQU              NVIC_BASE + 0x034F ; Offset: 0x
                                                            034F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  217 00000000 E000E450 
                       NVIC_IPR80
                               EQU              NVIC_BASE + 0x0350 ; Offset: 0x
                                                            0350 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  218 00000000 E000E451 
                       NVIC_IPR81
                               EQU              NVIC_BASE + 0x0351 ; Offset: 0x
                                                            0351 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  219 00000000 E000E452 
                       NVIC_IPR82
                               EQU              NVIC_BASE + 0x0352 ; Offset: 0x
                                                            0352 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  220 00000000 E000E453 
                       NVIC_IPR83
                               EQU              NVIC_BASE + 0x0353 ; Offset: 0x
                                                            0353 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  221 00000000 E000E454 
                       NVIC_IPR84
                               EQU              NVIC_BASE + 0x0354 ; Offset: 0x
                                                            0354 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  222 00000000 E000E455 
                       NVIC_IPR85
                               EQU              NVIC_BASE + 0x0355 ; Offset: 0x
                                                            0355 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  223 00000000 E000E456 
                       NVIC_IPR86
                               EQU              NVIC_BASE + 0x0356 ; Offset: 0x
                                                            0356 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  224 00000000 E000E457 
                       NVIC_IPR87
                               EQU              NVIC_BASE + 0x0357 ; Offset: 0x
                                                            0357 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  225 00000000 E000E458 
                       NVIC_IPR88
                               EQU              NVIC_BASE + 0x0358 ; Offset: 0x
                                                            0358 (R/W)  Interru



ARM Macro Assembler    Page 23 


                                                            pt Priority Registe
                                                            r 
  226 00000000 E000E459 
                       NVIC_IPR89
                               EQU              NVIC_BASE + 0x0359 ; Offset: 0x
                                                            0359 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  227 00000000 E000E45A 
                       NVIC_IPR90
                               EQU              NVIC_BASE + 0x035A ; Offset: 0x
                                                            035A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  228 00000000 E000E45B 
                       NVIC_IPR91
                               EQU              NVIC_BASE + 0x035B ; Offset: 0x
                                                            035B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  229 00000000 E000E45C 
                       NVIC_IPR92
                               EQU              NVIC_BASE + 0x035C ; Offset: 0x
                                                            035C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  230 00000000 E000E45D 
                       NVIC_IPR93
                               EQU              NVIC_BASE + 0x035D ; Offset: 0x
                                                            035D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  231 00000000 E000E45E 
                       NVIC_IPR94
                               EQU              NVIC_BASE + 0x035E ; Offset: 0x
                                                            035E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  232 00000000 E000E45F 
                       NVIC_IPR95
                               EQU              NVIC_BASE + 0x035F ; Offset: 0x
                                                            035F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  233 00000000 E000E460 
                       NVIC_IPR96
                               EQU              NVIC_BASE + 0x0360 ; Offset: 0x
                                                            0360 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  234 00000000 E000E461 
                       NVIC_IPR97
                               EQU              NVIC_BASE + 0x0361 ; Offset: 0x
                                                            0361 (R/W)  Interru
                                                            pt Priority Registe
                                                            r    
  235 00000000 E000E462 
                       NVIC_IPR98
                               EQU              NVIC_BASE + 0x0362 ; Offset: 0x



ARM Macro Assembler    Page 24 


                                                            0362 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  236 00000000 E000E463 
                       NVIC_IPR99
                               EQU              NVIC_BASE + 0x0363 ; Offset: 0x
                                                            0363 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  237 00000000 E000E464 
                       NVIC_IPR100
                               EQU              NVIC_BASE + 0x0364 ; Offset: 0x
                                                            0364 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  238 00000000 E000E465 
                       NVIC_IPR101
                               EQU              NVIC_BASE + 0x0365 ; Offset: 0x
                                                            0365 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  239 00000000 E000E466 
                       NVIC_IPR102
                               EQU              NVIC_BASE + 0x0366 ; Offset: 0x
                                                            0366 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  240 00000000 E000E467 
                       NVIC_IPR103
                               EQU              NVIC_BASE + 0x0367 ; Offset: 0x
                                                            0367 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  241 00000000 E000E468 
                       NVIC_IPR104
                               EQU              NVIC_BASE + 0x0368 ; Offset: 0x
                                                            0368 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  242 00000000 E000E469 
                       NVIC_IPR105
                               EQU              NVIC_BASE + 0x0369 ; Offset: 0x
                                                            0369 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  243 00000000 E000E46A 
                       NVIC_IPR106
                               EQU              NVIC_BASE + 0x036A ; Offset: 0x
                                                            036A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  244 00000000 E000E46B 
                       NVIC_IPR107
                               EQU              NVIC_BASE + 0x036B ; Offset: 0x
                                                            036B (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  245 00000000 E000E46C 
                       NVIC_IPR108



ARM Macro Assembler    Page 25 


                               EQU              NVIC_BASE + 0x036C ; Offset: 0x
                                                            036C (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  246 00000000 E000E46D 
                       NVIC_IPR109
                               EQU              NVIC_BASE + 0x036D ; Offset: 0x
                                                            036D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  247 00000000 E000E46E 
                       NVIC_IPR110
                               EQU              NVIC_BASE + 0x036E ; Offset: 0x
                                                            036E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  248 00000000 E000E46F 
                       NVIC_IPR111
                               EQU              NVIC_BASE + 0x036F ; Offset: 0x
                                                            036F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  249 00000000 E000E470 
                       NVIC_IPR112
                               EQU              NVIC_BASE + 0x0370 ; Offset: 0x
                                                            0370 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  250 00000000 E000E471 
                       NVIC_IPR113
                               EQU              NVIC_BASE + 0x0371 ; Offset: 0x
                                                            0371 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  251 00000000 E000E472 
                       NVIC_IPR114
                               EQU              NVIC_BASE + 0x0372 ; Offset: 0x
                                                            0372 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  252 00000000 E000E473 
                       NVIC_IPR115
                               EQU              NVIC_BASE + 0x0373 ; Offset: 0x
                                                            0373 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  253 00000000 E000E474 
                       NVIC_IPR116
                               EQU              NVIC_BASE + 0x0374 ; Offset: 0x
                                                            0374 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  254 00000000 E000E475 
                       NVIC_IPR117
                               EQU              NVIC_BASE + 0x0375 ; Offset: 0x
                                                            0375 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  255 00000000 E000E476 



ARM Macro Assembler    Page 26 


                       NVIC_IPR118
                               EQU              NVIC_BASE + 0x0376 ; Offset: 0x
                                                            0376 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  256 00000000 E000E477 
                       NVIC_IPR119
                               EQU              NVIC_BASE + 0x0377 ; Offset: 0x
                                                            0377 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  257 00000000 E000E478 
                       NVIC_IPR120
                               EQU              NVIC_BASE + 0x0378 ; Offset: 0x
                                                            0378 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  258 00000000 E000E479 
                       NVIC_IPR121
                               EQU              NVIC_BASE + 0x0379 ; Offset: 0x
                                                            0379 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  259 00000000 E000E47A 
                       NVIC_IPR122
                               EQU              NVIC_BASE + 0x037A ; Offset: 0x
                                                            037A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  260 00000000 E000E47B 
                       NVIC_IPR123
                               EQU              NVIC_BASE + 0x037B ; Offset: 0x
                                                            037B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  261 00000000 E000E47C 
                       NVIC_IPR124
                               EQU              NVIC_BASE + 0x037C ; Offset: 0x
                                                            037C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  262 00000000 E000E47D 
                       NVIC_IPR125
                               EQU              NVIC_BASE + 0x037D ; Offset: 0x
                                                            037D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  263 00000000 E000E47E 
                       NVIC_IPR126
                               EQU              NVIC_BASE + 0x037E ; Offset: 0x
                                                            037E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  264 00000000 E000E47F 
                       NVIC_IPR127
                               EQU              NVIC_BASE + 0x037F ; Offset: 0x
                                                            037F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 



ARM Macro Assembler    Page 27 


  265 00000000 E000E480 
                       NVIC_IPR128
                               EQU              NVIC_BASE + 0x0380 ; Offset: 0x
                                                            0380 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  266 00000000 E000E481 
                       NVIC_IPR129
                               EQU              NVIC_BASE + 0x0381 ; Offset: 0x
                                                            0381 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  267 00000000 E000E482 
                       NVIC_IPR130
                               EQU              NVIC_BASE + 0x0382 ; Offset: 0x
                                                            0382 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  268 00000000 E000E483 
                       NVIC_IPR131
                               EQU              NVIC_BASE + 0x0383 ; Offset: 0x
                                                            0383 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  269 00000000 E000E484 
                       NVIC_IPR132
                               EQU              NVIC_BASE + 0x0384 ; Offset: 0x
                                                            0384 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  270 00000000 E000E485 
                       NVIC_IPR133
                               EQU              NVIC_BASE + 0x0385 ; Offset: 0x
                                                            0385 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  271 00000000 E000E486 
                       NVIC_IPR134
                               EQU              NVIC_BASE + 0x0386 ; Offset: 0x
                                                            0386 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  272 00000000 E000E487 
                       NVIC_IPR135
                               EQU              NVIC_BASE + 0x0387 ; Offset: 0x
                                                            0387 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  273 00000000 E000E488 
                       NVIC_IPR136
                               EQU              NVIC_BASE + 0x0388 ; Offset: 0x
                                                            0388 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  274 00000000 E000E489 
                       NVIC_IPR137
                               EQU              NVIC_BASE + 0x0389 ; Offset: 0x
                                                            0389 (R/W)  Interru
                                                            pt Priority Registe



ARM Macro Assembler    Page 28 


                                                            r 
  275 00000000 E000E48A 
                       NVIC_IPR138
                               EQU              NVIC_BASE + 0x038A ; Offset: 0x
                                                            038A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  276 00000000 E000E48B 
                       NVIC_IPR139
                               EQU              NVIC_BASE + 0x038B ; Offset: 0x
                                                            038B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  277 00000000 E000E48C 
                       NVIC_IPR140
                               EQU              NVIC_BASE + 0x038C ; Offset: 0x
                                                            038C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  278 00000000 E000E48D 
                       NVIC_IPR141
                               EQU              NVIC_BASE + 0x038D ; Offset: 0x
                                                            038D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  279 00000000 E000E48E 
                       NVIC_IPR142
                               EQU              NVIC_BASE + 0x038E ; Offset: 0x
                                                            038E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  280 00000000 E000E48F 
                       NVIC_IPR143
                               EQU              NVIC_BASE + 0x038F ; Offset: 0x
                                                            038F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  281 00000000 E000E490 
                       NVIC_IPR144
                               EQU              NVIC_BASE + 0x0390 ; Offset: 0x
                                                            0390 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  282 00000000 E000E491 
                       NVIC_IPR145
                               EQU              NVIC_BASE + 0x0391 ; Offset: 0x
                                                            0391 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  283 00000000 E000E492 
                       NVIC_IPR146
                               EQU              NVIC_BASE + 0x0392 ; Offset: 0x
                                                            0392 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  284 00000000 E000E493 
                       NVIC_IPR147
                               EQU              NVIC_BASE + 0x0393 ; Offset: 0x
                                                            0393 (R/W)  Interru



ARM Macro Assembler    Page 29 


                                                            pt Priority Registe
                                                            r 
  285 00000000 E000E494 
                       NVIC_IPR148
                               EQU              NVIC_BASE + 0x0394 ; Offset: 0x
                                                            0394 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  286 00000000 E000E495 
                       NVIC_IPR149
                               EQU              NVIC_BASE + 0x0395 ; Offset: 0x
                                                            0395 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  287 00000000 E000E496 
                       NVIC_IPR150
                               EQU              NVIC_BASE + 0x0396 ; Offset: 0x
                                                            0396 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  288 00000000 E000E497 
                       NVIC_IPR151
                               EQU              NVIC_BASE + 0x0397 ; Offset: 0x
                                                            0397 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  289 00000000 E000E498 
                       NVIC_IPR152
                               EQU              NVIC_BASE + 0x0398 ; Offset: 0x
                                                            0398 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  290 00000000 E000E499 
                       NVIC_IPR153
                               EQU              NVIC_BASE + 0x0399 ; Offset: 0x
                                                            0399 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  291 00000000 E000E49A 
                       NVIC_IPR154
                               EQU              NVIC_BASE + 0x039A ; Offset: 0x
                                                            039A (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  292 00000000 E000E49B 
                       NVIC_IPR155
                               EQU              NVIC_BASE + 0x039B ; Offset: 0x
                                                            039B (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  293 00000000 E000E49C 
                       NVIC_IPR156
                               EQU              NVIC_BASE + 0x039C ; Offset: 0x
                                                            039C (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  294 00000000 E000E49D 
                       NVIC_IPR157
                               EQU              NVIC_BASE + 0x039D ; Offset: 0x



ARM Macro Assembler    Page 30 


                                                            039D (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  295 00000000 E000E49E 
                       NVIC_IPR158
                               EQU              NVIC_BASE + 0x039E ; Offset: 0x
                                                            039E (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  296 00000000 E000E49F 
                       NVIC_IPR159
                               EQU              NVIC_BASE + 0x039F ; Offset: 0x
                                                            039F (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  297 00000000 E000E4A0 
                       NVIC_IPR160
                               EQU              NVIC_BASE + 0x03A0 ; Offset: 0x
                                                            03A0 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  298 00000000 E000E4A1 
                       NVIC_IPR161
                               EQU              NVIC_BASE + 0x03A1 ; Offset: 0x
                                                            03A1 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  299 00000000 E000E4A2 
                       NVIC_IPR162
                               EQU              NVIC_BASE + 0x03A2 ; Offset: 0x
                                                            03A2 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  300 00000000 E000E4A3 
                       NVIC_IPR163
                               EQU              NVIC_BASE + 0x03A3 ; Offset: 0x
                                                            03A3 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  301 00000000 E000E4A4 
                       NVIC_IPR164
                               EQU              NVIC_BASE + 0x03A4 ; Offset: 0x
                                                            03A4 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  302 00000000 E000E4A5 
                       NVIC_IPR165
                               EQU              NVIC_BASE + 0x03A5 ; Offset: 0x
                                                            03A5 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  303 00000000 E000E4A6 
                       NVIC_IPR166
                               EQU              NVIC_BASE + 0x03A6 ; Offset: 0x
                                                            03A6 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  304 00000000 E000E4A7 
                       NVIC_IPR167



ARM Macro Assembler    Page 31 


                               EQU              NVIC_BASE + 0x03A7 ; Offset: 0x
                                                            03A7 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  305 00000000 E000E4A8 
                       NVIC_IPR168
                               EQU              NVIC_BASE + 0x03A8 ; Offset: 0x
                                                            03A8 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  306 00000000 E000E4A9 
                       NVIC_IPR169
                               EQU              NVIC_BASE + 0x03A9 ; Offset: 0x
                                                            03A9 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  307 00000000 E000E4AA 
                       NVIC_IPR170
                               EQU              NVIC_BASE + 0x03AA ; Offset: 0x
                                                            03AA (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  308 00000000 E000E4AB 
                       NVIC_IPR171
                               EQU              NVIC_BASE + 0x03AB ; Offset: 0x
                                                            03AB (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  309 00000000 E000E4AC 
                       NVIC_IPR172
                               EQU              NVIC_BASE + 0x03AC ; Offset: 0x
                                                            03AC (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  310 00000000 E000E4AD 
                       NVIC_IPR173
                               EQU              NVIC_BASE + 0x03AD ; Offset: 0x
                                                            03AD (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  311 00000000 E000E4AE 
                       NVIC_IPR174
                               EQU              NVIC_BASE + 0x03AE ; Offset: 0x
                                                            03AE (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  312 00000000 E000E4AF 
                       NVIC_IPR175
                               EQU              NVIC_BASE + 0x03AF ; Offset: 0x
                                                            03AF (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  313 00000000 E000E4B0 
                       NVIC_IPR176
                               EQU              NVIC_BASE + 0x03B0 ; Offset: 0x
                                                            03B0 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  314 00000000 E000E4B1 



ARM Macro Assembler    Page 32 


                       NVIC_IPR177
                               EQU              NVIC_BASE + 0x03B1 ; Offset: 0x
                                                            03B1 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  315 00000000 E000E4B2 
                       NVIC_IPR178
                               EQU              NVIC_BASE + 0x03B2 ; Offset: 0x
                                                            03B2 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  316 00000000 E000E4B3 
                       NVIC_IPR179
                               EQU              NVIC_BASE + 0x03B3 ; Offset: 0x
                                                            03B3 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  317 00000000 E000E4B4 
                       NVIC_IPR180
                               EQU              NVIC_BASE + 0x03B4 ; Offset: 0x
                                                            03B4 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  318 00000000 E000E4B5 
                       NVIC_IPR181
                               EQU              NVIC_BASE + 0x03B5 ; Offset: 0x
                                                            03B5 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  319 00000000 E000E4B6 
                       NVIC_IPR182
                               EQU              NVIC_BASE + 0x03B6 ; Offset: 0x
                                                            03B6 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  320 00000000 E000E4B7 
                       NVIC_IPR183
                               EQU              NVIC_BASE + 0x03B7 ; Offset: 0x
                                                            03B7 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  321 00000000 E000E4B8 
                       NVIC_IPR184
                               EQU              NVIC_BASE + 0x03B8 ; Offset: 0x
                                                            03B8 (R/W)  Interru
                                                            pt Priority Registe
                                                            r    
  322 00000000 E000E4B9 
                       NVIC_IPR185
                               EQU              NVIC_BASE + 0x03B9 ; Offset: 0x
                                                            03B9 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  323 00000000 E000E4BA 
                       NVIC_IPR186
                               EQU              NVIC_BASE + 0x03BA ; Offset: 0x
                                                            03BA (R/W)  Interru
                                                            pt Priority Registe
                                                            r 



ARM Macro Assembler    Page 33 


  324 00000000 E000E4BB 
                       NVIC_IPR187
                               EQU              NVIC_BASE + 0x03BB ; Offset: 0x
                                                            03BB (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  325 00000000 E000E4BC 
                       NVIC_IPR188
                               EQU              NVIC_BASE + 0x03BC ; Offset: 0x
                                                            03BC (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  326 00000000 E000E4BD 
                       NVIC_IPR189
                               EQU              NVIC_BASE + 0x03BD ; Offset: 0x
                                                            03BD (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  327 00000000 E000E4BE 
                       NVIC_IPR190
                               EQU              NVIC_BASE + 0x03BE ; Offset: 0x
                                                            03BE (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  328 00000000 E000E4BF 
                       NVIC_IPR191
                               EQU              NVIC_BASE + 0x03BF ; Offset: 0x
                                                            03BF (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  329 00000000 E000E4C0 
                       NVIC_IPR192
                               EQU              NVIC_BASE + 0x03C0 ; Offset: 0x
                                                            03C0 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  330 00000000 E000E4C1 
                       NVIC_IPR193
                               EQU              NVIC_BASE + 0x03C1 ; Offset: 0x
                                                            03C1 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  331 00000000 E000E4C2 
                       NVIC_IPR194
                               EQU              NVIC_BASE + 0x03C2 ; Offset: 0x
                                                            03C2 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  332 00000000 E000E4C3 
                       NVIC_IPR195
                               EQU              NVIC_BASE + 0x03C3 ; Offset: 0x
                                                            03C3 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  333 00000000 E000E4C4 
                       NVIC_IPR196
                               EQU              NVIC_BASE + 0x03C4 ; Offset: 0x
                                                            03C4 (R/W)  Interru
                                                            pt Priority Registe



ARM Macro Assembler    Page 34 


                                                            r 
  334 00000000 E000E4C5 
                       NVIC_IPR197
                               EQU              NVIC_BASE + 0x03C5 ; Offset: 0x
                                                            03C5 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  335 00000000 E000E4C6 
                       NVIC_IPR198
                               EQU              NVIC_BASE + 0x03C6 ; Offset: 0x
                                                            03C6 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  336 00000000 E000E4C7 
                       NVIC_IPR199
                               EQU              NVIC_BASE + 0x03C7 ; Offset: 0x
                                                            03C7 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  337 00000000 E000E4C8 
                       NVIC_IPR200
                               EQU              NVIC_BASE + 0x03C8 ; Offset: 0x
                                                            03C8 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  338 00000000 E000E4C9 
                       NVIC_IPR201
                               EQU              NVIC_BASE + 0x03C9 ; Offset: 0x
                                                            03C9 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  339 00000000 E000E4CA 
                       NVIC_IPR202
                               EQU              NVIC_BASE + 0x03CA ; Offset: 0x
                                                            03CA (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  340 00000000 E000E4CB 
                       NVIC_IPR203
                               EQU              NVIC_BASE + 0x03CB ; Offset: 0x
                                                            03CB (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  341 00000000 E000E4CC 
                       NVIC_IPR204
                               EQU              NVIC_BASE + 0x03CC ; Offset: 0x
                                                            03CC (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  342 00000000 E000E4CD 
                       NVIC_IPR205
                               EQU              NVIC_BASE + 0x03CD ; Offset: 0x
                                                            03CD (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  343 00000000 E000E4CE 
                       NVIC_IPR206
                               EQU              NVIC_BASE + 0x03CE ; Offset: 0x
                                                            03CE (R/W)  Interru



ARM Macro Assembler    Page 35 


                                                            pt Priority Registe
                                                            r 
  344 00000000 E000E4CF 
                       NVIC_IPR207
                               EQU              NVIC_BASE + 0x03CF ; Offset: 0x
                                                            03CF (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  345 00000000 E000E4D0 
                       NVIC_IPR208
                               EQU              NVIC_BASE + 0x03D0 ; Offset: 0x
                                                            03D0 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  346 00000000 E000E4D1 
                       NVIC_IPR209
                               EQU              NVIC_BASE + 0x03D1 ; Offset: 0x
                                                            03D1 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  347 00000000 E000E4D2 
                       NVIC_IPR210
                               EQU              NVIC_BASE + 0x03D2 ; Offset: 0x
                                                            03D2 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  348 00000000 E000E4D3 
                       NVIC_IPR211
                               EQU              NVIC_BASE + 0x03D3 ; Offset: 0x
                                                            03D3 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  349 00000000 E000E4D4 
                       NVIC_IPR212
                               EQU              NVIC_BASE + 0x03D4 ; Offset: 0x
                                                            03D4 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  350 00000000 E000E4D5 
                       NVIC_IPR213
                               EQU              NVIC_BASE + 0x03D5 ; Offset: 0x
                                                            03D5 (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  351 00000000 E000E4D6 
                       NVIC_IPR214
                               EQU              NVIC_BASE + 0x03D6 ; Offset: 0x
                                                            03D6 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  352 00000000 E000E4D7 
                       NVIC_IPR215
                               EQU              NVIC_BASE + 0x03D7 ; Offset: 0x
                                                            03D7 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  353 00000000 E000E4D8 
                       NVIC_IPR216
                               EQU              NVIC_BASE + 0x03D8 ; Offset: 0x



ARM Macro Assembler    Page 36 


                                                            03D8 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  354 00000000 E000E4D9 
                       NVIC_IPR217
                               EQU              NVIC_BASE + 0x03D9 ; Offset: 0x
                                                            03D9 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  355 00000000 E000E4DA 
                       NVIC_IPR218
                               EQU              NVIC_BASE + 0x03DA ; Offset: 0x
                                                            03DA (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  356 00000000 E000E4DB 
                       NVIC_IPR219
                               EQU              NVIC_BASE + 0x03DB ; Offset: 0x
                                                            03DB (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  357 00000000 E000E4DC 
                       NVIC_IPR220
                               EQU              NVIC_BASE + 0x03DC ; Offset: 0x
                                                            03DC (R/W)  Interru
                                                            pt Priority Registe
                                                            r     
  358 00000000 E000E4DD 
                       NVIC_IPR221
                               EQU              NVIC_BASE + 0x03DD ; Offset: 0x
                                                            03DD (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  359 00000000 E000E4DE 
                       NVIC_IPR222
                               EQU              NVIC_BASE + 0x03DE ; Offset: 0x
                                                            03DE (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  360 00000000 E000E4DF 
                       NVIC_IPR223
                               EQU              NVIC_BASE + 0x03DF ; Offset: 0x
                                                            03DF (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  361 00000000 E000E4E0 
                       NVIC_IPR224
                               EQU              NVIC_BASE + 0x03E0 ; Offset: 0x
                                                            03E0 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  362 00000000 E000E4E1 
                       NVIC_IPR225
                               EQU              NVIC_BASE + 0x03E1 ; Offset: 0x
                                                            03E1 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  363 00000000 E000E4E2 
                       NVIC_IPR226



ARM Macro Assembler    Page 37 


                               EQU              NVIC_BASE + 0x03E2 ; Offset: 0x
                                                            03E2 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  364 00000000 E000E4E3 
                       NVIC_IPR227
                               EQU              NVIC_BASE + 0x03E3 ; Offset: 0x
                                                            03E3 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  365 00000000 E000E4E4 
                       NVIC_IPR228
                               EQU              NVIC_BASE + 0x03E4 ; Offset: 0x
                                                            03E4 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  366 00000000 E000E4E5 
                       NVIC_IPR229
                               EQU              NVIC_BASE + 0x03E5 ; Offset: 0x
                                                            03E5 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  367 00000000 E000E4E6 
                       NVIC_IPR230
                               EQU              NVIC_BASE + 0x03E6 ; Offset: 0x
                                                            03E6 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  368 00000000 E000E4E7 
                       NVIC_IPR231
                               EQU              NVIC_BASE + 0x03E7 ; Offset: 0x
                                                            03E7 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  369 00000000 E000E4E8 
                       NVIC_IPR232
                               EQU              NVIC_BASE + 0x03E8 ; Offset: 0x
                                                            03E8 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  370 00000000 E000E4E9 
                       NVIC_IPR233
                               EQU              NVIC_BASE + 0x03E9 ; Offset: 0x
                                                            03E9 (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  371 00000000 E000E4EA 
                       NVIC_IPR234
                               EQU              NVIC_BASE + 0x03EA ; Offset: 0x
                                                            03EA (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  372 00000000 E000E4EB 
                       NVIC_IPR235
                               EQU              NVIC_BASE + 0x03EB ; Offset: 0x
                                                            03EB (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  373 00000000 E000E4EC 



ARM Macro Assembler    Page 38 


                       NVIC_IPR236
                               EQU              NVIC_BASE + 0x03EC ; Offset: 0x
                                                            03EC (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  374 00000000 E000E4ED 
                       NVIC_IPR237
                               EQU              NVIC_BASE + 0x03ED ; Offset: 0x
                                                            03ED (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  375 00000000 E000E4EE 
                       NVIC_IPR238
                               EQU              NVIC_BASE + 0x03EE ; Offset: 0x
                                                            03EE (R/W)  Interru
                                                            pt Priority Registe
                                                            r 
  376 00000000 E000E4EF 
                       NVIC_IPR239
                               EQU              NVIC_BASE + 0x03EF ; Offset: 0x
                                                            03EF (R/W)  Interru
                                                            pt Priority Registe
                                                            r    
  377 00000000         
  378 00000000 E000EF00 
                       NVIC_STIR
                               EQU              NVIC_BASE + 0x0E00 ; Offset: 0x
                                                            E00 ( /W)  Software
                                                             Trigger Interrupt 
                                                            Register      
  379 00000000         
  380 00000000         
  381 00000000         
  382 00000000         
  383 00000000         ;*******************************************************
                       *****System timer***************************************
                       **************************************** 
  384 00000000         
  385 00000000         ;*******************************************************
                       ******Peripheral memory map*****************************
                       ****************************************
  386 00000000         
  387 00000000 40000000 
                       APB1PERIPH_BASE
                               EQU              PERIPH_BASE
  388 00000000 40010000 
                       APB2PERIPH_BASE
                               EQU              PERIPH_BASE     + 0x00010000
  389 00000000 40020000 
                       AHB1PERIPH_BASE
                               EQU              PERIPH_BASE     + 0x00020000
  390 00000000 50000000 
                       AHB2PERIPH_BASE
                               EQU              PERIPH_BASE     + 0x10000000
  391 00000000         
  392 00000000         ;*******************************************************
                       ********APB1 peripherals********************************
                       ****************************************
  393 00000000         



ARM Macro Assembler    Page 39 


  394 00000000         ;*******************************************************
                       ********TIM2 peripherals********************************
                       ****************************************
  395 00000000 40000000 
                       TIM2_BASE
                               EQU              APB1PERIPH_BASE + 0x0000
  396 00000000 40000000 
                       TIM2_CR1
                               EQU              TIM2_BASE  + 0x0000 ; TIM2 cont
                                                            rol register 1,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00  
  397 00000000 40000004 
                       TIM2_CR2
                               EQU              TIM2_BASE  + 0x0004 ; TIM2 cont
                                                            rol register 2,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x04  
  398 00000000 40000008 
                       TIM2_SMCR
                               EQU              TIM2_BASE  + 0x0008 ; TIM2 slav
                                                            e mode control regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x08  
  399 00000000 4000000C 
                       TIM2_DIER
                               EQU              TIM2_BASE  + 0x000C ; TIM2 DMA/
                                                            interrupt enable re
                                                            gister,            
                                                                           Addr
                                                            ess offset: 0x0C  
  400 00000000 40000010 
                       TIM2_SR EQU              TIM2_BASE  + 0x0010 ; TIM2 stat
                                                            us register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x10  
  401 00000000 40000014 
                       TIM2_EGR
                               EQU              TIM2_BASE  + 0x0014 ; TIM2 even
                                                            t generation regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14  
  402 00000000 40000018 
                       TIM2_CCMR1
                               EQU              TIM2_BASE  + 0x0018 ; TIM2 capt
                                                            ure/compare mode re
                                                            gister 1,          
                                                                           Addr
                                                            ess offset: 0x18  
  403 00000000 4000001C 
                       TIM2_CCMR2
                               EQU              TIM2_BASE  + 0x001C ; TIM2 capt
                                                            ure/compare mode re
                                                            gister 2,          



ARM Macro Assembler    Page 40 


                                                                           Addr
                                                            ess offset: 0x1C  
  404 00000000 40000020 
                       TIM2_CCER
                               EQU              TIM2_BASE  + 0x0020 ; TIM2 capt
                                                            ure/compare enable 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x20  
  405 00000000 40000024 
                       TIM2_CNT
                               EQU              TIM2_BASE  + 0x0024 ; TIM2 coun
                                                            ter register,      
                                                                               
                                                                           Addr
                                                            ess offset: 0x24  
  406 00000000 40000028 
                       TIM2_PSC
                               EQU              TIM2_BASE  + 0x0028 ; TIM2 pres
                                                            caler,             
                                                                               
                                                                           Addr
                                                            ess offset: 0x28  
  407 00000000 4000002C 
                       TIM2_ARR
                               EQU              TIM2_BASE  + 0x002C ; TIM2 auto
                                                            -reload register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x2C  
  408 00000000 40000034 
                       TIM2_CCR1
                               EQU              TIM2_BASE  + 0x0034 ; TIM2 capt
                                                            ure/compare registe
                                                            r 1,               
                                                                           Addr
                                                            ess offset: 0x34  
  409 00000000 40000038 
                       TIM2_CCR2
                               EQU              TIM2_BASE  + 0x0038 ; TIM2 capt
                                                            ure/compare registe
                                                            r 2,               
                                                                           Addr
                                                            ess offset: 0x38  
  410 00000000 4000003C 
                       TIM2_CCR3
                               EQU              TIM2_BASE  + 0x003C ; TIM2 capt
                                                            ure/compare registe
                                                            r 3,               
                                                                           Addr
                                                            ess offset: 0x3C  
  411 00000000 40000040 
                       TIM2_CCR4
                               EQU              TIM2_BASE  + 0x0040 ; TIM2 capt
                                                            ure/compare registe
                                                            r 4,               
                                                                           Addr
                                                            ess offset: 0x40  
  412 00000000 40000048 



ARM Macro Assembler    Page 41 


                       TIM2_DCR
                               EQU              TIM2_BASE  + 0x0048 ; TIM2 DMA 
                                                            control register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x48  
  413 00000000 4000004C 
                       TIM2_DMAR
                               EQU              TIM2_BASE  + 0x004C ; TIM2 DMA 
                                                            address for full tr
                                                            ansfer,            
                                                                           Addr
                                                            ess offset: 0x4C  
  414 00000000 40000050 
                       TIM2_OR EQU              TIM2_BASE  + 0x0050 ; TIM2 opti
                                                            on register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x50  
  415 00000000         
  416 00000000         ;*******************************************************
                       ********TIM3 peripherals********************************
                       ****************************************
  417 00000000 40000400 
                       TIM3_BASE
                               EQU              APB1PERIPH_BASE + 0x0400
  418 00000000 40000400 
                       TIM3_CR1
                               EQU              TIM3_BASE  + 0x0000 ; TIM3 cont
                                                            rol register 1,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00  
  419 00000000 40000404 
                       TIM3_CR2
                               EQU              TIM3_BASE  + 0x0004 ; TIM3 cont
                                                            rol register 2,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x04  
  420 00000000 40000408 
                       TIM3_SMCR
                               EQU              TIM3_BASE  + 0x0008 ; TIM3 slav
                                                            e mode control regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x08  
  421 00000000 4000040C 
                       TIM3_DIER
                               EQU              TIM3_BASE  + 0x000C ; TIM3 DMA/
                                                            interrupt enable re
                                                            gister,            
                                                                           Addr
                                                            ess offset: 0x0C  
  422 00000000 40000410 
                       TIM3_SR EQU              TIM3_BASE  + 0x0010 ; TIM3 stat
                                                            us register,       
                                                                               
                                                                           Addr



ARM Macro Assembler    Page 42 


                                                            ess offset: 0x10  
  423 00000000 40000414 
                       TIM3_EGR
                               EQU              TIM3_BASE  + 0x0014 ; TIM3 even
                                                            t generation regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14  
  424 00000000 40000418 
                       TIM3_CCMR1
                               EQU              TIM3_BASE  + 0x0018 ; TIM3 capt
                                                            ure/compare mode re
                                                            gister 1,          
                                                                           Addr
                                                            ess offset: 0x18  
  425 00000000 4000041C 
                       TIM3_CCMR2
                               EQU              TIM3_BASE  + 0x001C ; TIM3 capt
                                                            ure/compare mode re
                                                            gister 2,          
                                                                           Addr
                                                            ess offset: 0x1C  
  426 00000000 40000420 
                       TIM3_CCER
                               EQU              TIM3_BASE  + 0x0020 ; TIM3 capt
                                                            ure/compare enable 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x20  
  427 00000000 40000424 
                       TIM3_CNT
                               EQU              TIM3_BASE  + 0x0024 ; TIM3 coun
                                                            ter register,      
                                                                               
                                                                           Addr
                                                            ess offset: 0x24  
  428 00000000 40000428 
                       TIM3_PSC
                               EQU              TIM3_BASE  + 0x0028 ; TIM3 pres
                                                            caler,             
                                                                               
                                                                           Addr
                                                            ess offset: 0x28  
  429 00000000 4000042C 
                       TIM3_ARR
                               EQU              TIM3_BASE  + 0x002C ; TIM3 auto
                                                            -reload register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x2C  
  430 00000000 40000434 
                       TIM3_CCR1
                               EQU              TIM3_BASE  + 0x0034 ; TIM3 capt
                                                            ure/compare registe
                                                            r 1,               
                                                                           Addr
                                                            ess offset: 0x34  
  431 00000000 40000438 
                       TIM3_CCR2



ARM Macro Assembler    Page 43 


                               EQU              TIM3_BASE  + 0x0038 ; TIM3 capt
                                                            ure/compare registe
                                                            r 2,               
                                                                           Addr
                                                            ess offset: 0x38  
  432 00000000 4000043C 
                       TIM3_CCR3
                               EQU              TIM3_BASE  + 0x003C ; TIM3 capt
                                                            ure/compare registe
                                                            r 3,               
                                                                           Addr
                                                            ess offset: 0x3C  
  433 00000000 40000440 
                       TIM3_CCR4
                               EQU              TIM3_BASE  + 0x0040 ; TIM3 capt
                                                            ure/compare registe
                                                            r 4,               
                                                                           Addr
                                                            ess offset: 0x40  
  434 00000000 40000448 
                       TIM3_DCR
                               EQU              TIM3_BASE  + 0x0048 ; TIM3 DMA 
                                                            control register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x48  
  435 00000000 4000044C 
                       TIM3_DMAR
                               EQU              TIM3_BASE  + 0x004C ; TIM3 DMA 
                                                            address for full tr
                                                            ansfer,            
                                                                           Addr
                                                            ess offset: 0x4C  
  436 00000000         
  437 00000000         
  438 00000000         ;*******************************************************
                       ********TIM4 peripherals********************************
                       ****************************************
  439 00000000 40000800 
                       TIM4_BASE
                               EQU              APB1PERIPH_BASE + 0x0800
  440 00000000 40000800 
                       TIM4_CR1
                               EQU              TIM4_BASE  + 0x0000 ; TIM4 cont
                                                            rol register 1,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00  
  441 00000000 40000804 
                       TIM4_CR2
                               EQU              TIM4_BASE  + 0x0004 ; TIM4 cont
                                                            rol register 2,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x04  
  442 00000000 40000808 
                       TIM4_SMCR
                               EQU              TIM4_BASE  + 0x0008 ; TIM4 slav
                                                            e mode control regi



ARM Macro Assembler    Page 44 


                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x08  
  443 00000000 4000080C 
                       TIM4_DIER
                               EQU              TIM4_BASE  + 0x000C ; TIM4 DMA/
                                                            interrupt enable re
                                                            gister,            
                                                                           Addr
                                                            ess offset: 0x0C  
  444 00000000 40000810 
                       TIM4_SR EQU              TIM4_BASE  + 0x0010 ; TIM4 stat
                                                            us register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x10  
  445 00000000 40000814 
                       TIM4_EGR
                               EQU              TIM4_BASE  + 0x0014 ; TIM4 even
                                                            t generation regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14  
  446 00000000 40000818 
                       TIM4_CCMR1
                               EQU              TIM4_BASE  + 0x0018 ; TIM4 capt
                                                            ure/compare mode re
                                                            gister 1,          
                                                                           Addr
                                                            ess offset: 0x18  
  447 00000000 4000081C 
                       TIM4_CCMR2
                               EQU              TIM4_BASE  + 0x001C ; TIM4 capt
                                                            ure/compare mode re
                                                            gister 2,          
                                                                           Addr
                                                            ess offset: 0x1C  
  448 00000000 40000820 
                       TIM4_CCER
                               EQU              TIM4_BASE  + 0x0020 ; TIM4 capt
                                                            ure/compare enable 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x20  
  449 00000000 40000824 
                       TIM4_CNT
                               EQU              TIM4_BASE  + 0x0024 ; TIM4 coun
                                                            ter register,      
                                                                               
                                                                           Addr
                                                            ess offset: 0x24  
  450 00000000 40000828 
                       TIM4_PSC
                               EQU              TIM4_BASE  + 0x0028 ; TIM4 pres
                                                            caler,             
                                                                               
                                                                           Addr
                                                            ess offset: 0x28  
  451 00000000 4000082C 



ARM Macro Assembler    Page 45 


                       TIM4_ARR
                               EQU              TIM4_BASE  + 0x002C ; TIM4 auto
                                                            -reload register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x2C  
  452 00000000 40000834 
                       TIM4_CCR1
                               EQU              TIM4_BASE  + 0x0034 ; TIM4 capt
                                                            ure/compare registe
                                                            r 1,               
                                                                           Addr
                                                            ess offset: 0x34  
  453 00000000 40000838 
                       TIM4_CCR2
                               EQU              TIM4_BASE  + 0x0038 ; TIM4 capt
                                                            ure/compare registe
                                                            r 2,               
                                                                           Addr
                                                            ess offset: 0x38  
  454 00000000 4000083C 
                       TIM4_CCR3
                               EQU              TIM4_BASE  + 0x003C ; TIM4 capt
                                                            ure/compare registe
                                                            r 3,               
                                                                           Addr
                                                            ess offset: 0x3C  
  455 00000000 40000840 
                       TIM4_CCR4
                               EQU              TIM4_BASE  + 0x0040 ; TIM4 capt
                                                            ure/compare registe
                                                            r 4,               
                                                                           Addr
                                                            ess offset: 0x40  
  456 00000000 40000848 
                       TIM4_DCR
                               EQU              TIM4_BASE  + 0x0048 ; TIM4 DMA 
                                                            control register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x48  
  457 00000000 4000084C 
                       TIM4_DMAR
                               EQU              TIM4_BASE  + 0x004C ; TIM4 DMA 
                                                            address for full tr
                                                            ansfer,            
                                                                           Addr
                                                            ess offset: 0x4C  
  458 00000000         
  459 00000000         
  460 00000000         ;*******************************************************
                       ********TIM5 peripherals********************************
                       ****************************************
  461 00000000 40000C00 
                       TIM5_BASE
                               EQU              APB1PERIPH_BASE + 0x0C00
  462 00000000 40000C00 
                       TIM5_CR1
                               EQU              TIM5_BASE  + 0x0000 ; TIM5 cont



ARM Macro Assembler    Page 46 


                                                            rol register 1,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00  
  463 00000000 40000C04 
                       TIM5_CR2
                               EQU              TIM5_BASE  + 0x0004 ; TIM5 cont
                                                            rol register 2,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x04  
  464 00000000 40000C08 
                       TIM5_SMCR
                               EQU              TIM5_BASE  + 0x0008 ; TIM5 slav
                                                            e mode control regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x08  
  465 00000000 40000C0C 
                       TIM5_DIER
                               EQU              TIM5_BASE  + 0x000C ; TIM5 DMA/
                                                            interrupt enable re
                                                            gister,            
                                                                           Addr
                                                            ess offset: 0x0C  
  466 00000000 40000C10 
                       TIM5_SR EQU              TIM5_BASE  + 0x0010 ; TIM5 stat
                                                            us register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x10  
  467 00000000 40000C14 
                       TIM5_EGR
                               EQU              TIM5_BASE  + 0x0014 ; TIM5 even
                                                            t generation regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14  
  468 00000000 40000C18 
                       TIM5_CCMR1
                               EQU              TIM5_BASE  + 0x0018 ; TIM5 capt
                                                            ure/compare mode re
                                                            gister 1,          
                                                                           Addr
                                                            ess offset: 0x18  
  469 00000000 40000C1C 
                       TIM5_CCMR2
                               EQU              TIM5_BASE  + 0x001C ; TIM5 capt
                                                            ure/compare mode re
                                                            gister 2,          
                                                                           Addr
                                                            ess offset: 0x1C  
  470 00000000 40000C20 
                       TIM5_CCER
                               EQU              TIM5_BASE  + 0x0020 ; TIM5 capt
                                                            ure/compare enable 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x20  



ARM Macro Assembler    Page 47 


  471 00000000 40000C24 
                       TIM5_CNT
                               EQU              TIM5_BASE  + 0x0024 ; TIM5 coun
                                                            ter register,      
                                                                               
                                                                           Addr
                                                            ess offset: 0x24  
  472 00000000 40000C28 
                       TIM5_PSC
                               EQU              TIM5_BASE  + 0x0028 ; TIM5 pres
                                                            caler,             
                                                                               
                                                                           Addr
                                                            ess offset: 0x28  
  473 00000000 40000C2C 
                       TIM5_ARR
                               EQU              TIM5_BASE  + 0x002C ; TIM5 auto
                                                            -reload register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x2C  
  474 00000000 40000C34 
                       TIM5_CCR1
                               EQU              TIM5_BASE  + 0x0034 ; TIM5 capt
                                                            ure/compare registe
                                                            r 1,               
                                                                           Addr
                                                            ess offset: 0x34  
  475 00000000 40000C38 
                       TIM5_CCR2
                               EQU              TIM5_BASE  + 0x0038 ; TIM5 capt
                                                            ure/compare registe
                                                            r 2,               
                                                                           Addr
                                                            ess offset: 0x38  
  476 00000000 40000C3C 
                       TIM5_CCR3
                               EQU              TIM5_BASE  + 0x003C ; TIM5 capt
                                                            ure/compare registe
                                                            r 3,               
                                                                           Addr
                                                            ess offset: 0x3C  
  477 00000000 40000C40 
                       TIM5_CCR4
                               EQU              TIM5_BASE  + 0x0040 ; TIM5 capt
                                                            ure/compare registe
                                                            r 4,               
                                                                           Addr
                                                            ess offset: 0x40  
  478 00000000 40000C48 
                       TIM5_DCR
                               EQU              TIM5_BASE  + 0x0048 ; TIM5 DMA 
                                                            control register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x48  
  479 00000000 40000C4C 
                       TIM5_DMAR
                               EQU              TIM5_BASE  + 0x004C ; TIM5 DMA 



ARM Macro Assembler    Page 48 


                                                            address for full tr
                                                            ansfer,            
                                                                           Addr
                                                            ess offset: 0x4C  
  480 00000000 40000C50 
                       TIM5_OR EQU              TIM5_BASE  + 0x0050 ; TIM5 opti
                                                            on register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x50  
  481 00000000         
  482 00000000         ;*******************************************************
                       ********TIM6 peripherals********************************
                       ****************************************
  483 00000000 40001000 
                       TIM6_BASE
                               EQU              APB1PERIPH_BASE + 0x1000
  484 00000000         
  485 00000000         ;*******************************************************
                       ********TIM7 peripherals********************************
                       ****************************************
  486 00000000 40001400 
                       TIM7_BASE
                               EQU              APB1PERIPH_BASE + 0x1400
  487 00000000         
  488 00000000         ;*******************************************************
                       *******TIM12 peripherals********************************
                       ****************************************
  489 00000000 40001800 
                       TIM12_BASE
                               EQU              APB1PERIPH_BASE + 0x1800
  490 00000000         
  491 00000000         ;*******************************************************
                       *******TIM13 peripherals********************************
                       ****************************************
  492 00000000 40001C00 
                       TIM13_BASE
                               EQU              APB1PERIPH_BASE + 0x1C00
  493 00000000         
  494 00000000         ;*******************************************************
                       *******TIM14 peripherals********************************
                       ****************************************
  495 00000000 40002000 
                       TIM14_BASE
                               EQU              APB1PERIPH_BASE + 0x2000
  496 00000000         
  497 00000000         
  498 00000000 40002400 
                       LPTIM1_BASE
                               EQU              APB1PERIPH_BASE + 0x2400
  499 00000000 40002800 
                       RTC_BASE
                               EQU              APB1PERIPH_BASE + 0x2800
  500 00000000 40002C00 
                       WWDG_BASE
                               EQU              APB1PERIPH_BASE + 0x2C00
  501 00000000 40003000 
                       IWDG_BASE
                               EQU              APB1PERIPH_BASE + 0x3000



ARM Macro Assembler    Page 49 


  502 00000000 40003800 
                       SPI2_BASE
                               EQU              APB1PERIPH_BASE + 0x3800
  503 00000000 40003C00 
                       SPI3_BASE
                               EQU              APB1PERIPH_BASE + 0x3C00
  504 00000000 40004000 
                       SPDIFRX_BASE
                               EQU              APB1PERIPH_BASE + 0x4000
  505 00000000 40004400 
                       USART2_BASE
                               EQU              APB1PERIPH_BASE + 0x4400
  506 00000000 40004800 
                       USART3_BASE
                               EQU              APB1PERIPH_BASE + 0x4800
  507 00000000 40004C00 
                       UART4_BASE
                               EQU              APB1PERIPH_BASE + 0x4C00
  508 00000000 40005000 
                       UART5_BASE
                               EQU              APB1PERIPH_BASE + 0x5000
  509 00000000 40005400 
                       I2C1_BASE
                               EQU              APB1PERIPH_BASE + 0x5400
  510 00000000 40005800 
                       I2C2_BASE
                               EQU              APB1PERIPH_BASE + 0x5800
  511 00000000 40005C00 
                       I2C3_BASE
                               EQU              APB1PERIPH_BASE + 0x5C00
  512 00000000 40006000 
                       I2C4_BASE
                               EQU              APB1PERIPH_BASE + 0x6000
  513 00000000 40006400 
                       CAN1_BASE
                               EQU              APB1PERIPH_BASE + 0x6400
  514 00000000 40006800 
                       CAN2_BASE
                               EQU              APB1PERIPH_BASE + 0x6800
  515 00000000 40006C00 
                       CEC_BASE
                               EQU              APB1PERIPH_BASE + 0x6C00
  516 00000000         
  517 00000000 40007000 
                       PWR_BASE
                               EQU              APB1PERIPH_BASE + 0x7000
  518 00000000 40007000 
                       PWR_CR1 EQU              PWR_BASE        + 0x0000
  519 00000000 40007004 
                       PWR_CSR1
                               EQU              PWR_BASE        + 0x0004
  520 00000000 40007008 
                       PWR_CR2 EQU              PWR_BASE        + 0x0008
  521 00000000 4000700C 
                       PWR_CSR2
                               EQU              PWR_BASE        + 0x000C
  522 00000000         
  523 00000000 40007400 
                       DAC_BASE



ARM Macro Assembler    Page 50 


                               EQU              APB1PERIPH_BASE + 0x7400
  524 00000000 40007800 
                       UART7_BASE
                               EQU              APB1PERIPH_BASE + 0x7800
  525 00000000 40007C00 
                       UART8_BASE
                               EQU              APB1PERIPH_BASE + 0x7C00
  526 00000000         
  527 00000000         ;*******************************************************
                       ********APB2 peripherals********************************
                       ****************************************
  528 00000000         
  529 00000000         ;*******************************************************
                       ********TIM1 peripherals********************************
                       ****************************************
  530 00000000 40010000 
                       TIM1_BASE
                               EQU              APB2PERIPH_BASE + 0x0000
  531 00000000 40010000 
                       TIM1_CR1
                               EQU              TIM1_BASE  + 0x0000 ; TIM1 cont
                                                            rol register 1,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00  
  532 00000000 40010004 
                       TIM1_CR2
                               EQU              TIM1_BASE  + 0x0004 ; TIM1 cont
                                                            rol register 2,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x04  
  533 00000000 40010008 
                       TIM1_SMCR
                               EQU              TIM1_BASE  + 0x0008 ; TIM1 slav
                                                            e mode control regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x08  
  534 00000000 4001000C 
                       TIM1_DIER
                               EQU              TIM1_BASE  + 0x000C ; TIM1 DMA/
                                                            interrupt enable re
                                                            gister,            
                                                                           Addr
                                                            ess offset: 0x0C  
  535 00000000 40010010 
                       TIM1_SR EQU              TIM1_BASE  + 0x0010 ; TIM1 stat
                                                            us register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x10  
  536 00000000 40010014 
                       TIM1_EGR
                               EQU              TIM1_BASE  + 0x0014 ; TIM1 even
                                                            t generation regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14  



ARM Macro Assembler    Page 51 


  537 00000000 40010018 
                       TIM1_CCMR1
                               EQU              TIM1_BASE  + 0x0018 ; TIM1 capt
                                                            ure/compare mode re
                                                            gister 1,          
                                                                           Addr
                                                            ess offset: 0x18  
  538 00000000 4001001C 
                       TIM1_CCMR2
                               EQU              TIM1_BASE  + 0x001C ; TIM1 capt
                                                            ure/compare mode re
                                                            gister 2,          
                                                                           Addr
                                                            ess offset: 0x1C  
  539 00000000 40010020 
                       TIM1_CCER
                               EQU              TIM1_BASE  + 0x0020 ; TIM1 capt
                                                            ure/compare enable 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x20  
  540 00000000 40010024 
                       TIM1_CNT
                               EQU              TIM1_BASE  + 0x0024 ; TIM1 coun
                                                            ter register,      
                                                                               
                                                                           Addr
                                                            ess offset: 0x24  
  541 00000000 40010028 
                       TIM1_PSC
                               EQU              TIM1_BASE  + 0x0028 ; TIM1 pres
                                                            caler,             
                                                                               
                                                                           Addr
                                                            ess offset: 0x28  
  542 00000000 4001002C 
                       TIM1_ARR
                               EQU              TIM1_BASE  + 0x002C ; TIM1 auto
                                                            -reload register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x2C 
  543 00000000 4001002C 
                       TIM1_RCR
                               EQU              TIM1_BASE  + 0x002C ; TIM1 repe
                                                            tition counter regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x30  
  544 00000000 40010034 
                       TIM1_CCR1
                               EQU              TIM1_BASE  + 0x0034 ; TIM1 capt
                                                            ure/compare registe
                                                            r 1,               
                                                                           Addr
                                                            ess offset: 0x34  
  545 00000000 40010038 
                       TIM1_CCR2
                               EQU              TIM1_BASE  + 0x0038 ; TIM1 capt



ARM Macro Assembler    Page 52 


                                                            ure/compare registe
                                                            r 2,               
                                                                           Addr
                                                            ess offset: 0x38  
  546 00000000 4001003C 
                       TIM1_CCR3
                               EQU              TIM1_BASE  + 0x003C ; TIM1 capt
                                                            ure/compare registe
                                                            r 3,               
                                                                           Addr
                                                            ess offset: 0x3C  
  547 00000000 40010040 
                       TIM1_CCR4
                               EQU              TIM1_BASE  + 0x0040 ; TIM1 capt
                                                            ure/compare registe
                                                            r 4,               
                                                                           Addr
                                                            ess offset: 0x40  
  548 00000000 40010040 
                       TIM1_BDTR
                               EQU              TIM1_BASE  + 0x0040 ; TIM1 brea
                                                            k and dead-time reg
                                                            ister,             
                                                                           Addr
                                                            ess offset: 0x44  
  549 00000000 40010048 
                       TIM1_DCR
                               EQU              TIM1_BASE  + 0x0048 ; TIM1 DMA 
                                                            control register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x48  
  550 00000000 4001004C 
                       TIM1_DMAR
                               EQU              TIM1_BASE  + 0x004C ; TIM1 DMA 
                                                            address for full tr
                                                            ansfer,            
                                                                           Addr
                                                            ess offset: 0x4C  
  551 00000000 40010050 
                       TIM1_OR EQU              TIM1_BASE  + 0x0050 ; TIM1 opti
                                                            on register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x50  
  552 00000000 40010054 
                       TIM1_CCMR3
                               EQU              TIM1_BASE  + 0x0054 ; TIM1 capt
                                                            ure/compare mode re
                                                            gister3,           
                                                                           Addr
                                                            ess offset: 0x54  
  553 00000000 40010058 
                       TIM1_CCR5
                               EQU              TIM1_BASE  + 0x0058 ; TIM1 capt
                                                            ure/compare mode re
                                                            gister5,           
                                                                           Addr
                                                            ess offset: 0x58  



ARM Macro Assembler    Page 53 


  554 00000000 4001005C 
                       TIM1_CCR6
                               EQU              TIM1_BASE  + 0x005C ; TIM1 capt
                                                            ure/compare mode re
                                                            gister6,           
                                                                           Addr
                                                            ess offset: 0x5C  
  555 00000000         
  556 00000000         ;*******************************************************
                       ********TIM8 peripherals********************************
                       ****************************************
  557 00000000 40010400 
                       TIM8_BASE
                               EQU              APB2PERIPH_BASE + 0x0400
  558 00000000 40010400 
                       TIM8_CR1
                               EQU              TIM8_BASE  + 0x0000 ; TIM8 cont
                                                            rol register 1,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00  
  559 00000000 40010404 
                       TIM8_CR2
                               EQU              TIM8_BASE  + 0x0004 ; TIM8 cont
                                                            rol register 2,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x04  
  560 00000000 40010408 
                       TIM8_SMCR
                               EQU              TIM8_BASE  + 0x0008 ; TIM8 slav
                                                            e mode control regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x08  
  561 00000000 4001040C 
                       TIM8_DIER
                               EQU              TIM8_BASE  + 0x000C ; TIM8 DMA/
                                                            interrupt enable re
                                                            gister,            
                                                                           Addr
                                                            ess offset: 0x0C  
  562 00000000 40010410 
                       TIM8_SR EQU              TIM8_BASE  + 0x0010 ; TIM8 stat
                                                            us register,       
                                                                               
                                                                           Addr
                                                            ess offset: 0x10  
  563 00000000 40010414 
                       TIM8_EGR
                               EQU              TIM8_BASE  + 0x0014 ; TIM8 even
                                                            t generation regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14  
  564 00000000 40010418 
                       TIM8_CCMR1
                               EQU              TIM8_BASE  + 0x0018 ; TIM8 capt
                                                            ure/compare mode re



ARM Macro Assembler    Page 54 


                                                            gister 1,          
                                                                           Addr
                                                            ess offset: 0x18  
  565 00000000 4001041C 
                       TIM8_CCMR2
                               EQU              TIM8_BASE  + 0x001C ; TIM8 capt
                                                            ure/compare mode re
                                                            gister 2,          
                                                                           Addr
                                                            ess offset: 0x1C  
  566 00000000 40010420 
                       TIM8_CCER
                               EQU              TIM8_BASE  + 0x0020 ; TIM8 capt
                                                            ure/compare enable 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x20  
  567 00000000 40010424 
                       TIM8_CNT
                               EQU              TIM8_BASE  + 0x0024 ; TIM8 coun
                                                            ter register,      
                                                                               
                                                                           Addr
                                                            ess offset: 0x24  
  568 00000000 40010428 
                       TIM8_PSC
                               EQU              TIM8_BASE  + 0x0028 ; TIM8 pres
                                                            caler,             
                                                                               
                                                                           Addr
                                                            ess offset: 0x28  
  569 00000000 4001042C 
                       TIM8_ARR
                               EQU              TIM8_BASE  + 0x002C ; TIM8 auto
                                                            -reload register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x2C 
  570 00000000 4001042C 
                       TIM8_RCR
                               EQU              TIM8_BASE  + 0x002C ; TIM8 repe
                                                            tition counter regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x30  
  571 00000000 40010434 
                       TIM8_CCR1
                               EQU              TIM8_BASE  + 0x0034 ; TIM8 capt
                                                            ure/compare registe
                                                            r 1,               
                                                                           Addr
                                                            ess offset: 0x34  
  572 00000000 40010438 
                       TIM8_CCR2
                               EQU              TIM8_BASE  + 0x0038 ; TIM8 capt
                                                            ure/compare registe
                                                            r 2,               
                                                                           Addr
                                                            ess offset: 0x38  



ARM Macro Assembler    Page 55 


  573 00000000 4001043C 
                       TIM8_CCR3
                               EQU              TIM8_BASE  + 0x003C ; TIM8 capt
                                                            ure/compare registe
                                                            r 3,               
                                                                           Addr
                                                            ess offset: 0x3C  
  574 00000000 40010440 
                       TIM8_CCR4
                               EQU              TIM8_BASE  + 0x0040 ; TIM8 capt
                                                            ure/compare registe
                                                            r 4,               
                                                                           Addr
                                                            ess offset: 0x40  
  575 00000000 40010440 
                       TIM8_BDTR
                               EQU              TIM8_BASE  + 0x0040 ; TIM8 brea
                                                            k and dead-time reg
                                                            ister,             
                                                                           Addr
                                                            ess offset: 0x44  
  576 00000000 40010448 
                       TIM8_DCR
                               EQU              TIM8_BASE  + 0x0048 ; TIM8 DMA 
                                                            control register,  
                                                                               
                                                                           Addr
                                                            ess offset: 0x48  
  577 00000000 4001044C 
                       TIM8_DMAR
                               EQU              TIM8_BASE  + 0x004C ; TIM8 DMA 
                                                            address for full tr
                                                            ansfer,            
                                                                           Addr
                                                            ess offset: 0x4C  
  578 00000000 40010454 
                       TIM8_CCMR3
                               EQU              TIM8_BASE  + 0x0054 ; TIM8 capt
                                                            ure/compare mode re
                                                            gister3,           
                                                                           Addr
                                                            ess offset: 0x54  
  579 00000000 40010458 
                       TIM8_CCR5
                               EQU              TIM8_BASE  + 0x0058 ; TIM8 capt
                                                            ure/compare mode re
                                                            gister5,           
                                                                           Addr
                                                            ess offset: 0x58  
  580 00000000 4001045C 
                       TIM8_CCR6
                               EQU              TIM8_BASE  + 0x005C ; TIM8 capt
                                                            ure/compare mode re
                                                            gister6,           
                                                                           Addr
                                                            ess offset: 0x5C  
  581 00000000         
  582 00000000         
  583 00000000 40011000 



ARM Macro Assembler    Page 56 


                       USART1_BASE
                               EQU              APB2PERIPH_BASE + 0x1000
  584 00000000 40011400 
                       USART6_BASE
                               EQU              APB2PERIPH_BASE + 0x1400
  585 00000000 40012000 
                       ADC1_BASE
                               EQU              APB2PERIPH_BASE + 0x2000
  586 00000000 40012100 
                       ADC2_BASE
                               EQU              APB2PERIPH_BASE + 0x2100
  587 00000000 40012200 
                       ADC3_BASE
                               EQU              APB2PERIPH_BASE + 0x2200
  588 00000000 40012300 
                       ADC_BASE
                               EQU              APB2PERIPH_BASE + 0x2300
  589 00000000 40012C00 
                       SDMMC1_BASE
                               EQU              APB2PERIPH_BASE + 0x2C00
  590 00000000 40013000 
                       SPI1_BASE
                               EQU              APB2PERIPH_BASE + 0x3000
  591 00000000 40013400 
                       SPI4_BASE
                               EQU              APB2PERIPH_BASE + 0x3400
  592 00000000 40013800 
                       SYSCFG_BASE
                               EQU              APB2PERIPH_BASE + 0x3800
  593 00000000 40013C00 
                       EXTI_BASE
                               EQU              APB2PERIPH_BASE + 0x3C00
  594 00000000         
  595 00000000 40014000 
                       TIM9_BASE
                               EQU              APB2PERIPH_BASE + 0x4000
  596 00000000 40014400 
                       TIM10_BASE
                               EQU              APB2PERIPH_BASE + 0x4400
  597 00000000 40014800 
                       TIM11_BASE
                               EQU              APB2PERIPH_BASE + 0x4800
  598 00000000 40015000 
                       SPI5_BASE
                               EQU              APB2PERIPH_BASE + 0x5000
  599 00000000 40015400 
                       SPI6_BASE
                               EQU              APB2PERIPH_BASE + 0x5400
  600 00000000         
  601 00000000         ;*******************************************************
                       ********SAI1 peripherals********************************
                       ****************************************
  602 00000000 40015800 
                       SAI1_BASE
                               EQU              APB2PERIPH_BASE + 0x5800
  603 00000000 40015C00 
                       SAI2_BASE
                               EQU              APB2PERIPH_BASE + 0x5C00
  604 00000000 40015804 



ARM Macro Assembler    Page 57 


                       SAI1_Block_A_BASE
                               EQU              SAI1_BASE       + 0x004
  605 00000000 40015824 
                       SAI1_Block_B_BASE
                               EQU              SAI1_BASE       + 0x024
  606 00000000 40015C04 
                       SAI2_Block_A_BASE
                               EQU              SAI2_BASE       + 0x004
  607 00000000 40015C24 
                       SAI2_Block_B_BASE
                               EQU              SAI2_BASE       + 0x024
  608 00000000         
  609 00000000         ;*******************************************************
                       ********LTDC peripherals********************************
                       ****************************************
  610 00000000 40016800 
                       LTDC_BASE
                               EQU              APB2PERIPH_BASE + 0x6800
  611 00000000 40016884 
                       LTDC_Layer1_BASE
                               EQU              LTDC_BASE       + 0x84
  612 00000000 40016904 
                       LTDC_Layer2_BASE
                               EQU              LTDC_BASE       + 0x104
  613 00000000         
  614 00000000         
  615 00000000         ;*******************************************************
                       ********AHB1 peripherals********************************
                       ****************************************
  616 00000000         
  617 00000000         ;*******************************************************
                       *******GPIOA peripherals********************************
                       ****************************************
  618 00000000 40020000 
                       GPIOA_BASE
                               EQU              AHB1PERIPH_BASE + 0x0000
  619 00000000 40020000 
                       GPIOA_MODER
                               EQU              GPIOA_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  620 00000000 40020004 
                       GPIOA_OTYPER
                               EQU              GPIOA_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  621 00000000 40020008 
                       GPIOA_OSPEEDR
                               EQU              GPIOA_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr



ARM Macro Assembler    Page 58 


                                                            ess offset: 0x08   
                                                                
  622 00000000 4002000C 
                       GPIOA_PUPDR
                               EQU              GPIOA_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  623 00000000 40020010 
                       GPIOA_IDR
                               EQU              GPIOA_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  624 00000000 40020014 
                       GPIOA_ODR
                               EQU              GPIOA_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  625 00000000 40020018 
                       GPIOA_BSRR
                               EQU              GPIOA_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  626 00000000 4002001C 
                       GPIOA_LCKR
                               EQU              GPIOA_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  627 00000000 40020020 
                       GPIOA_AFRL
                               EQU              GPIOA_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  628 00000000 40020024 
                       GPIOA_AFRH
                               EQU              GPIOA_BASE + 0x0024
  629 00000000         
  630 00000000         ;*******************************************************
                       *******GPIOB peripherals********************************
                       ****************************************
  631 00000000 40020400 
                       GPIOB_BASE



ARM Macro Assembler    Page 59 


                               EQU              AHB1PERIPH_BASE + 0x0400
  632 00000000 40020400 
                       GPIOB_MODER
                               EQU              GPIOB_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  633 00000000 40020404 
                       GPIOB_OTYPER
                               EQU              GPIOB_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  634 00000000 40020408 
                       GPIOB_OSPEEDR
                               EQU              GPIOB_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  635 00000000 4002040C 
                       GPIOB_PUPDR
                               EQU              GPIOB_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  636 00000000 40020410 
                       GPIOB_IDR
                               EQU              GPIOB_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  637 00000000 40020414 
                       GPIOB_ODR
                               EQU              GPIOB_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  638 00000000 40020418 
                       GPIOB_BSRR
                               EQU              GPIOB_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  639 00000000 4002041C 



ARM Macro Assembler    Page 60 


                       GPIOB_LCKR
                               EQU              GPIOB_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  640 00000000 40020420 
                       GPIOB_AFRL
                               EQU              GPIOB_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  641 00000000 40020424 
                       GPIOB_AFRH
                               EQU              GPIOB_BASE + 0x0024
  642 00000000         
  643 00000000         ;*******************************************************
                       *******GPIOC peripherals********************************
                       ****************************************
  644 00000000 40020800 
                       GPIOC_BASE
                               EQU              AHB1PERIPH_BASE + 0x0800
  645 00000000 40020800 
                       GPIOC_MODER
                               EQU              GPIOC_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  646 00000000 40020804 
                       GPIOC_OTYPER
                               EQU              GPIOC_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  647 00000000 40020808 
                       GPIOC_OSPEEDR
                               EQU              GPIOC_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  648 00000000 4002080C 
                       GPIOC_PUPDR
                               EQU              GPIOC_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  649 00000000 40020810 



ARM Macro Assembler    Page 61 


                       GPIOC_IDR
                               EQU              GPIOC_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  650 00000000 40020814 
                       GPIOC_ODR
                               EQU              GPIOC_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  651 00000000 40020818 
                       GPIOC_BSRR
                               EQU              GPIOC_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  652 00000000 4002081C 
                       GPIOC_LCKR
                               EQU              GPIOC_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  653 00000000 40020820 
                       GPIOC_AFRL
                               EQU              GPIOC_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  654 00000000 40020824 
                       GPIOC_AFRH
                               EQU              GPIOC_BASE + 0x0024
  655 00000000         
  656 00000000         ;*******************************************************
                       *******GPIOD peripherals********************************
                       ****************************************
  657 00000000 40020C00 
                       GPIOD_BASE
                               EQU              AHB1PERIPH_BASE + 0x0C00
  658 00000000 40020C00 
                       GPIOD_MODER
                               EQU              GPIOD_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  659 00000000 40020C04 



ARM Macro Assembler    Page 62 


                       GPIOD_OTYPER
                               EQU              GPIOD_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  660 00000000 40020C08 
                       GPIOD_OSPEEDR
                               EQU              GPIOD_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  661 00000000 40020C0C 
                       GPIOD_PUPDR
                               EQU              GPIOD_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  662 00000000 40020C10 
                       GPIOD_IDR
                               EQU              GPIOD_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  663 00000000 40020C14 
                       GPIOD_ODR
                               EQU              GPIOD_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  664 00000000 40020C18 
                       GPIOD_BSRR
                               EQU              GPIOD_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  665 00000000 40020C1C 
                       GPIOD_LCKR
                               EQU              GPIOD_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  666 00000000 40020C20 
                       GPIOD_AFRL
                               EQU              GPIOD_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi



ARM Macro Assembler    Page 63 


                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  667 00000000 40020C24 
                       GPIOD_AFRH
                               EQU              GPIOD_BASE + 0x0024
  668 00000000         
  669 00000000         ;*******************************************************
                       *******GPIOE peripherals********************************
                       ****************************************
  670 00000000 40021000 
                       GPIOE_BASE
                               EQU              AHB1PERIPH_BASE + 0x1000
  671 00000000 40021000 
                       GPIOE_MODER
                               EQU              GPIOE_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  672 00000000 40021004 
                       GPIOE_OTYPER
                               EQU              GPIOE_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  673 00000000 40021008 
                       GPIOE_OSPEEDR
                               EQU              GPIOE_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  674 00000000 4002100C 
                       GPIOE_PUPDR
                               EQU              GPIOE_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  675 00000000 40021010 
                       GPIOE_IDR
                               EQU              GPIOE_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  676 00000000 40021014 
                       GPIOE_ODR
                               EQU              GPIOE_BASE + 0x0014 ; GPIO port
                                                             output data regist



ARM Macro Assembler    Page 64 


                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  677 00000000 40021018 
                       GPIOE_BSRR
                               EQU              GPIOE_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  678 00000000 4002101C 
                       GPIOE_LCKR
                               EQU              GPIOE_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  679 00000000 40021020 
                       GPIOE_AFRL
                               EQU              GPIOE_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  680 00000000 40021024 
                       GPIOE_AFRH
                               EQU              GPIOE_BASE + 0x0024
  681 00000000         
  682 00000000         ;*******************************************************
                       *******GPIOF peripherals********************************
                       ****************************************
  683 00000000 40021400 
                       GPIOF_BASE
                               EQU              AHB1PERIPH_BASE + 0x1400
  684 00000000 40021400 
                       GPIOF_MODER
                               EQU              GPIOF_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  685 00000000 40021404 
                       GPIOF_OTYPER
                               EQU              GPIOF_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  686 00000000 40021408 
                       GPIOF_OSPEEDR
                               EQU              GPIOF_BASE + 0x0008 ; GPIO port
                                                             output speed regis



ARM Macro Assembler    Page 65 


                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  687 00000000 4002140C 
                       GPIOF_PUPDR
                               EQU              GPIOF_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  688 00000000 40021410 
                       GPIOF_IDR
                               EQU              GPIOF_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  689 00000000 40021414 
                       GPIOF_ODR
                               EQU              GPIOF_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  690 00000000 40021418 
                       GPIOF_BSRR
                               EQU              GPIOF_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  691 00000000 4002141C 
                       GPIOF_LCKR
                               EQU              GPIOF_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  692 00000000 40021420 
                       GPIOF_AFRL
                               EQU              GPIOF_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  693 00000000 40021424 
                       GPIOF_AFRH
                               EQU              GPIOF_BASE + 0x0024
  694 00000000         
  695 00000000         ;*******************************************************
                       *******GPIOG peripherals********************************
                       ****************************************



ARM Macro Assembler    Page 66 


  696 00000000 40021800 
                       GPIOG_BASE
                               EQU              AHB1PERIPH_BASE + 0x1800
  697 00000000 40021800 
                       GPIOG_MODER
                               EQU              GPIOG_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  698 00000000 40021804 
                       GPIOG_OTYPER
                               EQU              GPIOG_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  699 00000000 40021808 
                       GPIOG_OSPEEDR
                               EQU              GPIOG_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  700 00000000 4002180C 
                       GPIOG_PUPDR
                               EQU              GPIOG_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  701 00000000 40021810 
                       GPIOG_IDR
                               EQU              GPIOG_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  702 00000000 40021814 
                       GPIOG_ODR
                               EQU              GPIOG_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  703 00000000 40021818 
                       GPIOG_BSRR
                               EQU              GPIOG_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   



ARM Macro Assembler    Page 67 


                                                                         
  704 00000000 4002181C 
                       GPIOG_LCKR
                               EQU              GPIOG_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  705 00000000 40021820 
                       GPIOG_AFRL
                               EQU              GPIOG_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  706 00000000 40021824 
                       GPIOG_AFRH
                               EQU              GPIOG_BASE + 0x0024
  707 00000000         
  708 00000000         ;*******************************************************
                       *******GPIOH peripherals********************************
                       ****************************************
  709 00000000 40021C00 
                       GPIOH_BASE
                               EQU              AHB1PERIPH_BASE + 0x1C00
  710 00000000 40021C00 
                       GPIOH_MODER
                               EQU              GPIOH_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  711 00000000 40021C04 
                       GPIOH_OTYPER
                               EQU              GPIOH_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  712 00000000 40021C08 
                       GPIOH_OSPEEDR
                               EQU              GPIOH_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  713 00000000 40021C0C 
                       GPIOH_PUPDR
                               EQU              GPIOH_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   



ARM Macro Assembler    Page 68 


                                                                
  714 00000000 40021C10 
                       GPIOH_IDR
                               EQU              GPIOH_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  715 00000000 40021C14 
                       GPIOH_ODR
                               EQU              GPIOH_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  716 00000000 40021C18 
                       GPIOH_BSRR
                               EQU              GPIOH_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  717 00000000 40021C1C 
                       GPIOH_LCKR
                               EQU              GPIOH_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  718 00000000 40021C20 
                       GPIOH_AFRL
                               EQU              GPIOH_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  719 00000000 40021C24 
                       GPIOH_AFRH
                               EQU              GPIOH_BASE + 0x0024
  720 00000000         
  721 00000000         
  722 00000000         ;*******************************************************
                       *******GPIOI peripherals********************************
                       ****************************************
  723 00000000 40022000 
                       GPIOI_BASE
                               EQU              AHB1PERIPH_BASE + 0x2000
  724 00000000 40022000 
                       GPIOI_MODER
                               EQU              GPIOI_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   



ARM Macro Assembler    Page 69 


                                                                               
                                                               
  725 00000000 40022004 
                       GPIOI_OTYPER
                               EQU              GPIOI_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  726 00000000 40022008 
                       GPIOI_OSPEEDR
                               EQU              GPIOI_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  727 00000000 4002200C 
                       GPIOI_PUPDR
                               EQU              GPIOI_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  728 00000000 40022010 
                       GPIOI_IDR
                               EQU              GPIOI_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  729 00000000 40022014 
                       GPIOI_ODR
                               EQU              GPIOI_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  730 00000000 40022018 
                       GPIOI_BSRR
                               EQU              GPIOI_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  731 00000000 4002201C 
                       GPIOI_LCKR
                               EQU              GPIOI_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  732 00000000 40022020 



ARM Macro Assembler    Page 70 


                       GPIOI_AFRL
                               EQU              GPIOI_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  733 00000000 40022024 
                       GPIOI_AFRH
                               EQU              GPIOI_BASE + 0x0024
  734 00000000         
  735 00000000         ;*******************************************************
                       *******GPIOJ peripherals********************************
                       ****************************************
  736 00000000 40022400 
                       GPIOJ_BASE
                               EQU              AHB1PERIPH_BASE + 0x2400
  737 00000000 40022400 
                       GPIOJ_MODER
                               EQU              GPIOJ_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  738 00000000 40022404 
                       GPIOJ_OTYPER
                               EQU              GPIOJ_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  739 00000000 40022408 
                       GPIOJ_OSPEEDR
                               EQU              GPIOJ_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  740 00000000 4002240C 
                       GPIOJ_PUPDR
                               EQU              GPIOJ_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  741 00000000 40022410 
                       GPIOJ_IDR
                               EQU              GPIOJ_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  742 00000000 40022414 



ARM Macro Assembler    Page 71 


                       GPIOJ_ODR
                               EQU              GPIOJ_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  743 00000000 40022418 
                       GPIOJ_BSRR
                               EQU              GPIOJ_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  744 00000000 4002241C 
                       GPIOJ_LCKR
                               EQU              GPIOJ_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  745 00000000 40022420 
                       GPIOJ_AFRL
                               EQU              GPIOJ_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  746 00000000 40022424 
                       GPIOJ_AFRH
                               EQU              GPIOJ_BASE + 0x0024
  747 00000000         
  748 00000000         ;*******************************************************
                       *******GPIOK peripherals********************************
                       ****************************************
  749 00000000 40022800 
                       GPIOK_BASE
                               EQU              AHB1PERIPH_BASE + 0x2800
  750 00000000 40022800 
                       GPIOK_MODER
                               EQU              GPIOK_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  751 00000000 40022804 
                       GPIOK_OTYPER
                               EQU              GPIOK_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  752 00000000 40022808 



ARM Macro Assembler    Page 72 


                       GPIOK_OSPEEDR
                               EQU              GPIOK_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  753 00000000 4002280C 
                       GPIOK_PUPDR
                               EQU              GPIOK_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  754 00000000 40022810 
                       GPIOK_IDR
                               EQU              GPIOK_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  755 00000000 40022814 
                       GPIOK_ODR
                               EQU              GPIOK_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  756 00000000 40022818 
                       GPIOK_BSRR
                               EQU              GPIOK_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  757 00000000 4002281C 
                       GPIOK_LCKR
                               EQU              GPIOK_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  758 00000000 40022820 
                       GPIOK_AFRL
                               EQU              GPIOK_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  759 00000000 40022824 
                       GPIOK_AFRH
                               EQU              GPIOK_BASE + 0x0024
  760 00000000         



ARM Macro Assembler    Page 73 


  761 00000000         ;*******************************************************
                       *******CRC peripherals**********************************
                       ****************************************
  762 00000000         
  763 00000000 40023000 
                       CRC_BASE
                               EQU              AHB1PERIPH_BASE + 0x3000
  764 00000000         
  765 00000000         ;*******************************************************
                       *******Reset and Clock Control**************************
                       ****************************************
  766 00000000         
  767 00000000 40023800 
                       RCC_BASE
                               EQU              AHB1PERIPH_BASE + 0x3800
  768 00000000 40023800 
                       RCC_CR  EQU              RCC_BASE + 0x0000 ; RCC clock c
                                                            ontrol register,   
                                                                               
                                                                         Addres
                                                            s offset: 0x00  
  769 00000000 40023804 
                       RCC_PLLCFGR
                               EQU              RCC_BASE + 0x0004 ; RCC PLL con
                                                            figuration register
                                                            ,                  
                                                                         Addres
                                                            s offset: 0x04   
  770 00000000 40023808 
                       RCC_CFGR
                               EQU              RCC_BASE + 0x0008 ; RCC clock c
                                                            onfiguration regist
                                                            er,                
                                                                         Addres
                                                            s offset: 0x08  
  771 00000000 4002380C 
                       RCC_CIR EQU              RCC_BASE + 0x000C ; RCC clock i
                                                            nterrupt register, 
                                                                               
                                                                         Addres
                                                            s offset: 0x0C  
  772 00000000 40023810 
                       RCC_AHB1RSTR
                               EQU              RCC_BASE + 0x0010 ; RCC AHB1 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x10  
  773 00000000 40023814 
                       RCC_AHB2RSTR
                               EQU              RCC_BASE + 0x0014 ; RCC AHB2 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x14  
  774 00000000 40023818 
                       RCC_AHB3RSTR
                               EQU              RCC_BASE + 0x0018 ; RCC AHB3 pe
                                                            ripheral reset regi



ARM Macro Assembler    Page 74 


                                                            ster,              
                                                                         Addres
                                                            s offset: 0x18  
  775 00000000 40023820 
                       RCC_APB1RSTR
                               EQU              RCC_BASE + 0x0020 ; RCC APB1 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x20  
  776 00000000 40023824 
                       RCC_APB2RSTR
                               EQU              RCC_BASE + 0x0024 ; RCC APB2 pe
                                                            ripheral reset regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x24  
  777 00000000 40023830 
                       RCC_AHB1ENR
                               EQU              RCC_BASE + 0x0030 ; RCC AHB1 pe
                                                            ripheral clock regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x30  
  778 00000000 40023834 
                       RCC_AHB2ENR
                               EQU              RCC_BASE + 0x0034 ; RCC AHB2 pe
                                                            ripheral clock regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x34  
  779 00000000 40023838 
                       RCC_AHB3ENR
                               EQU              RCC_BASE + 0x0038 ; RCC AHB3 pe
                                                            ripheral clock regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x38  
  780 00000000 40023840 
                       RCC_APB1ENR
                               EQU              RCC_BASE + 0x0040 ; RCC APB1 pe
                                                            ripheral clock enab
                                                            le register,       
                                                                         Addres
                                                            s offset: 0x40  
  781 00000000 40023844 
                       RCC_APB2ENR
                               EQU              RCC_BASE + 0x0044 ; RCC APB2 pe
                                                            ripheral clock enab
                                                            le register,       
                                                                         Addres
                                                            s offset: 0x44  
  782 00000000 40023850 
                       RCC_AHB1LPENR
                               EQU              RCC_BASE + 0x0050 ; RCC AHB1 pe
                                                            ripheral clock enab
                                                            le in low power mod
                                                            e register,  Addres
                                                            s offset: 0x50  



ARM Macro Assembler    Page 75 


  783 00000000 40023854 
                       RCC_AHB2LPENR
                               EQU              RCC_BASE + 0x0054 ; RCC AHB2 pe
                                                            ripheral clock enab
                                                            le in low power mod
                                                            e register,  Addres
                                                            s offset: 0x54  
  784 00000000 40023858 
                       RCC_AHB3LPENR
                               EQU              RCC_BASE + 0x0058 ; RCC AHB3 pe
                                                            ripheral clock enab
                                                            le in low power mod
                                                            e register,  Addres
                                                            s offset: 0x58  
  785 00000000 40023860 
                       RCC_APB1LPENR
                               EQU              RCC_BASE + 0x0060 ; RCC APB1 pe
                                                            ripheral clock enab
                                                            le in low power mod
                                                            e register,  Addres
                                                            s offset: 0x60  
  786 00000000 40023864 
                       RCC_APB2LPENR
                               EQU              RCC_BASE + 0x0064 ; RCC APB2 pe
                                                            ripheral clock enab
                                                            le in low power mod
                                                            e register,  Addres
                                                            s offset: 0x64  
  787 00000000 40023870 
                       RCC_BDCR
                               EQU              RCC_BASE + 0x0070 ; RCC Backup 
                                                            domain control regi
                                                            ster,              
                                                                         Addres
                                                            s offset: 0x70  
  788 00000000 40023874 
                       RCC_CSR EQU              RCC_BASE + 0x0074 ; RCC clock c
                                                            ontrol & status reg
                                                            ister,             
                                                                         Addres
                                                            s offset: 0x74  
  789 00000000 40023880 
                       RCC_SSCGR
                               EQU              RCC_BASE + 0x0080 ; RCC spread 
                                                            spectrum clock gene
                                                            ration register,   
                                                                         Addres
                                                            s offset: 0x80  
  790 00000000 40023884 
                       RCC_PLLI2SCFGR
                               EQU              RCC_BASE + 0x0084 ; RCC PLLI2S 
                                                            configuration regis
                                                            ter,               
                                                                         Addres
                                                            s offset: 0x84  
  791 00000000 40023888 
                       RCC_PLLSAICFGR
                               EQU              RCC_BASE + 0x0088 ; RCC PLLSAI 
                                                            configuration regis



ARM Macro Assembler    Page 76 


                                                            ter,               
                                                                         Addres
                                                            s offset: 0x88  
  792 00000000 4002388C 
                       RCC_DCKCFGR1
                               EQU              RCC_BASE + 0x008C ; RCC Dedicat
                                                            ed Clocks configura
                                                            tion register1,    
                                                                         Addres
                                                            s offset: 0x8C  
  793 00000000 40023890 
                       RCC_DCKCFGR2
                               EQU              RCC_BASE + 0x0090 ; RCC Dedicat
                                                            ed Clocks configura
                                                            tion register 2,   
                                                                         Addres
                                                            s offset: 0x90  
  794 00000000         
  795 00000000         
  796 00000000         ;*******************************************************
                       *******FLASH peripherals********************************
                       ****************************************
  797 00000000 40023C00 
                       FLASH_R_BASE
                               EQU              AHB1PERIPH_BASE + 0x3C00
  798 00000000 40023C00 
                       FLASH_ACR
                               EQU              FLASH_R_BASE + 0x0000 ; FLASH a
                                                            ccess control regis
                                                            ter,               
                                                                             Ad
                                                            dress offset: 0x00 
                                                             
  799 00000000 40023C04 
                       FLASH_KEYR
                               EQU              FLASH_R_BASE + 0x0004 ; FLASH k
                                                            ey register,       
                                                                               
                                                                             Ad
                                                            dress offset: 0x04 
                                                             
  800 00000000 40023C08 
                       FLASH_OPTKEYR
                               EQU              FLASH_R_BASE + 0x0008 ; FLASH o
                                                            ption key register,
                                                                               
                                                                             Ad
                                                            dress offset: 0x08 
                                                             
  801 00000000 40023C0C 
                       FLASH_SR
                               EQU              FLASH_R_BASE + 0x000C ; FLASH s
                                                            tatus register,    
                                                                               
                                                                             Ad
                                                            dress offset: 0x0C 
                                                             
  802 00000000 40023C10 
                       FLASH_CR



ARM Macro Assembler    Page 77 


                               EQU              FLASH_R_BASE + 0x0010 ; FLASH c
                                                            ontrol register,   
                                                                               
                                                                             Ad
                                                            dress offset: 0x10 
                                                             
  803 00000000 40023C14 
                       FLASH_OPTCR
                               EQU              FLASH_R_BASE + 0x0014 ; FLASH o
                                                            ption control regis
                                                            ter ,              
                                                                             Ad
                                                            dress offset: 0x14 
                                                              
  804 00000000 40023C18 
                       FLASH_OPTCR1
                               EQU              FLASH_R_BASE + 0x0018 ; FLASH o
                                                            ption control regis
                                                            ter 1 ,            
                                                                             Ad
                                                            dress offset: 0x18 
                                                             
  805 00000000         
  806 00000000         
  807 00000000         ;*******************************************************
                       *******DMA1 peripherals*********************************
                       ****************************************
  808 00000000 40026000 
                       DMA1_BASE
                               EQU              AHB1PERIPH_BASE + 0x6000
  809 00000000 40026010 
                       DMA1_Stream0_BASE
                               EQU              DMA1_BASE + 0x010
  810 00000000 40026028 
                       DMA1_Stream1_BASE
                               EQU              DMA1_BASE + 0x028
  811 00000000 40026040 
                       DMA1_Stream2_BASE
                               EQU              DMA1_BASE + 0x040
  812 00000000 40026058 
                       DMA1_Stream3_BASE
                               EQU              DMA1_BASE + 0x058
  813 00000000 40026070 
                       DMA1_Stream4_BASE
                               EQU              DMA1_BASE + 0x070
  814 00000000 40026088 
                       DMA1_Stream5_BASE
                               EQU              DMA1_BASE + 0x088
  815 00000000 400260A0 
                       DMA1_Stream6_BASE
                               EQU              DMA1_BASE + 0x0A0
  816 00000000 400260B8 
                       DMA1_Stream7_BASE
                               EQU              DMA1_BASE + 0x0B8
  817 00000000         
  818 00000000         ;*******************************************************
                       *******DMA2 peripherals*********************************
                       ****************************************
  819 00000000 40026400 



ARM Macro Assembler    Page 78 


                       DMA2_BASE
                               EQU              AHB1PERIPH_BASE + 0x6400
  820 00000000 40026410 
                       DMA2_Stream0_BASE
                               EQU              DMA2_BASE + 0x010
  821 00000000 40026428 
                       DMA2_Stream1_BASE
                               EQU              DMA2_BASE + 0x028
  822 00000000 40026440 
                       DMA2_Stream2_BASE
                               EQU              DMA2_BASE + 0x040
  823 00000000 40026458 
                       DMA2_Stream3_BASE
                               EQU              DMA2_BASE + 0x058
  824 00000000 40026470 
                       DMA2_Stream4_BASE
                               EQU              DMA2_BASE + 0x070
  825 00000000 40026488 
                       DMA2_Stream5_BASE
                               EQU              DMA2_BASE + 0x088
  826 00000000 400264A0 
                       DMA2_Stream6_BASE
                               EQU              DMA2_BASE + 0x0A0
  827 00000000 400264B8 
                       DMA2_Stream7_BASE
                               EQU              DMA2_BASE + 0x0B8
  828 00000000         
  829 00000000         ;*******************************************************
                       ********ETH peripherals*********************************
                       ****************************************
  830 00000000 40028000 
                       ETH_BASE
                               EQU              AHB1PERIPH_BASE + 0x8000
  831 00000000 40028000 
                       ETH_MAC_BASE
                               EQU              ETH_BASE
  832 00000000 40028100 
                       ETH_MMC_BASE
                               EQU              ETH_BASE + 0x0100
  833 00000000 40028700 
                       ETH_PTP_BASE
                               EQU              ETH_BASE + 0x0700
  834 00000000 40029000 
                       ETH_DMA_BASE
                               EQU              ETH_BASE + 0x1000
  835 00000000         
  836 00000000         ;*******************************************************
                       ********DMA2D peripherals*******************************
                       ****************************************
  837 00000000 4002B000 
                       DMA2D_BASE
                               EQU              AHB1PERIPH_BASE + 0xB000
  838 00000000         
  839 00000000         ;*******************************************************
                       ********AHB2 peripherals********************************
                       ****************************************
  840 00000000 50050000 
                       DCMI_BASE
                               EQU              AHB2PERIPH_BASE + 0x50000



ARM Macro Assembler    Page 79 


  841 00000000 50060800 
                       RNG_BASE
                               EQU              AHB2PERIPH_BASE + 0x60800
  842 00000000         
  843 00000000         ;*******************************************************
                       ******FMC Bankx registers base address******************
                       ****************************************
  844 00000000 A0000000 
                       FMC_Bank1_R_BASE
                               EQU              FMC_R_BASE + 0x0000
  845 00000000 A0000104 
                       FMC_Bank1E_R_BASE
                               EQU              FMC_R_BASE + 0x0104
  846 00000000 A0000080 
                       FMC_Bank3_R_BASE
                               EQU              FMC_R_BASE + 0x0080
  847 00000000 A0000140 
                       FMC_Bank5_6_R_BASE
                               EQU              FMC_R_BASE + 0x0140
  848 00000000         
  849 00000000         ;*******************************************************
                       ******Debug MCU registers base address******************
                       ****************************************
  850 00000000 E0042000 
                       DBGMCU_BASE
                               EQU              0xE0042000
  851 00000000         
  852 00000000         ;*******************************************************
                       ******USB MCU registers base address********************
                       ****************************************
  853 00000000 40040000 
                       USB_OTG_HS_PERIPH_BASE
                               EQU              0x40040000
  854 00000000 50000000 
                       USB_OTG_FS_PERIPH_BASE
                               EQU              0x50000000
  855 00000000         
  856 00000000         
  857 00000000         ;*******************************************************
                       ******STM32 specific Interrupt Numbers******************
                       ****************************************
  858 00000000 00000000 
                       WWDG_IRQn
                               EQU              0           ; Window WatchDog I
                                                            nterrupt           
                                                                               
                                                                       
  859 00000000 00000001 
                       PVD_IRQn
                               EQU              1           ; PVD through EXTI 
                                                            Line detection Inte
                                                            rrupt              
                                                                       
  860 00000000 00000002 
                       TAMP_STAMP_IRQn
                               EQU              2           ; Tamper and TimeSt
                                                            amp interrupts thro
                                                            ugh the EXTI line  
                                                                       



ARM Macro Assembler    Page 80 


  861 00000000 00000003 
                       RTC_WKUP_IRQn
                               EQU              3           ; RTC Wakeup interr
                                                            upt through the EXT
                                                            I line             
                                                                       
  862 00000000 00000004 
                       FLASH_IRQn
                               EQU              4           ; FLASH global Inte
                                                            rrupt              
                                                                               
                                                                       
  863 00000000 00000005 
                       RCC_IRQn
                               EQU              5           ; RCC global Interr
                                                            upt                
                                                                               
                                                                       
  864 00000000 00000006 
                       EXTI0_IRQn
                               EQU              6           ; EXTI Line0 Interr
                                                            upt                
                                                                               
                                                                       
  865 00000000 00000007 
                       EXTI1_IRQn
                               EQU              7           ; EXTI Line1 Interr
                                                            upt                
                                                                               
                                                                       
  866 00000000 00000008 
                       EXTI2_IRQn
                               EQU              8           ; EXTI Line2 Interr
                                                            upt                
                                                                               
                                                                       
  867 00000000 00000009 
                       EXTI3_IRQn
                               EQU              9           ; EXTI Line3 Interr
                                                            upt                
                                                                               
                                                                       
  868 00000000 0000000A 
                       EXTI4_IRQn
                               EQU              10          ; EXTI Line4 Interr
                                                            upt                
                                                                               
                                                                       
  869 00000000 0000000B 
                       DMA1_Stream0_IRQn
                               EQU              11          ; DMA1 Stream 0 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  870 00000000 0000000C 
                       DMA1_Stream1_IRQn
                               EQU              12          ; DMA1 Stream 1 glo
                                                            bal Interrupt      
                                                                               



ARM Macro Assembler    Page 81 


                                                                       
  871 00000000 0000000D 
                       DMA1_Stream2_IRQn
                               EQU              13          ; DMA1 Stream 2 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  872 00000000 0000000E 
                       DMA1_Stream3_IRQn
                               EQU              14          ; DMA1 Stream 3 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  873 00000000 0000000F 
                       DMA1_Stream4_IRQn
                               EQU              15          ; DMA1 Stream 4 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  874 00000000 00000010 
                       DMA1_Stream5_IRQn
                               EQU              16          ; DMA1 Stream 5 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  875 00000000 00000011 
                       DMA1_Stream6_IRQn
                               EQU              17          ; DMA1 Stream 6 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  876 00000000 00000012 
                       ADC_IRQn
                               EQU              18          ; ADC1, ADC2 and AD
                                                            C3 global Interrupt
                                                            s                  
                                                                       
  877 00000000 00000013 
                       CAN1_TX_IRQn
                               EQU              19          ; CAN1 TX Interrupt
                                                                               
                                                                               
                                                                       
  878 00000000 00000014 
                       CAN1_RX0_IRQn
                               EQU              20          ; CAN1 RX0 Interrup
                                                            t                  
                                                                               
                                                                       
  879 00000000 00000015 
                       CAN1_RX1_IRQn
                               EQU              21          ; CAN1 RX1 Interrup
                                                            t                  
                                                                               
                                                                       
  880 00000000 00000016 
                       CAN1_SCE_IRQn
                               EQU              22          ; CAN1 SCE Interrup
                                                            t                  



ARM Macro Assembler    Page 82 


                                                                               
                                                                       
  881 00000000 00000017 
                       EXTI9_5_IRQn
                               EQU              23          ; External Line[9:5
                                                            ] Interrupts       
                                                                               
                                                                       
  882 00000000 00000018 
                       TIM1_BRK_TIM9_IRQn
                               EQU              24          ; TIM1 Break interr
                                                            upt and TIM9 global
                                                             interrupt         
                                                                       
  883 00000000 00000019 
                       TIM1_UP_TIM10_IRQn
                               EQU              25          ; TIM1 Update Inter
                                                            rupt and TIM10 glob
                                                            al interrupt       
                                                                       
  884 00000000 0000001A 
                       TIM1_TRG_COM_TIM11_IRQn
                               EQU              26          ; TIM1 Trigger and 
                                                            Commutation Interru
                                                            pt and TIM11 global
                                                             interrupt 
  885 00000000 0000001B 
                       TIM1_CC_IRQn
                               EQU              27          ; TIM1 Capture Comp
                                                            are Interrupt      
                                                                               
                                                                       
  886 00000000 0000001C 
                       TIM2_IRQn
                               EQU              28          ; TIM2 global Inter
                                                            rupt               
                                                                               
                                                                       
  887 00000000 0000001D 
                       TIM3_IRQn
                               EQU              29          ; TIM3 global Inter
                                                            rupt               
                                                                               
                                                                       
  888 00000000 0000001E 
                       TIM4_IRQn
                               EQU              30          ; TIM4 global Inter
                                                            rupt               
                                                                               
                                                                       
  889 00000000 0000001F 
                       I2C1_EV_IRQn
                               EQU              31          ; I2C1 Event Interr
                                                            upt                
                                                                               
                                                                       
  890 00000000 00000020 
                       I2C1_ER_IRQn
                               EQU              32          ; I2C1 Error Interr



ARM Macro Assembler    Page 83 


                                                            upt                
                                                                               
                                                                       
  891 00000000 00000021 
                       I2C2_EV_IRQn
                               EQU              33          ; I2C2 Event Interr
                                                            upt                
                                                                               
                                                                       
  892 00000000 00000022 
                       I2C2_ER_IRQn
                               EQU              34          ; I2C2 Error Interr
                                                            upt                
                                                                               
                                                                         
  893 00000000 00000023 
                       SPI1_IRQn
                               EQU              35          ; SPI1 global Inter
                                                            rupt               
                                                                               
                                                                       
  894 00000000 00000024 
                       SPI2_IRQn
                               EQU              36          ; SPI2 global Inter
                                                            rupt               
                                                                               
                                                                       
  895 00000000 00000025 
                       USART1_IRQn
                               EQU              37          ; USART1 global Int
                                                            errupt             
                                                                               
                                                                       
  896 00000000 00000026 
                       USART2_IRQn
                               EQU              38          ; USART2 global Int
                                                            errupt             
                                                                               
                                                                       
  897 00000000 00000027 
                       USART3_IRQn
                               EQU              39          ; USART3 global Int
                                                            errupt             
                                                                               
                                                                       
  898 00000000 00000028 
                       EXTI15_10_IRQn
                               EQU              40          ; External Line[15:
                                                            10] Interrupts     
                                                                               
                                                                       
  899 00000000 00000029 
                       RTC_Alarm_IRQn
                               EQU              41          ; RTC Alarm   A and
                                                             B   through EXTI L
                                                            ine Interrupt      
                                                                         
  900 00000000 0000002A 
                       OTG_FS_WKUP_IRQn



ARM Macro Assembler    Page 84 


                               EQU              42          ; USB OTG FS Wakeup
                                                             through EXTI line 
                                                            interrupt          
                                                                           
  901 00000000 0000002B 
                       TIM8_BRK_TIM12_IRQn
                               EQU              43          ; TIM8 Break Interr
                                                            upt and TIM12 globa
                                                            l interrupt        
                                                                       
  902 00000000 0000002C 
                       TIM8_UP_TIM13_IRQn
                               EQU              44          ; TIM8 Update Inter
                                                            rupt and TIM13 glob
                                                            al interrupt       
                                                                       
  903 00000000 0000002D 
                       TIM8_TRG_COM_TIM14_IRQn
                               EQU              45          ; TIM8 Trigger and 
                                                            Commutation Interru
                                                            pt and TIM14 global
                                                             interrupt 
  904 00000000 0000002E 
                       TIM8_CC_IRQn
                               EQU              46          ; TIM8 Capture Comp
                                                            are Interrupt      
                                                                               
                                                                       
  905 00000000 0000002F 
                       DMA1_Stream7_IRQn
                               EQU              47          ; DMA1 Stream7 Inte
                                                            rrupt              
                                                                               
                                                                       
  906 00000000 00000030 
                       FMC_IRQn
                               EQU              48          ; FMC global Interr
                                                            upt                
                                                                               
                                                                       
  907 00000000 00000031 
                       SDMMC1_IRQn
                               EQU              49          ; SDMMC1 global Int
                                                            errupt             
                                                                               
                                                                         
  908 00000000 00000032 
                       TIM5_IRQn
                               EQU              50          ; TIM5 global Inter
                                                            rupt               
                                                                               
                                                                       
  909 00000000 00000033 
                       SPI3_IRQn
                               EQU              51          ; SPI3 global Inter
                                                            rupt               
                                                                               
                                                                       
  910 00000000 00000034 



ARM Macro Assembler    Page 85 


                       UART4_IRQn
                               EQU              52          ; UART4 global Inte
                                                            rrupt              
                                                                               
                                                                       
  911 00000000 00000035 
                       UART5_IRQn
                               EQU              53          ; UART5 global Inte
                                                            rrupt              
                                                                               
                                                                       
  912 00000000 00000036 
                       TIM6_DAC_IRQn
                               EQU              54          ; TIM6 global and D
                                                            AC1&2 underrun erro
                                                            r  interrupts      
                                                                       
  913 00000000 00000037 
                       TIM7_IRQn
                               EQU              55          ; TIM7 global inter
                                                            rupt               
                                                                               
                                                                       
  914 00000000 00000038 
                       DMA2_Stream0_IRQn
                               EQU              56          ; DMA2 Stream 0 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  915 00000000 00000039 
                       DMA2_Stream1_IRQn
                               EQU              57          ; DMA2 Stream 1 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  916 00000000 0000003A 
                       DMA2_Stream2_IRQn
                               EQU              58          ; DMA2 Stream 2 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  917 00000000 0000003B 
                       DMA2_Stream3_IRQn
                               EQU              59          ; DMA2 Stream 3 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  918 00000000 0000003C 
                       DMA2_Stream4_IRQn
                               EQU              60          ; DMA2 Stream 4 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  919 00000000 0000003D 
                       ETH_IRQn
                               EQU              61          ; Ethernet global I
                                                            nterrupt           
                                                                               
                                                                       



ARM Macro Assembler    Page 86 


  920 00000000 0000003E 
                       ETH_WKUP_IRQn
                               EQU              62          ; Ethernet Wakeup t
                                                            hrough EXTI line In
                                                            terrupt            
                                                                       
  921 00000000 0000003F 
                       CAN2_TX_IRQn
                               EQU              63          ; CAN2 TX Interrupt
                                                                               
                                                                               
                                                                       
  922 00000000 00000040 
                       CAN2_RX0_IRQn
                               EQU              64          ; CAN2 RX0 Interrup
                                                            t                  
                                                                               
                                                                       
  923 00000000 00000041 
                       CAN2_RX1_IRQn
                               EQU              65          ; CAN2 RX1 Interrup
                                                            t                  
                                                                               
                                                                       
  924 00000000 00000042 
                       CAN2_SCE_IRQn
                               EQU              66          ; CAN2 SCE Interrup
                                                            t                  
                                                                               
                                                                       
  925 00000000 00000043 
                       OTG_FS_IRQn
                               EQU              67          ; USB OTG FS global
                                                             Interrupt         
                                                                               
                                                                       
  926 00000000 00000044 
                       DMA2_Stream5_IRQn
                               EQU              68          ; DMA2 Stream 5 glo
                                                            bal interrupt      
                                                                               
                                                                       
  927 00000000 00000045 
                       DMA2_Stream6_IRQn
                               EQU              69          ; DMA2 Stream 6 glo
                                                            bal interrupt      
                                                                               
                                                                       
  928 00000000 00000046 
                       DMA2_Stream7_IRQn
                               EQU              70          ; DMA2 Stream 7 glo
                                                            bal interrupt      
                                                                               
                                                                       
  929 00000000 00000047 
                       USART6_IRQn
                               EQU              71          ; USART6 global int
                                                            errupt             
                                                                               



ARM Macro Assembler    Page 87 


                                                                       
  930 00000000 00000048 
                       I2C3_EV_IRQn
                               EQU              72          ; I2C3 event interr
                                                            upt                
                                                                               
                                                                       
  931 00000000 00000049 
                       I2C3_ER_IRQn
                               EQU              73          ; I2C3 error interr
                                                            upt                
                                                                               
                                                                       
  932 00000000 0000004A 
                       OTG_HS_EP1_OUT_IRQn
                               EQU              74          ; USB OTG HS End Po
                                                            int 1 Out global in
                                                            terrupt            
                                                                       
  933 00000000 0000004B 
                       OTG_HS_EP1_IN_IRQn
                               EQU              75          ; USB OTG HS End Po
                                                            int 1 In global int
                                                            errupt             
                                                                       
  934 00000000 0000004C 
                       OTG_HS_WKUP_IRQn
                               EQU              76          ; USB OTG HS Wakeup
                                                             through EXTI inter
                                                            rupt               
                                                                       
  935 00000000 0000004D 
                       OTG_HS_IRQn
                               EQU              77          ; USB OTG HS global
                                                             interrupt         
                                                                               
                                                                       
  936 00000000 0000004E 
                       DCMI_IRQn
                               EQU              78          ; DCMI global inter
                                                            rupt               
                                                                               
                                                                       
  937 00000000 00000050 
                       RNG_IRQn
                               EQU              80          ; RNG global interr
                                                            upt                
                                                                               
                                                                       
  938 00000000 00000051 
                       FPU_IRQn
                               EQU              81          ; FPU global interr
                                                            upt                
                                                                               
                                                                       
  939 00000000 00000052 
                       UART7_IRQn
                               EQU              82          ; UART7 global inte
                                                            rrupt              



ARM Macro Assembler    Page 88 


                                                                               
                                                                       
  940 00000000 00000053 
                       UART8_IRQn
                               EQU              83          ; UART8 global inte
                                                            rrupt              
                                                                               
                                                                       
  941 00000000 00000054 
                       SPI4_IRQn
                               EQU              84          ; SPI4 global Inter
                                                            rupt               
                                                                               
                                                                       
  942 00000000 00000055 
                       SPI5_IRQn
                               EQU              85          ; SPI5 global Inter
                                                            rupt               
                                                                               
                                                                       
  943 00000000 00000056 
                       SPI6_IRQn
                               EQU              86          ; SPI6 global Inter
                                                            rupt               
                                                                               
                                                                       
  944 00000000 00000057 
                       SAI1_IRQn
                               EQU              87          ; SAI1 global Inter
                                                            rupt               
                                                                               
                                                                       
  945 00000000 00000058 
                       LTDC_IRQn
                               EQU              88          ; LTDC global Inter
                                                            rupt               
                                                                               
                                                                       
  946 00000000 00000059 
                       LTDC_ER_IRQn
                               EQU              89          ; LTDC Error global
                                                             Interrupt         
                                                                               
                                                                       
  947 00000000 0000005A 
                       DMA2D_IRQn
                               EQU              90          ; DMA2D global Inte
                                                            rrupt              
                                                                               
                                                                       
  948 00000000 0000005B 
                       SAI2_IRQn
                               EQU              91          ; SAI2 global Inter
                                                            rupt               
                                                                               
                                                                       
  949 00000000 0000005C 
                       QUADSPI_IRQn
                               EQU              92          ; Quad SPI global i



ARM Macro Assembler    Page 89 


                                                            nterrupt           
                                                                               
                                                                       
  950 00000000 0000005D 
                       LPTIM1_IRQn
                               EQU              93          ; LP TIM1 interrupt
                                                                               
                                                                               
                                                                       
  951 00000000 0000005E 
                       CEC_IRQn
                               EQU              94          ; HDMI-CEC global I
                                                            nterrupt           
                                                                               
                                                                       
  952 00000000 0000005F 
                       I2C4_EV_IRQn
                               EQU              95          ; I2C4 Event Interr
                                                            upt                
                                                                               
                                                                       
  953 00000000 00000060 
                       I2C4_ER_IRQn
                               EQU              96          ; I2C4 Error Interr
                                                            upt                
                                                                               
                                                                       
  954 00000000 00000061 
                       SPDIF_RX_IRQn
                               EQU              97          ; SPDIF-RX global I
                                                            nterrupt           
                                                                               
                                                                       
  955 00000000         
  956 00000000         
  957 00000000         ;*******************************************************
                       *************END OF FILE********************************
                       ****************************************
  958 00000000         
  959 00000000                 END
    9 00000000                 AREA             PARAMETER,DATA, READWRITE
   10 00000000 00      g_timerFlag
                               DCB              0
   11 00000001                 EXPORT           g_timerFlag
   12 00000001 00      g_timerCounter
                               DCB              0
   13 00000002                 AREA             TIEMR_PROC, CODE, READONLY
   14 00000000         
   15 00000000         
   16 00000000         ;/******************************************************
                       ********************************************************
                       
   17 00000000         ; * Function Name   : bsp_TimerInit
   18 00000000         ; * Description     : Configures LED on GPIO
   19 00000000         ; * Input Variable  : None
   20 00000000         ; * Return Variable : None
   21 00000000         ; * Author          : Bryant
   22 00000000         ; * Create Date     : Mar-27-2016
   23 00000000         ; * Call            : Outside



ARM Macro Assembler    Page 90 


   24 00000000         ;*******************************************************
                       ********************************************************
                       */
   25 00000000         bsp_TimerInit
                               PROC
   26 00000000                 EXPORT           bsp_TimerInit
   27 00000000 B500            PUSH             {LR}
   28 00000002         
   29 00000002 4824            LDR              R0,=g_timerCounter
   30 00000004 F04F 0100       MOV              R1,#0
   31 00000008 6001            STR              R1,[R0]
   32 0000000A         
   33 0000000A 4823            LDR              R0,=g_timerFlag
   34 0000000C F04F 0100       MOV              R1,#0
   35 00000010 6001            STR              R1,[R0]
   36 00000012         
   37 00000012 4822            LDR              R0,=RCC_APB1ENR 
                                                            ; Enable TIM3 clock
                                                            
   38 00000014 6801            LDR              R1,[R0]
   39 00000016 F041 0102       ORR              R1,R1,#0x02
   40 0000001A 6001            STR              R1,[R0]
   41 0000001C         
   42 0000001C F04F 001D       LDR              R0,=TIM3_IRQn ; Enable TIM3 int
                                                            errupt
   43 00000020 491F            LDR              R1,=NVIC_ISER0
   44 00000022 680A            LDR              R2,[R1]
   45 00000024 F04F 0301       MOV              R3,#1
   46 00000028 FA03 F300       LSL              R3,R3,R0
   47 0000002C EA42 0203       ORR              R2,R2,R3
   48 00000030 600A            STR              R2,[R1]
   49 00000032         
   50 00000032 481C            LDR              R0,=TIM3_ARR ; Set the Auto-rel
                                                            oad value 
   51 00000034 F04F 01C7       MOV              R1,#199
   52 00000038 6001            STR              R1,[R0]
   53 0000003A         
   54 0000003A 481B            LDR              R0,=TIM3_PSC ; Set the Prescale
                                                            r value
   55 0000003C F642 212F       MOV              R1,#10799
   56 00000040 6001            STR              R1,[R0]
   57 00000042         
   58 00000042 481A            LDR              R0,=TIM3_EGR ; Generate an upda
                                                            te event to reload 
                                                            the Prescaler value
                                                             immediately
   59 00000044 6801            LDR              R1,[R0]
   60 00000046 F041 0101       ORR              R1,R1,#0x01
   61 0000004A 6001            STR              R1,[R0]
   62 0000004C         
   63 0000004C 4818            LDR              R0,=TIM3_DIER ; Enable the TIM 
                                                            Update interrupt
   64 0000004E 6801            LDR              R1,[R0]
   65 00000050 F041 0101       ORR              R1,R1,#0x01
   66 00000054 6001            STR              R1,[R0]
   67 00000056         
   68 00000056 4817            LDR              R0,=TIM3_CR1 ; Enable TIM3 Peri
                                                            pheral
   69 00000058 6801            LDR              R1,[R0]



ARM Macro Assembler    Page 91 


   70 0000005A F041 0101       ORR              R1,R1,#0x01
   71 0000005E 6001            STR              R1,[R0]
   72 00000060         
   73 00000060 BD00            POP              {PC}
   74 00000062                 ENDP
   75 00000062         
   76 00000062         
   77 00000062         
   78 00000062         
   79 00000062         ;/******************************************************
                       ********************************************************
                       
   80 00000062         ; * Function Name   : TIM3_IRQHandler
   81 00000062         ; * Description     : This function handles TIM3 global 
                       interrupt request.
   82 00000062         ; * Input Variable  : None
   83 00000062         ; * Return Variable : None
   84 00000062         ; * Author          : Bryant
   85 00000062         ; * Create Date     : Mar-27-2016
   86 00000062         ; * Call            : Outside
   87 00000062         ;*******************************************************
                       ********************************************************
                       */                                    
   88 00000062         TIM3_IRQHandler
                               PROC
   89 00000062                 EXPORT           TIM3_IRQHandler
   90 00000062                 IMPORT           bsp_LedToggle
   91 00000062 B500            PUSH             {LR}
   92 00000064         
   93 00000064 4814            LDR              R0,=TIM3_SR ; Clear interrupt f
                                                            lag
   94 00000066 6801            LDR              R1,[R0]
   95 00000068 F04F 0201       MOV              R2,#1
   96 0000006C EA21 0102       BIC              R1,R2
   97 00000070 6001            STR              R1,[R0]
   98 00000072         
   99 00000072 4808            LDR              R0,=g_timerCounter
  100 00000074 6801            LDR              R1,[R0]
  101 00000076 F101 0101       ADD              R1,R1,#1
  102 0000007A 6001            STR              R1,[R0]
  103 0000007C 2932            CMP              R1,#50
  104 0000007E D107            BNE              TimerFlag
  105 00000080 4804            LDR              R0,=g_timerCounter
  106 00000082 F04F 0100       MOV              R1,#0
  107 00000086 6001            STR              R1,[R0]
  108 00000088 4803            LDR              R0,=g_timerFlag
  109 0000008A F04F 0101       MOV              R1,#1
  110 0000008E 6001            STR              R1,[R0]
  111 00000090         TimerFlag
  112 00000090 BD00            POP              {PC}
  113 00000092                 ENDP
  114 00000092         
  115 00000092         
  116 00000092         
  117 00000092 BF00            NOP
  118 00000094                 END
              00000000 
              00000000 
              40023840 



ARM Macro Assembler    Page 92 


              E000E100 
              4000042C 
              40000428 
              40000414 
              4000040C 
              40000400 
              40000410 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M7.fp.sp --fpu=F
Pv4-SP --apcs=interwork --depend=.\objects\bsp_timer.d -o.\objects\bsp_timer.o 
-IE:\Bryant\stm32-assembly\stm32f746\RTE -I"D:\Program Files (x86)\ARM\PACK\Kei
l\STM32F7xx_DFP\2.3.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include" -I"D:\Program 
Files (x86)\ARM\CMSIS\Include" --predefine="__MICROLIB SETA 1" --predefine="__U
VISION_VERSION SETA 515" --predefine="STM32F746xx SETA 1" --list=.\listings\bsp
_timer.lst bsp_timer.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

PARAMETER 00000000

Symbol: PARAMETER
   Definitions
      At line 9 in file bsp_timer.s
   Uses
      None
Comment: PARAMETER unused
g_timerCounter 00000001

Symbol: g_timerCounter
   Definitions
      At line 12 in file bsp_timer.s
   Uses
      At line 29 in file bsp_timer.s
      At line 99 in file bsp_timer.s
      At line 105 in file bsp_timer.s

g_timerFlag 00000000

Symbol: g_timerFlag
   Definitions
      At line 10 in file bsp_timer.s
   Uses
      At line 11 in file bsp_timer.s
      At line 33 in file bsp_timer.s
      At line 108 in file bsp_timer.s

3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

TIEMR_PROC 00000000

Symbol: TIEMR_PROC
   Definitions
      At line 13 in file bsp_timer.s
   Uses
      None
Comment: TIEMR_PROC unused
TIM3_IRQHandler 00000062

Symbol: TIM3_IRQHandler
   Definitions
      At line 88 in file bsp_timer.s
   Uses
      At line 89 in file bsp_timer.s
Comment: TIM3_IRQHandler used once
TimerFlag 00000090

Symbol: TimerFlag
   Definitions
      At line 111 in file bsp_timer.s
   Uses
      At line 104 in file bsp_timer.s
Comment: TimerFlag used once
bsp_TimerInit 00000000

Symbol: bsp_TimerInit
   Definitions
      At line 25 in file bsp_timer.s
   Uses
      At line 26 in file bsp_timer.s
Comment: bsp_TimerInit used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC1_BASE 40012000

Symbol: ADC1_BASE
   Definitions
      At line 585 in file stm32f746_hal.s
   Uses
      None
Comment: ADC1_BASE unused
ADC2_BASE 40012100

Symbol: ADC2_BASE
   Definitions
      At line 586 in file stm32f746_hal.s
   Uses
      None
Comment: ADC2_BASE unused
ADC3_BASE 40012200

Symbol: ADC3_BASE
   Definitions
      At line 587 in file stm32f746_hal.s
   Uses
      None
Comment: ADC3_BASE unused
ADC_BASE 40012300

Symbol: ADC_BASE
   Definitions
      At line 588 in file stm32f746_hal.s
   Uses
      None
Comment: ADC_BASE unused
ADC_IRQn 00000012

Symbol: ADC_IRQn
   Definitions
      At line 876 in file stm32f746_hal.s
   Uses
      None
Comment: ADC_IRQn unused
AHB1PERIPH_BASE 40020000

Symbol: AHB1PERIPH_BASE
   Definitions
      At line 389 in file stm32f746_hal.s
   Uses
      At line 618 in file stm32f746_hal.s
      At line 631 in file stm32f746_hal.s
      At line 644 in file stm32f746_hal.s
      At line 657 in file stm32f746_hal.s
      At line 670 in file stm32f746_hal.s
      At line 683 in file stm32f746_hal.s
      At line 696 in file stm32f746_hal.s
      At line 709 in file stm32f746_hal.s
      At line 723 in file stm32f746_hal.s
      At line 736 in file stm32f746_hal.s
      At line 749 in file stm32f746_hal.s
      At line 763 in file stm32f746_hal.s
      At line 767 in file stm32f746_hal.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 797 in file stm32f746_hal.s
      At line 808 in file stm32f746_hal.s
      At line 819 in file stm32f746_hal.s
      At line 830 in file stm32f746_hal.s
      At line 837 in file stm32f746_hal.s

AHB2PERIPH_BASE 50000000

Symbol: AHB2PERIPH_BASE
   Definitions
      At line 390 in file stm32f746_hal.s
   Uses
      At line 840 in file stm32f746_hal.s
      At line 841 in file stm32f746_hal.s

APB1PERIPH_BASE 40000000

Symbol: APB1PERIPH_BASE
   Definitions
      At line 387 in file stm32f746_hal.s
   Uses
      At line 395 in file stm32f746_hal.s
      At line 417 in file stm32f746_hal.s
      At line 439 in file stm32f746_hal.s
      At line 461 in file stm32f746_hal.s
      At line 483 in file stm32f746_hal.s
      At line 486 in file stm32f746_hal.s
      At line 489 in file stm32f746_hal.s
      At line 492 in file stm32f746_hal.s
      At line 495 in file stm32f746_hal.s
      At line 498 in file stm32f746_hal.s
      At line 499 in file stm32f746_hal.s
      At line 500 in file stm32f746_hal.s
      At line 501 in file stm32f746_hal.s
      At line 502 in file stm32f746_hal.s
      At line 503 in file stm32f746_hal.s
      At line 504 in file stm32f746_hal.s
      At line 505 in file stm32f746_hal.s
      At line 506 in file stm32f746_hal.s
      At line 507 in file stm32f746_hal.s
      At line 508 in file stm32f746_hal.s
      At line 509 in file stm32f746_hal.s
      At line 510 in file stm32f746_hal.s
      At line 511 in file stm32f746_hal.s
      At line 512 in file stm32f746_hal.s
      At line 513 in file stm32f746_hal.s
      At line 514 in file stm32f746_hal.s
      At line 515 in file stm32f746_hal.s
      At line 517 in file stm32f746_hal.s
      At line 523 in file stm32f746_hal.s
      At line 524 in file stm32f746_hal.s
      At line 525 in file stm32f746_hal.s

APB2PERIPH_BASE 40010000

Symbol: APB2PERIPH_BASE
   Definitions
      At line 388 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 530 in file stm32f746_hal.s
      At line 557 in file stm32f746_hal.s
      At line 583 in file stm32f746_hal.s
      At line 584 in file stm32f746_hal.s
      At line 585 in file stm32f746_hal.s
      At line 586 in file stm32f746_hal.s
      At line 587 in file stm32f746_hal.s
      At line 588 in file stm32f746_hal.s
      At line 589 in file stm32f746_hal.s
      At line 590 in file stm32f746_hal.s
      At line 591 in file stm32f746_hal.s
      At line 592 in file stm32f746_hal.s
      At line 593 in file stm32f746_hal.s
      At line 595 in file stm32f746_hal.s
      At line 596 in file stm32f746_hal.s
      At line 597 in file stm32f746_hal.s
      At line 598 in file stm32f746_hal.s
      At line 599 in file stm32f746_hal.s
      At line 602 in file stm32f746_hal.s
      At line 603 in file stm32f746_hal.s
      At line 610 in file stm32f746_hal.s

BKPSRAM_BASE 40024000

Symbol: BKPSRAM_BASE
   Definitions
      At line 18 in file stm32f746_hal.s
   Uses
      None
Comment: BKPSRAM_BASE unused
CAN1_BASE 40006400

Symbol: CAN1_BASE
   Definitions
      At line 513 in file stm32f746_hal.s
   Uses
      None
Comment: CAN1_BASE unused
CAN1_RX0_IRQn 00000014

Symbol: CAN1_RX0_IRQn
   Definitions
      At line 878 in file stm32f746_hal.s
   Uses
      None
Comment: CAN1_RX0_IRQn unused
CAN1_RX1_IRQn 00000015

Symbol: CAN1_RX1_IRQn
   Definitions
      At line 879 in file stm32f746_hal.s
   Uses
      None
Comment: CAN1_RX1_IRQn unused
CAN1_SCE_IRQn 00000016

Symbol: CAN1_SCE_IRQn
   Definitions
      At line 880 in file stm32f746_hal.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CAN1_SCE_IRQn unused
CAN1_TX_IRQn 00000013

Symbol: CAN1_TX_IRQn
   Definitions
      At line 877 in file stm32f746_hal.s
   Uses
      None
Comment: CAN1_TX_IRQn unused
CAN2_BASE 40006800

Symbol: CAN2_BASE
   Definitions
      At line 514 in file stm32f746_hal.s
   Uses
      None
Comment: CAN2_BASE unused
CAN2_RX0_IRQn 00000040

Symbol: CAN2_RX0_IRQn
   Definitions
      At line 922 in file stm32f746_hal.s
   Uses
      None
Comment: CAN2_RX0_IRQn unused
CAN2_RX1_IRQn 00000041

Symbol: CAN2_RX1_IRQn
   Definitions
      At line 923 in file stm32f746_hal.s
   Uses
      None
Comment: CAN2_RX1_IRQn unused
CAN2_SCE_IRQn 00000042

Symbol: CAN2_SCE_IRQn
   Definitions
      At line 924 in file stm32f746_hal.s
   Uses
      None
Comment: CAN2_SCE_IRQn unused
CAN2_TX_IRQn 0000003F

Symbol: CAN2_TX_IRQn
   Definitions
      At line 921 in file stm32f746_hal.s
   Uses
      None
Comment: CAN2_TX_IRQn unused
CEC_BASE 40006C00

Symbol: CEC_BASE
   Definitions
      At line 515 in file stm32f746_hal.s
   Uses
      None
Comment: CEC_BASE unused



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

CEC_IRQn 0000005E

Symbol: CEC_IRQn
   Definitions
      At line 951 in file stm32f746_hal.s
   Uses
      None
Comment: CEC_IRQn unused
CRC_BASE 40023000

Symbol: CRC_BASE
   Definitions
      At line 763 in file stm32f746_hal.s
   Uses
      None
Comment: CRC_BASE unused
CoreDebug_BASE E000EDF0

Symbol: CoreDebug_BASE
   Definitions
      At line 32 in file stm32f746_hal.s
   Uses
      None
Comment: CoreDebug_BASE unused
DAC_BASE 40007400

Symbol: DAC_BASE
   Definitions
      At line 523 in file stm32f746_hal.s
   Uses
      None
Comment: DAC_BASE unused
DBGMCU_BASE E0042000

Symbol: DBGMCU_BASE
   Definitions
      At line 850 in file stm32f746_hal.s
   Uses
      None
Comment: DBGMCU_BASE unused
DCMI_BASE 50050000

Symbol: DCMI_BASE
   Definitions
      At line 840 in file stm32f746_hal.s
   Uses
      None
Comment: DCMI_BASE unused
DCMI_IRQn 0000004E

Symbol: DCMI_IRQn
   Definitions
      At line 936 in file stm32f746_hal.s
   Uses
      None
Comment: DCMI_IRQn unused
DMA1_BASE 40026000

Symbol: DMA1_BASE



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 808 in file stm32f746_hal.s
   Uses
      At line 809 in file stm32f746_hal.s
      At line 810 in file stm32f746_hal.s
      At line 811 in file stm32f746_hal.s
      At line 812 in file stm32f746_hal.s
      At line 813 in file stm32f746_hal.s
      At line 814 in file stm32f746_hal.s
      At line 815 in file stm32f746_hal.s
      At line 816 in file stm32f746_hal.s

DMA1_Stream0_BASE 40026010

Symbol: DMA1_Stream0_BASE
   Definitions
      At line 809 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream0_BASE unused
DMA1_Stream0_IRQn 0000000B

Symbol: DMA1_Stream0_IRQn
   Definitions
      At line 869 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream0_IRQn unused
DMA1_Stream1_BASE 40026028

Symbol: DMA1_Stream1_BASE
   Definitions
      At line 810 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream1_BASE unused
DMA1_Stream1_IRQn 0000000C

Symbol: DMA1_Stream1_IRQn
   Definitions
      At line 870 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream1_IRQn unused
DMA1_Stream2_BASE 40026040

Symbol: DMA1_Stream2_BASE
   Definitions
      At line 811 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream2_BASE unused
DMA1_Stream2_IRQn 0000000D

Symbol: DMA1_Stream2_IRQn
   Definitions
      At line 871 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Comment: DMA1_Stream2_IRQn unused
DMA1_Stream3_BASE 40026058

Symbol: DMA1_Stream3_BASE
   Definitions
      At line 812 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream3_BASE unused
DMA1_Stream3_IRQn 0000000E

Symbol: DMA1_Stream3_IRQn
   Definitions
      At line 872 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream3_IRQn unused
DMA1_Stream4_BASE 40026070

Symbol: DMA1_Stream4_BASE
   Definitions
      At line 813 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream4_BASE unused
DMA1_Stream4_IRQn 0000000F

Symbol: DMA1_Stream4_IRQn
   Definitions
      At line 873 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream4_IRQn unused
DMA1_Stream5_BASE 40026088

Symbol: DMA1_Stream5_BASE
   Definitions
      At line 814 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream5_BASE unused
DMA1_Stream5_IRQn 00000010

Symbol: DMA1_Stream5_IRQn
   Definitions
      At line 874 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream5_IRQn unused
DMA1_Stream6_BASE 400260A0

Symbol: DMA1_Stream6_BASE
   Definitions
      At line 815 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream6_BASE unused
DMA1_Stream6_IRQn 00000011




ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

Symbol: DMA1_Stream6_IRQn
   Definitions
      At line 875 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream6_IRQn unused
DMA1_Stream7_BASE 400260B8

Symbol: DMA1_Stream7_BASE
   Definitions
      At line 816 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream7_BASE unused
DMA1_Stream7_IRQn 0000002F

Symbol: DMA1_Stream7_IRQn
   Definitions
      At line 905 in file stm32f746_hal.s
   Uses
      None
Comment: DMA1_Stream7_IRQn unused
DMA2D_BASE 4002B000

Symbol: DMA2D_BASE
   Definitions
      At line 837 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2D_BASE unused
DMA2D_IRQn 0000005A

Symbol: DMA2D_IRQn
   Definitions
      At line 947 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2D_IRQn unused
DMA2_BASE 40026400

Symbol: DMA2_BASE
   Definitions
      At line 819 in file stm32f746_hal.s
   Uses
      At line 820 in file stm32f746_hal.s
      At line 821 in file stm32f746_hal.s
      At line 822 in file stm32f746_hal.s
      At line 823 in file stm32f746_hal.s
      At line 824 in file stm32f746_hal.s
      At line 825 in file stm32f746_hal.s
      At line 826 in file stm32f746_hal.s
      At line 827 in file stm32f746_hal.s

DMA2_Stream0_BASE 40026410

Symbol: DMA2_Stream0_BASE
   Definitions
      At line 820 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

      None
Comment: DMA2_Stream0_BASE unused
DMA2_Stream0_IRQn 00000038

Symbol: DMA2_Stream0_IRQn
   Definitions
      At line 914 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream0_IRQn unused
DMA2_Stream1_BASE 40026428

Symbol: DMA2_Stream1_BASE
   Definitions
      At line 821 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream1_BASE unused
DMA2_Stream1_IRQn 00000039

Symbol: DMA2_Stream1_IRQn
   Definitions
      At line 915 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream1_IRQn unused
DMA2_Stream2_BASE 40026440

Symbol: DMA2_Stream2_BASE
   Definitions
      At line 822 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream2_BASE unused
DMA2_Stream2_IRQn 0000003A

Symbol: DMA2_Stream2_IRQn
   Definitions
      At line 916 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream2_IRQn unused
DMA2_Stream3_BASE 40026458

Symbol: DMA2_Stream3_BASE
   Definitions
      At line 823 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream3_BASE unused
DMA2_Stream3_IRQn 0000003B

Symbol: DMA2_Stream3_IRQn
   Definitions
      At line 917 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream3_IRQn unused
DMA2_Stream4_BASE 40026470



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols


Symbol: DMA2_Stream4_BASE
   Definitions
      At line 824 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream4_BASE unused
DMA2_Stream4_IRQn 0000003C

Symbol: DMA2_Stream4_IRQn
   Definitions
      At line 918 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream4_IRQn unused
DMA2_Stream5_BASE 40026488

Symbol: DMA2_Stream5_BASE
   Definitions
      At line 825 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream5_BASE unused
DMA2_Stream5_IRQn 00000044

Symbol: DMA2_Stream5_IRQn
   Definitions
      At line 926 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream5_IRQn unused
DMA2_Stream6_BASE 400264A0

Symbol: DMA2_Stream6_BASE
   Definitions
      At line 826 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream6_BASE unused
DMA2_Stream6_IRQn 00000045

Symbol: DMA2_Stream6_IRQn
   Definitions
      At line 927 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream6_IRQn unused
DMA2_Stream7_BASE 400264B8

Symbol: DMA2_Stream7_BASE
   Definitions
      At line 827 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream7_BASE unused
DMA2_Stream7_IRQn 00000046

Symbol: DMA2_Stream7_IRQn
   Definitions



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      At line 928 in file stm32f746_hal.s
   Uses
      None
Comment: DMA2_Stream7_IRQn unused
DWT_BASE E0001000

Symbol: DWT_BASE
   Definitions
      At line 30 in file stm32f746_hal.s
   Uses
      None
Comment: DWT_BASE unused
ETH_BASE 40028000

Symbol: ETH_BASE
   Definitions
      At line 830 in file stm32f746_hal.s
   Uses
      At line 831 in file stm32f746_hal.s
      At line 832 in file stm32f746_hal.s
      At line 833 in file stm32f746_hal.s
      At line 834 in file stm32f746_hal.s

ETH_DMA_BASE 40029000

Symbol: ETH_DMA_BASE
   Definitions
      At line 834 in file stm32f746_hal.s
   Uses
      None
Comment: ETH_DMA_BASE unused
ETH_IRQn 0000003D

Symbol: ETH_IRQn
   Definitions
      At line 919 in file stm32f746_hal.s
   Uses
      None
Comment: ETH_IRQn unused
ETH_MAC_BASE 40028000

Symbol: ETH_MAC_BASE
   Definitions
      At line 831 in file stm32f746_hal.s
   Uses
      None
Comment: ETH_MAC_BASE unused
ETH_MMC_BASE 40028100

Symbol: ETH_MMC_BASE
   Definitions
      At line 832 in file stm32f746_hal.s
   Uses
      None
Comment: ETH_MMC_BASE unused
ETH_PTP_BASE 40028700

Symbol: ETH_PTP_BASE
   Definitions



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

      At line 833 in file stm32f746_hal.s
   Uses
      None
Comment: ETH_PTP_BASE unused
ETH_WKUP_IRQn 0000003E

Symbol: ETH_WKUP_IRQn
   Definitions
      At line 920 in file stm32f746_hal.s
   Uses
      None
Comment: ETH_WKUP_IRQn unused
EXTI0_IRQn 00000006

Symbol: EXTI0_IRQn
   Definitions
      At line 864 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI0_IRQn unused
EXTI15_10_IRQn 00000028

Symbol: EXTI15_10_IRQn
   Definitions
      At line 898 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI15_10_IRQn unused
EXTI1_IRQn 00000007

Symbol: EXTI1_IRQn
   Definitions
      At line 865 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI1_IRQn unused
EXTI2_IRQn 00000008

Symbol: EXTI2_IRQn
   Definitions
      At line 866 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI2_IRQn unused
EXTI3_IRQn 00000009

Symbol: EXTI3_IRQn
   Definitions
      At line 867 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI3_IRQn unused
EXTI4_IRQn 0000000A

Symbol: EXTI4_IRQn
   Definitions
      At line 868 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

Comment: EXTI4_IRQn unused
EXTI9_5_IRQn 00000017

Symbol: EXTI9_5_IRQn
   Definitions
      At line 881 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI9_5_IRQn unused
EXTI_BASE 40013C00

Symbol: EXTI_BASE
   Definitions
      At line 593 in file stm32f746_hal.s
   Uses
      None
Comment: EXTI_BASE unused
FLASHAXI_BASE 08000000

Symbol: FLASHAXI_BASE
   Definitions
      At line 13 in file stm32f746_hal.s
   Uses
      At line 25 in file stm32f746_hal.s
Comment: FLASHAXI_BASE used once
FLASHITCM_BASE 00200000

Symbol: FLASHITCM_BASE
   Definitions
      At line 12 in file stm32f746_hal.s
   Uses
      None
Comment: FLASHITCM_BASE unused
FLASH_ACR 40023C00

Symbol: FLASH_ACR
   Definitions
      At line 798 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_ACR unused
FLASH_BASE 08000000

Symbol: FLASH_BASE
   Definitions
      At line 25 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_BASE unused
FLASH_CR 40023C10

Symbol: FLASH_CR
   Definitions
      At line 802 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_CR unused
FLASH_END 080FFFFF




ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Symbol: FLASH_END
   Definitions
      At line 22 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_END unused
FLASH_IRQn 00000004

Symbol: FLASH_IRQn
   Definitions
      At line 862 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_IRQn unused
FLASH_KEYR 40023C04

Symbol: FLASH_KEYR
   Definitions
      At line 799 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_KEYR unused
FLASH_OPTCR 40023C14

Symbol: FLASH_OPTCR
   Definitions
      At line 803 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_OPTCR unused
FLASH_OPTCR1 40023C18

Symbol: FLASH_OPTCR1
   Definitions
      At line 804 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_OPTCR1 unused
FLASH_OPTKEYR 40023C08

Symbol: FLASH_OPTKEYR
   Definitions
      At line 800 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_OPTKEYR unused
FLASH_R_BASE 40023C00

Symbol: FLASH_R_BASE
   Definitions
      At line 797 in file stm32f746_hal.s
   Uses
      At line 798 in file stm32f746_hal.s
      At line 799 in file stm32f746_hal.s
      At line 800 in file stm32f746_hal.s
      At line 801 in file stm32f746_hal.s
      At line 802 in file stm32f746_hal.s
      At line 803 in file stm32f746_hal.s
      At line 804 in file stm32f746_hal.s



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols


FLASH_SR 40023C0C

Symbol: FLASH_SR
   Definitions
      At line 801 in file stm32f746_hal.s
   Uses
      None
Comment: FLASH_SR unused
FMC_Bank1E_R_BASE A0000104

Symbol: FMC_Bank1E_R_BASE
   Definitions
      At line 845 in file stm32f746_hal.s
   Uses
      None
Comment: FMC_Bank1E_R_BASE unused
FMC_Bank1_R_BASE A0000000

Symbol: FMC_Bank1_R_BASE
   Definitions
      At line 844 in file stm32f746_hal.s
   Uses
      None
Comment: FMC_Bank1_R_BASE unused
FMC_Bank3_R_BASE A0000080

Symbol: FMC_Bank3_R_BASE
   Definitions
      At line 846 in file stm32f746_hal.s
   Uses
      None
Comment: FMC_Bank3_R_BASE unused
FMC_Bank5_6_R_BASE A0000140

Symbol: FMC_Bank5_6_R_BASE
   Definitions
      At line 847 in file stm32f746_hal.s
   Uses
      None
Comment: FMC_Bank5_6_R_BASE unused
FMC_IRQn 00000030

Symbol: FMC_IRQn
   Definitions
      At line 906 in file stm32f746_hal.s
   Uses
      None
Comment: FMC_IRQn unused
FMC_R_BASE A0000000

Symbol: FMC_R_BASE
   Definitions
      At line 20 in file stm32f746_hal.s
   Uses
      At line 844 in file stm32f746_hal.s
      At line 845 in file stm32f746_hal.s
      At line 846 in file stm32f746_hal.s
      At line 847 in file stm32f746_hal.s



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols


FPU_IRQn 00000051

Symbol: FPU_IRQn
   Definitions
      At line 938 in file stm32f746_hal.s
   Uses
      None
Comment: FPU_IRQn unused
GPIOA_AFRH 40020024

Symbol: GPIOA_AFRH
   Definitions
      At line 628 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_AFRH unused
GPIOA_AFRL 40020020

Symbol: GPIOA_AFRL
   Definitions
      At line 627 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_AFRL unused
GPIOA_BASE 40020000

Symbol: GPIOA_BASE
   Definitions
      At line 618 in file stm32f746_hal.s
   Uses
      At line 619 in file stm32f746_hal.s
      At line 620 in file stm32f746_hal.s
      At line 621 in file stm32f746_hal.s
      At line 622 in file stm32f746_hal.s
      At line 623 in file stm32f746_hal.s
      At line 624 in file stm32f746_hal.s
      At line 625 in file stm32f746_hal.s
      At line 626 in file stm32f746_hal.s
      At line 627 in file stm32f746_hal.s
      At line 628 in file stm32f746_hal.s

GPIOA_BSRR 40020018

Symbol: GPIOA_BSRR
   Definitions
      At line 625 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_BSRR unused
GPIOA_IDR 40020010

Symbol: GPIOA_IDR
   Definitions
      At line 623 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_IDR unused
GPIOA_LCKR 4002001C



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOA_LCKR
   Definitions
      At line 626 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_LCKR unused
GPIOA_MODER 40020000

Symbol: GPIOA_MODER
   Definitions
      At line 619 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_MODER unused
GPIOA_ODR 40020014

Symbol: GPIOA_ODR
   Definitions
      At line 624 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_ODR unused
GPIOA_OSPEEDR 40020008

Symbol: GPIOA_OSPEEDR
   Definitions
      At line 621 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_OSPEEDR unused
GPIOA_OTYPER 40020004

Symbol: GPIOA_OTYPER
   Definitions
      At line 620 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_OTYPER unused
GPIOA_PUPDR 4002000C

Symbol: GPIOA_PUPDR
   Definitions
      At line 622 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOA_PUPDR unused
GPIOB_AFRH 40020424

Symbol: GPIOB_AFRH
   Definitions
      At line 641 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_AFRH unused
GPIOB_AFRL 40020420

Symbol: GPIOB_AFRL
   Definitions



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

      At line 640 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_AFRL unused
GPIOB_BASE 40020400

Symbol: GPIOB_BASE
   Definitions
      At line 631 in file stm32f746_hal.s
   Uses
      At line 632 in file stm32f746_hal.s
      At line 633 in file stm32f746_hal.s
      At line 634 in file stm32f746_hal.s
      At line 635 in file stm32f746_hal.s
      At line 636 in file stm32f746_hal.s
      At line 637 in file stm32f746_hal.s
      At line 638 in file stm32f746_hal.s
      At line 639 in file stm32f746_hal.s
      At line 640 in file stm32f746_hal.s
      At line 641 in file stm32f746_hal.s

GPIOB_BSRR 40020418

Symbol: GPIOB_BSRR
   Definitions
      At line 638 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_BSRR unused
GPIOB_IDR 40020410

Symbol: GPIOB_IDR
   Definitions
      At line 636 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_IDR unused
GPIOB_LCKR 4002041C

Symbol: GPIOB_LCKR
   Definitions
      At line 639 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_LCKR unused
GPIOB_MODER 40020400

Symbol: GPIOB_MODER
   Definitions
      At line 632 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_MODER unused
GPIOB_ODR 40020414

Symbol: GPIOB_ODR
   Definitions
      At line 637 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOB_ODR unused
GPIOB_OSPEEDR 40020408

Symbol: GPIOB_OSPEEDR
   Definitions
      At line 634 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_OSPEEDR unused
GPIOB_OTYPER 40020404

Symbol: GPIOB_OTYPER
   Definitions
      At line 633 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_OTYPER unused
GPIOB_PUPDR 4002040C

Symbol: GPIOB_PUPDR
   Definitions
      At line 635 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOB_PUPDR unused
GPIOC_AFRH 40020824

Symbol: GPIOC_AFRH
   Definitions
      At line 654 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_AFRH unused
GPIOC_AFRL 40020820

Symbol: GPIOC_AFRL
   Definitions
      At line 653 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_AFRL unused
GPIOC_BASE 40020800

Symbol: GPIOC_BASE
   Definitions
      At line 644 in file stm32f746_hal.s
   Uses
      At line 645 in file stm32f746_hal.s
      At line 646 in file stm32f746_hal.s
      At line 647 in file stm32f746_hal.s
      At line 648 in file stm32f746_hal.s
      At line 649 in file stm32f746_hal.s
      At line 650 in file stm32f746_hal.s
      At line 651 in file stm32f746_hal.s
      At line 652 in file stm32f746_hal.s
      At line 653 in file stm32f746_hal.s
      At line 654 in file stm32f746_hal.s




ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

GPIOC_BSRR 40020818

Symbol: GPIOC_BSRR
   Definitions
      At line 651 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_BSRR unused
GPIOC_IDR 40020810

Symbol: GPIOC_IDR
   Definitions
      At line 649 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_IDR unused
GPIOC_LCKR 4002081C

Symbol: GPIOC_LCKR
   Definitions
      At line 652 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_LCKR unused
GPIOC_MODER 40020800

Symbol: GPIOC_MODER
   Definitions
      At line 645 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_MODER unused
GPIOC_ODR 40020814

Symbol: GPIOC_ODR
   Definitions
      At line 650 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_ODR unused
GPIOC_OSPEEDR 40020808

Symbol: GPIOC_OSPEEDR
   Definitions
      At line 647 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_OSPEEDR unused
GPIOC_OTYPER 40020804

Symbol: GPIOC_OTYPER
   Definitions
      At line 646 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_OTYPER unused
GPIOC_PUPDR 4002080C

Symbol: GPIOC_PUPDR



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 648 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOC_PUPDR unused
GPIOD_AFRH 40020C24

Symbol: GPIOD_AFRH
   Definitions
      At line 667 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_AFRH unused
GPIOD_AFRL 40020C20

Symbol: GPIOD_AFRL
   Definitions
      At line 666 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_AFRL unused
GPIOD_BASE 40020C00

Symbol: GPIOD_BASE
   Definitions
      At line 657 in file stm32f746_hal.s
   Uses
      At line 658 in file stm32f746_hal.s
      At line 659 in file stm32f746_hal.s
      At line 660 in file stm32f746_hal.s
      At line 661 in file stm32f746_hal.s
      At line 662 in file stm32f746_hal.s
      At line 663 in file stm32f746_hal.s
      At line 664 in file stm32f746_hal.s
      At line 665 in file stm32f746_hal.s
      At line 666 in file stm32f746_hal.s
      At line 667 in file stm32f746_hal.s

GPIOD_BSRR 40020C18

Symbol: GPIOD_BSRR
   Definitions
      At line 664 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_BSRR unused
GPIOD_IDR 40020C10

Symbol: GPIOD_IDR
   Definitions
      At line 662 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_IDR unused
GPIOD_LCKR 40020C1C

Symbol: GPIOD_LCKR
   Definitions
      At line 665 in file stm32f746_hal.s



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIOD_LCKR unused
GPIOD_MODER 40020C00

Symbol: GPIOD_MODER
   Definitions
      At line 658 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_MODER unused
GPIOD_ODR 40020C14

Symbol: GPIOD_ODR
   Definitions
      At line 663 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_ODR unused
GPIOD_OSPEEDR 40020C08

Symbol: GPIOD_OSPEEDR
   Definitions
      At line 660 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_OSPEEDR unused
GPIOD_OTYPER 40020C04

Symbol: GPIOD_OTYPER
   Definitions
      At line 659 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_OTYPER unused
GPIOD_PUPDR 40020C0C

Symbol: GPIOD_PUPDR
   Definitions
      At line 661 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOD_PUPDR unused
GPIOE_AFRH 40021024

Symbol: GPIOE_AFRH
   Definitions
      At line 680 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_AFRH unused
GPIOE_AFRL 40021020

Symbol: GPIOE_AFRL
   Definitions
      At line 679 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_AFRL unused



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

GPIOE_BASE 40021000

Symbol: GPIOE_BASE
   Definitions
      At line 670 in file stm32f746_hal.s
   Uses
      At line 671 in file stm32f746_hal.s
      At line 672 in file stm32f746_hal.s
      At line 673 in file stm32f746_hal.s
      At line 674 in file stm32f746_hal.s
      At line 675 in file stm32f746_hal.s
      At line 676 in file stm32f746_hal.s
      At line 677 in file stm32f746_hal.s
      At line 678 in file stm32f746_hal.s
      At line 679 in file stm32f746_hal.s
      At line 680 in file stm32f746_hal.s

GPIOE_BSRR 40021018

Symbol: GPIOE_BSRR
   Definitions
      At line 677 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_BSRR unused
GPIOE_IDR 40021010

Symbol: GPIOE_IDR
   Definitions
      At line 675 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_IDR unused
GPIOE_LCKR 4002101C

Symbol: GPIOE_LCKR
   Definitions
      At line 678 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_LCKR unused
GPIOE_MODER 40021000

Symbol: GPIOE_MODER
   Definitions
      At line 671 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_MODER unused
GPIOE_ODR 40021014

Symbol: GPIOE_ODR
   Definitions
      At line 676 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_ODR unused
GPIOE_OSPEEDR 40021008




ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOE_OSPEEDR
   Definitions
      At line 673 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_OSPEEDR unused
GPIOE_OTYPER 40021004

Symbol: GPIOE_OTYPER
   Definitions
      At line 672 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_OTYPER unused
GPIOE_PUPDR 4002100C

Symbol: GPIOE_PUPDR
   Definitions
      At line 674 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOE_PUPDR unused
GPIOF_AFRH 40021424

Symbol: GPIOF_AFRH
   Definitions
      At line 693 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_AFRH unused
GPIOF_AFRL 40021420

Symbol: GPIOF_AFRL
   Definitions
      At line 692 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_AFRL unused
GPIOF_BASE 40021400

Symbol: GPIOF_BASE
   Definitions
      At line 683 in file stm32f746_hal.s
   Uses
      At line 684 in file stm32f746_hal.s
      At line 685 in file stm32f746_hal.s
      At line 686 in file stm32f746_hal.s
      At line 687 in file stm32f746_hal.s
      At line 688 in file stm32f746_hal.s
      At line 689 in file stm32f746_hal.s
      At line 690 in file stm32f746_hal.s
      At line 691 in file stm32f746_hal.s
      At line 692 in file stm32f746_hal.s
      At line 693 in file stm32f746_hal.s

GPIOF_BSRR 40021418

Symbol: GPIOF_BSRR
   Definitions



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

      At line 690 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_BSRR unused
GPIOF_IDR 40021410

Symbol: GPIOF_IDR
   Definitions
      At line 688 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_IDR unused
GPIOF_LCKR 4002141C

Symbol: GPIOF_LCKR
   Definitions
      At line 691 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_LCKR unused
GPIOF_MODER 40021400

Symbol: GPIOF_MODER
   Definitions
      At line 684 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_MODER unused
GPIOF_ODR 40021414

Symbol: GPIOF_ODR
   Definitions
      At line 689 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_ODR unused
GPIOF_OSPEEDR 40021408

Symbol: GPIOF_OSPEEDR
   Definitions
      At line 686 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_OSPEEDR unused
GPIOF_OTYPER 40021404

Symbol: GPIOF_OTYPER
   Definitions
      At line 685 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOF_OTYPER unused
GPIOF_PUPDR 4002140C

Symbol: GPIOF_PUPDR
   Definitions
      At line 687 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

Comment: GPIOF_PUPDR unused
GPIOG_AFRH 40021824

Symbol: GPIOG_AFRH
   Definitions
      At line 706 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_AFRH unused
GPIOG_AFRL 40021820

Symbol: GPIOG_AFRL
   Definitions
      At line 705 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_AFRL unused
GPIOG_BASE 40021800

Symbol: GPIOG_BASE
   Definitions
      At line 696 in file stm32f746_hal.s
   Uses
      At line 697 in file stm32f746_hal.s
      At line 698 in file stm32f746_hal.s
      At line 699 in file stm32f746_hal.s
      At line 700 in file stm32f746_hal.s
      At line 701 in file stm32f746_hal.s
      At line 702 in file stm32f746_hal.s
      At line 703 in file stm32f746_hal.s
      At line 704 in file stm32f746_hal.s
      At line 705 in file stm32f746_hal.s
      At line 706 in file stm32f746_hal.s

GPIOG_BSRR 40021818

Symbol: GPIOG_BSRR
   Definitions
      At line 703 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_BSRR unused
GPIOG_IDR 40021810

Symbol: GPIOG_IDR
   Definitions
      At line 701 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_IDR unused
GPIOG_LCKR 4002181C

Symbol: GPIOG_LCKR
   Definitions
      At line 704 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_LCKR unused
GPIOG_MODER 40021800



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOG_MODER
   Definitions
      At line 697 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_MODER unused
GPIOG_ODR 40021814

Symbol: GPIOG_ODR
   Definitions
      At line 702 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_ODR unused
GPIOG_OSPEEDR 40021808

Symbol: GPIOG_OSPEEDR
   Definitions
      At line 699 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_OSPEEDR unused
GPIOG_OTYPER 40021804

Symbol: GPIOG_OTYPER
   Definitions
      At line 698 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_OTYPER unused
GPIOG_PUPDR 4002180C

Symbol: GPIOG_PUPDR
   Definitions
      At line 700 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOG_PUPDR unused
GPIOH_AFRH 40021C24

Symbol: GPIOH_AFRH
   Definitions
      At line 719 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_AFRH unused
GPIOH_AFRL 40021C20

Symbol: GPIOH_AFRL
   Definitions
      At line 718 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_AFRL unused
GPIOH_BASE 40021C00

Symbol: GPIOH_BASE
   Definitions



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

      At line 709 in file stm32f746_hal.s
   Uses
      At line 710 in file stm32f746_hal.s
      At line 711 in file stm32f746_hal.s
      At line 712 in file stm32f746_hal.s
      At line 713 in file stm32f746_hal.s
      At line 714 in file stm32f746_hal.s
      At line 715 in file stm32f746_hal.s
      At line 716 in file stm32f746_hal.s
      At line 717 in file stm32f746_hal.s
      At line 718 in file stm32f746_hal.s
      At line 719 in file stm32f746_hal.s

GPIOH_BSRR 40021C18

Symbol: GPIOH_BSRR
   Definitions
      At line 716 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_BSRR unused
GPIOH_IDR 40021C10

Symbol: GPIOH_IDR
   Definitions
      At line 714 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_IDR unused
GPIOH_LCKR 40021C1C

Symbol: GPIOH_LCKR
   Definitions
      At line 717 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_LCKR unused
GPIOH_MODER 40021C00

Symbol: GPIOH_MODER
   Definitions
      At line 710 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_MODER unused
GPIOH_ODR 40021C14

Symbol: GPIOH_ODR
   Definitions
      At line 715 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_ODR unused
GPIOH_OSPEEDR 40021C08

Symbol: GPIOH_OSPEEDR
   Definitions
      At line 712 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOH_OSPEEDR unused
GPIOH_OTYPER 40021C04

Symbol: GPIOH_OTYPER
   Definitions
      At line 711 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_OTYPER unused
GPIOH_PUPDR 40021C0C

Symbol: GPIOH_PUPDR
   Definitions
      At line 713 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOH_PUPDR unused
GPIOI_AFRH 40022024

Symbol: GPIOI_AFRH
   Definitions
      At line 733 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_AFRH unused
GPIOI_AFRL 40022020

Symbol: GPIOI_AFRL
   Definitions
      At line 732 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_AFRL unused
GPIOI_BASE 40022000

Symbol: GPIOI_BASE
   Definitions
      At line 723 in file stm32f746_hal.s
   Uses
      At line 724 in file stm32f746_hal.s
      At line 725 in file stm32f746_hal.s
      At line 726 in file stm32f746_hal.s
      At line 727 in file stm32f746_hal.s
      At line 728 in file stm32f746_hal.s
      At line 729 in file stm32f746_hal.s
      At line 730 in file stm32f746_hal.s
      At line 731 in file stm32f746_hal.s
      At line 732 in file stm32f746_hal.s
      At line 733 in file stm32f746_hal.s

GPIOI_BSRR 40022018

Symbol: GPIOI_BSRR
   Definitions
      At line 730 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_BSRR unused



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

GPIOI_IDR 40022010

Symbol: GPIOI_IDR
   Definitions
      At line 728 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_IDR unused
GPIOI_LCKR 4002201C

Symbol: GPIOI_LCKR
   Definitions
      At line 731 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_LCKR unused
GPIOI_MODER 40022000

Symbol: GPIOI_MODER
   Definitions
      At line 724 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_MODER unused
GPIOI_ODR 40022014

Symbol: GPIOI_ODR
   Definitions
      At line 729 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_ODR unused
GPIOI_OSPEEDR 40022008

Symbol: GPIOI_OSPEEDR
   Definitions
      At line 726 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_OSPEEDR unused
GPIOI_OTYPER 40022004

Symbol: GPIOI_OTYPER
   Definitions
      At line 725 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_OTYPER unused
GPIOI_PUPDR 4002200C

Symbol: GPIOI_PUPDR
   Definitions
      At line 727 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOI_PUPDR unused
GPIOJ_AFRH 40022424

Symbol: GPIOJ_AFRH



ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 746 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_AFRH unused
GPIOJ_AFRL 40022420

Symbol: GPIOJ_AFRL
   Definitions
      At line 745 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_AFRL unused
GPIOJ_BASE 40022400

Symbol: GPIOJ_BASE
   Definitions
      At line 736 in file stm32f746_hal.s
   Uses
      At line 737 in file stm32f746_hal.s
      At line 738 in file stm32f746_hal.s
      At line 739 in file stm32f746_hal.s
      At line 740 in file stm32f746_hal.s
      At line 741 in file stm32f746_hal.s
      At line 742 in file stm32f746_hal.s
      At line 743 in file stm32f746_hal.s
      At line 744 in file stm32f746_hal.s
      At line 745 in file stm32f746_hal.s
      At line 746 in file stm32f746_hal.s

GPIOJ_BSRR 40022418

Symbol: GPIOJ_BSRR
   Definitions
      At line 743 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_BSRR unused
GPIOJ_IDR 40022410

Symbol: GPIOJ_IDR
   Definitions
      At line 741 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_IDR unused
GPIOJ_LCKR 4002241C

Symbol: GPIOJ_LCKR
   Definitions
      At line 744 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_LCKR unused
GPIOJ_MODER 40022400

Symbol: GPIOJ_MODER
   Definitions
      At line 737 in file stm32f746_hal.s



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIOJ_MODER unused
GPIOJ_ODR 40022414

Symbol: GPIOJ_ODR
   Definitions
      At line 742 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_ODR unused
GPIOJ_OSPEEDR 40022408

Symbol: GPIOJ_OSPEEDR
   Definitions
      At line 739 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_OSPEEDR unused
GPIOJ_OTYPER 40022404

Symbol: GPIOJ_OTYPER
   Definitions
      At line 738 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_OTYPER unused
GPIOJ_PUPDR 4002240C

Symbol: GPIOJ_PUPDR
   Definitions
      At line 740 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOJ_PUPDR unused
GPIOK_AFRH 40022824

Symbol: GPIOK_AFRH
   Definitions
      At line 759 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_AFRH unused
GPIOK_AFRL 40022820

Symbol: GPIOK_AFRL
   Definitions
      At line 758 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_AFRL unused
GPIOK_BASE 40022800

Symbol: GPIOK_BASE
   Definitions
      At line 749 in file stm32f746_hal.s
   Uses
      At line 750 in file stm32f746_hal.s
      At line 751 in file stm32f746_hal.s



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

      At line 752 in file stm32f746_hal.s
      At line 753 in file stm32f746_hal.s
      At line 754 in file stm32f746_hal.s
      At line 755 in file stm32f746_hal.s
      At line 756 in file stm32f746_hal.s
      At line 757 in file stm32f746_hal.s
      At line 758 in file stm32f746_hal.s
      At line 759 in file stm32f746_hal.s

GPIOK_BSRR 40022818

Symbol: GPIOK_BSRR
   Definitions
      At line 756 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_BSRR unused
GPIOK_IDR 40022810

Symbol: GPIOK_IDR
   Definitions
      At line 754 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_IDR unused
GPIOK_LCKR 4002281C

Symbol: GPIOK_LCKR
   Definitions
      At line 757 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_LCKR unused
GPIOK_MODER 40022800

Symbol: GPIOK_MODER
   Definitions
      At line 750 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_MODER unused
GPIOK_ODR 40022814

Symbol: GPIOK_ODR
   Definitions
      At line 755 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_ODR unused
GPIOK_OSPEEDR 40022808

Symbol: GPIOK_OSPEEDR
   Definitions
      At line 752 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_OSPEEDR unused
GPIOK_OTYPER 40022804




ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOK_OTYPER
   Definitions
      At line 751 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_OTYPER unused
GPIOK_PUPDR 4002280C

Symbol: GPIOK_PUPDR
   Definitions
      At line 753 in file stm32f746_hal.s
   Uses
      None
Comment: GPIOK_PUPDR unused
I2C1_BASE 40005400

Symbol: I2C1_BASE
   Definitions
      At line 509 in file stm32f746_hal.s
   Uses
      None
Comment: I2C1_BASE unused
I2C1_ER_IRQn 00000020

Symbol: I2C1_ER_IRQn
   Definitions
      At line 890 in file stm32f746_hal.s
   Uses
      None
Comment: I2C1_ER_IRQn unused
I2C1_EV_IRQn 0000001F

Symbol: I2C1_EV_IRQn
   Definitions
      At line 889 in file stm32f746_hal.s
   Uses
      None
Comment: I2C1_EV_IRQn unused
I2C2_BASE 40005800

Symbol: I2C2_BASE
   Definitions
      At line 510 in file stm32f746_hal.s
   Uses
      None
Comment: I2C2_BASE unused
I2C2_ER_IRQn 00000022

Symbol: I2C2_ER_IRQn
   Definitions
      At line 892 in file stm32f746_hal.s
   Uses
      None
Comment: I2C2_ER_IRQn unused
I2C2_EV_IRQn 00000021

Symbol: I2C2_EV_IRQn
   Definitions
      At line 891 in file stm32f746_hal.s



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: I2C2_EV_IRQn unused
I2C3_BASE 40005C00

Symbol: I2C3_BASE
   Definitions
      At line 511 in file stm32f746_hal.s
   Uses
      None
Comment: I2C3_BASE unused
I2C3_ER_IRQn 00000049

Symbol: I2C3_ER_IRQn
   Definitions
      At line 931 in file stm32f746_hal.s
   Uses
      None
Comment: I2C3_ER_IRQn unused
I2C3_EV_IRQn 00000048

Symbol: I2C3_EV_IRQn
   Definitions
      At line 930 in file stm32f746_hal.s
   Uses
      None
Comment: I2C3_EV_IRQn unused
I2C4_BASE 40006000

Symbol: I2C4_BASE
   Definitions
      At line 512 in file stm32f746_hal.s
   Uses
      None
Comment: I2C4_BASE unused
I2C4_ER_IRQn 00000060

Symbol: I2C4_ER_IRQn
   Definitions
      At line 953 in file stm32f746_hal.s
   Uses
      None
Comment: I2C4_ER_IRQn unused
I2C4_EV_IRQn 0000005F

Symbol: I2C4_EV_IRQn
   Definitions
      At line 952 in file stm32f746_hal.s
   Uses
      None
Comment: I2C4_EV_IRQn unused
ITM_BASE E0000000

Symbol: ITM_BASE
   Definitions
      At line 29 in file stm32f746_hal.s
   Uses
      None
Comment: ITM_BASE unused



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols

IWDG_BASE 40003000

Symbol: IWDG_BASE
   Definitions
      At line 501 in file stm32f746_hal.s
   Uses
      None
Comment: IWDG_BASE unused
LPTIM1_BASE 40002400

Symbol: LPTIM1_BASE
   Definitions
      At line 498 in file stm32f746_hal.s
   Uses
      None
Comment: LPTIM1_BASE unused
LPTIM1_IRQn 0000005D

Symbol: LPTIM1_IRQn
   Definitions
      At line 950 in file stm32f746_hal.s
   Uses
      None
Comment: LPTIM1_IRQn unused
LTDC_BASE 40016800

Symbol: LTDC_BASE
   Definitions
      At line 610 in file stm32f746_hal.s
   Uses
      At line 611 in file stm32f746_hal.s
      At line 612 in file stm32f746_hal.s

LTDC_ER_IRQn 00000059

Symbol: LTDC_ER_IRQn
   Definitions
      At line 946 in file stm32f746_hal.s
   Uses
      None
Comment: LTDC_ER_IRQn unused
LTDC_IRQn 00000058

Symbol: LTDC_IRQn
   Definitions
      At line 945 in file stm32f746_hal.s
   Uses
      None
Comment: LTDC_IRQn unused
LTDC_Layer1_BASE 40016884

Symbol: LTDC_Layer1_BASE
   Definitions
      At line 611 in file stm32f746_hal.s
   Uses
      None
Comment: LTDC_Layer1_BASE unused
LTDC_Layer2_BASE 40016904




ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

Symbol: LTDC_Layer2_BASE
   Definitions
      At line 612 in file stm32f746_hal.s
   Uses
      None
Comment: LTDC_Layer2_BASE unused
NVIC_BASE E000E100

Symbol: NVIC_BASE
   Definitions
      At line 91 in file stm32f746_hal.s
   Uses
      At line 92 in file stm32f746_hal.s
      At line 93 in file stm32f746_hal.s
      At line 94 in file stm32f746_hal.s
      At line 95 in file stm32f746_hal.s
      At line 96 in file stm32f746_hal.s
      At line 97 in file stm32f746_hal.s
      At line 98 in file stm32f746_hal.s
      At line 99 in file stm32f746_hal.s
      At line 101 in file stm32f746_hal.s
      At line 102 in file stm32f746_hal.s
      At line 103 in file stm32f746_hal.s
      At line 104 in file stm32f746_hal.s
      At line 105 in file stm32f746_hal.s
      At line 106 in file stm32f746_hal.s
      At line 107 in file stm32f746_hal.s
      At line 108 in file stm32f746_hal.s
      At line 110 in file stm32f746_hal.s
      At line 111 in file stm32f746_hal.s
      At line 112 in file stm32f746_hal.s
      At line 113 in file stm32f746_hal.s
      At line 114 in file stm32f746_hal.s
      At line 115 in file stm32f746_hal.s
      At line 116 in file stm32f746_hal.s
      At line 117 in file stm32f746_hal.s
      At line 119 in file stm32f746_hal.s
      At line 120 in file stm32f746_hal.s
      At line 121 in file stm32f746_hal.s
      At line 122 in file stm32f746_hal.s
      At line 123 in file stm32f746_hal.s
      At line 124 in file stm32f746_hal.s
      At line 125 in file stm32f746_hal.s
      At line 126 in file stm32f746_hal.s
      At line 128 in file stm32f746_hal.s
      At line 129 in file stm32f746_hal.s
      At line 130 in file stm32f746_hal.s
      At line 131 in file stm32f746_hal.s
      At line 132 in file stm32f746_hal.s
      At line 133 in file stm32f746_hal.s
      At line 134 in file stm32f746_hal.s
      At line 135 in file stm32f746_hal.s
      At line 137 in file stm32f746_hal.s
      At line 138 in file stm32f746_hal.s
      At line 139 in file stm32f746_hal.s
      At line 140 in file stm32f746_hal.s
      At line 141 in file stm32f746_hal.s
      At line 142 in file stm32f746_hal.s
      At line 143 in file stm32f746_hal.s



ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

      At line 144 in file stm32f746_hal.s
      At line 145 in file stm32f746_hal.s
      At line 146 in file stm32f746_hal.s
      At line 147 in file stm32f746_hal.s
      At line 148 in file stm32f746_hal.s
      At line 149 in file stm32f746_hal.s
      At line 150 in file stm32f746_hal.s
      At line 151 in file stm32f746_hal.s
      At line 152 in file stm32f746_hal.s
      At line 153 in file stm32f746_hal.s
      At line 154 in file stm32f746_hal.s
      At line 155 in file stm32f746_hal.s
      At line 156 in file stm32f746_hal.s
      At line 157 in file stm32f746_hal.s
      At line 158 in file stm32f746_hal.s
      At line 159 in file stm32f746_hal.s
      At line 160 in file stm32f746_hal.s
      At line 161 in file stm32f746_hal.s
      At line 162 in file stm32f746_hal.s
      At line 163 in file stm32f746_hal.s
      At line 164 in file stm32f746_hal.s
      At line 165 in file stm32f746_hal.s
      At line 166 in file stm32f746_hal.s
      At line 167 in file stm32f746_hal.s
      At line 168 in file stm32f746_hal.s
      At line 169 in file stm32f746_hal.s
      At line 170 in file stm32f746_hal.s
      At line 171 in file stm32f746_hal.s
      At line 172 in file stm32f746_hal.s
      At line 173 in file stm32f746_hal.s
      At line 174 in file stm32f746_hal.s
      At line 175 in file stm32f746_hal.s
      At line 176 in file stm32f746_hal.s
      At line 177 in file stm32f746_hal.s
      At line 178 in file stm32f746_hal.s
      At line 179 in file stm32f746_hal.s
      At line 180 in file stm32f746_hal.s
      At line 181 in file stm32f746_hal.s
      At line 182 in file stm32f746_hal.s
      At line 183 in file stm32f746_hal.s
      At line 184 in file stm32f746_hal.s
      At line 185 in file stm32f746_hal.s
      At line 186 in file stm32f746_hal.s
      At line 187 in file stm32f746_hal.s
      At line 188 in file stm32f746_hal.s
      At line 189 in file stm32f746_hal.s
      At line 190 in file stm32f746_hal.s
      At line 191 in file stm32f746_hal.s
      At line 192 in file stm32f746_hal.s
      At line 193 in file stm32f746_hal.s
      At line 194 in file stm32f746_hal.s
      At line 195 in file stm32f746_hal.s
      At line 196 in file stm32f746_hal.s
      At line 197 in file stm32f746_hal.s
      At line 198 in file stm32f746_hal.s
      At line 199 in file stm32f746_hal.s
      At line 200 in file stm32f746_hal.s
      At line 201 in file stm32f746_hal.s
      At line 202 in file stm32f746_hal.s



ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

      At line 203 in file stm32f746_hal.s
      At line 204 in file stm32f746_hal.s
      At line 205 in file stm32f746_hal.s
      At line 206 in file stm32f746_hal.s
      At line 207 in file stm32f746_hal.s
      At line 208 in file stm32f746_hal.s
      At line 209 in file stm32f746_hal.s
      At line 210 in file stm32f746_hal.s
      At line 211 in file stm32f746_hal.s
      At line 212 in file stm32f746_hal.s
      At line 213 in file stm32f746_hal.s
      At line 214 in file stm32f746_hal.s
      At line 215 in file stm32f746_hal.s
      At line 216 in file stm32f746_hal.s
      At line 217 in file stm32f746_hal.s
      At line 218 in file stm32f746_hal.s
      At line 219 in file stm32f746_hal.s
      At line 220 in file stm32f746_hal.s
      At line 221 in file stm32f746_hal.s
      At line 222 in file stm32f746_hal.s
      At line 223 in file stm32f746_hal.s
      At line 224 in file stm32f746_hal.s
      At line 225 in file stm32f746_hal.s
      At line 226 in file stm32f746_hal.s
      At line 227 in file stm32f746_hal.s
      At line 228 in file stm32f746_hal.s
      At line 229 in file stm32f746_hal.s
      At line 230 in file stm32f746_hal.s
      At line 231 in file stm32f746_hal.s
      At line 232 in file stm32f746_hal.s
      At line 233 in file stm32f746_hal.s
      At line 234 in file stm32f746_hal.s
      At line 235 in file stm32f746_hal.s
      At line 236 in file stm32f746_hal.s
      At line 237 in file stm32f746_hal.s
      At line 238 in file stm32f746_hal.s
      At line 239 in file stm32f746_hal.s
      At line 240 in file stm32f746_hal.s
      At line 241 in file stm32f746_hal.s
      At line 242 in file stm32f746_hal.s
      At line 243 in file stm32f746_hal.s
      At line 244 in file stm32f746_hal.s
      At line 245 in file stm32f746_hal.s
      At line 246 in file stm32f746_hal.s
      At line 247 in file stm32f746_hal.s
      At line 248 in file stm32f746_hal.s
      At line 249 in file stm32f746_hal.s
      At line 250 in file stm32f746_hal.s
      At line 251 in file stm32f746_hal.s
      At line 252 in file stm32f746_hal.s
      At line 253 in file stm32f746_hal.s
      At line 254 in file stm32f746_hal.s
      At line 255 in file stm32f746_hal.s
      At line 256 in file stm32f746_hal.s
      At line 257 in file stm32f746_hal.s
      At line 258 in file stm32f746_hal.s
      At line 259 in file stm32f746_hal.s
      At line 260 in file stm32f746_hal.s
      At line 261 in file stm32f746_hal.s



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

      At line 262 in file stm32f746_hal.s
      At line 263 in file stm32f746_hal.s
      At line 264 in file stm32f746_hal.s
      At line 265 in file stm32f746_hal.s
      At line 266 in file stm32f746_hal.s
      At line 267 in file stm32f746_hal.s
      At line 268 in file stm32f746_hal.s
      At line 269 in file stm32f746_hal.s
      At line 270 in file stm32f746_hal.s
      At line 271 in file stm32f746_hal.s
      At line 272 in file stm32f746_hal.s
      At line 273 in file stm32f746_hal.s
      At line 274 in file stm32f746_hal.s
      At line 275 in file stm32f746_hal.s
      At line 276 in file stm32f746_hal.s
      At line 277 in file stm32f746_hal.s
      At line 278 in file stm32f746_hal.s
      At line 279 in file stm32f746_hal.s
      At line 280 in file stm32f746_hal.s
      At line 281 in file stm32f746_hal.s
      At line 282 in file stm32f746_hal.s
      At line 283 in file stm32f746_hal.s
      At line 284 in file stm32f746_hal.s
      At line 285 in file stm32f746_hal.s
      At line 286 in file stm32f746_hal.s
      At line 287 in file stm32f746_hal.s
      At line 288 in file stm32f746_hal.s
      At line 289 in file stm32f746_hal.s
      At line 290 in file stm32f746_hal.s
      At line 291 in file stm32f746_hal.s
      At line 292 in file stm32f746_hal.s
      At line 293 in file stm32f746_hal.s
      At line 294 in file stm32f746_hal.s
      At line 295 in file stm32f746_hal.s
      At line 296 in file stm32f746_hal.s
      At line 297 in file stm32f746_hal.s
      At line 298 in file stm32f746_hal.s
      At line 299 in file stm32f746_hal.s
      At line 300 in file stm32f746_hal.s
      At line 301 in file stm32f746_hal.s
      At line 302 in file stm32f746_hal.s
      At line 303 in file stm32f746_hal.s
      At line 304 in file stm32f746_hal.s
      At line 305 in file stm32f746_hal.s
      At line 306 in file stm32f746_hal.s
      At line 307 in file stm32f746_hal.s
      At line 308 in file stm32f746_hal.s
      At line 309 in file stm32f746_hal.s
      At line 310 in file stm32f746_hal.s
      At line 311 in file stm32f746_hal.s
      At line 312 in file stm32f746_hal.s
      At line 313 in file stm32f746_hal.s
      At line 314 in file stm32f746_hal.s
      At line 315 in file stm32f746_hal.s
      At line 316 in file stm32f746_hal.s
      At line 317 in file stm32f746_hal.s
      At line 318 in file stm32f746_hal.s
      At line 319 in file stm32f746_hal.s
      At line 320 in file stm32f746_hal.s



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

      At line 321 in file stm32f746_hal.s
      At line 322 in file stm32f746_hal.s
      At line 323 in file stm32f746_hal.s
      At line 324 in file stm32f746_hal.s
      At line 325 in file stm32f746_hal.s
      At line 326 in file stm32f746_hal.s
      At line 327 in file stm32f746_hal.s
      At line 328 in file stm32f746_hal.s
      At line 329 in file stm32f746_hal.s
      At line 330 in file stm32f746_hal.s
      At line 331 in file stm32f746_hal.s
      At line 332 in file stm32f746_hal.s
      At line 333 in file stm32f746_hal.s
      At line 334 in file stm32f746_hal.s
      At line 335 in file stm32f746_hal.s
      At line 336 in file stm32f746_hal.s
      At line 337 in file stm32f746_hal.s
      At line 338 in file stm32f746_hal.s
      At line 339 in file stm32f746_hal.s
      At line 340 in file stm32f746_hal.s
      At line 341 in file stm32f746_hal.s
      At line 342 in file stm32f746_hal.s
      At line 343 in file stm32f746_hal.s
      At line 344 in file stm32f746_hal.s
      At line 345 in file stm32f746_hal.s
      At line 346 in file stm32f746_hal.s
      At line 347 in file stm32f746_hal.s
      At line 348 in file stm32f746_hal.s
      At line 349 in file stm32f746_hal.s
      At line 350 in file stm32f746_hal.s
      At line 351 in file stm32f746_hal.s
      At line 352 in file stm32f746_hal.s
      At line 353 in file stm32f746_hal.s
      At line 354 in file stm32f746_hal.s
      At line 355 in file stm32f746_hal.s
      At line 356 in file stm32f746_hal.s
      At line 357 in file stm32f746_hal.s
      At line 358 in file stm32f746_hal.s
      At line 359 in file stm32f746_hal.s
      At line 360 in file stm32f746_hal.s
      At line 361 in file stm32f746_hal.s
      At line 362 in file stm32f746_hal.s
      At line 363 in file stm32f746_hal.s
      At line 364 in file stm32f746_hal.s
      At line 365 in file stm32f746_hal.s
      At line 366 in file stm32f746_hal.s
      At line 367 in file stm32f746_hal.s
      At line 368 in file stm32f746_hal.s
      At line 369 in file stm32f746_hal.s
      At line 370 in file stm32f746_hal.s
      At line 371 in file stm32f746_hal.s
      At line 372 in file stm32f746_hal.s
      At line 373 in file stm32f746_hal.s
      At line 374 in file stm32f746_hal.s
      At line 375 in file stm32f746_hal.s
      At line 376 in file stm32f746_hal.s
      At line 378 in file stm32f746_hal.s

NVIC_IABR0 E000E300



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols


Symbol: NVIC_IABR0
   Definitions
      At line 128 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR0 unused
NVIC_IABR1 E000E304

Symbol: NVIC_IABR1
   Definitions
      At line 129 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR1 unused
NVIC_IABR2 E000E308

Symbol: NVIC_IABR2
   Definitions
      At line 130 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR2 unused
NVIC_IABR3 E000E30C

Symbol: NVIC_IABR3
   Definitions
      At line 131 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR3 unused
NVIC_IABR4 E000E310

Symbol: NVIC_IABR4
   Definitions
      At line 132 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR4 unused
NVIC_IABR5 E000E314

Symbol: NVIC_IABR5
   Definitions
      At line 133 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR5 unused
NVIC_IABR6 E000E318

Symbol: NVIC_IABR6
   Definitions
      At line 134 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR6 unused
NVIC_IABR7 E000E31C

Symbol: NVIC_IABR7
   Definitions



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

      At line 135 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IABR7 unused
NVIC_ICER0 E000E180

Symbol: NVIC_ICER0
   Definitions
      At line 101 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER0 unused
NVIC_ICER1 E000E184

Symbol: NVIC_ICER1
   Definitions
      At line 102 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER1 unused
NVIC_ICER2 E000E188

Symbol: NVIC_ICER2
   Definitions
      At line 103 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER2 unused
NVIC_ICER3 E000E18C

Symbol: NVIC_ICER3
   Definitions
      At line 104 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER3 unused
NVIC_ICER4 E000E190

Symbol: NVIC_ICER4
   Definitions
      At line 105 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER4 unused
NVIC_ICER5 E000E194

Symbol: NVIC_ICER5
   Definitions
      At line 106 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER5 unused
NVIC_ICER6 E000E198

Symbol: NVIC_ICER6
   Definitions
      At line 107 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_ICER6 unused
NVIC_ICER7 E000E19C

Symbol: NVIC_ICER7
   Definitions
      At line 108 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICER7 unused
NVIC_ICPR0 E000E280

Symbol: NVIC_ICPR0
   Definitions
      At line 119 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR0 unused
NVIC_ICPR1 E000E284

Symbol: NVIC_ICPR1
   Definitions
      At line 120 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR1 unused
NVIC_ICPR2 E000E288

Symbol: NVIC_ICPR2
   Definitions
      At line 121 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR2 unused
NVIC_ICPR3 E000E28C

Symbol: NVIC_ICPR3
   Definitions
      At line 122 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR3 unused
NVIC_ICPR4 E000E290

Symbol: NVIC_ICPR4
   Definitions
      At line 123 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR4 unused
NVIC_ICPR5 E000E294

Symbol: NVIC_ICPR5
   Definitions
      At line 124 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR5 unused
NVIC_ICPR6 E000E298




ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_ICPR6
   Definitions
      At line 125 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR6 unused
NVIC_ICPR7 E000E29C

Symbol: NVIC_ICPR7
   Definitions
      At line 126 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ICPR7 unused
NVIC_IPR0 E000E400

Symbol: NVIC_IPR0
   Definitions
      At line 137 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR0 unused
NVIC_IPR1 E000E401

Symbol: NVIC_IPR1
   Definitions
      At line 138 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR1 unused
NVIC_IPR10 E000E40A

Symbol: NVIC_IPR10
   Definitions
      At line 147 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR10 unused
NVIC_IPR100 E000E464

Symbol: NVIC_IPR100
   Definitions
      At line 237 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR100 unused
NVIC_IPR101 E000E465

Symbol: NVIC_IPR101
   Definitions
      At line 238 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR101 unused
NVIC_IPR102 E000E466

Symbol: NVIC_IPR102
   Definitions
      At line 239 in file stm32f746_hal.s



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NVIC_IPR102 unused
NVIC_IPR103 E000E467

Symbol: NVIC_IPR103
   Definitions
      At line 240 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR103 unused
NVIC_IPR104 E000E468

Symbol: NVIC_IPR104
   Definitions
      At line 241 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR104 unused
NVIC_IPR105 E000E469

Symbol: NVIC_IPR105
   Definitions
      At line 242 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR105 unused
NVIC_IPR106 E000E46A

Symbol: NVIC_IPR106
   Definitions
      At line 243 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR106 unused
NVIC_IPR107 E000E46B

Symbol: NVIC_IPR107
   Definitions
      At line 244 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR107 unused
NVIC_IPR108 E000E46C

Symbol: NVIC_IPR108
   Definitions
      At line 245 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR108 unused
NVIC_IPR109 E000E46D

Symbol: NVIC_IPR109
   Definitions
      At line 246 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR109 unused



ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

NVIC_IPR11 E000E40B

Symbol: NVIC_IPR11
   Definitions
      At line 148 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR11 unused
NVIC_IPR110 E000E46E

Symbol: NVIC_IPR110
   Definitions
      At line 247 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR110 unused
NVIC_IPR111 E000E46F

Symbol: NVIC_IPR111
   Definitions
      At line 248 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR111 unused
NVIC_IPR112 E000E470

Symbol: NVIC_IPR112
   Definitions
      At line 249 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR112 unused
NVIC_IPR113 E000E471

Symbol: NVIC_IPR113
   Definitions
      At line 250 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR113 unused
NVIC_IPR114 E000E472

Symbol: NVIC_IPR114
   Definitions
      At line 251 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR114 unused
NVIC_IPR115 E000E473

Symbol: NVIC_IPR115
   Definitions
      At line 252 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR115 unused
NVIC_IPR116 E000E474

Symbol: NVIC_IPR116



ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 253 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR116 unused
NVIC_IPR117 E000E475

Symbol: NVIC_IPR117
   Definitions
      At line 254 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR117 unused
NVIC_IPR118 E000E476

Symbol: NVIC_IPR118
   Definitions
      At line 255 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR118 unused
NVIC_IPR119 E000E477

Symbol: NVIC_IPR119
   Definitions
      At line 256 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR119 unused
NVIC_IPR12 E000E40C

Symbol: NVIC_IPR12
   Definitions
      At line 149 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR12 unused
NVIC_IPR120 E000E478

Symbol: NVIC_IPR120
   Definitions
      At line 257 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR120 unused
NVIC_IPR121 E000E479

Symbol: NVIC_IPR121
   Definitions
      At line 258 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR121 unused
NVIC_IPR122 E000E47A

Symbol: NVIC_IPR122
   Definitions
      At line 259 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

      None
Comment: NVIC_IPR122 unused
NVIC_IPR123 E000E47B

Symbol: NVIC_IPR123
   Definitions
      At line 260 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR123 unused
NVIC_IPR124 E000E47C

Symbol: NVIC_IPR124
   Definitions
      At line 261 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR124 unused
NVIC_IPR125 E000E47D

Symbol: NVIC_IPR125
   Definitions
      At line 262 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR125 unused
NVIC_IPR126 E000E47E

Symbol: NVIC_IPR126
   Definitions
      At line 263 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR126 unused
NVIC_IPR127 E000E47F

Symbol: NVIC_IPR127
   Definitions
      At line 264 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR127 unused
NVIC_IPR128 E000E480

Symbol: NVIC_IPR128
   Definitions
      At line 265 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR128 unused
NVIC_IPR129 E000E481

Symbol: NVIC_IPR129
   Definitions
      At line 266 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR129 unused
NVIC_IPR13 E000E40D



ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols


Symbol: NVIC_IPR13
   Definitions
      At line 150 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR13 unused
NVIC_IPR130 E000E482

Symbol: NVIC_IPR130
   Definitions
      At line 267 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR130 unused
NVIC_IPR131 E000E483

Symbol: NVIC_IPR131
   Definitions
      At line 268 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR131 unused
NVIC_IPR132 E000E484

Symbol: NVIC_IPR132
   Definitions
      At line 269 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR132 unused
NVIC_IPR133 E000E485

Symbol: NVIC_IPR133
   Definitions
      At line 270 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR133 unused
NVIC_IPR134 E000E486

Symbol: NVIC_IPR134
   Definitions
      At line 271 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR134 unused
NVIC_IPR135 E000E487

Symbol: NVIC_IPR135
   Definitions
      At line 272 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR135 unused
NVIC_IPR136 E000E488

Symbol: NVIC_IPR136
   Definitions



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols

      At line 273 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR136 unused
NVIC_IPR137 E000E489

Symbol: NVIC_IPR137
   Definitions
      At line 274 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR137 unused
NVIC_IPR138 E000E48A

Symbol: NVIC_IPR138
   Definitions
      At line 275 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR138 unused
NVIC_IPR139 E000E48B

Symbol: NVIC_IPR139
   Definitions
      At line 276 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR139 unused
NVIC_IPR14 E000E40E

Symbol: NVIC_IPR14
   Definitions
      At line 151 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR14 unused
NVIC_IPR140 E000E48C

Symbol: NVIC_IPR140
   Definitions
      At line 277 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR140 unused
NVIC_IPR141 E000E48D

Symbol: NVIC_IPR141
   Definitions
      At line 278 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR141 unused
NVIC_IPR142 E000E48E

Symbol: NVIC_IPR142
   Definitions
      At line 279 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 52 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_IPR142 unused
NVIC_IPR143 E000E48F

Symbol: NVIC_IPR143
   Definitions
      At line 280 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR143 unused
NVIC_IPR144 E000E490

Symbol: NVIC_IPR144
   Definitions
      At line 281 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR144 unused
NVIC_IPR145 E000E491

Symbol: NVIC_IPR145
   Definitions
      At line 282 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR145 unused
NVIC_IPR146 E000E492

Symbol: NVIC_IPR146
   Definitions
      At line 283 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR146 unused
NVIC_IPR147 E000E493

Symbol: NVIC_IPR147
   Definitions
      At line 284 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR147 unused
NVIC_IPR148 E000E494

Symbol: NVIC_IPR148
   Definitions
      At line 285 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR148 unused
NVIC_IPR149 E000E495

Symbol: NVIC_IPR149
   Definitions
      At line 286 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR149 unused
NVIC_IPR15 E000E40F




ARM Macro Assembler    Page 53 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_IPR15
   Definitions
      At line 152 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR15 unused
NVIC_IPR150 E000E496

Symbol: NVIC_IPR150
   Definitions
      At line 287 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR150 unused
NVIC_IPR151 E000E497

Symbol: NVIC_IPR151
   Definitions
      At line 288 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR151 unused
NVIC_IPR152 E000E498

Symbol: NVIC_IPR152
   Definitions
      At line 289 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR152 unused
NVIC_IPR153 E000E499

Symbol: NVIC_IPR153
   Definitions
      At line 290 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR153 unused
NVIC_IPR154 E000E49A

Symbol: NVIC_IPR154
   Definitions
      At line 291 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR154 unused
NVIC_IPR155 E000E49B

Symbol: NVIC_IPR155
   Definitions
      At line 292 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR155 unused
NVIC_IPR156 E000E49C

Symbol: NVIC_IPR156
   Definitions
      At line 293 in file stm32f746_hal.s



ARM Macro Assembler    Page 54 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NVIC_IPR156 unused
NVIC_IPR157 E000E49D

Symbol: NVIC_IPR157
   Definitions
      At line 294 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR157 unused
NVIC_IPR158 E000E49E

Symbol: NVIC_IPR158
   Definitions
      At line 295 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR158 unused
NVIC_IPR159 E000E49F

Symbol: NVIC_IPR159
   Definitions
      At line 296 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR159 unused
NVIC_IPR16 E000E410

Symbol: NVIC_IPR16
   Definitions
      At line 153 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR16 unused
NVIC_IPR160 E000E4A0

Symbol: NVIC_IPR160
   Definitions
      At line 297 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR160 unused
NVIC_IPR161 E000E4A1

Symbol: NVIC_IPR161
   Definitions
      At line 298 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR161 unused
NVIC_IPR162 E000E4A2

Symbol: NVIC_IPR162
   Definitions
      At line 299 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR162 unused



ARM Macro Assembler    Page 55 Alphabetic symbol ordering
Absolute symbols

NVIC_IPR163 E000E4A3

Symbol: NVIC_IPR163
   Definitions
      At line 300 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR163 unused
NVIC_IPR164 E000E4A4

Symbol: NVIC_IPR164
   Definitions
      At line 301 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR164 unused
NVIC_IPR165 E000E4A5

Symbol: NVIC_IPR165
   Definitions
      At line 302 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR165 unused
NVIC_IPR166 E000E4A6

Symbol: NVIC_IPR166
   Definitions
      At line 303 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR166 unused
NVIC_IPR167 E000E4A7

Symbol: NVIC_IPR167
   Definitions
      At line 304 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR167 unused
NVIC_IPR168 E000E4A8

Symbol: NVIC_IPR168
   Definitions
      At line 305 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR168 unused
NVIC_IPR169 E000E4A9

Symbol: NVIC_IPR169
   Definitions
      At line 306 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR169 unused
NVIC_IPR17 E000E411

Symbol: NVIC_IPR17



ARM Macro Assembler    Page 56 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 154 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR17 unused
NVIC_IPR170 E000E4AA

Symbol: NVIC_IPR170
   Definitions
      At line 307 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR170 unused
NVIC_IPR171 E000E4AB

Symbol: NVIC_IPR171
   Definitions
      At line 308 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR171 unused
NVIC_IPR172 E000E4AC

Symbol: NVIC_IPR172
   Definitions
      At line 309 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR172 unused
NVIC_IPR173 E000E4AD

Symbol: NVIC_IPR173
   Definitions
      At line 310 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR173 unused
NVIC_IPR174 E000E4AE

Symbol: NVIC_IPR174
   Definitions
      At line 311 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR174 unused
NVIC_IPR175 E000E4AF

Symbol: NVIC_IPR175
   Definitions
      At line 312 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR175 unused
NVIC_IPR176 E000E4B0

Symbol: NVIC_IPR176
   Definitions
      At line 313 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 57 Alphabetic symbol ordering
Absolute symbols

      None
Comment: NVIC_IPR176 unused
NVIC_IPR177 E000E4B1

Symbol: NVIC_IPR177
   Definitions
      At line 314 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR177 unused
NVIC_IPR178 E000E4B2

Symbol: NVIC_IPR178
   Definitions
      At line 315 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR178 unused
NVIC_IPR179 E000E4B3

Symbol: NVIC_IPR179
   Definitions
      At line 316 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR179 unused
NVIC_IPR18 E000E412

Symbol: NVIC_IPR18
   Definitions
      At line 155 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR18 unused
NVIC_IPR180 E000E4B4

Symbol: NVIC_IPR180
   Definitions
      At line 317 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR180 unused
NVIC_IPR181 E000E4B5

Symbol: NVIC_IPR181
   Definitions
      At line 318 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR181 unused
NVIC_IPR182 E000E4B6

Symbol: NVIC_IPR182
   Definitions
      At line 319 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR182 unused
NVIC_IPR183 E000E4B7



ARM Macro Assembler    Page 58 Alphabetic symbol ordering
Absolute symbols


Symbol: NVIC_IPR183
   Definitions
      At line 320 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR183 unused
NVIC_IPR184 E000E4B8

Symbol: NVIC_IPR184
   Definitions
      At line 321 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR184 unused
NVIC_IPR185 E000E4B9

Symbol: NVIC_IPR185
   Definitions
      At line 322 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR185 unused
NVIC_IPR186 E000E4BA

Symbol: NVIC_IPR186
   Definitions
      At line 323 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR186 unused
NVIC_IPR187 E000E4BB

Symbol: NVIC_IPR187
   Definitions
      At line 324 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR187 unused
NVIC_IPR188 E000E4BC

Symbol: NVIC_IPR188
   Definitions
      At line 325 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR188 unused
NVIC_IPR189 E000E4BD

Symbol: NVIC_IPR189
   Definitions
      At line 326 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR189 unused
NVIC_IPR19 E000E413

Symbol: NVIC_IPR19
   Definitions



ARM Macro Assembler    Page 59 Alphabetic symbol ordering
Absolute symbols

      At line 156 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR19 unused
NVIC_IPR190 E000E4BE

Symbol: NVIC_IPR190
   Definitions
      At line 327 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR190 unused
NVIC_IPR191 E000E4BF

Symbol: NVIC_IPR191
   Definitions
      At line 328 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR191 unused
NVIC_IPR192 E000E4C0

Symbol: NVIC_IPR192
   Definitions
      At line 329 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR192 unused
NVIC_IPR193 E000E4C1

Symbol: NVIC_IPR193
   Definitions
      At line 330 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR193 unused
NVIC_IPR194 E000E4C2

Symbol: NVIC_IPR194
   Definitions
      At line 331 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR194 unused
NVIC_IPR195 E000E4C3

Symbol: NVIC_IPR195
   Definitions
      At line 332 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR195 unused
NVIC_IPR196 E000E4C4

Symbol: NVIC_IPR196
   Definitions
      At line 333 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 60 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_IPR196 unused
NVIC_IPR197 E000E4C5

Symbol: NVIC_IPR197
   Definitions
      At line 334 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR197 unused
NVIC_IPR198 E000E4C6

Symbol: NVIC_IPR198
   Definitions
      At line 335 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR198 unused
NVIC_IPR199 E000E4C7

Symbol: NVIC_IPR199
   Definitions
      At line 336 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR199 unused
NVIC_IPR2 E000E402

Symbol: NVIC_IPR2
   Definitions
      At line 139 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR2 unused
NVIC_IPR20 E000E414

Symbol: NVIC_IPR20
   Definitions
      At line 157 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR20 unused
NVIC_IPR200 E000E4C8

Symbol: NVIC_IPR200
   Definitions
      At line 337 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR200 unused
NVIC_IPR201 E000E4C9

Symbol: NVIC_IPR201
   Definitions
      At line 338 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR201 unused
NVIC_IPR202 E000E4CA




ARM Macro Assembler    Page 61 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_IPR202
   Definitions
      At line 339 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR202 unused
NVIC_IPR203 E000E4CB

Symbol: NVIC_IPR203
   Definitions
      At line 340 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR203 unused
NVIC_IPR204 E000E4CC

Symbol: NVIC_IPR204
   Definitions
      At line 341 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR204 unused
NVIC_IPR205 E000E4CD

Symbol: NVIC_IPR205
   Definitions
      At line 342 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR205 unused
NVIC_IPR206 E000E4CE

Symbol: NVIC_IPR206
   Definitions
      At line 343 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR206 unused
NVIC_IPR207 E000E4CF

Symbol: NVIC_IPR207
   Definitions
      At line 344 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR207 unused
NVIC_IPR208 E000E4D0

Symbol: NVIC_IPR208
   Definitions
      At line 345 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR208 unused
NVIC_IPR209 E000E4D1

Symbol: NVIC_IPR209
   Definitions
      At line 346 in file stm32f746_hal.s



ARM Macro Assembler    Page 62 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NVIC_IPR209 unused
NVIC_IPR21 E000E415

Symbol: NVIC_IPR21
   Definitions
      At line 158 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR21 unused
NVIC_IPR210 E000E4D2

Symbol: NVIC_IPR210
   Definitions
      At line 347 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR210 unused
NVIC_IPR211 E000E4D3

Symbol: NVIC_IPR211
   Definitions
      At line 348 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR211 unused
NVIC_IPR212 E000E4D4

Symbol: NVIC_IPR212
   Definitions
      At line 349 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR212 unused
NVIC_IPR213 E000E4D5

Symbol: NVIC_IPR213
   Definitions
      At line 350 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR213 unused
NVIC_IPR214 E000E4D6

Symbol: NVIC_IPR214
   Definitions
      At line 351 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR214 unused
NVIC_IPR215 E000E4D7

Symbol: NVIC_IPR215
   Definitions
      At line 352 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR215 unused



ARM Macro Assembler    Page 63 Alphabetic symbol ordering
Absolute symbols

NVIC_IPR216 E000E4D8

Symbol: NVIC_IPR216
   Definitions
      At line 353 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR216 unused
NVIC_IPR217 E000E4D9

Symbol: NVIC_IPR217
   Definitions
      At line 354 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR217 unused
NVIC_IPR218 E000E4DA

Symbol: NVIC_IPR218
   Definitions
      At line 355 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR218 unused
NVIC_IPR219 E000E4DB

Symbol: NVIC_IPR219
   Definitions
      At line 356 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR219 unused
NVIC_IPR22 E000E416

Symbol: NVIC_IPR22
   Definitions
      At line 159 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR22 unused
NVIC_IPR220 E000E4DC

Symbol: NVIC_IPR220
   Definitions
      At line 357 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR220 unused
NVIC_IPR221 E000E4DD

Symbol: NVIC_IPR221
   Definitions
      At line 358 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR221 unused
NVIC_IPR222 E000E4DE

Symbol: NVIC_IPR222



ARM Macro Assembler    Page 64 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 359 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR222 unused
NVIC_IPR223 E000E4DF

Symbol: NVIC_IPR223
   Definitions
      At line 360 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR223 unused
NVIC_IPR224 E000E4E0

Symbol: NVIC_IPR224
   Definitions
      At line 361 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR224 unused
NVIC_IPR225 E000E4E1

Symbol: NVIC_IPR225
   Definitions
      At line 362 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR225 unused
NVIC_IPR226 E000E4E2

Symbol: NVIC_IPR226
   Definitions
      At line 363 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR226 unused
NVIC_IPR227 E000E4E3

Symbol: NVIC_IPR227
   Definitions
      At line 364 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR227 unused
NVIC_IPR228 E000E4E4

Symbol: NVIC_IPR228
   Definitions
      At line 365 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR228 unused
NVIC_IPR229 E000E4E5

Symbol: NVIC_IPR229
   Definitions
      At line 366 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 65 Alphabetic symbol ordering
Absolute symbols

      None
Comment: NVIC_IPR229 unused
NVIC_IPR23 E000E417

Symbol: NVIC_IPR23
   Definitions
      At line 160 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR23 unused
NVIC_IPR230 E000E4E6

Symbol: NVIC_IPR230
   Definitions
      At line 367 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR230 unused
NVIC_IPR231 E000E4E7

Symbol: NVIC_IPR231
   Definitions
      At line 368 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR231 unused
NVIC_IPR232 E000E4E8

Symbol: NVIC_IPR232
   Definitions
      At line 369 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR232 unused
NVIC_IPR233 E000E4E9

Symbol: NVIC_IPR233
   Definitions
      At line 370 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR233 unused
NVIC_IPR234 E000E4EA

Symbol: NVIC_IPR234
   Definitions
      At line 371 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR234 unused
NVIC_IPR235 E000E4EB

Symbol: NVIC_IPR235
   Definitions
      At line 372 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR235 unused
NVIC_IPR236 E000E4EC



ARM Macro Assembler    Page 66 Alphabetic symbol ordering
Absolute symbols


Symbol: NVIC_IPR236
   Definitions
      At line 373 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR236 unused
NVIC_IPR237 E000E4ED

Symbol: NVIC_IPR237
   Definitions
      At line 374 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR237 unused
NVIC_IPR238 E000E4EE

Symbol: NVIC_IPR238
   Definitions
      At line 375 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR238 unused
NVIC_IPR239 E000E4EF

Symbol: NVIC_IPR239
   Definitions
      At line 376 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR239 unused
NVIC_IPR24 E000E418

Symbol: NVIC_IPR24
   Definitions
      At line 161 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR24 unused
NVIC_IPR25 E000E419

Symbol: NVIC_IPR25
   Definitions
      At line 162 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR25 unused
NVIC_IPR26 E000E41A

Symbol: NVIC_IPR26
   Definitions
      At line 163 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR26 unused
NVIC_IPR27 E000E41B

Symbol: NVIC_IPR27
   Definitions



ARM Macro Assembler    Page 67 Alphabetic symbol ordering
Absolute symbols

      At line 164 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR27 unused
NVIC_IPR28 E000E41C

Symbol: NVIC_IPR28
   Definitions
      At line 165 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR28 unused
NVIC_IPR29 E000E41D

Symbol: NVIC_IPR29
   Definitions
      At line 166 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR29 unused
NVIC_IPR3 E000E403

Symbol: NVIC_IPR3
   Definitions
      At line 140 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR3 unused
NVIC_IPR30 E000E41E

Symbol: NVIC_IPR30
   Definitions
      At line 167 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR30 unused
NVIC_IPR31 E000E41F

Symbol: NVIC_IPR31
   Definitions
      At line 168 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR31 unused
NVIC_IPR32 E000E420

Symbol: NVIC_IPR32
   Definitions
      At line 169 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR32 unused
NVIC_IPR33 E000E421

Symbol: NVIC_IPR33
   Definitions
      At line 170 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 68 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_IPR33 unused
NVIC_IPR34 E000E422

Symbol: NVIC_IPR34
   Definitions
      At line 171 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR34 unused
NVIC_IPR35 E000E423

Symbol: NVIC_IPR35
   Definitions
      At line 172 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR35 unused
NVIC_IPR36 E000E424

Symbol: NVIC_IPR36
   Definitions
      At line 173 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR36 unused
NVIC_IPR37 E000E425

Symbol: NVIC_IPR37
   Definitions
      At line 174 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR37 unused
NVIC_IPR38 E000E426

Symbol: NVIC_IPR38
   Definitions
      At line 175 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR38 unused
NVIC_IPR39 E000E427

Symbol: NVIC_IPR39
   Definitions
      At line 176 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR39 unused
NVIC_IPR4 E000E404

Symbol: NVIC_IPR4
   Definitions
      At line 141 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR4 unused
NVIC_IPR40 E000E428




ARM Macro Assembler    Page 69 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_IPR40
   Definitions
      At line 177 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR40 unused
NVIC_IPR41 E000E429

Symbol: NVIC_IPR41
   Definitions
      At line 178 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR41 unused
NVIC_IPR42 E000E42A

Symbol: NVIC_IPR42
   Definitions
      At line 179 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR42 unused
NVIC_IPR43 E000E42B

Symbol: NVIC_IPR43
   Definitions
      At line 180 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR43 unused
NVIC_IPR44 E000E42C

Symbol: NVIC_IPR44
   Definitions
      At line 181 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR44 unused
NVIC_IPR45 E000E42D

Symbol: NVIC_IPR45
   Definitions
      At line 182 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR45 unused
NVIC_IPR46 E000E42E

Symbol: NVIC_IPR46
   Definitions
      At line 183 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR46 unused
NVIC_IPR47 E000E42F

Symbol: NVIC_IPR47
   Definitions
      At line 184 in file stm32f746_hal.s



ARM Macro Assembler    Page 70 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NVIC_IPR47 unused
NVIC_IPR48 E000E430

Symbol: NVIC_IPR48
   Definitions
      At line 185 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR48 unused
NVIC_IPR49 E000E431

Symbol: NVIC_IPR49
   Definitions
      At line 186 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR49 unused
NVIC_IPR5 E000E405

Symbol: NVIC_IPR5
   Definitions
      At line 142 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR5 unused
NVIC_IPR50 E000E432

Symbol: NVIC_IPR50
   Definitions
      At line 187 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR50 unused
NVIC_IPR51 E000E433

Symbol: NVIC_IPR51
   Definitions
      At line 188 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR51 unused
NVIC_IPR52 E000E434

Symbol: NVIC_IPR52
   Definitions
      At line 189 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR52 unused
NVIC_IPR53 E000E435

Symbol: NVIC_IPR53
   Definitions
      At line 190 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR53 unused



ARM Macro Assembler    Page 71 Alphabetic symbol ordering
Absolute symbols

NVIC_IPR54 E000E436

Symbol: NVIC_IPR54
   Definitions
      At line 191 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR54 unused
NVIC_IPR55 E000E437

Symbol: NVIC_IPR55
   Definitions
      At line 192 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR55 unused
NVIC_IPR56 E000E438

Symbol: NVIC_IPR56
   Definitions
      At line 193 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR56 unused
NVIC_IPR57 E000E439

Symbol: NVIC_IPR57
   Definitions
      At line 194 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR57 unused
NVIC_IPR58 E000E43A

Symbol: NVIC_IPR58
   Definitions
      At line 195 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR58 unused
NVIC_IPR59 E000E43B

Symbol: NVIC_IPR59
   Definitions
      At line 196 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR59 unused
NVIC_IPR6 E000E406

Symbol: NVIC_IPR6
   Definitions
      At line 143 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR6 unused
NVIC_IPR60 E000E43C

Symbol: NVIC_IPR60



ARM Macro Assembler    Page 72 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 197 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR60 unused
NVIC_IPR61 E000E43D

Symbol: NVIC_IPR61
   Definitions
      At line 198 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR61 unused
NVIC_IPR62 E000E43E

Symbol: NVIC_IPR62
   Definitions
      At line 199 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR62 unused
NVIC_IPR63 E000E43F

Symbol: NVIC_IPR63
   Definitions
      At line 200 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR63 unused
NVIC_IPR64 E000E440

Symbol: NVIC_IPR64
   Definitions
      At line 201 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR64 unused
NVIC_IPR65 E000E441

Symbol: NVIC_IPR65
   Definitions
      At line 202 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR65 unused
NVIC_IPR66 E000E442

Symbol: NVIC_IPR66
   Definitions
      At line 203 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR66 unused
NVIC_IPR67 E000E443

Symbol: NVIC_IPR67
   Definitions
      At line 204 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 73 Alphabetic symbol ordering
Absolute symbols

      None
Comment: NVIC_IPR67 unused
NVIC_IPR68 E000E444

Symbol: NVIC_IPR68
   Definitions
      At line 205 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR68 unused
NVIC_IPR69 E000E445

Symbol: NVIC_IPR69
   Definitions
      At line 206 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR69 unused
NVIC_IPR7 E000E407

Symbol: NVIC_IPR7
   Definitions
      At line 144 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR7 unused
NVIC_IPR70 E000E446

Symbol: NVIC_IPR70
   Definitions
      At line 207 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR70 unused
NVIC_IPR71 E000E447

Symbol: NVIC_IPR71
   Definitions
      At line 208 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR71 unused
NVIC_IPR72 E000E448

Symbol: NVIC_IPR72
   Definitions
      At line 209 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR72 unused
NVIC_IPR73 E000E449

Symbol: NVIC_IPR73
   Definitions
      At line 210 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR73 unused
NVIC_IPR74 E000E44A



ARM Macro Assembler    Page 74 Alphabetic symbol ordering
Absolute symbols


Symbol: NVIC_IPR74
   Definitions
      At line 211 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR74 unused
NVIC_IPR75 E000E44B

Symbol: NVIC_IPR75
   Definitions
      At line 212 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR75 unused
NVIC_IPR76 E000E44C

Symbol: NVIC_IPR76
   Definitions
      At line 213 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR76 unused
NVIC_IPR77 E000E44D

Symbol: NVIC_IPR77
   Definitions
      At line 214 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR77 unused
NVIC_IPR78 E000E44E

Symbol: NVIC_IPR78
   Definitions
      At line 215 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR78 unused
NVIC_IPR79 E000E44F

Symbol: NVIC_IPR79
   Definitions
      At line 216 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR79 unused
NVIC_IPR8 E000E408

Symbol: NVIC_IPR8
   Definitions
      At line 145 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR8 unused
NVIC_IPR80 E000E450

Symbol: NVIC_IPR80
   Definitions



ARM Macro Assembler    Page 75 Alphabetic symbol ordering
Absolute symbols

      At line 217 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR80 unused
NVIC_IPR81 E000E451

Symbol: NVIC_IPR81
   Definitions
      At line 218 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR81 unused
NVIC_IPR82 E000E452

Symbol: NVIC_IPR82
   Definitions
      At line 219 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR82 unused
NVIC_IPR83 E000E453

Symbol: NVIC_IPR83
   Definitions
      At line 220 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR83 unused
NVIC_IPR84 E000E454

Symbol: NVIC_IPR84
   Definitions
      At line 221 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR84 unused
NVIC_IPR85 E000E455

Symbol: NVIC_IPR85
   Definitions
      At line 222 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR85 unused
NVIC_IPR86 E000E456

Symbol: NVIC_IPR86
   Definitions
      At line 223 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR86 unused
NVIC_IPR87 E000E457

Symbol: NVIC_IPR87
   Definitions
      At line 224 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 76 Alphabetic symbol ordering
Absolute symbols

Comment: NVIC_IPR87 unused
NVIC_IPR88 E000E458

Symbol: NVIC_IPR88
   Definitions
      At line 225 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR88 unused
NVIC_IPR89 E000E459

Symbol: NVIC_IPR89
   Definitions
      At line 226 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR89 unused
NVIC_IPR9 E000E409

Symbol: NVIC_IPR9
   Definitions
      At line 146 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR9 unused
NVIC_IPR90 E000E45A

Symbol: NVIC_IPR90
   Definitions
      At line 227 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR90 unused
NVIC_IPR91 E000E45B

Symbol: NVIC_IPR91
   Definitions
      At line 228 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR91 unused
NVIC_IPR92 E000E45C

Symbol: NVIC_IPR92
   Definitions
      At line 229 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR92 unused
NVIC_IPR93 E000E45D

Symbol: NVIC_IPR93
   Definitions
      At line 230 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR93 unused
NVIC_IPR94 E000E45E




ARM Macro Assembler    Page 77 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_IPR94
   Definitions
      At line 231 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR94 unused
NVIC_IPR95 E000E45F

Symbol: NVIC_IPR95
   Definitions
      At line 232 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR95 unused
NVIC_IPR96 E000E460

Symbol: NVIC_IPR96
   Definitions
      At line 233 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR96 unused
NVIC_IPR97 E000E461

Symbol: NVIC_IPR97
   Definitions
      At line 234 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR97 unused
NVIC_IPR98 E000E462

Symbol: NVIC_IPR98
   Definitions
      At line 235 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR98 unused
NVIC_IPR99 E000E463

Symbol: NVIC_IPR99
   Definitions
      At line 236 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_IPR99 unused
NVIC_ISER0 E000E100

Symbol: NVIC_ISER0
   Definitions
      At line 92 in file stm32f746_hal.s
   Uses
      At line 43 in file bsp_timer.s
Comment: NVIC_ISER0 used once
NVIC_ISER1 E000E104

Symbol: NVIC_ISER1
   Definitions
      At line 93 in file stm32f746_hal.s



ARM Macro Assembler    Page 78 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: NVIC_ISER1 unused
NVIC_ISER2 E000E108

Symbol: NVIC_ISER2
   Definitions
      At line 94 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISER2 unused
NVIC_ISER3 E000E10C

Symbol: NVIC_ISER3
   Definitions
      At line 95 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISER3 unused
NVIC_ISER4 E000E110

Symbol: NVIC_ISER4
   Definitions
      At line 96 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISER4 unused
NVIC_ISER5 E000E114

Symbol: NVIC_ISER5
   Definitions
      At line 97 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISER5 unused
NVIC_ISER6 E000E118

Symbol: NVIC_ISER6
   Definitions
      At line 98 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISER6 unused
NVIC_ISER7 E000E11C

Symbol: NVIC_ISER7
   Definitions
      At line 99 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISER7 unused
NVIC_ISPR0 E000E200

Symbol: NVIC_ISPR0
   Definitions
      At line 110 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR0 unused



ARM Macro Assembler    Page 79 Alphabetic symbol ordering
Absolute symbols

NVIC_ISPR1 E000E204

Symbol: NVIC_ISPR1
   Definitions
      At line 111 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR1 unused
NVIC_ISPR2 E000E208

Symbol: NVIC_ISPR2
   Definitions
      At line 112 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR2 unused
NVIC_ISPR3 E000E20C

Symbol: NVIC_ISPR3
   Definitions
      At line 113 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR3 unused
NVIC_ISPR4 E000E210

Symbol: NVIC_ISPR4
   Definitions
      At line 114 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR4 unused
NVIC_ISPR5 E000E214

Symbol: NVIC_ISPR5
   Definitions
      At line 115 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR5 unused
NVIC_ISPR6 E000E218

Symbol: NVIC_ISPR6
   Definitions
      At line 116 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR6 unused
NVIC_ISPR7 E000E21C

Symbol: NVIC_ISPR7
   Definitions
      At line 117 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_ISPR7 unused
NVIC_STIR E000EF00

Symbol: NVIC_STIR



ARM Macro Assembler    Page 80 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 378 in file stm32f746_hal.s
   Uses
      None
Comment: NVIC_STIR unused
OTG_FS_IRQn 00000043

Symbol: OTG_FS_IRQn
   Definitions
      At line 925 in file stm32f746_hal.s
   Uses
      None
Comment: OTG_FS_IRQn unused
OTG_FS_WKUP_IRQn 0000002A

Symbol: OTG_FS_WKUP_IRQn
   Definitions
      At line 900 in file stm32f746_hal.s
   Uses
      None
Comment: OTG_FS_WKUP_IRQn unused
OTG_HS_EP1_IN_IRQn 0000004B

Symbol: OTG_HS_EP1_IN_IRQn
   Definitions
      At line 933 in file stm32f746_hal.s
   Uses
      None
Comment: OTG_HS_EP1_IN_IRQn unused
OTG_HS_EP1_OUT_IRQn 0000004A

Symbol: OTG_HS_EP1_OUT_IRQn
   Definitions
      At line 932 in file stm32f746_hal.s
   Uses
      None
Comment: OTG_HS_EP1_OUT_IRQn unused
OTG_HS_IRQn 0000004D

Symbol: OTG_HS_IRQn
   Definitions
      At line 935 in file stm32f746_hal.s
   Uses
      None
Comment: OTG_HS_IRQn unused
OTG_HS_WKUP_IRQn 0000004C

Symbol: OTG_HS_WKUP_IRQn
   Definitions
      At line 934 in file stm32f746_hal.s
   Uses
      None
Comment: OTG_HS_WKUP_IRQn unused
PERIPH_BASE 40000000

Symbol: PERIPH_BASE
   Definitions
      At line 17 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 81 Alphabetic symbol ordering
Absolute symbols

      At line 387 in file stm32f746_hal.s
      At line 388 in file stm32f746_hal.s
      At line 389 in file stm32f746_hal.s
      At line 390 in file stm32f746_hal.s

PVD_IRQn 00000001

Symbol: PVD_IRQn
   Definitions
      At line 859 in file stm32f746_hal.s
   Uses
      None
Comment: PVD_IRQn unused
PWR_BASE 40007000

Symbol: PWR_BASE
   Definitions
      At line 517 in file stm32f746_hal.s
   Uses
      At line 518 in file stm32f746_hal.s
      At line 519 in file stm32f746_hal.s
      At line 520 in file stm32f746_hal.s
      At line 521 in file stm32f746_hal.s

PWR_CR1 40007000

Symbol: PWR_CR1
   Definitions
      At line 518 in file stm32f746_hal.s
   Uses
      None
Comment: PWR_CR1 unused
PWR_CR2 40007008

Symbol: PWR_CR2
   Definitions
      At line 520 in file stm32f746_hal.s
   Uses
      None
Comment: PWR_CR2 unused
PWR_CSR1 40007004

Symbol: PWR_CSR1
   Definitions
      At line 519 in file stm32f746_hal.s
   Uses
      None
Comment: PWR_CSR1 unused
PWR_CSR2 4000700C

Symbol: PWR_CSR2
   Definitions
      At line 521 in file stm32f746_hal.s
   Uses
      None
Comment: PWR_CSR2 unused
QSPI_BASE 90000000

Symbol: QSPI_BASE



ARM Macro Assembler    Page 82 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 19 in file stm32f746_hal.s
   Uses
      None
Comment: QSPI_BASE unused
QSPI_R_BASE A0001000

Symbol: QSPI_R_BASE
   Definitions
      At line 21 in file stm32f746_hal.s
   Uses
      None
Comment: QSPI_R_BASE unused
QUADSPI_IRQn 0000005C

Symbol: QUADSPI_IRQn
   Definitions
      At line 949 in file stm32f746_hal.s
   Uses
      None
Comment: QUADSPI_IRQn unused
RAMDTCM_BASE 20000000

Symbol: RAMDTCM_BASE
   Definitions
      At line 14 in file stm32f746_hal.s
   Uses
      None
Comment: RAMDTCM_BASE unused
RAMITCM_BASE 00000000

Symbol: RAMITCM_BASE
   Definitions
      At line 11 in file stm32f746_hal.s
   Uses
      None
Comment: RAMITCM_BASE unused
RCC_AHB1ENR 40023830

Symbol: RCC_AHB1ENR
   Definitions
      At line 777 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB1ENR unused
RCC_AHB1LPENR 40023850

Symbol: RCC_AHB1LPENR
   Definitions
      At line 782 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB1LPENR unused
RCC_AHB1RSTR 40023810

Symbol: RCC_AHB1RSTR
   Definitions
      At line 772 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 83 Alphabetic symbol ordering
Absolute symbols

      None
Comment: RCC_AHB1RSTR unused
RCC_AHB2ENR 40023834

Symbol: RCC_AHB2ENR
   Definitions
      At line 778 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB2ENR unused
RCC_AHB2LPENR 40023854

Symbol: RCC_AHB2LPENR
   Definitions
      At line 783 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB2LPENR unused
RCC_AHB2RSTR 40023814

Symbol: RCC_AHB2RSTR
   Definitions
      At line 773 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB2RSTR unused
RCC_AHB3ENR 40023838

Symbol: RCC_AHB3ENR
   Definitions
      At line 779 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB3ENR unused
RCC_AHB3LPENR 40023858

Symbol: RCC_AHB3LPENR
   Definitions
      At line 784 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB3LPENR unused
RCC_AHB3RSTR 40023818

Symbol: RCC_AHB3RSTR
   Definitions
      At line 774 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_AHB3RSTR unused
RCC_APB1ENR 40023840

Symbol: RCC_APB1ENR
   Definitions
      At line 780 in file stm32f746_hal.s
   Uses
      At line 37 in file bsp_timer.s
Comment: RCC_APB1ENR used once
RCC_APB1LPENR 40023860



ARM Macro Assembler    Page 84 Alphabetic symbol ordering
Absolute symbols


Symbol: RCC_APB1LPENR
   Definitions
      At line 785 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_APB1LPENR unused
RCC_APB1RSTR 40023820

Symbol: RCC_APB1RSTR
   Definitions
      At line 775 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_APB1RSTR unused
RCC_APB2ENR 40023844

Symbol: RCC_APB2ENR
   Definitions
      At line 781 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_APB2ENR unused
RCC_APB2LPENR 40023864

Symbol: RCC_APB2LPENR
   Definitions
      At line 786 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_APB2LPENR unused
RCC_APB2RSTR 40023824

Symbol: RCC_APB2RSTR
   Definitions
      At line 776 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_APB2RSTR unused
RCC_BASE 40023800

Symbol: RCC_BASE
   Definitions
      At line 767 in file stm32f746_hal.s
   Uses
      At line 768 in file stm32f746_hal.s
      At line 769 in file stm32f746_hal.s
      At line 770 in file stm32f746_hal.s
      At line 771 in file stm32f746_hal.s
      At line 772 in file stm32f746_hal.s
      At line 773 in file stm32f746_hal.s
      At line 774 in file stm32f746_hal.s
      At line 775 in file stm32f746_hal.s
      At line 776 in file stm32f746_hal.s
      At line 777 in file stm32f746_hal.s
      At line 778 in file stm32f746_hal.s
      At line 779 in file stm32f746_hal.s
      At line 780 in file stm32f746_hal.s
      At line 781 in file stm32f746_hal.s



ARM Macro Assembler    Page 85 Alphabetic symbol ordering
Absolute symbols

      At line 782 in file stm32f746_hal.s
      At line 783 in file stm32f746_hal.s
      At line 784 in file stm32f746_hal.s
      At line 785 in file stm32f746_hal.s
      At line 786 in file stm32f746_hal.s
      At line 787 in file stm32f746_hal.s
      At line 788 in file stm32f746_hal.s
      At line 789 in file stm32f746_hal.s
      At line 790 in file stm32f746_hal.s
      At line 791 in file stm32f746_hal.s
      At line 792 in file stm32f746_hal.s
      At line 793 in file stm32f746_hal.s

RCC_BDCR 40023870

Symbol: RCC_BDCR
   Definitions
      At line 787 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_BDCR unused
RCC_CFGR 40023808

Symbol: RCC_CFGR
   Definitions
      At line 770 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_CFGR unused
RCC_CIR 4002380C

Symbol: RCC_CIR
   Definitions
      At line 771 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_CIR unused
RCC_CR 40023800

Symbol: RCC_CR
   Definitions
      At line 768 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_CR unused
RCC_CSR 40023874

Symbol: RCC_CSR
   Definitions
      At line 788 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_CSR unused
RCC_DCKCFGR1 4002388C

Symbol: RCC_DCKCFGR1
   Definitions
      At line 792 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 86 Alphabetic symbol ordering
Absolute symbols

      None
Comment: RCC_DCKCFGR1 unused
RCC_DCKCFGR2 40023890

Symbol: RCC_DCKCFGR2
   Definitions
      At line 793 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_DCKCFGR2 unused
RCC_IRQn 00000005

Symbol: RCC_IRQn
   Definitions
      At line 863 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_IRQn unused
RCC_PLLCFGR 40023804

Symbol: RCC_PLLCFGR
   Definitions
      At line 769 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_PLLCFGR unused
RCC_PLLI2SCFGR 40023884

Symbol: RCC_PLLI2SCFGR
   Definitions
      At line 790 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_PLLI2SCFGR unused
RCC_PLLSAICFGR 40023888

Symbol: RCC_PLLSAICFGR
   Definitions
      At line 791 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_PLLSAICFGR unused
RCC_SSCGR 40023880

Symbol: RCC_SSCGR
   Definitions
      At line 789 in file stm32f746_hal.s
   Uses
      None
Comment: RCC_SSCGR unused
RNG_BASE 50060800

Symbol: RNG_BASE
   Definitions
      At line 841 in file stm32f746_hal.s
   Uses
      None
Comment: RNG_BASE unused
RNG_IRQn 00000050



ARM Macro Assembler    Page 87 Alphabetic symbol ordering
Absolute symbols


Symbol: RNG_IRQn
   Definitions
      At line 937 in file stm32f746_hal.s
   Uses
      None
Comment: RNG_IRQn unused
RTC_Alarm_IRQn 00000029

Symbol: RTC_Alarm_IRQn
   Definitions
      At line 899 in file stm32f746_hal.s
   Uses
      None
Comment: RTC_Alarm_IRQn unused
RTC_BASE 40002800

Symbol: RTC_BASE
   Definitions
      At line 499 in file stm32f746_hal.s
   Uses
      None
Comment: RTC_BASE unused
RTC_WKUP_IRQn 00000003

Symbol: RTC_WKUP_IRQn
   Definitions
      At line 861 in file stm32f746_hal.s
   Uses
      None
Comment: RTC_WKUP_IRQn unused
SAI1_BASE 40015800

Symbol: SAI1_BASE
   Definitions
      At line 602 in file stm32f746_hal.s
   Uses
      At line 604 in file stm32f746_hal.s
      At line 605 in file stm32f746_hal.s

SAI1_Block_A_BASE 40015804

Symbol: SAI1_Block_A_BASE
   Definitions
      At line 604 in file stm32f746_hal.s
   Uses
      None
Comment: SAI1_Block_A_BASE unused
SAI1_Block_B_BASE 40015824

Symbol: SAI1_Block_B_BASE
   Definitions
      At line 605 in file stm32f746_hal.s
   Uses
      None
Comment: SAI1_Block_B_BASE unused
SAI1_IRQn 00000057

Symbol: SAI1_IRQn



ARM Macro Assembler    Page 88 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 944 in file stm32f746_hal.s
   Uses
      None
Comment: SAI1_IRQn unused
SAI2_BASE 40015C00

Symbol: SAI2_BASE
   Definitions
      At line 603 in file stm32f746_hal.s
   Uses
      At line 606 in file stm32f746_hal.s
      At line 607 in file stm32f746_hal.s

SAI2_Block_A_BASE 40015C04

Symbol: SAI2_Block_A_BASE
   Definitions
      At line 606 in file stm32f746_hal.s
   Uses
      None
Comment: SAI2_Block_A_BASE unused
SAI2_Block_B_BASE 40015C24

Symbol: SAI2_Block_B_BASE
   Definitions
      At line 607 in file stm32f746_hal.s
   Uses
      None
Comment: SAI2_Block_B_BASE unused
SAI2_IRQn 0000005B

Symbol: SAI2_IRQn
   Definitions
      At line 948 in file stm32f746_hal.s
   Uses
      None
Comment: SAI2_IRQn unused
SCB_ABFSR E000EFA8

Symbol: SCB_ABFSR
   Definitions
      At line 80 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_ABFSR unused
SCB_AFSR E000ED3C

Symbol: SCB_AFSR
   Definitions
      At line 51 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_AFSR unused
SCB_AHBPCR E000EF98

Symbol: SCB_AHBPCR
   Definitions
      At line 77 in file stm32f746_hal.s



ARM Macro Assembler    Page 89 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: SCB_AHBPCR unused
SCB_AHBSCR E000EFA0

Symbol: SCB_AHBSCR
   Definitions
      At line 79 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_AHBSCR unused
SCB_AIRCR E000ED0C

Symbol: SCB_AIRCR
   Definitions
      At line 39 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_AIRCR unused
SCB_BASE E000ED00

Symbol: SCB_BASE
   Definitions
      At line 35 in file stm32f746_hal.s
   Uses
      At line 36 in file stm32f746_hal.s
      At line 37 in file stm32f746_hal.s
      At line 38 in file stm32f746_hal.s
      At line 39 in file stm32f746_hal.s
      At line 40 in file stm32f746_hal.s
      At line 41 in file stm32f746_hal.s
      At line 42 in file stm32f746_hal.s
      At line 43 in file stm32f746_hal.s
      At line 44 in file stm32f746_hal.s
      At line 45 in file stm32f746_hal.s
      At line 46 in file stm32f746_hal.s
      At line 47 in file stm32f746_hal.s
      At line 48 in file stm32f746_hal.s
      At line 49 in file stm32f746_hal.s
      At line 50 in file stm32f746_hal.s
      At line 51 in file stm32f746_hal.s
      At line 53 in file stm32f746_hal.s
      At line 54 in file stm32f746_hal.s
      At line 55 in file stm32f746_hal.s
      At line 56 in file stm32f746_hal.s
      At line 57 in file stm32f746_hal.s
      At line 59 in file stm32f746_hal.s
      At line 61 in file stm32f746_hal.s
      At line 62 in file stm32f746_hal.s
      At line 63 in file stm32f746_hal.s
      At line 65 in file stm32f746_hal.s
      At line 66 in file stm32f746_hal.s
      At line 67 in file stm32f746_hal.s
      At line 68 in file stm32f746_hal.s
      At line 69 in file stm32f746_hal.s
      At line 70 in file stm32f746_hal.s
      At line 71 in file stm32f746_hal.s
      At line 72 in file stm32f746_hal.s
      At line 73 in file stm32f746_hal.s



ARM Macro Assembler    Page 90 Alphabetic symbol ordering
Absolute symbols

      At line 75 in file stm32f746_hal.s
      At line 76 in file stm32f746_hal.s
      At line 77 in file stm32f746_hal.s
      At line 78 in file stm32f746_hal.s
      At line 79 in file stm32f746_hal.s
      At line 80 in file stm32f746_hal.s

SCB_BFAR E000ED38

Symbol: SCB_BFAR
   Definitions
      At line 50 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_BFAR unused
SCB_CACR E000EF9C

Symbol: SCB_CACR
   Definitions
      At line 78 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CACR unused
SCB_CCR E000ED14

Symbol: SCB_CCR
   Definitions
      At line 41 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CCR unused
SCB_CCSIDR E000ED80

Symbol: SCB_CCSIDR
   Definitions
      At line 55 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CCSIDR unused
SCB_CFSR E000ED28

Symbol: SCB_CFSR
   Definitions
      At line 46 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CFSR unused
SCB_CLIDR E000ED78

Symbol: SCB_CLIDR
   Definitions
      At line 53 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CLIDR unused
SCB_CPACR E000ED88

Symbol: SCB_CPACR
   Definitions



ARM Macro Assembler    Page 91 Alphabetic symbol ordering
Absolute symbols

      At line 57 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CPACR unused
SCB_CPUID E000ED00

Symbol: SCB_CPUID
   Definitions
      At line 36 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CPUID unused
SCB_CSSELR E000ED84

Symbol: SCB_CSSELR
   Definitions
      At line 56 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CSSELR unused
SCB_CTR E000ED7C

Symbol: SCB_CTR
   Definitions
      At line 54 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_CTR unused
SCB_DCCIMVAC E000EF70

Symbol: SCB_DCCIMVAC
   Definitions
      At line 72 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DCCIMVAC unused
SCB_DCCISW E000EF74

Symbol: SCB_DCCISW
   Definitions
      At line 73 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DCCISW unused
SCB_DCCMVAC E000EF68

Symbol: SCB_DCCMVAC
   Definitions
      At line 70 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DCCMVAC unused
SCB_DCCMVAU E000EF64

Symbol: SCB_DCCMVAU
   Definitions
      At line 69 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 92 Alphabetic symbol ordering
Absolute symbols

Comment: SCB_DCCMVAU unused
SCB_DCCSW E000EF6C

Symbol: SCB_DCCSW
   Definitions
      At line 71 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DCCSW unused
SCB_DCIMVAC E000EF5C

Symbol: SCB_DCIMVAC
   Definitions
      At line 67 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DCIMVAC unused
SCB_DCISW E000EF60

Symbol: SCB_DCISW
   Definitions
      At line 68 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DCISW unused
SCB_DFSR E000ED30

Symbol: SCB_DFSR
   Definitions
      At line 48 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DFSR unused
SCB_DTCMCR E000EF94

Symbol: SCB_DTCMCR
   Definitions
      At line 76 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_DTCMCR unused
SCB_HFSR E000ED2C

Symbol: SCB_HFSR
   Definitions
      At line 47 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_HFSR unused
SCB_HPR1 E000ED18

Symbol: SCB_HPR1
   Definitions
      At line 42 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_HPR1 unused
SCB_ICIALLU E000EF50




ARM Macro Assembler    Page 93 Alphabetic symbol ordering
Absolute symbols

Symbol: SCB_ICIALLU
   Definitions
      At line 65 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_ICIALLU unused
SCB_ICIMVAU E000EF58

Symbol: SCB_ICIMVAU
   Definitions
      At line 66 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_ICIMVAU unused
SCB_ICSR E000ED04

Symbol: SCB_ICSR
   Definitions
      At line 37 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_ICSR unused
SCB_ITCMCR E000EF90

Symbol: SCB_ITCMCR
   Definitions
      At line 75 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_ITCMCR unused
SCB_MMFAR E000ED34

Symbol: SCB_MMFAR
   Definitions
      At line 49 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_MMFAR unused
SCB_MVFR0 E000EF40

Symbol: SCB_MVFR0
   Definitions
      At line 61 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_MVFR0 unused
SCB_MVFR1 E000EF44

Symbol: SCB_MVFR1
   Definitions
      At line 62 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_MVFR1 unused
SCB_MVFR2 E000EF48

Symbol: SCB_MVFR2
   Definitions
      At line 63 in file stm32f746_hal.s



ARM Macro Assembler    Page 94 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: SCB_MVFR2 unused
SCB_SCR E000ED10

Symbol: SCB_SCR
   Definitions
      At line 40 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_SCR unused
SCB_SHCSR E000ED24

Symbol: SCB_SHCSR
   Definitions
      At line 45 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_SHCSR unused
SCB_SHPR2 E000ED1C

Symbol: SCB_SHPR2
   Definitions
      At line 43 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_SHPR2 unused
SCB_SHPR3 E000ED20

Symbol: SCB_SHPR3
   Definitions
      At line 44 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_SHPR3 unused
SCB_STIR E000EF00

Symbol: SCB_STIR
   Definitions
      At line 59 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_STIR unused
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 38 in file stm32f746_hal.s
   Uses
      None
Comment: SCB_VTOR unused
SCS_BASE E000E000

Symbol: SCS_BASE
   Definitions
      At line 28 in file stm32f746_hal.s
   Uses
      At line 35 in file stm32f746_hal.s
      At line 84 in file stm32f746_hal.s



ARM Macro Assembler    Page 95 Alphabetic symbol ordering
Absolute symbols

      At line 91 in file stm32f746_hal.s

SDMMC1_BASE 40012C00

Symbol: SDMMC1_BASE
   Definitions
      At line 589 in file stm32f746_hal.s
   Uses
      None
Comment: SDMMC1_BASE unused
SDMMC1_IRQn 00000031

Symbol: SDMMC1_IRQn
   Definitions
      At line 907 in file stm32f746_hal.s
   Uses
      None
Comment: SDMMC1_IRQn unused
SPDIFRX_BASE 40004000

Symbol: SPDIFRX_BASE
   Definitions
      At line 504 in file stm32f746_hal.s
   Uses
      None
Comment: SPDIFRX_BASE unused
SPDIF_RX_IRQn 00000061

Symbol: SPDIF_RX_IRQn
   Definitions
      At line 954 in file stm32f746_hal.s
   Uses
      None
Comment: SPDIF_RX_IRQn unused
SPI1_BASE 40013000

Symbol: SPI1_BASE
   Definitions
      At line 590 in file stm32f746_hal.s
   Uses
      None
Comment: SPI1_BASE unused
SPI1_IRQn 00000023

Symbol: SPI1_IRQn
   Definitions
      At line 893 in file stm32f746_hal.s
   Uses
      None
Comment: SPI1_IRQn unused
SPI2_BASE 40003800

Symbol: SPI2_BASE
   Definitions
      At line 502 in file stm32f746_hal.s
   Uses
      None
Comment: SPI2_BASE unused
SPI2_IRQn 00000024



ARM Macro Assembler    Page 96 Alphabetic symbol ordering
Absolute symbols


Symbol: SPI2_IRQn
   Definitions
      At line 894 in file stm32f746_hal.s
   Uses
      None
Comment: SPI2_IRQn unused
SPI3_BASE 40003C00

Symbol: SPI3_BASE
   Definitions
      At line 503 in file stm32f746_hal.s
   Uses
      None
Comment: SPI3_BASE unused
SPI3_IRQn 00000033

Symbol: SPI3_IRQn
   Definitions
      At line 909 in file stm32f746_hal.s
   Uses
      None
Comment: SPI3_IRQn unused
SPI4_BASE 40013400

Symbol: SPI4_BASE
   Definitions
      At line 591 in file stm32f746_hal.s
   Uses
      None
Comment: SPI4_BASE unused
SPI4_IRQn 00000054

Symbol: SPI4_IRQn
   Definitions
      At line 941 in file stm32f746_hal.s
   Uses
      None
Comment: SPI4_IRQn unused
SPI5_BASE 40015000

Symbol: SPI5_BASE
   Definitions
      At line 598 in file stm32f746_hal.s
   Uses
      None
Comment: SPI5_BASE unused
SPI5_IRQn 00000055

Symbol: SPI5_IRQn
   Definitions
      At line 942 in file stm32f746_hal.s
   Uses
      None
Comment: SPI5_IRQn unused
SPI6_BASE 40015400

Symbol: SPI6_BASE
   Definitions



ARM Macro Assembler    Page 97 Alphabetic symbol ordering
Absolute symbols

      At line 599 in file stm32f746_hal.s
   Uses
      None
Comment: SPI6_BASE unused
SPI6_IRQn 00000056

Symbol: SPI6_IRQn
   Definitions
      At line 943 in file stm32f746_hal.s
   Uses
      None
Comment: SPI6_IRQn unused
SRAM1_BASE 20010000

Symbol: SRAM1_BASE
   Definitions
      At line 15 in file stm32f746_hal.s
   Uses
      None
Comment: SRAM1_BASE unused
SRAM2_BASE 2004C000

Symbol: SRAM2_BASE
   Definitions
      At line 16 in file stm32f746_hal.s
   Uses
      None
Comment: SRAM2_BASE unused
SYSCFG_BASE 40013800

Symbol: SYSCFG_BASE
   Definitions
      At line 592 in file stm32f746_hal.s
   Uses
      None
Comment: SYSCFG_BASE unused
SysTick_BASE E000E010

Symbol: SysTick_BASE
   Definitions
      At line 84 in file stm32f746_hal.s
   Uses
      At line 85 in file stm32f746_hal.s
      At line 86 in file stm32f746_hal.s
      At line 87 in file stm32f746_hal.s
      At line 88 in file stm32f746_hal.s

SysTick_CALIB E000E01C

Symbol: SysTick_CALIB
   Definitions
      At line 88 in file stm32f746_hal.s
   Uses
      None
Comment: SysTick_CALIB unused
SysTick_CTRL E000E010

Symbol: SysTick_CTRL
   Definitions



ARM Macro Assembler    Page 98 Alphabetic symbol ordering
Absolute symbols

      At line 85 in file stm32f746_hal.s
   Uses
      None
Comment: SysTick_CTRL unused
SysTick_LOAD E000E014

Symbol: SysTick_LOAD
   Definitions
      At line 86 in file stm32f746_hal.s
   Uses
      None
Comment: SysTick_LOAD unused
SysTick_VAL E000E018

Symbol: SysTick_VAL
   Definitions
      At line 87 in file stm32f746_hal.s
   Uses
      None
Comment: SysTick_VAL unused
TAMP_STAMP_IRQn 00000002

Symbol: TAMP_STAMP_IRQn
   Definitions
      At line 860 in file stm32f746_hal.s
   Uses
      None
Comment: TAMP_STAMP_IRQn unused
TIM10_BASE 40014400

Symbol: TIM10_BASE
   Definitions
      At line 596 in file stm32f746_hal.s
   Uses
      None
Comment: TIM10_BASE unused
TIM11_BASE 40014800

Symbol: TIM11_BASE
   Definitions
      At line 597 in file stm32f746_hal.s
   Uses
      None
Comment: TIM11_BASE unused
TIM12_BASE 40001800

Symbol: TIM12_BASE
   Definitions
      At line 489 in file stm32f746_hal.s
   Uses
      None
Comment: TIM12_BASE unused
TIM13_BASE 40001C00

Symbol: TIM13_BASE
   Definitions
      At line 492 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 99 Alphabetic symbol ordering
Absolute symbols

Comment: TIM13_BASE unused
TIM14_BASE 40002000

Symbol: TIM14_BASE
   Definitions
      At line 495 in file stm32f746_hal.s
   Uses
      None
Comment: TIM14_BASE unused
TIM1_ARR 4001002C

Symbol: TIM1_ARR
   Definitions
      At line 542 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_ARR unused
TIM1_BASE 40010000

Symbol: TIM1_BASE
   Definitions
      At line 530 in file stm32f746_hal.s
   Uses
      At line 531 in file stm32f746_hal.s
      At line 532 in file stm32f746_hal.s
      At line 533 in file stm32f746_hal.s
      At line 534 in file stm32f746_hal.s
      At line 535 in file stm32f746_hal.s
      At line 536 in file stm32f746_hal.s
      At line 537 in file stm32f746_hal.s
      At line 538 in file stm32f746_hal.s
      At line 539 in file stm32f746_hal.s
      At line 540 in file stm32f746_hal.s
      At line 541 in file stm32f746_hal.s
      At line 542 in file stm32f746_hal.s
      At line 543 in file stm32f746_hal.s
      At line 544 in file stm32f746_hal.s
      At line 545 in file stm32f746_hal.s
      At line 546 in file stm32f746_hal.s
      At line 547 in file stm32f746_hal.s
      At line 548 in file stm32f746_hal.s
      At line 549 in file stm32f746_hal.s
      At line 550 in file stm32f746_hal.s
      At line 551 in file stm32f746_hal.s
      At line 552 in file stm32f746_hal.s
      At line 553 in file stm32f746_hal.s
      At line 554 in file stm32f746_hal.s

TIM1_BDTR 40010040

Symbol: TIM1_BDTR
   Definitions
      At line 548 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_BDTR unused
TIM1_BRK_TIM9_IRQn 00000018

Symbol: TIM1_BRK_TIM9_IRQn



ARM Macro Assembler    Page 100 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 882 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_BRK_TIM9_IRQn unused
TIM1_CCER 40010020

Symbol: TIM1_CCER
   Definitions
      At line 539 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCER unused
TIM1_CCMR1 40010018

Symbol: TIM1_CCMR1
   Definitions
      At line 537 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCMR1 unused
TIM1_CCMR2 4001001C

Symbol: TIM1_CCMR2
   Definitions
      At line 538 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCMR2 unused
TIM1_CCMR3 40010054

Symbol: TIM1_CCMR3
   Definitions
      At line 552 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCMR3 unused
TIM1_CCR1 40010034

Symbol: TIM1_CCR1
   Definitions
      At line 544 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCR1 unused
TIM1_CCR2 40010038

Symbol: TIM1_CCR2
   Definitions
      At line 545 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCR2 unused
TIM1_CCR3 4001003C

Symbol: TIM1_CCR3
   Definitions
      At line 546 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 101 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TIM1_CCR3 unused
TIM1_CCR4 40010040

Symbol: TIM1_CCR4
   Definitions
      At line 547 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCR4 unused
TIM1_CCR5 40010058

Symbol: TIM1_CCR5
   Definitions
      At line 553 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCR5 unused
TIM1_CCR6 4001005C

Symbol: TIM1_CCR6
   Definitions
      At line 554 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CCR6 unused
TIM1_CC_IRQn 0000001B

Symbol: TIM1_CC_IRQn
   Definitions
      At line 885 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CC_IRQn unused
TIM1_CNT 40010024

Symbol: TIM1_CNT
   Definitions
      At line 540 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CNT unused
TIM1_CR1 40010000

Symbol: TIM1_CR1
   Definitions
      At line 531 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CR1 unused
TIM1_CR2 40010004

Symbol: TIM1_CR2
   Definitions
      At line 532 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_CR2 unused
TIM1_DCR 40010048



ARM Macro Assembler    Page 102 Alphabetic symbol ordering
Absolute symbols


Symbol: TIM1_DCR
   Definitions
      At line 549 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_DCR unused
TIM1_DIER 4001000C

Symbol: TIM1_DIER
   Definitions
      At line 534 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_DIER unused
TIM1_DMAR 4001004C

Symbol: TIM1_DMAR
   Definitions
      At line 550 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_DMAR unused
TIM1_EGR 40010014

Symbol: TIM1_EGR
   Definitions
      At line 536 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_EGR unused
TIM1_OR 40010050

Symbol: TIM1_OR
   Definitions
      At line 551 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_OR unused
TIM1_PSC 40010028

Symbol: TIM1_PSC
   Definitions
      At line 541 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_PSC unused
TIM1_RCR 4001002C

Symbol: TIM1_RCR
   Definitions
      At line 543 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_RCR unused
TIM1_SMCR 40010008

Symbol: TIM1_SMCR
   Definitions



ARM Macro Assembler    Page 103 Alphabetic symbol ordering
Absolute symbols

      At line 533 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_SMCR unused
TIM1_SR 40010010

Symbol: TIM1_SR
   Definitions
      At line 535 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_SR unused
TIM1_TRG_COM_TIM11_IRQn 0000001A

Symbol: TIM1_TRG_COM_TIM11_IRQn
   Definitions
      At line 884 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_TRG_COM_TIM11_IRQn unused
TIM1_UP_TIM10_IRQn 00000019

Symbol: TIM1_UP_TIM10_IRQn
   Definitions
      At line 883 in file stm32f746_hal.s
   Uses
      None
Comment: TIM1_UP_TIM10_IRQn unused
TIM2_ARR 4000002C

Symbol: TIM2_ARR
   Definitions
      At line 407 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_ARR unused
TIM2_BASE 40000000

Symbol: TIM2_BASE
   Definitions
      At line 395 in file stm32f746_hal.s
   Uses
      At line 396 in file stm32f746_hal.s
      At line 397 in file stm32f746_hal.s
      At line 398 in file stm32f746_hal.s
      At line 399 in file stm32f746_hal.s
      At line 400 in file stm32f746_hal.s
      At line 401 in file stm32f746_hal.s
      At line 402 in file stm32f746_hal.s
      At line 403 in file stm32f746_hal.s
      At line 404 in file stm32f746_hal.s
      At line 405 in file stm32f746_hal.s
      At line 406 in file stm32f746_hal.s
      At line 407 in file stm32f746_hal.s
      At line 408 in file stm32f746_hal.s
      At line 409 in file stm32f746_hal.s
      At line 410 in file stm32f746_hal.s
      At line 411 in file stm32f746_hal.s
      At line 412 in file stm32f746_hal.s



ARM Macro Assembler    Page 104 Alphabetic symbol ordering
Absolute symbols

      At line 413 in file stm32f746_hal.s
      At line 414 in file stm32f746_hal.s

TIM2_CCER 40000020

Symbol: TIM2_CCER
   Definitions
      At line 404 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCER unused
TIM2_CCMR1 40000018

Symbol: TIM2_CCMR1
   Definitions
      At line 402 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCMR1 unused
TIM2_CCMR2 4000001C

Symbol: TIM2_CCMR2
   Definitions
      At line 403 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCMR2 unused
TIM2_CCR1 40000034

Symbol: TIM2_CCR1
   Definitions
      At line 408 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCR1 unused
TIM2_CCR2 40000038

Symbol: TIM2_CCR2
   Definitions
      At line 409 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCR2 unused
TIM2_CCR3 4000003C

Symbol: TIM2_CCR3
   Definitions
      At line 410 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCR3 unused
TIM2_CCR4 40000040

Symbol: TIM2_CCR4
   Definitions
      At line 411 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CCR4 unused



ARM Macro Assembler    Page 105 Alphabetic symbol ordering
Absolute symbols

TIM2_CNT 40000024

Symbol: TIM2_CNT
   Definitions
      At line 405 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CNT unused
TIM2_CR1 40000000

Symbol: TIM2_CR1
   Definitions
      At line 396 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CR1 unused
TIM2_CR2 40000004

Symbol: TIM2_CR2
   Definitions
      At line 397 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_CR2 unused
TIM2_DCR 40000048

Symbol: TIM2_DCR
   Definitions
      At line 412 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_DCR unused
TIM2_DIER 4000000C

Symbol: TIM2_DIER
   Definitions
      At line 399 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_DIER unused
TIM2_DMAR 4000004C

Symbol: TIM2_DMAR
   Definitions
      At line 413 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_DMAR unused
TIM2_EGR 40000014

Symbol: TIM2_EGR
   Definitions
      At line 401 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_EGR unused
TIM2_IRQn 0000001C

Symbol: TIM2_IRQn



ARM Macro Assembler    Page 106 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 886 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_IRQn unused
TIM2_OR 40000050

Symbol: TIM2_OR
   Definitions
      At line 414 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_OR unused
TIM2_PSC 40000028

Symbol: TIM2_PSC
   Definitions
      At line 406 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_PSC unused
TIM2_SMCR 40000008

Symbol: TIM2_SMCR
   Definitions
      At line 398 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_SMCR unused
TIM2_SR 40000010

Symbol: TIM2_SR
   Definitions
      At line 400 in file stm32f746_hal.s
   Uses
      None
Comment: TIM2_SR unused
TIM3_ARR 4000042C

Symbol: TIM3_ARR
   Definitions
      At line 429 in file stm32f746_hal.s
   Uses
      At line 50 in file bsp_timer.s
Comment: TIM3_ARR used once
TIM3_BASE 40000400

Symbol: TIM3_BASE
   Definitions
      At line 417 in file stm32f746_hal.s
   Uses
      At line 418 in file stm32f746_hal.s
      At line 419 in file stm32f746_hal.s
      At line 420 in file stm32f746_hal.s
      At line 421 in file stm32f746_hal.s
      At line 422 in file stm32f746_hal.s
      At line 423 in file stm32f746_hal.s
      At line 424 in file stm32f746_hal.s
      At line 425 in file stm32f746_hal.s



ARM Macro Assembler    Page 107 Alphabetic symbol ordering
Absolute symbols

      At line 426 in file stm32f746_hal.s
      At line 427 in file stm32f746_hal.s
      At line 428 in file stm32f746_hal.s
      At line 429 in file stm32f746_hal.s
      At line 430 in file stm32f746_hal.s
      At line 431 in file stm32f746_hal.s
      At line 432 in file stm32f746_hal.s
      At line 433 in file stm32f746_hal.s
      At line 434 in file stm32f746_hal.s
      At line 435 in file stm32f746_hal.s

TIM3_CCER 40000420

Symbol: TIM3_CCER
   Definitions
      At line 426 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCER unused
TIM3_CCMR1 40000418

Symbol: TIM3_CCMR1
   Definitions
      At line 424 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCMR1 unused
TIM3_CCMR2 4000041C

Symbol: TIM3_CCMR2
   Definitions
      At line 425 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCMR2 unused
TIM3_CCR1 40000434

Symbol: TIM3_CCR1
   Definitions
      At line 430 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCR1 unused
TIM3_CCR2 40000438

Symbol: TIM3_CCR2
   Definitions
      At line 431 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCR2 unused
TIM3_CCR3 4000043C

Symbol: TIM3_CCR3
   Definitions
      At line 432 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCR3 unused



ARM Macro Assembler    Page 108 Alphabetic symbol ordering
Absolute symbols

TIM3_CCR4 40000440

Symbol: TIM3_CCR4
   Definitions
      At line 433 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CCR4 unused
TIM3_CNT 40000424

Symbol: TIM3_CNT
   Definitions
      At line 427 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CNT unused
TIM3_CR1 40000400

Symbol: TIM3_CR1
   Definitions
      At line 418 in file stm32f746_hal.s
   Uses
      At line 68 in file bsp_timer.s
Comment: TIM3_CR1 used once
TIM3_CR2 40000404

Symbol: TIM3_CR2
   Definitions
      At line 419 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_CR2 unused
TIM3_DCR 40000448

Symbol: TIM3_DCR
   Definitions
      At line 434 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_DCR unused
TIM3_DIER 4000040C

Symbol: TIM3_DIER
   Definitions
      At line 421 in file stm32f746_hal.s
   Uses
      At line 63 in file bsp_timer.s
Comment: TIM3_DIER used once
TIM3_DMAR 4000044C

Symbol: TIM3_DMAR
   Definitions
      At line 435 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_DMAR unused
TIM3_EGR 40000414

Symbol: TIM3_EGR



ARM Macro Assembler    Page 109 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 423 in file stm32f746_hal.s
   Uses
      At line 58 in file bsp_timer.s
Comment: TIM3_EGR used once
TIM3_IRQn 0000001D

Symbol: TIM3_IRQn
   Definitions
      At line 887 in file stm32f746_hal.s
   Uses
      At line 42 in file bsp_timer.s
Comment: TIM3_IRQn used once
TIM3_PSC 40000428

Symbol: TIM3_PSC
   Definitions
      At line 428 in file stm32f746_hal.s
   Uses
      At line 54 in file bsp_timer.s
Comment: TIM3_PSC used once
TIM3_SMCR 40000408

Symbol: TIM3_SMCR
   Definitions
      At line 420 in file stm32f746_hal.s
   Uses
      None
Comment: TIM3_SMCR unused
TIM3_SR 40000410

Symbol: TIM3_SR
   Definitions
      At line 422 in file stm32f746_hal.s
   Uses
      At line 93 in file bsp_timer.s
Comment: TIM3_SR used once
TIM4_ARR 4000082C

Symbol: TIM4_ARR
   Definitions
      At line 451 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_ARR unused
TIM4_BASE 40000800

Symbol: TIM4_BASE
   Definitions
      At line 439 in file stm32f746_hal.s
   Uses
      At line 440 in file stm32f746_hal.s
      At line 441 in file stm32f746_hal.s
      At line 442 in file stm32f746_hal.s
      At line 443 in file stm32f746_hal.s
      At line 444 in file stm32f746_hal.s
      At line 445 in file stm32f746_hal.s
      At line 446 in file stm32f746_hal.s
      At line 447 in file stm32f746_hal.s



ARM Macro Assembler    Page 110 Alphabetic symbol ordering
Absolute symbols

      At line 448 in file stm32f746_hal.s
      At line 449 in file stm32f746_hal.s
      At line 450 in file stm32f746_hal.s
      At line 451 in file stm32f746_hal.s
      At line 452 in file stm32f746_hal.s
      At line 453 in file stm32f746_hal.s
      At line 454 in file stm32f746_hal.s
      At line 455 in file stm32f746_hal.s
      At line 456 in file stm32f746_hal.s
      At line 457 in file stm32f746_hal.s

TIM4_CCER 40000820

Symbol: TIM4_CCER
   Definitions
      At line 448 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCER unused
TIM4_CCMR1 40000818

Symbol: TIM4_CCMR1
   Definitions
      At line 446 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCMR1 unused
TIM4_CCMR2 4000081C

Symbol: TIM4_CCMR2
   Definitions
      At line 447 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCMR2 unused
TIM4_CCR1 40000834

Symbol: TIM4_CCR1
   Definitions
      At line 452 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCR1 unused
TIM4_CCR2 40000838

Symbol: TIM4_CCR2
   Definitions
      At line 453 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCR2 unused
TIM4_CCR3 4000083C

Symbol: TIM4_CCR3
   Definitions
      At line 454 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCR3 unused



ARM Macro Assembler    Page 111 Alphabetic symbol ordering
Absolute symbols

TIM4_CCR4 40000840

Symbol: TIM4_CCR4
   Definitions
      At line 455 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CCR4 unused
TIM4_CNT 40000824

Symbol: TIM4_CNT
   Definitions
      At line 449 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CNT unused
TIM4_CR1 40000800

Symbol: TIM4_CR1
   Definitions
      At line 440 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CR1 unused
TIM4_CR2 40000804

Symbol: TIM4_CR2
   Definitions
      At line 441 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_CR2 unused
TIM4_DCR 40000848

Symbol: TIM4_DCR
   Definitions
      At line 456 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_DCR unused
TIM4_DIER 4000080C

Symbol: TIM4_DIER
   Definitions
      At line 443 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_DIER unused
TIM4_DMAR 4000084C

Symbol: TIM4_DMAR
   Definitions
      At line 457 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_DMAR unused
TIM4_EGR 40000814

Symbol: TIM4_EGR



ARM Macro Assembler    Page 112 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 445 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_EGR unused
TIM4_IRQn 0000001E

Symbol: TIM4_IRQn
   Definitions
      At line 888 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_IRQn unused
TIM4_PSC 40000828

Symbol: TIM4_PSC
   Definitions
      At line 450 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_PSC unused
TIM4_SMCR 40000808

Symbol: TIM4_SMCR
   Definitions
      At line 442 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_SMCR unused
TIM4_SR 40000810

Symbol: TIM4_SR
   Definitions
      At line 444 in file stm32f746_hal.s
   Uses
      None
Comment: TIM4_SR unused
TIM5_ARR 40000C2C

Symbol: TIM5_ARR
   Definitions
      At line 473 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_ARR unused
TIM5_BASE 40000C00

Symbol: TIM5_BASE
   Definitions
      At line 461 in file stm32f746_hal.s
   Uses
      At line 462 in file stm32f746_hal.s
      At line 463 in file stm32f746_hal.s
      At line 464 in file stm32f746_hal.s
      At line 465 in file stm32f746_hal.s
      At line 466 in file stm32f746_hal.s
      At line 467 in file stm32f746_hal.s
      At line 468 in file stm32f746_hal.s
      At line 469 in file stm32f746_hal.s



ARM Macro Assembler    Page 113 Alphabetic symbol ordering
Absolute symbols

      At line 470 in file stm32f746_hal.s
      At line 471 in file stm32f746_hal.s
      At line 472 in file stm32f746_hal.s
      At line 473 in file stm32f746_hal.s
      At line 474 in file stm32f746_hal.s
      At line 475 in file stm32f746_hal.s
      At line 476 in file stm32f746_hal.s
      At line 477 in file stm32f746_hal.s
      At line 478 in file stm32f746_hal.s
      At line 479 in file stm32f746_hal.s
      At line 480 in file stm32f746_hal.s

TIM5_CCER 40000C20

Symbol: TIM5_CCER
   Definitions
      At line 470 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CCER unused
TIM5_CCMR1 40000C18

Symbol: TIM5_CCMR1
   Definitions
      At line 468 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CCMR1 unused
TIM5_CCMR2 40000C1C

Symbol: TIM5_CCMR2
   Definitions
      At line 469 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CCMR2 unused
TIM5_CCR1 40000C34

Symbol: TIM5_CCR1
   Definitions
      At line 474 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CCR1 unused
TIM5_CCR2 40000C38

Symbol: TIM5_CCR2
   Definitions
      At line 475 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CCR2 unused
TIM5_CCR3 40000C3C

Symbol: TIM5_CCR3
   Definitions
      At line 476 in file stm32f746_hal.s
   Uses
      None



ARM Macro Assembler    Page 114 Alphabetic symbol ordering
Absolute symbols

Comment: TIM5_CCR3 unused
TIM5_CCR4 40000C40

Symbol: TIM5_CCR4
   Definitions
      At line 477 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CCR4 unused
TIM5_CNT 40000C24

Symbol: TIM5_CNT
   Definitions
      At line 471 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CNT unused
TIM5_CR1 40000C00

Symbol: TIM5_CR1
   Definitions
      At line 462 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CR1 unused
TIM5_CR2 40000C04

Symbol: TIM5_CR2
   Definitions
      At line 463 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_CR2 unused
TIM5_DCR 40000C48

Symbol: TIM5_DCR
   Definitions
      At line 478 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_DCR unused
TIM5_DIER 40000C0C

Symbol: TIM5_DIER
   Definitions
      At line 465 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_DIER unused
TIM5_DMAR 40000C4C

Symbol: TIM5_DMAR
   Definitions
      At line 479 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_DMAR unused
TIM5_EGR 40000C14




ARM Macro Assembler    Page 115 Alphabetic symbol ordering
Absolute symbols

Symbol: TIM5_EGR
   Definitions
      At line 467 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_EGR unused
TIM5_IRQn 00000032

Symbol: TIM5_IRQn
   Definitions
      At line 908 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_IRQn unused
TIM5_OR 40000C50

Symbol: TIM5_OR
   Definitions
      At line 480 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_OR unused
TIM5_PSC 40000C28

Symbol: TIM5_PSC
   Definitions
      At line 472 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_PSC unused
TIM5_SMCR 40000C08

Symbol: TIM5_SMCR
   Definitions
      At line 464 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_SMCR unused
TIM5_SR 40000C10

Symbol: TIM5_SR
   Definitions
      At line 466 in file stm32f746_hal.s
   Uses
      None
Comment: TIM5_SR unused
TIM6_BASE 40001000

Symbol: TIM6_BASE
   Definitions
      At line 483 in file stm32f746_hal.s
   Uses
      None
Comment: TIM6_BASE unused
TIM6_DAC_IRQn 00000036

Symbol: TIM6_DAC_IRQn
   Definitions
      At line 912 in file stm32f746_hal.s



ARM Macro Assembler    Page 116 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: TIM6_DAC_IRQn unused
TIM7_BASE 40001400

Symbol: TIM7_BASE
   Definitions
      At line 486 in file stm32f746_hal.s
   Uses
      None
Comment: TIM7_BASE unused
TIM7_IRQn 00000037

Symbol: TIM7_IRQn
   Definitions
      At line 913 in file stm32f746_hal.s
   Uses
      None
Comment: TIM7_IRQn unused
TIM8_ARR 4001042C

Symbol: TIM8_ARR
   Definitions
      At line 569 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_ARR unused
TIM8_BASE 40010400

Symbol: TIM8_BASE
   Definitions
      At line 557 in file stm32f746_hal.s
   Uses
      At line 558 in file stm32f746_hal.s
      At line 559 in file stm32f746_hal.s
      At line 560 in file stm32f746_hal.s
      At line 561 in file stm32f746_hal.s
      At line 562 in file stm32f746_hal.s
      At line 563 in file stm32f746_hal.s
      At line 564 in file stm32f746_hal.s
      At line 565 in file stm32f746_hal.s
      At line 566 in file stm32f746_hal.s
      At line 567 in file stm32f746_hal.s
      At line 568 in file stm32f746_hal.s
      At line 569 in file stm32f746_hal.s
      At line 570 in file stm32f746_hal.s
      At line 571 in file stm32f746_hal.s
      At line 572 in file stm32f746_hal.s
      At line 573 in file stm32f746_hal.s
      At line 574 in file stm32f746_hal.s
      At line 575 in file stm32f746_hal.s
      At line 576 in file stm32f746_hal.s
      At line 577 in file stm32f746_hal.s
      At line 578 in file stm32f746_hal.s
      At line 579 in file stm32f746_hal.s
      At line 580 in file stm32f746_hal.s

TIM8_BDTR 40010440




ARM Macro Assembler    Page 117 Alphabetic symbol ordering
Absolute symbols

Symbol: TIM8_BDTR
   Definitions
      At line 575 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_BDTR unused
TIM8_BRK_TIM12_IRQn 0000002B

Symbol: TIM8_BRK_TIM12_IRQn
   Definitions
      At line 901 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_BRK_TIM12_IRQn unused
TIM8_CCER 40010420

Symbol: TIM8_CCER
   Definitions
      At line 566 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCER unused
TIM8_CCMR1 40010418

Symbol: TIM8_CCMR1
   Definitions
      At line 564 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCMR1 unused
TIM8_CCMR2 4001041C

Symbol: TIM8_CCMR2
   Definitions
      At line 565 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCMR2 unused
TIM8_CCMR3 40010454

Symbol: TIM8_CCMR3
   Definitions
      At line 578 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCMR3 unused
TIM8_CCR1 40010434

Symbol: TIM8_CCR1
   Definitions
      At line 571 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCR1 unused
TIM8_CCR2 40010438

Symbol: TIM8_CCR2
   Definitions
      At line 572 in file stm32f746_hal.s



ARM Macro Assembler    Page 118 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: TIM8_CCR2 unused
TIM8_CCR3 4001043C

Symbol: TIM8_CCR3
   Definitions
      At line 573 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCR3 unused
TIM8_CCR4 40010440

Symbol: TIM8_CCR4
   Definitions
      At line 574 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCR4 unused
TIM8_CCR5 40010458

Symbol: TIM8_CCR5
   Definitions
      At line 579 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCR5 unused
TIM8_CCR6 4001045C

Symbol: TIM8_CCR6
   Definitions
      At line 580 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CCR6 unused
TIM8_CC_IRQn 0000002E

Symbol: TIM8_CC_IRQn
   Definitions
      At line 904 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CC_IRQn unused
TIM8_CNT 40010424

Symbol: TIM8_CNT
   Definitions
      At line 567 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CNT unused
TIM8_CR1 40010400

Symbol: TIM8_CR1
   Definitions
      At line 558 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CR1 unused



ARM Macro Assembler    Page 119 Alphabetic symbol ordering
Absolute symbols

TIM8_CR2 40010404

Symbol: TIM8_CR2
   Definitions
      At line 559 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_CR2 unused
TIM8_DCR 40010448

Symbol: TIM8_DCR
   Definitions
      At line 576 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_DCR unused
TIM8_DIER 4001040C

Symbol: TIM8_DIER
   Definitions
      At line 561 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_DIER unused
TIM8_DMAR 4001044C

Symbol: TIM8_DMAR
   Definitions
      At line 577 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_DMAR unused
TIM8_EGR 40010414

Symbol: TIM8_EGR
   Definitions
      At line 563 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_EGR unused
TIM8_PSC 40010428

Symbol: TIM8_PSC
   Definitions
      At line 568 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_PSC unused
TIM8_RCR 4001042C

Symbol: TIM8_RCR
   Definitions
      At line 570 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_RCR unused
TIM8_SMCR 40010408

Symbol: TIM8_SMCR



ARM Macro Assembler    Page 120 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 560 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_SMCR unused
TIM8_SR 40010410

Symbol: TIM8_SR
   Definitions
      At line 562 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_SR unused
TIM8_TRG_COM_TIM14_IRQn 0000002D

Symbol: TIM8_TRG_COM_TIM14_IRQn
   Definitions
      At line 903 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_TRG_COM_TIM14_IRQn unused
TIM8_UP_TIM13_IRQn 0000002C

Symbol: TIM8_UP_TIM13_IRQn
   Definitions
      At line 902 in file stm32f746_hal.s
   Uses
      None
Comment: TIM8_UP_TIM13_IRQn unused
TIM9_BASE 40014000

Symbol: TIM9_BASE
   Definitions
      At line 595 in file stm32f746_hal.s
   Uses
      None
Comment: TIM9_BASE unused
TPI_BASE E0040000

Symbol: TPI_BASE
   Definitions
      At line 31 in file stm32f746_hal.s
   Uses
      None
Comment: TPI_BASE unused
UART4_BASE 40004C00

Symbol: UART4_BASE
   Definitions
      At line 507 in file stm32f746_hal.s
   Uses
      None
Comment: UART4_BASE unused
UART4_IRQn 00000034

Symbol: UART4_IRQn
   Definitions
      At line 910 in file stm32f746_hal.s
   Uses



ARM Macro Assembler    Page 121 Alphabetic symbol ordering
Absolute symbols

      None
Comment: UART4_IRQn unused
UART5_BASE 40005000

Symbol: UART5_BASE
   Definitions
      At line 508 in file stm32f746_hal.s
   Uses
      None
Comment: UART5_BASE unused
UART5_IRQn 00000035

Symbol: UART5_IRQn
   Definitions
      At line 911 in file stm32f746_hal.s
   Uses
      None
Comment: UART5_IRQn unused
UART7_BASE 40007800

Symbol: UART7_BASE
   Definitions
      At line 524 in file stm32f746_hal.s
   Uses
      None
Comment: UART7_BASE unused
UART7_IRQn 00000052

Symbol: UART7_IRQn
   Definitions
      At line 939 in file stm32f746_hal.s
   Uses
      None
Comment: UART7_IRQn unused
UART8_BASE 40007C00

Symbol: UART8_BASE
   Definitions
      At line 525 in file stm32f746_hal.s
   Uses
      None
Comment: UART8_BASE unused
UART8_IRQn 00000053

Symbol: UART8_IRQn
   Definitions
      At line 940 in file stm32f746_hal.s
   Uses
      None
Comment: UART8_IRQn unused
USART1_BASE 40011000

Symbol: USART1_BASE
   Definitions
      At line 583 in file stm32f746_hal.s
   Uses
      None
Comment: USART1_BASE unused
USART1_IRQn 00000025



ARM Macro Assembler    Page 122 Alphabetic symbol ordering
Absolute symbols


Symbol: USART1_IRQn
   Definitions
      At line 895 in file stm32f746_hal.s
   Uses
      None
Comment: USART1_IRQn unused
USART2_BASE 40004400

Symbol: USART2_BASE
   Definitions
      At line 505 in file stm32f746_hal.s
   Uses
      None
Comment: USART2_BASE unused
USART2_IRQn 00000026

Symbol: USART2_IRQn
   Definitions
      At line 896 in file stm32f746_hal.s
   Uses
      None
Comment: USART2_IRQn unused
USART3_BASE 40004800

Symbol: USART3_BASE
   Definitions
      At line 506 in file stm32f746_hal.s
   Uses
      None
Comment: USART3_BASE unused
USART3_IRQn 00000027

Symbol: USART3_IRQn
   Definitions
      At line 897 in file stm32f746_hal.s
   Uses
      None
Comment: USART3_IRQn unused
USART6_BASE 40011400

Symbol: USART6_BASE
   Definitions
      At line 584 in file stm32f746_hal.s
   Uses
      None
Comment: USART6_BASE unused
USART6_IRQn 00000047

Symbol: USART6_IRQn
   Definitions
      At line 929 in file stm32f746_hal.s
   Uses
      None
Comment: USART6_IRQn unused
USB_OTG_FS_PERIPH_BASE 50000000

Symbol: USB_OTG_FS_PERIPH_BASE
   Definitions



ARM Macro Assembler    Page 123 Alphabetic symbol ordering
Absolute symbols

      At line 854 in file stm32f746_hal.s
   Uses
      None
Comment: USB_OTG_FS_PERIPH_BASE unused
USB_OTG_HS_PERIPH_BASE 40040000

Symbol: USB_OTG_HS_PERIPH_BASE
   Definitions
      At line 853 in file stm32f746_hal.s
   Uses
      None
Comment: USB_OTG_HS_PERIPH_BASE unused
WWDG_BASE 40002C00

Symbol: WWDG_BASE
   Definitions
      At line 500 in file stm32f746_hal.s
   Uses
      None
Comment: WWDG_BASE unused
WWDG_IRQn 00000000

Symbol: WWDG_IRQn
   Definitions
      At line 858 in file stm32f746_hal.s
   Uses
      None
Comment: WWDG_IRQn unused
820 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

bsp_LedToggle 00000000

Symbol: bsp_LedToggle
   Definitions
      At line 90 in file bsp_timer.s
   Uses
      None
Comment: bsp_LedToggle unused
1 symbol
1164 symbols in table
