# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DADS_Practica_1.srcs/sources_1/imports/Desktop/controller7Seg.vhd" \
"../../../../DADS_Practica_1.srcs/sources_1/imports/Desktop/display7Seg.vhd" \
"../../../../DADS_Practica_1.srcs/sources_1/imports/Desktop/lab1.vhd" \
"../../../../DADS_Practica_1.srcs/sim_1/new/tb_lab1.vhd" \

# Do not sort compile order
nosort
