Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 24 14:09:28 2022
| Host         : DESKTOP-Q90JH2A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 5.402ns (47.273%)  route 6.025ns (52.727%))
  Logic Levels:           5  (IBUF=1 LUT3=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           1.580     3.058    design_1_i/FullAdder_0/U0/Cin
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     3.182 r  design_1_i/FullAdder_0/U0/Cout_INST_0/O
                         net (fo=2, routed)           1.094     4.276    design_1_i/FullAdder_1/U0/Cin
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.124     4.400 r  design_1_i/FullAdder_1/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.681     5.080    design_1_i/FullAdder_2/U0/Cin
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.124     5.204 r  design_1_i/FullAdder_2/U0/S_INST_0/O
                         net (fo=1, routed)           2.671     7.875    S_2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.428 r  S_2_OBUF_inst/O
                         net (fo=0)                   0.000    11.428    S_2
    J13                                                               r  S_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.113ns  (logic 4.658ns (41.911%)  route 6.456ns (58.089%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B_3 (IN)
                         net (fo=0)                   0.000     0.000    B_3
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_3_IBUF_inst/O
                         net (fo=2, routed)           4.744     5.726    design_1_i/FullAdder_3/U0/B
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.850 r  design_1_i/FullAdder_3/U0/Cout_INST_0/O
                         net (fo=1, routed)           1.712     7.562    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.113 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    11.113    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3
                            (input port)
  Destination:            S_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.066ns  (logic 4.657ns (42.078%)  route 6.410ns (57.922%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B_3 (IN)
                         net (fo=0)                   0.000     0.000    B_3
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_3_IBUF_inst/O
                         net (fo=2, routed)           4.736     5.718    design_1_i/FullAdder_3/U0/B
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     5.842 r  design_1_i/FullAdder_3/U0/S_INST_0/O
                         net (fo=1, routed)           1.674     7.516    S_3_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.066 r  S_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.066    S_3
    N14                                                               r  S_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 5.261ns (54.669%)  route 4.362ns (45.331%))
  Logic Levels:           4  (IBUF=1 LUT3=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           1.580     3.058    design_1_i/FullAdder_0/U0/Cin
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     3.182 r  design_1_i/FullAdder_0/U0/Cout_INST_0/O
                         net (fo=2, routed)           0.718     3.899    design_1_i/FullAdder_1/U0/Cin
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.124     4.023 r  design_1_i/FullAdder_1/U0/S_INST_0/O
                         net (fo=1, routed)           2.064     6.088    S_1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.623 r  S_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.623    S_1
    K15                                                               r  S_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 5.122ns (56.815%)  route 3.893ns (43.185%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Cin_IBUF_inst/O
                         net (fo=2, routed)           1.583     3.061    design_1_i/FullAdder_0/U0/Cin
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.124     3.185 r  design_1_i/FullAdder_0/U0/S_INST_0/O
                         net (fo=1, routed)           2.310     5.495    S_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.015 r  S_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.015    S_0
    H17                                                               r  S_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_3
                            (input port)
  Destination:            S_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.556ns (66.270%)  route 0.792ns (33.730%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A_3 (IN)
                         net (fo=0)                   0.000     0.000    A_3
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_3_IBUF_inst/O
                         net (fo=2, routed)           0.467     0.728    design_1_i/FullAdder_3/U0/A
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.773 r  design_1_i/FullAdder_3/U0/S_INST_0/O
                         net (fo=1, routed)           0.325     1.097    S_3_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.349 r  S_3_OBUF_inst/O
                         net (fo=0)                   0.000     2.349    S_3
    N14                                                               r  S_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_3
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.558ns (65.429%)  route 0.823ns (34.571%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  A_3 (IN)
                         net (fo=0)                   0.000     0.000    A_3
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  A_3_IBUF_inst/O
                         net (fo=2, routed)           0.466     0.727    design_1_i/FullAdder_3/U0/A
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.772 r  design_1_i/FullAdder_3/U0/Cout_INST_0/O
                         net (fo=1, routed)           0.357     1.128    Cout_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.381 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.381    Cout
    R18                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_0
                            (input port)
  Destination:            S_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.514ns (61.527%)  route 0.947ns (38.473%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A_0 (IN)
                         net (fo=0)                   0.000     0.000    A_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_0_IBUF_inst/O
                         net (fo=2, routed)           0.348     0.596    design_1_i/FullAdder_0/U0/A
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.641 r  design_1_i/FullAdder_0/U0/S_INST_0/O
                         net (fo=1, routed)           0.598     1.239    S_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.460 r  S_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.460    S_0
    H17                                                               r  S_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_1
                            (input port)
  Destination:            S_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.534ns (60.013%)  route 1.022ns (39.987%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A_1 (IN)
                         net (fo=0)                   0.000     0.000    A_1
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_1_IBUF_inst/O
                         net (fo=2, routed)           0.513     0.766    design_1_i/FullAdder_1/U0/A
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.045     0.811 r  design_1_i/FullAdder_1/U0/S_INST_0/O
                         net (fo=1, routed)           0.509     1.320    S_1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.556 r  S_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.556    S_1
    K15                                                               r  S_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_2
                            (input port)
  Destination:            S_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.574ns (58.575%)  route 1.113ns (41.425%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B_2 (IN)
                         net (fo=0)                   0.000     0.000    B_2
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_2_IBUF_inst/O
                         net (fo=2, routed)           0.355     0.631    design_1_i/FullAdder_2/U0/B
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  design_1_i/FullAdder_2/U0/S_INST_0/O
                         net (fo=1, routed)           0.758     1.433    S_2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.687 r  S_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.687    S_2
    J13                                                               r  S_2 (OUT)
  -------------------------------------------------------------------    -------------------





