0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v,1651919742,verilog,,C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/output_bram/sim/output_bram.v,,NIT_bram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v,1651919805,verilog,,C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v,,PFT_partial_bram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/input_bram/sim/input_bram.v,1651919685,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PE.v,,input_bram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/output_bram/sim/output_bram.v,1651919606,verilog,,C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v,,output_bram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/weight_bram/sim/weight_bram.v,1651919659,verilog,,C:/Users/catch/Desktop/project_max16/project.gen/sources_1/ip/input_bram/sim/input_bram.v,,weight_bram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_NIT.v,1651928064,verilog,,,,tb_NIT,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_controls.v,1651928891,verilog,,,,tb_controls,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_top.v,1651917024,verilog,,,,tb_top,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PE.v,1651731658,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT_bram.v,,PE,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT.v,1651928884,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/address_generator.v,,PFT,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/PFT_bram.v,1651931301,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/address_generator.v,,PFT_bram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/address_generator.v,1651925464,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/controller.v,,address_generator,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/controller.v,1651780986,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/delay_unit.v,,controller,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/delay_unit.v,1651732875,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v,,delay_unit,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/encoder32x5.v,1651497983,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/global_buffer.v,,encoder32x5,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/global_buffer.v,1651864434,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_module32.v,,global_buffer,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_module32.v,1651912225,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_operator.v,,max_module32,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/max_operator.v,1651640237,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/microaddr_generator.v,,max_operator,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/microaddr_generator.v,1651909107,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/shift_register.v,,microaddr_generator,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/shift_register.v,1651302431,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_module32.v,,shift_register,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/simple_sram.v,1651589099,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_module32.v,,simple_sram,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_module32.v,1651928064,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_operator.v,,subtract_module32,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/subtract_operator.v,1649910989,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic.v,,subtract_operator,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic.v,1651477947,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_controller.v,,systolic,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_controller.v,1651770358,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_input_buffer.v,,systolic_controller,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_input_buffer.v,1651303938,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_output_buffer.v,,systolic_input_buffer,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_output_buffer.v,1651349010,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_row.v,,systolic_output_buffer,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/systolic_row.v,1651477951,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v,,systolic_row,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/top.v,1651931498,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/valid_generator32.v,,top,,,,,,,,
C:/Users/catch/Desktop/project_max16/project.srcs/sources_1/new/valid_generator32.v,1651909892,verilog,,C:/Users/catch/Desktop/project_max16/project.srcs/sim_1/new/tb_top.v,,valid_generator32,,,,,,,,
