
5. Printing statistics.

=== shift_register_group_18_32_3 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     shift_register_unit_18_3       32

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe_18                       3

=== design hierarchy ===

   shift_register_group_18_32_3      1
     shift_register_unit_18_3       32

   Number of wires:                323
   Number of wire bits:           4131
   Number of public wires:         323
   Number of public wire bits:    4131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 96
     $sdffe_18                      96

