#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jun 25 12:57:43 2019
# Process ID: 8292
# Current directory: C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1
# Command line: vivado.exe -log PICtop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PICtop.tcl
# Log file: C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/PICtop.vds
# Journal file: C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PICtop.tcl -notrace
Command: synth_design -top PICtop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 329.719 ; gain = 75.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PICtop' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:20]
INFO: [Synth 8-3491] module 'RS232dmaramtop' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:6' bound to instance 'rs232dmaramtop_bloque' of component 'RS232dmaramtop' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:112]
INFO: [Synth 8-638] synthesizing module 'RS232dmaramtop' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:29]
INFO: [Synth 8-3491] module 'RS232top' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:6' bound to instance 'bloqueRS232' of component 'RS232top' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RS232top' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:27]
INFO: [Synth 8-3491] module 'Clk_Gen' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/realtime/Clk_Gen_stub.vhdl:5' bound to instance 'Clock_generator' of component 'Clk_Gen' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'Clk_Gen' [C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/realtime/Clk_Gen_stub.vhdl:15]
INFO: [Synth 8-3491] module 'RS232_TX' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:34' bound to instance 'Transmitter' of component 'RS232_TX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'RS232_TX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RS232_TX' (1#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_TX.vhd:45]
INFO: [Synth 8-3491] module 'RS232_RX' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:34' bound to instance 'Receiver' of component 'RS232_RX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'RS232_RX' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RS232_RX' (2#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232_RX.vhd:45]
INFO: [Synth 8-3491] module 'ShiftRegister' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:34' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'ShiftRegister' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegister' (3#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/ShiftRegister.vhd:53]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/realtime/fifo_stub.vhdl:5' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/realtime/fifo_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'RS232top' (4#1) [C:/Users/joseangelSSD/Documents/LCSE1819/RS232/RS232top.vhd:27]
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PIC/RAM.vhd:8' bound to instance 'bloqueRAM' of component 'RAM' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/RAM.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ram' (5#1) [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/RAM.vhd:22]
INFO: [Synth 8-3491] module 'DMA' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:8' bound to instance 'bloqueDMA' of component 'DMA' [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:149]
INFO: [Synth 8-638] synthesizing module 'DMA' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DMA' (6#1) [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RS232dmaramtop' (7#1) [C:/Users/joseangelSSD/Documents/LCSE1819/rs232-dma-ram-top/rs232-dma-ram-top.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:10' bound to instance 'ALU_bloque' of component 'ALU' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:131]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:24]
WARNING: [Synth 8-3848] Net FlagC in module/entity ALU does not have driver. [C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:18]
WARNING: [Synth 8-3848] Net FlagN in module/entity ALU does not have driver. [C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:19]
WARNING: [Synth 8-3848] Net FlagE in module/entity ALU does not have driver. [C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:24]
INFO: [Synth 8-3491] module 'CPU' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:17' bound to instance 'CPU_bloque' of component 'CPU' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:144]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:226]
INFO: [Synth 8-226] default block is never used [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:302]
INFO: [Synth 8-226] default block is never used [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'CPU' (9#1) [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:45]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/joseangelSSD/Documents/LCSE1819/PIC/ROM.vhd:15' bound to instance 'ROM_bloque' of component 'ROM' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:171]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/ROM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ROM' (10#1) [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/ROM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'PICtop' (11#1) [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:20]
WARNING: [Synth 8-3331] design CPU has unconnected port flagC
WARNING: [Synth 8-3331] design CPU has unconnected port flagN
WARNING: [Synth 8-3331] design CPU has unconnected port flagE
WARNING: [Synth 8-3331] design ALU has unconnected port FlagC
WARNING: [Synth 8-3331] design ALU has unconnected port FlagN
WARNING: [Synth 8-3331] design ALU has unconnected port FlagE
WARNING: [Synth 8-3331] design DMA has unconnected port RX_Full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 384.758 ; gain = 130.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 384.758 ; gain = 130.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc] for cell 'rs232dmaramtop_bloque/bloqueRS232/Clock_generator'
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc] for cell 'rs232dmaramtop_bloque/bloqueRS232/Clock_generator'
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/dcp7/fifo_in_context.xdc] for cell 'rs232dmaramtop_bloque/bloqueRS232/Internal_memory'
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/dcp7/fifo_in_context.xdc] for cell 'rs232dmaramtop_bloque/bloqueRS232/Internal_memory'
Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc]
WARNING: [Vivado 12-584] No ports matched 'temp[0]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'temp[1]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'temp[2]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'temp[3]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'temp[4]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'temp[5]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'temp[6]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'disp[0]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'disp[1]'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'TD'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'RD'. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc:97]
Finished Parsing XDC File [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PICtop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PICtop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PICtop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 700.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 700.617 ; gain = 446.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 700.617 ; gain = 446.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/.Xil/Vivado-8292-joseangelSSD-PC/dcp5/Clk_Gen_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for rs232dmaramtop_bloque/bloqueRS232/Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rs232dmaramtop_bloque/bloqueRS232/Internal_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 700.617 ; gain = 446.824
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "estado_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "contents_ram_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'estado_a_reg' in module 'DMA'
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:47]
INFO: [Synth 8-5544] ROM "TX_Data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write_en0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "OE0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Databus_reg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Address0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "estado_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "estado_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'estado_a_reg' in module 'CPU'
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:82]
INFO: [Synth 8-5587] ROM size for "command_alu" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "command_alu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "command_alu" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_addr4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_write4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temporal_sig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instruc_sig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_fetch_sig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "estado_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
          esperandoenvio |                             0001 |                             0001
              enviodato2 |                             0010 |                             1000
              enviodato1 |                             0011 |                             0111
  pidiendobusesrecepcion |                             0100 |                             0010
            lecturadato3 |                             0101 |                             0101
              escribirff |                             0110 |                             0110
            lecturadato2 |                             0111 |                             0100
            lecturadato1 |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_a_reg' using encoding 'sequential' in module 'DMA'
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/DMA.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'databus_reg' [C:/Users/joseangelSSD/Documents/LCSE1819/ALU/ALU.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 dar_bus |                              001 |                              001
                   fetch |                              010 |                              010
                  decode |                              011 |                              011
                  fetch2 |                              100 |                              101
                 execute |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_a_reg' using encoding 'sequential' in module 'CPU'
WARNING: [Synth 8-6014] Unused sequential element estado_a_reg was removed.  [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 700.617 ; gain = 446.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 265   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 5     
	  22 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	 226 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 276   
	   9 Input      1 Bit        Muxes := 9     
	  22 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RS232_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module RS232_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module ShiftRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module RS232top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module DMA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 5     
	  23 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  22 Input      8 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 4     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	 226 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[30]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[31]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[31]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[29]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[29]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[28]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[28]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[27]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[27]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[26]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[26]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[25]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[25]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[24]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[24]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[23]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[23]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[22]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[22]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[21]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[21]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[20]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[20]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[19]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[19]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[18]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[18]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[17]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[17]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[16]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[16]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[15]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[15]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[14]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[14]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[13]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[13]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[12]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[12]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[11]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[11]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[10]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[10]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[9]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[9]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[8]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[8]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[7]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[7]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[6]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[6]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[5]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[5]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[4]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[4]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[3]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[3]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[2] )
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[2]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[31]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[31]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[30]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[30]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[29]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[29]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[28]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[28]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[27]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[27]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[26]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[26]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[25]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[25]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[24]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[24]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[23]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[23]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[22]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[22]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[21]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[21]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[20]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[20]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[19]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[19]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[18]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[18]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[17]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[17]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[16]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[16]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[15]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[15]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[14]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[14]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[13]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[13]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[12]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[12]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[11]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[11]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[10]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[10]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[9]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[9]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[8]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[8]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[7]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[7]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[6]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[6]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[5]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[5]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[4]'
INFO: [Synth 8-3886] merging instance 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[4]' (FDCE) to 'rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[3] )
INFO: [Synth 8-3886] merging instance 'CPU_bloque/temporal_reg[11]' (FDCE) to 'CPU_bloque/temporal_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU_bloque/temporal_reg[10]' (FDCE) to 'CPU_bloque/temporal_reg[8]'
INFO: [Synth 8-3886] merging instance 'CPU_bloque/temporal_reg[8]' (FDCE) to 'CPU_bloque/temporal_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU_bloque/temporal_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_246' (LD) to 'ALU_bloque/databus_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[7]' (LD) to 'ALU_bloque/databus_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_43' (LD) to 'ALU_bloque/databus_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[6]' (LD) to 'ALU_bloque/databus_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_44' (LD) to 'ALU_bloque/databus_reg[4]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[5]' (LD) to 'ALU_bloque/databus_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_45' (LD) to 'ALU_bloque/databus_reg[4]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[4]' (LD) to 'ALU_bloque/databus_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_46' (LD) to 'ALU_bloque/databus_reg[2]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[3]' (LD) to 'ALU_bloque/databus_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_47' (LD) to 'ALU_bloque/databus_reg[2]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[2]' (LD) to 'ALU_bloque/databus_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_48' (LD) to 'ALU_bloque/databus_reg[0]'
INFO: [Synth 8-3886] merging instance 'ALU_bloque/databus_reg[1]' (LD) to 'ALU_bloque/databus_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_49' (LD) to 'ALU_bloque/databus_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALU_bloque/databus_reg[0] )
WARNING: [Synth 8-3332] Sequential element (rs232dmaramtop_bloque/bloqueDMA/contador_recepcion_reg[3]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (rs232dmaramtop_bloque/bloqueDMA/contador_envio_reg[2]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/cont_programa_reg_rep[11]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/cont_programa_reg_rep[10]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/cont_programa_reg_rep[9]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/cont_programa_reg_rep[8]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/instruccion_reg[11]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/instruccion_reg[10]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/instruccion_reg[9]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/instruccion_reg[8]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (CPU_bloque/temporal_reg[9]) is unused and will be removed from module PICtop.
WARNING: [Synth 8-3332] Sequential element (ALU_bloque/databus_reg[0]) is unused and will be removed from module PICtop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 700.617 ; gain = 446.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|ALU         | acumulador             | 32x1          | LUT            | 
|ALU         | FlagZ                  | 32x1          | LUT            | 
|PICtop      | ALU_bloque/acumulador  | 32x1          | LUT            | 
|PICtop      | ALU_bloque/FlagZ       | 32x1          | LUT            | 
|PICtop      | ROM_bloque/Instruction | 256x8         | LUT            | 
+------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'rs232dmaramtop_bloque/bloqueRS232/Clock_generator/clk_out1' to pin 'rs232dmaramtop_bloque/bloqueRS232/Clock_generator/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 702.484 ; gain = 448.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Found timing loop:
     0: i_8/i_1/i_32/O (GATE_2_8_AND)
     1: i_8/i_1/i_32/I1 (GATE_2_8_AND)
      : i_8/i_1/in20
      : i_8/in20
      : i_49/O278
     2: i_49/\rs232dmaramtop_bloque/bloqueDMA/i_0 /O (GATE_2_8_AND)
     3: i_49/\rs232dmaramtop_bloque/bloqueDMA/i_0 /I0 (GATE_2_8_AND)
     4: i_49/\rs232dmaramtop_bloque/bloqueDMA/i_1 /O (INV)
     5: i_49/\rs232dmaramtop_bloque/bloqueDMA/i_1 /I (INV)
      : i_49/Send_comm
      : i_50/out13
      : i_50/i_1/out13
     6: i_50/i_1/i_52/O (GATE_2_8_AND)
     7: i_50/i_1/i_52/I0 (GATE_2_8_AND)
     8: i_50/i_1/i_51/O (GATE_2_2)
     9: i_50/i_1/i_51/I0 (GATE_2_2)
    10: i_50/i_1/i_50/O (GATE_2_8_AND)
    11: i_50/i_1/i_50/I0 (GATE_2_8_AND)
    12: i_50/i_1/i_49/O (BUF)
    13: i_50/i_1/i_49/I (BUF)
      : i_50/i_1/in28
      : i_50/in28
      : i_71/O289
    14: i_71/i_36/O (GATE_2_8_AND)
    15: i_71/i_36/I1 (GATE_2_8_AND)
    16: i_71/i_6/O (GATE_2_7_NAND)
    17: i_71/i_6/I1 (GATE_2_7_NAND)
      : i_71/READY
      : i_8/out12
      : i_8/i_1/out12
    18: i_8/i_1/i_32/O (GATE_2_8_AND)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/joseangelSSD/Documents/LCSE1819/CPU/CPU.vhd:199]
Inferred a: "set_disable_timing -from I1 -to O i_8/i_1/i_32"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 722.648 ; gain = 468.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_1348/O (LUT2)
     1: i_1348/I1 (LUT2)
     2: i_1628/O (LUT2)
     3: i_1628/I1 (LUT2)
     4: i_1370/O (LUT6)
     5: i_1370/I1 (LUT6)
     6: i_1570/O (LUT2)
     7: i_1570/I1 (LUT2)
     8: i_1348/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/joseangelSSD/Documents/LCSE1819/PIC/PICtop.vhd:8]
Inferred a: "set_disable_timing -from I1 -to O i_1348"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \FSM_sequential_estado_a[2]_i_5 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \FSM_sequential_estado_a[0]_i_5 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through flag_trasmit_i_1/O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk_Gen       |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Clk_Gen_bbox |     1|
|2     |fifo_bbox    |     1|
|3     |CARRY4       |    11|
|4     |LUT1         |    19|
|5     |LUT2         |   147|
|6     |LUT3         |    63|
|7     |LUT4         |   110|
|8     |LUT5         |    52|
|9     |LUT6         |   957|
|10    |MUXF7        |   281|
|11    |MUXF8        |   136|
|12    |FDCE         |   630|
|13    |FDPE         |    11|
|14    |FDRE         |  1545|
|15    |IBUF         |     2|
|16    |OBUF         |    23|
+------+-------------+------+

Report Instance Areas: 
+------+------------------------+---------------+------+
|      |Instance                |Module         |Cells |
+------+------------------------+---------------+------+
|1     |top                     |               |  3999|
|2     |  ALU_bloque            |ALU            |   116|
|3     |  CPU_bloque            |CPU            |   636|
|4     |  ROM_bloque            |ROM            |    16|
|5     |  rs232dmaramtop_bloque |RS232dmaramtop |  3206|
|6     |    bloqueDMA           |DMA            |    67|
|7     |    bloqueRAM           |ram            |  3019|
|8     |    bloqueRS232         |RS232top       |   119|
|9     |      Receiver          |RS232_RX       |    44|
|10    |      Shift             |ShiftRegister  |    16|
|11    |      Transmitter       |RS232_TX       |    36|
+------+------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 736.504 ; gain = 482.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 736.504 ; gain = 166.852
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 736.504 ; gain = 482.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

265 Infos, 46 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 736.504 ; gain = 494.367
INFO: [Common 17-1381] The checkpoint 'C:/Users/joseangelSSD/Documents/LCSE1819/PICTOP/PICTOP.runs/synth_1/PICtop.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 736.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 12:59:22 2019...
