Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Sun Dec 29 13:54:41 2019
| Host         : jaeger running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file aars_top_control_sets_placed.rpt
| Design       : aars_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            2 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------+-------------------------------------+------------------+----------------+
|       Clock Signal      |           Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------+-------------------------------------+------------------+----------------+
|  inst_clk/inst/clk_out1 | ps2_decoder/COUNT                | ps2_decoder/COUNT[3]_i_1_n_0        |                1 |              4 |
|  inst_clk/inst/clk_out1 |                                  |                                     |                3 |              7 |
|  inst_clk/inst/clk_out1 | ps2_decoder/o_byte[7]_i_1_n_0    |                                     |                2 |              8 |
|  inst_clk/inst/clk_out1 | ps2_decoder/E[0]                 | r_out_byte[7]_i_1_n_0               |                2 |              8 |
|  inst_clk/inst/clk_out1 |                                  | ps2_decoder/DOWNCOUNTER_reg_n_0_[8] |                2 |              9 |
|  inst_clk/inst/clk_out1 | ps2_decoder/scan_code[7]_i_1_n_0 |                                     |                2 |              9 |
|  inst_clk/inst/clk_out1 | ps2_decoder/TRIGGER              | ps2_decoder/count_reading           |                3 |             12 |
+-------------------------+----------------------------------+-------------------------------------+------------------+----------------+


