# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE2_115_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/VHDL/TP_3/TP_3/src/registre_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Sep 29,2023
# vcom -reportprogress 300 -93 -work work H:/VHDL/TP_3/TP_3/src/registre_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registre_dec
# -- Compiling architecture arch_registre_dec of registre_dec
# End time: 16:34:11 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work H:/VHDL/TP_3/TP_3/src/registre_dec_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:33 on Sep 29,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP_3/TP_3/src/registre_dec_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registre_dec_tb
# -- Compiling architecture arch_registre_dec_tb of registre_dec_tb
# -- Loading entity registre_dec
# End time: 16:34:33 on Sep 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.registre_dec_tb
# vsim work.registre_dec_tb 
# Start time: 16:34:37 on Sep 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registre_dec_tb(arch_registre_dec_tb)
# Loading work.registre_dec(arch_registre_dec)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/registre_dec_tb/e_tb \
sim:/registre_dec_tb/q_tb \
sim:/registre_dec_tb/resetn_tb \
sim:/registre_dec_tb/load_tb \
sim:/registre_dec_tb/decal_tb \
sim:/registre_dec_tb/sens_tb \
sim:/registre_dec_tb/clk_tb
run
vcom -work work H:/VHDL/TP_3/TP_3/src/registre_dec_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:40 on Sep 29,2023
# vcom -reportprogress 300 -work work H:/VHDL/TP_3/TP_3/src/registre_dec_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registre_dec_tb
# -- Compiling architecture arch_registre_dec_tb of registre_dec_tb
# -- Loading entity registre_dec
# End time: 16:45:41 on Sep 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.registre_dec_tb
# End time: 16:45:46 on Sep 29,2023, Elapsed time: 0:11:09
# Errors: 1, Warnings: 0
# vsim work.registre_dec_tb 
# Start time: 16:45:46 on Sep 29,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registre_dec_tb(arch_registre_dec_tb)
# Loading work.registre_dec(arch_registre_dec)
add wave -position insertpoint  \
sim:/registre_dec_tb/e_tb \
sim:/registre_dec_tb/q_tb \
sim:/registre_dec_tb/resetn_tb \
sim:/registre_dec_tb/load_tb \
sim:/registre_dec_tb/decal_tb \
sim:/registre_dec_tb/sens_tb \
sim:/registre_dec_tb/clk_tb
run
# End time: 16:54:09 on Sep 29,2023, Elapsed time: 0:08:23
# Errors: 0, Warnings: 0
