==============================================================
File generated on Wed Apr 03 22:32:59 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/CBS1.cpp:1:
gp_project/CBS1.cpp:7:5: error: use of undeclared identifier 'conv'
    conv(image, weights, output_CBS);
    ^
1 error generated.
==============================================================
File generated on Wed Apr 03 22:38:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/CBS1.cpp:1:
gp_project/CBS1.cpp:7:5: error: no matching function for call to 'conv_ref'
    conv_ref(image, weights, output_CBS);
    ^~~~~~~~
gp_project/arch.h:19:6: note: candidate function not viable: no known conversion from 'fptype (*)[3][3][24]' to 'fptype (*)[3]' for 2nd argument; 
void conv_ref(fptype image[640][640][3], fptype weights[3][3], fptype output_conv[640][640][24]);
     ^
1 error generated.
==============================================================
File generated on Wed Apr 03 22:48:16 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/CBS1.cpp:1:
gp_project/CBS1.cpp:7:5: error: no matching function for call to 'conv_ref'
    conv_ref(image, weights, output_CBS);
    ^~~~~~~~
gp_project/arch.h:19:6: note: candidate function not viable: no known conversion from 'fptype (*)[3][3][24]' to 'fptype (*)[3]' for 2nd argument; 
void conv_ref(fptype image[640][640][3], fptype weights[3][3], fptype output_conv[640][640][24]);
     ^
1 error generated.
==============================================================
File generated on Wed Apr 03 22:50:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 104.020 ; gain = 21.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 104.020 ; gain = 21.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:41 . Memory (MB): peak = 304.500 ; gain = 222.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
ERROR: [SYNCHK 200-41] gp_project/CBS1.cpp:3: unsupported pointer reinterpretation from type '[1228800 x i8]*' to type '[1920 x i8]*' on variable 'image.V'.
ERROR: [SYNCHK 200-71] gp_project/CBS1.cpp:7: function 'conv_ref(ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [640][3], ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][3][24], ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [640][24])' has no function body.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Wed Apr 03 22:55:41 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 103.723 ; gain = 18.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 103.723 ; gain = 18.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 305.418 ; gain = 220.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 393.207 ; gain = 308.035
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 528.027 ; gain = 442.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 595.637 ; gain = 510.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 75.204 seconds; current allocated memory: 531.016 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 531.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 531.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 532.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 532.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 532.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 532.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 532.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_19_1_1' to 'CBS1_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 533.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_20_1_1' to 'CBS1_mul_mul_10nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS1_mac_muladd_8eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mac_muladd_8eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 533.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 534.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS1'.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 534.475 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:25 . Memory (MB): peak = 607.375 ; gain = 522.203
INFO: [SYSC 207-301] Generating SystemC RTL for CBS1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS1.
INFO: [HLS 200-112] Total elapsed time: 84.9 seconds; peak allocated memory: 534.475 MB.
==============================================================
File generated on Wed Apr 03 23:00:33 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/relu.cpp:1:
In file included from gp_project/relu.cpp:2:
gp_project/arch.h:19:137: error: expected expression
void conv_ref(fptype image[640][640][3], fptype weights[3][3][3][24], fptype output_conv[640][640][24],fptype image_padded[642][642][3]={});
                                                                                                                                        ^
gp_project/arch.h:22:98: error: expected expression
void CBS1(fptype image[640][640][3],fptype weights[3][3][3][24],fptype image_padded[642][642][3]={},fptype output_CBS[640][640][24]=__null);
                                                                                                 ^
2 errors generated.
==============================================================
File generated on Wed Apr 03 23:04:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/relu.cpp:1:
In file included from gp_project/relu.cpp:2:
gp_project/arch.h:19:137: error: expected expression
void conv_ref(fptype image[640][640][3], fptype weights[3][3][3][24], fptype output_conv[640][640][24],fptype image_padded[642][642][3]={0});
                                                                                                                                        ^
gp_project/arch.h:22:98: error: expected expression
void CBS1(fptype image[640][640][3],fptype weights[3][3][3][24],fptype image_padded[642][642][3]={0},fptype output_CBS[640][640][24]=__null);
                                                                                                 ^
2 errors generated.
==============================================================
File generated on Wed Apr 03 23:06:37 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/conv_ref.cpp:1:
gp_project/conv_ref.cpp:26:28: error: expected expression
 image_padded[642][642][3]={};
                           ^
1 error generated.
==============================================================
File generated on Wed Apr 03 23:09:48 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/conv_ref.cpp:1:
gp_project/conv_ref.cpp:26:28: error: expected expression
 image_padded[642][642][3]={0};
                           ^
1 error generated.
==============================================================
File generated on Wed Apr 03 23:11:23 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/conv_ref.cpp:1:
gp_project/conv_ref.cpp:26:15: error: expected expression
 image_padded={0};
              ^
1 error generated.
==============================================================
File generated on Wed Apr 03 23:13:51 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/relu.cpp:1:
In file included from gp_project/relu.cpp:2:
gp_project/arch.h:19:104: error: C++ requires a type specifier for all declarations
void conv_ref(fptype image[640][640][3], fptype weights[3][3][3][24], fptype output_conv[640][640][24],image_padded);
                                                                                                       ^~~~~~~~~~~~
gp_project/arch.h:22:66: error: C++ requires a type specifier for all declarations
void CBS1(fptype image[640][640][3],fptype weights[3][3][3][24], image_padded,fptype output_CBS[640][640][24]=__null);
                                                                 ^~~~~~~~~~~~
2 errors generated.
==============================================================
File generated on Wed Apr 03 23:15:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/relu.cpp:1:
In file included from gp_project/relu.cpp:2:
gp_project/arch.h:19:104: error: C++ requires a type specifier for all declarations
void conv_ref(fptype image[640][640][3], fptype weights[3][3][3][24], fptype output_conv[640][640][24],image_padded);
                                                                                                       ^~~~~~~~~~~~
gp_project/arch.h:22:66: error: C++ requires a type specifier for all declarations
void CBS1(fptype image[640][640][3],fptype weights[3][3][3][24], image_padded,fptype output_CBS[640][640][24]=__null);
                                                                 ^~~~~~~~~~~~
2 errors generated.
==============================================================
File generated on Wed Apr 03 23:16:59 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 103.719 ; gain = 18.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 103.719 ; gain = 18.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 304.918 ; gain = 220.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:16 . Memory (MB): peak = 390.445 ; gain = 305.641
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 526.523 ; gain = 441.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 593.906 ; gain = 509.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.543 seconds; current allocated memory: 531.044 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 531.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 531.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 532.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 532.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 532.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 532.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 532.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_19_1_1' to 'CBS1_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 533.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_20_1_1' to 'CBS1_mul_mul_10nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS1_mac_muladd_8eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mac_muladd_8eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 533.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 534.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS1'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 534.554 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:27 . Memory (MB): peak = 607.016 ; gain = 522.211
INFO: [SYSC 207-301] Generating SystemC RTL for CBS1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS1.
INFO: [HLS 200-112] Total elapsed time: 86.781 seconds; peak allocated memory: 534.554 MB.
==============================================================
File generated on Wed Apr 03 23:22:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:07 . Memory (MB): peak = 103.723 ; gain = 18.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:07 . Memory (MB): peak = 103.723 ; gain = 18.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 304.918 ; gain = 219.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 392.102 ; gain = 307.172
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:20 . Memory (MB): peak = 526.324 ; gain = 441.395
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:21 . Memory (MB): peak = 594.219 ; gain = 509.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.845 seconds; current allocated memory: 531.016 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 531.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 531.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 532.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 532.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 532.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 532.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 532.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_19_1_1' to 'CBS1_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 532.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_20_1_1' to 'CBS1_mul_mul_10nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS1_mac_muladd_8dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mac_muladd_8dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 533.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 534.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_padded_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS1'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 534.523 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:28 . Memory (MB): peak = 607.016 ; gain = 522.086
INFO: [SYSC 207-301] Generating SystemC RTL for CBS1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS1.
INFO: [HLS 200-112] Total elapsed time: 87.986 seconds; peak allocated memory: 534.523 MB.
==============================================================
File generated on Wed Apr 03 23:33:58 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/conv_ref.cpp:1:
gp_project/conv_ref.cpp:27:18: error: use of undeclared identifier 'image_padded'
 padding_r(image,image_padded);
                 ^
gp_project/conv_ref.cpp:43:21: error: use of undeclared identifier 'image_padded'
       sum+=(fptype)image_padded[i+r][j+s][d]*weights[r][s][d][p];
                    ^
2 errors generated.
==============================================================
File generated on Wed Apr 03 23:35:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 104.207 ; gain = 19.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 104.207 ; gain = 19.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 305.648 ; gain = 220.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:19 . Memory (MB): peak = 392.488 ; gain = 307.469
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:23 . Memory (MB): peak = 526.328 ; gain = 441.309
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/conv_ref.cpp:39:7) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/conv_ref.cpp:37:6) in function 'conv_ref'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:34:5) in function 'conv_ref' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/conv_ref.cpp:29:13) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 593.453 ; gain = 508.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.676 seconds; current allocated memory: 531.320 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 531.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_conv_ref_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 532.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 532.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 532.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 532.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 532.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 533.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_19_1_1' to 'CBS1_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 533.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_ama_addmuladd_10ns_2ns_11ns_10ns_20_1_1' to 'CBS1_ama_addmuladdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS1_mac_muladd_8eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_ama_addmuladdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS1_mac_muladd_8eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 534.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 535.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS1'.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 535.278 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:36 . Memory (MB): peak = 608.191 ; gain = 523.172
INFO: [SYSC 207-301] Generating SystemC RTL for CBS1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS1.
INFO: [HLS 200-112] Total elapsed time: 96.473 seconds; peak allocated memory: 535.278 MB.
==============================================================
File generated on Wed Apr 03 23:39:05 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 103.688 ; gain = 22.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 103.688 ; gain = 22.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:14 . Memory (MB): peak = 216.676 ; gain = 135.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:15 . Memory (MB): peak = 299.055 ; gain = 217.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 407.418 ; gain = 325.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 437.477 ; gain = 355.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.49 seconds; current allocated memory: 375.841 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 376.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 376.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 376.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 377.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_20_1_1' to 'conv_ref_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.698 seconds; current allocated memory: 378.211 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:24 . Memory (MB): peak = 441.668 ; gain = 360.117
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 83.827 seconds; peak allocated memory: 378.211 MB.
==============================================================
File generated on Wed Apr 03 23:42:14 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 103.957 ; gain = 18.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 103.957 ; gain = 18.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 216.859 ; gain = 131.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 299.586 ; gain = 214.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 407.555 ; gain = 322.559
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/conv_ref.cpp:39:7) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/conv_ref.cpp:37:6) in function 'conv_ref'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:34:5) in function 'conv_ref' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/conv_ref.cpp:29:13) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 438.117 ; gain = 353.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.945 seconds; current allocated memory: 376.064 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 376.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_conv_ref_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 376.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 377.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 377.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_ama_addmuladd_10ns_2ns_11ns_10ns_20_1_1' to 'conv_ref_ama_addmdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_ama_addmdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 378.803 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 443.543 ; gain = 358.547
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 78.417 seconds; peak allocated memory: 378.803 MB.
==============================================================
File generated on Wed Apr 03 23:45:49 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 103.973 ; gain = 19.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 103.973 ; gain = 19.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 216.695 ; gain = 132.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 300.273 ; gain = 215.746
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 407.855 ; gain = 323.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 438.688 ; gain = 354.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.64 seconds; current allocated memory: 376.059 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 376.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 376.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 377.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 377.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_20_1_1' to 'conv_ref_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 378.483 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 443.148 ; gain = 358.621
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 74.343 seconds; peak allocated memory: 378.483 MB.
==============================================================
File generated on Wed Apr 03 23:49:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 103.902 ; gain = 18.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 103.902 ; gain = 18.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 216.246 ; gain = 131.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 299.715 ; gain = 214.543
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 407.840 ; gain = 322.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 439.180 ; gain = 354.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.312 seconds; current allocated memory: 376.499 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 376.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 377.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 377.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 378.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_11ns_10ns_20_1_1' to 'conv_ref_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 379.792 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 444.910 ; gain = 359.738
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 62.336 seconds; peak allocated memory: 379.792 MB.
==============================================================
File generated on Wed Apr 03 23:52:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 103.859 ; gain = 19.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 103.859 ; gain = 19.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 216.953 ; gain = 132.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 300.094 ; gain = 215.387
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label3' (gp_project/conv_ref.cpp:34) in function 'conv_ref' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 416.117 ; gain = 331.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 458.988 ; gain = 374.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.034 seconds; current allocated memory: 400.191 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 400.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.757 seconds; current allocated memory: 409.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.147 seconds; current allocated memory: 420.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 4.823 seconds; current allocated memory: 421.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_20_1_1' to 'conv_ref_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_11ns_10ns_20_1_1' to 'conv_ref_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 216 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_dEe': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_fYi': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 2.086 seconds; current allocated memory: 442.646 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:38 . Memory (MB): peak = 574.930 ; gain = 490.223
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 98.122 seconds; peak allocated memory: 442.646 MB.
==============================================================
File generated on Wed Apr 03 23:59:11 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 104.121 ; gain = 19.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 104.121 ; gain = 19.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 216.828 ; gain = 132.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 300.242 ; gain = 215.660
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 408.379 ; gain = 323.797
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/conv_ref.cpp:37:6) in function 'conv_ref'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:34:5) in function 'conv_ref' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/conv_ref.cpp:29:13) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 438.691 ; gain = 354.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.672 seconds; current allocated memory: 376.171 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 376.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_V_load_2', gp_project/conv_ref.cpp:43) on array 'image_padded.V', gp_project/conv_ref.cpp:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 376.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 377.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 377.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_ama_addmuladd_2ns_10ns_11ns_10ns_20_1_1' to 'conv_ref_ama_addmdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_ama_addmdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 378.838 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 443.273 ; gain = 358.691
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 60.189 seconds; peak allocated memory: 378.838 MB.
==============================================================
File generated on Thu Apr 04 00:04:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 103.895 ; gain = 21.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 103.895 ; gain = 21.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 216.836 ; gain = 134.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 299.641 ; gain = 217.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:37) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 408.113 ; gain = 325.973
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:34:5) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/conv_ref.cpp:29:13) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 438.980 ; gain = 356.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.376 seconds; current allocated memory: 376.750 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 377.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv_ref_label3_conv_ref_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_ref': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'partselect' operation ('sum_V_2_2', gp_project/conv_ref.cpp:43) and 'select' operation ('tmp_53', gp_project/conv_ref.cpp:36).
WARNING: [SCHED 204-68] The II Violation in module 'conv_ref': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[212] ('ret_V_s', gp_project/conv_ref.cpp:43) and 'add' operation of DSP[188] ('ret_V_1', gp_project/conv_ref.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'conv_ref': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[228] ('ret_V_29_2', gp_project/conv_ref.cpp:43) and 'add' operation of DSP[188] ('ret_V_1', gp_project/conv_ref.cpp:43).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_6', gp_project/conv_ref.cpp:43) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 377.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 378.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_19_1_1' to 'conv_ref_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 378.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mul_mul_10ns_11ns_20_1_1' to 'conv_ref_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulaeOg': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 380.635 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 447.094 ; gain = 364.953
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 64.243 seconds; peak allocated memory: 380.635 MB.
==============================================================
File generated on Thu Apr 04 00:07:27 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 103.938 ; gain = 19.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 103.938 ; gain = 19.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 216.578 ; gain = 131.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 299.703 ; gain = 214.891
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:37) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:39) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:41) in function 'conv_ref' completely with a factor of 3.
WARNING: [XFORM 203-104] Completely partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) accessed through non-constant indices on dimension 1 (gp_project/conv_ref.cpp:43:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:29 . Memory (MB): peak = 445.648 ; gain = 360.836
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:34:5) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/conv_ref.cpp:29:13) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:04:39 . Memory (MB): peak = 645.332 ; gain = 560.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 334.002 seconds; current allocated memory: 570.515 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.092 seconds; current allocated memory: 585.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_conv_ref_label3_conv_ref_label2'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_ref': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'partselect' operation ('sum_V_2_2', gp_project/conv_ref.cpp:43) and 'select' operation ('tmp_63', gp_project/conv_ref.cpp:36).
WARNING: [SCHED 204-68] The II Violation in module 'conv_ref': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[12459] ('ret_V_s', gp_project/conv_ref.cpp:43) and 'add' operation of DSP[12435] ('ret_V_1', gp_project/conv_ref.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'conv_ref': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[12475] ('ret_V_29_2', gp_project/conv_ref.cpp:43) and 'add' operation of DSP[12435] ('ret_V_1', gp_project/conv_ref.cpp:43).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_0_V_lo_29', gp_project/conv_ref.cpp:43) on array 'image_padded[0].V', gp_project/conv_ref.cpp:25 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2415.89 seconds; current allocated memory: 615.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 115.426 seconds; current allocated memory: 663.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'padding_r' is 12197 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r'.
INFO: [HLS 200-111]  Elapsed time: 75.195 seconds; current allocated memory: 698.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ref/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ref' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_0_V' to 'conv_ref_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_1_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_2_V' to 'conv_ref_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_3_V' to 'conv_ref_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_4_V' to 'conv_ref_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_5_V' to 'conv_ref_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_6_V' to 'conv_ref_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_7_V' to 'conv_ref_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_8_V' to 'conv_ref_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_9_V' to 'conv_ref_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_10_V' to 'conv_ref_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_11_V' to 'conv_ref_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_12_V' to 'conv_ref_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_13_V' to 'conv_ref_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_14_V' to 'conv_ref_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_15_V' to 'conv_ref_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_16_V' to 'conv_ref_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_17_V' to 'conv_ref_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_18_V' to 'conv_ref_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_19_V' to 'conv_ref_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_20_V' to 'conv_ref_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_21_V' to 'conv_ref_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_22_V' to 'conv_ref_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_23_V' to 'conv_ref_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_24_V' to 'conv_ref_image_pazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_25_V' to 'conv_ref_image_paAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_26_V' to 'conv_ref_image_paBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_27_V' to 'conv_ref_image_paCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_28_V' to 'conv_ref_image_paDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_29_V' to 'conv_ref_image_paEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_30_V' to 'conv_ref_image_paFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_31_V' to 'conv_ref_image_paGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_32_V' to 'conv_ref_image_paHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_33_V' to 'conv_ref_image_paIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_34_V' to 'conv_ref_image_paJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_35_V' to 'conv_ref_image_paKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_36_V' to 'conv_ref_image_paLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_37_V' to 'conv_ref_image_paMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_38_V' to 'conv_ref_image_paNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_39_V' to 'conv_ref_image_paOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_40_V' to 'conv_ref_image_paPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_41_V' to 'conv_ref_image_paQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_42_V' to 'conv_ref_image_paRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_43_V' to 'conv_ref_image_paShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_44_V' to 'conv_ref_image_paThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_45_V' to 'conv_ref_image_paUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_46_V' to 'conv_ref_image_paVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_47_V' to 'conv_ref_image_paWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_48_V' to 'conv_ref_image_paXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_49_V' to 'conv_ref_image_paYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_50_V' to 'conv_ref_image_paZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_51_V' to 'conv_ref_image_pa0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_52_V' to 'conv_ref_image_pa1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_53_V' to 'conv_ref_image_pa2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_54_V' to 'conv_ref_image_pa3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_55_V' to 'conv_ref_image_pa4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_56_V' to 'conv_ref_image_pa5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_57_V' to 'conv_ref_image_pa6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_58_V' to 'conv_ref_image_pa7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_59_V' to 'conv_ref_image_pa8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_60_V' to 'conv_ref_image_pa9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_61_V' to 'conv_ref_image_pabak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_62_V' to 'conv_ref_image_pabbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_63_V' to 'conv_ref_image_pabck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_64_V' to 'conv_ref_image_pabdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_65_V' to 'conv_ref_image_pabek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_66_V' to 'conv_ref_image_pabfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_67_V' to 'conv_ref_image_pabgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_68_V' to 'conv_ref_image_pabhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_69_V' to 'conv_ref_image_pabil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_70_V' to 'conv_ref_image_pabjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_71_V' to 'conv_ref_image_pabkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_72_V' to 'conv_ref_image_pabll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_73_V' to 'conv_ref_image_pabml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_74_V' to 'conv_ref_image_pabnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_75_V' to 'conv_ref_image_pabom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_76_V' to 'conv_ref_image_pabpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_77_V' to 'conv_ref_image_pabqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_78_V' to 'conv_ref_image_pabrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_79_V' to 'conv_ref_image_pabsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_80_V' to 'conv_ref_image_pabtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_81_V' to 'conv_ref_image_pabun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_82_V' to 'conv_ref_image_pabvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_83_V' to 'conv_ref_image_pabwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_84_V' to 'conv_ref_image_pabxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_85_V' to 'conv_ref_image_pabyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_86_V' to 'conv_ref_image_pabzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_87_V' to 'conv_ref_image_pabAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_88_V' to 'conv_ref_image_pabBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_89_V' to 'conv_ref_image_pabCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_90_V' to 'conv_ref_image_pabDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_91_V' to 'conv_ref_image_pabEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_92_V' to 'conv_ref_image_pabFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_93_V' to 'conv_ref_image_pabGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_94_V' to 'conv_ref_image_pabHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_95_V' to 'conv_ref_image_pabIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_96_V' to 'conv_ref_image_pabJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_97_V' to 'conv_ref_image_pabKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_98_V' to 'conv_ref_image_pabLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_99_V' to 'conv_ref_image_pabMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_100_V' to 'conv_ref_image_pabNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_101_V' to 'conv_ref_image_pabOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_102_V' to 'conv_ref_image_pabPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_103_V' to 'conv_ref_image_pabQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_104_V' to 'conv_ref_image_pabRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_105_V' to 'conv_ref_image_pabSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_106_V' to 'conv_ref_image_pabTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_107_V' to 'conv_ref_image_pabUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_108_V' to 'conv_ref_image_pabVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_109_V' to 'conv_ref_image_pabWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_110_V' to 'conv_ref_image_pabXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_111_V' to 'conv_ref_image_pabYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_112_V' to 'conv_ref_image_pabZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_113_V' to 'conv_ref_image_pab0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_114_V' to 'conv_ref_image_pab1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_115_V' to 'conv_ref_image_pab2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_116_V' to 'conv_ref_image_pab3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_117_V' to 'conv_ref_image_pab4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_118_V' to 'conv_ref_image_pab5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_119_V' to 'conv_ref_image_pab6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_120_V' to 'conv_ref_image_pab7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_121_V' to 'conv_ref_image_pab8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_122_V' to 'conv_ref_image_pab9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_123_V' to 'conv_ref_image_pacau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_124_V' to 'conv_ref_image_pacbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_125_V' to 'conv_ref_image_paccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_126_V' to 'conv_ref_image_pacdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_127_V' to 'conv_ref_image_paceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_128_V' to 'conv_ref_image_pacfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_129_V' to 'conv_ref_image_pacgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_130_V' to 'conv_ref_image_pachv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_131_V' to 'conv_ref_image_paciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_132_V' to 'conv_ref_image_pacjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_133_V' to 'conv_ref_image_packv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_134_V' to 'conv_ref_image_paclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_135_V' to 'conv_ref_image_pacmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_136_V' to 'conv_ref_image_pacnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_137_V' to 'conv_ref_image_pacow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_138_V' to 'conv_ref_image_pacpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_139_V' to 'conv_ref_image_pacqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_140_V' to 'conv_ref_image_pacrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_141_V' to 'conv_ref_image_pacsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_142_V' to 'conv_ref_image_pactx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_143_V' to 'conv_ref_image_pacux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_144_V' to 'conv_ref_image_pacvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_145_V' to 'conv_ref_image_pacwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_146_V' to 'conv_ref_image_pacxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_147_V' to 'conv_ref_image_pacyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_148_V' to 'conv_ref_image_paczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_149_V' to 'conv_ref_image_pacAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_150_V' to 'conv_ref_image_pacBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_151_V' to 'conv_ref_image_pacCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_152_V' to 'conv_ref_image_pacDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_153_V' to 'conv_ref_image_pacEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_154_V' to 'conv_ref_image_pacFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_155_V' to 'conv_ref_image_pacGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_156_V' to 'conv_ref_image_pacHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_157_V' to 'conv_ref_image_pacIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_158_V' to 'conv_ref_image_pacJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_159_V' to 'conv_ref_image_pacKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_160_V' to 'conv_ref_image_pacLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_161_V' to 'conv_ref_image_pacMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_162_V' to 'conv_ref_image_pacNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_163_V' to 'conv_ref_image_pacOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_164_V' to 'conv_ref_image_pacPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_165_V' to 'conv_ref_image_pacQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_166_V' to 'conv_ref_image_pacRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_167_V' to 'conv_ref_image_pacSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_168_V' to 'conv_ref_image_pacTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_169_V' to 'conv_ref_image_pacUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_170_V' to 'conv_ref_image_pacVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_171_V' to 'conv_ref_image_pacWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_172_V' to 'conv_ref_image_pacXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_173_V' to 'conv_ref_image_pacYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_174_V' to 'conv_ref_image_pacZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_175_V' to 'conv_ref_image_pac0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_176_V' to 'conv_ref_image_pac1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_177_V' to 'conv_ref_image_pac2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_178_V' to 'conv_ref_image_pac3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_179_V' to 'conv_ref_image_pac4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_180_V' to 'conv_ref_image_pac5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_181_V' to 'conv_ref_image_pac6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_182_V' to 'conv_ref_image_pac7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_183_V' to 'conv_ref_image_pac8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_184_V' to 'conv_ref_image_pac9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_185_V' to 'conv_ref_image_padaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_186_V' to 'conv_ref_image_padbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_187_V' to 'conv_ref_image_padcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_188_V' to 'conv_ref_image_paddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_189_V' to 'conv_ref_image_padeE' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_padeE' is changed to 'conv_ref_image_padeE_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_190_V' to 'conv_ref_image_padfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_191_V' to 'conv_ref_image_padgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_192_V' to 'conv_ref_image_padhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_193_V' to 'conv_ref_image_padiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_194_V' to 'conv_ref_image_padjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_195_V' to 'conv_ref_image_padkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_196_V' to 'conv_ref_image_padlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_197_V' to 'conv_ref_image_padmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_198_V' to 'conv_ref_image_padnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_199_V' to 'conv_ref_image_padoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_200_V' to 'conv_ref_image_padpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_201_V' to 'conv_ref_image_padqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_202_V' to 'conv_ref_image_padrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_203_V' to 'conv_ref_image_padsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_204_V' to 'conv_ref_image_padtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_205_V' to 'conv_ref_image_paduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_206_V' to 'conv_ref_image_padvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_207_V' to 'conv_ref_image_padwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_208_V' to 'conv_ref_image_padxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_209_V' to 'conv_ref_image_padyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_210_V' to 'conv_ref_image_padzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_211_V' to 'conv_ref_image_padAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_212_V' to 'conv_ref_image_padBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_213_V' to 'conv_ref_image_padCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_214_V' to 'conv_ref_image_padDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_215_V' to 'conv_ref_image_padEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_216_V' to 'conv_ref_image_padFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_217_V' to 'conv_ref_image_padGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_218_V' to 'conv_ref_image_padHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_219_V' to 'conv_ref_image_padIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_220_V' to 'conv_ref_image_padJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_221_V' to 'conv_ref_image_padKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_222_V' to 'conv_ref_image_padLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_223_V' to 'conv_ref_image_padMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_224_V' to 'conv_ref_image_padNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_225_V' to 'conv_ref_image_padOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_226_V' to 'conv_ref_image_padPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_227_V' to 'conv_ref_image_padQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_228_V' to 'conv_ref_image_padRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_229_V' to 'conv_ref_image_padSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_230_V' to 'conv_ref_image_padTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_231_V' to 'conv_ref_image_padUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_232_V' to 'conv_ref_image_padVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_233_V' to 'conv_ref_image_padWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_234_V' to 'conv_ref_image_padXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_235_V' to 'conv_ref_image_padYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_236_V' to 'conv_ref_image_padZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_237_V' to 'conv_ref_image_pad0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_238_V' to 'conv_ref_image_pad1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_239_V' to 'conv_ref_image_pad2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_240_V' to 'conv_ref_image_pad3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_241_V' to 'conv_ref_image_pad4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_242_V' to 'conv_ref_image_pad5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_243_V' to 'conv_ref_image_pad6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_244_V' to 'conv_ref_image_pad7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_245_V' to 'conv_ref_image_pad8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_246_V' to 'conv_ref_image_pad9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_247_V' to 'conv_ref_image_paeaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_248_V' to 'conv_ref_image_paebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_249_V' to 'conv_ref_image_paecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_250_V' to 'conv_ref_image_paedO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_251_V' to 'conv_ref_image_paeeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_252_V' to 'conv_ref_image_paefO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_253_V' to 'conv_ref_image_paegO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_254_V' to 'conv_ref_image_paehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_255_V' to 'conv_ref_image_paeiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_256_V' to 'conv_ref_image_paejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_257_V' to 'conv_ref_image_paekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_258_V' to 'conv_ref_image_paelP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_259_V' to 'conv_ref_image_paemP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_260_V' to 'conv_ref_image_paenQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_261_V' to 'conv_ref_image_paeoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_262_V' to 'conv_ref_image_paepQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_263_V' to 'conv_ref_image_paeqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_264_V' to 'conv_ref_image_paerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_265_V' to 'conv_ref_image_paesQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_266_V' to 'conv_ref_image_paetR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_267_V' to 'conv_ref_image_paeuR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_268_V' to 'conv_ref_image_paevR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_269_V' to 'conv_ref_image_paewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_270_V' to 'conv_ref_image_paexR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_271_V' to 'conv_ref_image_paeyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_272_V' to 'conv_ref_image_paezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_273_V' to 'conv_ref_image_paeAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_274_V' to 'conv_ref_image_paeBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_275_V' to 'conv_ref_image_paeCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_276_V' to 'conv_ref_image_paeDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_277_V' to 'conv_ref_image_paeES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_278_V' to 'conv_ref_image_paeFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_279_V' to 'conv_ref_image_paeGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_280_V' to 'conv_ref_image_paeHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_281_V' to 'conv_ref_image_paeIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_282_V' to 'conv_ref_image_paeJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_283_V' to 'conv_ref_image_paeKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_284_V' to 'conv_ref_image_paeLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_285_V' to 'conv_ref_image_paeMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_286_V' to 'conv_ref_image_paeNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_287_V' to 'conv_ref_image_paeOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_288_V' to 'conv_ref_image_paePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_289_V' to 'conv_ref_image_paeQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_290_V' to 'conv_ref_image_paeRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_291_V' to 'conv_ref_image_paeSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_292_V' to 'conv_ref_image_paeTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_293_V' to 'conv_ref_image_paeUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_294_V' to 'conv_ref_image_paeVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_295_V' to 'conv_ref_image_paeWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_296_V' to 'conv_ref_image_paeXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_297_V' to 'conv_ref_image_paeYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_298_V' to 'conv_ref_image_paeZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_299_V' to 'conv_ref_image_pae0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_300_V' to 'conv_ref_image_pae1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_301_V' to 'conv_ref_image_pae2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_302_V' to 'conv_ref_image_pae3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_303_V' to 'conv_ref_image_pae4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_304_V' to 'conv_ref_image_pae5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_305_V' to 'conv_ref_image_pae6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_306_V' to 'conv_ref_image_pae7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_307_V' to 'conv_ref_image_pae8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_308_V' to 'conv_ref_image_pae9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_309_V' to 'conv_ref_image_pafaY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_310_V' to 'conv_ref_image_pafbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_311_V' to 'conv_ref_image_pafcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_312_V' to 'conv_ref_image_pafdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_313_V' to 'conv_ref_image_pafeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_314_V' to 'conv_ref_image_paffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_315_V' to 'conv_ref_image_pafgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_316_V' to 'conv_ref_image_pafhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_317_V' to 'conv_ref_image_pafiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_318_V' to 'conv_ref_image_pafjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_319_V' to 'conv_ref_image_pafkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_320_V' to 'conv_ref_image_paflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_321_V' to 'conv_ref_image_pafmZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_322_V' to 'conv_ref_image_pafn0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_323_V' to 'conv_ref_image_pafo0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_324_V' to 'conv_ref_image_pafp0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_325_V' to 'conv_ref_image_pafq0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_326_V' to 'conv_ref_image_pafr0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_327_V' to 'conv_ref_image_pafs0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_328_V' to 'conv_ref_image_paft1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_329_V' to 'conv_ref_image_pafu1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_330_V' to 'conv_ref_image_pafv1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_331_V' to 'conv_ref_image_pafw1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_332_V' to 'conv_ref_image_pafx1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_333_V' to 'conv_ref_image_pafy1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_334_V' to 'conv_ref_image_pafz2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_335_V' to 'conv_ref_image_pafA2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_336_V' to 'conv_ref_image_pafB2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_337_V' to 'conv_ref_image_pafC2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_338_V' to 'conv_ref_image_pafD2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_339_V' to 'conv_ref_image_pafE2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_340_V' to 'conv_ref_image_pafF3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_341_V' to 'conv_ref_image_pafG3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_342_V' to 'conv_ref_image_pafH3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_343_V' to 'conv_ref_image_pafI3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_344_V' to 'conv_ref_image_pafJ3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_345_V' to 'conv_ref_image_pafK3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_346_V' to 'conv_ref_image_pafL3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_347_V' to 'conv_ref_image_pafM4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_348_V' to 'conv_ref_image_pafN4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_349_V' to 'conv_ref_image_pafO4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_350_V' to 'conv_ref_image_pafP4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_351_V' to 'conv_ref_image_pafQ4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_352_V' to 'conv_ref_image_pafR4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_353_V' to 'conv_ref_image_pafS5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_354_V' to 'conv_ref_image_pafT5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_355_V' to 'conv_ref_image_pafU5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_356_V' to 'conv_ref_image_pafV5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_357_V' to 'conv_ref_image_pafW5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_358_V' to 'conv_ref_image_pafX5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_359_V' to 'conv_ref_image_pafY6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_360_V' to 'conv_ref_image_pafZ6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_361_V' to 'conv_ref_image_paf06' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_362_V' to 'conv_ref_image_paf16' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_363_V' to 'conv_ref_image_paf26' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_364_V' to 'conv_ref_image_paf36' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_365_V' to 'conv_ref_image_paf47' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_366_V' to 'conv_ref_image_paf57' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_367_V' to 'conv_ref_image_paf67' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_368_V' to 'conv_ref_image_paf77' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_369_V' to 'conv_ref_image_paf87' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_370_V' to 'conv_ref_image_paf97' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_371_V' to 'conv_ref_image_paga8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_372_V' to 'conv_ref_image_pagb8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_373_V' to 'conv_ref_image_pagc8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_374_V' to 'conv_ref_image_pagd8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_375_V' to 'conv_ref_image_page8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_376_V' to 'conv_ref_image_pagf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_377_V' to 'conv_ref_image_pagg8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_378_V' to 'conv_ref_image_pagh9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_379_V' to 'conv_ref_image_pagi9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_380_V' to 'conv_ref_image_pagj9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_381_V' to 'conv_ref_image_pagk9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_382_V' to 'conv_ref_image_pagl9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_383_V' to 'conv_ref_image_pagm9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_384_V' to 'conv_ref_image_pagnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_385_V' to 'conv_ref_image_pagob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_386_V' to 'conv_ref_image_pagpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_387_V' to 'conv_ref_image_pagqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_388_V' to 'conv_ref_image_pagrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_389_V' to 'conv_ref_image_pagsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_390_V' to 'conv_ref_image_pagtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_391_V' to 'conv_ref_image_pagub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_392_V' to 'conv_ref_image_pagvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_393_V' to 'conv_ref_image_pagwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_394_V' to 'conv_ref_image_pagxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_395_V' to 'conv_ref_image_pagyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_396_V' to 'conv_ref_image_pagzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_397_V' to 'conv_ref_image_pagAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_398_V' to 'conv_ref_image_pagBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_399_V' to 'conv_ref_image_pagCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_400_V' to 'conv_ref_image_pagDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_401_V' to 'conv_ref_image_pagEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_402_V' to 'conv_ref_image_pagFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_403_V' to 'conv_ref_image_pagGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_404_V' to 'conv_ref_image_pagHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_405_V' to 'conv_ref_image_pagIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_406_V' to 'conv_ref_image_pagJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_407_V' to 'conv_ref_image_pagKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_408_V' to 'conv_ref_image_pagLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_409_V' to 'conv_ref_image_pagMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_410_V' to 'conv_ref_image_pagNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagNb' is changed to 'conv_ref_image_pagNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_411_V' to 'conv_ref_image_pagOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagOb' is changed to 'conv_ref_image_pagOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_412_V' to 'conv_ref_image_pagPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagPb' is changed to 'conv_ref_image_pagPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_413_V' to 'conv_ref_image_pagQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagQb' is changed to 'conv_ref_image_pagQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_414_V' to 'conv_ref_image_pagRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagRb' is changed to 'conv_ref_image_pagRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_415_V' to 'conv_ref_image_pagSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagSb' is changed to 'conv_ref_image_pagSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_416_V' to 'conv_ref_image_pagTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagTb' is changed to 'conv_ref_image_pagTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_417_V' to 'conv_ref_image_pagUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagUb' is changed to 'conv_ref_image_pagUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_418_V' to 'conv_ref_image_pagVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagVb' is changed to 'conv_ref_image_pagVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_419_V' to 'conv_ref_image_pagWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagWb' is changed to 'conv_ref_image_pagWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_420_V' to 'conv_ref_image_pagXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagXb' is changed to 'conv_ref_image_pagXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_421_V' to 'conv_ref_image_pagYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagYb' is changed to 'conv_ref_image_pagYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_422_V' to 'conv_ref_image_pagZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pagZb' is changed to 'conv_ref_image_pagZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_423_V' to 'conv_ref_image_pag0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_424_V' to 'conv_ref_image_pag1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_425_V' to 'conv_ref_image_pag2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_426_V' to 'conv_ref_image_pag3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_427_V' to 'conv_ref_image_pag4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_428_V' to 'conv_ref_image_pag5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_429_V' to 'conv_ref_image_pag6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_430_V' to 'conv_ref_image_pag7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_431_V' to 'conv_ref_image_pag8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_432_V' to 'conv_ref_image_pag9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_433_V' to 'conv_ref_image_pahab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_434_V' to 'conv_ref_image_pahbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_435_V' to 'conv_ref_image_pahcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_436_V' to 'conv_ref_image_pahdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_437_V' to 'conv_ref_image_paheb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_438_V' to 'conv_ref_image_pahfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_439_V' to 'conv_ref_image_pahgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_440_V' to 'conv_ref_image_pahhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_441_V' to 'conv_ref_image_pahib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_442_V' to 'conv_ref_image_pahjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_443_V' to 'conv_ref_image_pahkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_444_V' to 'conv_ref_image_pahlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_445_V' to 'conv_ref_image_pahmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_446_V' to 'conv_ref_image_pahnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_447_V' to 'conv_ref_image_pahob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_448_V' to 'conv_ref_image_pahpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_449_V' to 'conv_ref_image_pahqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_450_V' to 'conv_ref_image_pahrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_451_V' to 'conv_ref_image_pahsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_452_V' to 'conv_ref_image_pahtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_453_V' to 'conv_ref_image_pahub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_454_V' to 'conv_ref_image_pahvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_455_V' to 'conv_ref_image_pahwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_456_V' to 'conv_ref_image_pahxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_457_V' to 'conv_ref_image_pahyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_458_V' to 'conv_ref_image_pahzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_459_V' to 'conv_ref_image_pahAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahAb' is changed to 'conv_ref_image_pahAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_460_V' to 'conv_ref_image_pahBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahBb' is changed to 'conv_ref_image_pahBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_461_V' to 'conv_ref_image_pahCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahCb' is changed to 'conv_ref_image_pahCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_462_V' to 'conv_ref_image_pahDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahDb' is changed to 'conv_ref_image_pahDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_463_V' to 'conv_ref_image_pahEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahEb' is changed to 'conv_ref_image_pahEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_464_V' to 'conv_ref_image_pahFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahFb' is changed to 'conv_ref_image_pahFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_465_V' to 'conv_ref_image_pahGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahGb' is changed to 'conv_ref_image_pahGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_466_V' to 'conv_ref_image_pahHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahHb' is changed to 'conv_ref_image_pahHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_467_V' to 'conv_ref_image_pahIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahIb' is changed to 'conv_ref_image_pahIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_468_V' to 'conv_ref_image_pahJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahJb' is changed to 'conv_ref_image_pahJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_469_V' to 'conv_ref_image_pahKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahKb' is changed to 'conv_ref_image_pahKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_470_V' to 'conv_ref_image_pahLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahLb' is changed to 'conv_ref_image_pahLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_471_V' to 'conv_ref_image_pahMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahMb' is changed to 'conv_ref_image_pahMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_472_V' to 'conv_ref_image_pahNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahNb' is changed to 'conv_ref_image_pahNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_473_V' to 'conv_ref_image_pahOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahOb' is changed to 'conv_ref_image_pahOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_474_V' to 'conv_ref_image_pahPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahPb' is changed to 'conv_ref_image_pahPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_475_V' to 'conv_ref_image_pahQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahQb' is changed to 'conv_ref_image_pahQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_476_V' to 'conv_ref_image_pahRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahRb' is changed to 'conv_ref_image_pahRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_477_V' to 'conv_ref_image_pahSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahSb' is changed to 'conv_ref_image_pahSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_478_V' to 'conv_ref_image_pahTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahTb' is changed to 'conv_ref_image_pahTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_479_V' to 'conv_ref_image_pahUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahUb' is changed to 'conv_ref_image_pahUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_480_V' to 'conv_ref_image_pahVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahVb' is changed to 'conv_ref_image_pahVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_481_V' to 'conv_ref_image_pahWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahWb' is changed to 'conv_ref_image_pahWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_482_V' to 'conv_ref_image_pahXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahXb' is changed to 'conv_ref_image_pahXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_483_V' to 'conv_ref_image_pahYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahYb' is changed to 'conv_ref_image_pahYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_484_V' to 'conv_ref_image_pahZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pahZb' is changed to 'conv_ref_image_pahZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_485_V' to 'conv_ref_image_pah0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_486_V' to 'conv_ref_image_pah1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_487_V' to 'conv_ref_image_pah2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_488_V' to 'conv_ref_image_pah3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_489_V' to 'conv_ref_image_pah4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_490_V' to 'conv_ref_image_pah5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_491_V' to 'conv_ref_image_pah6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_492_V' to 'conv_ref_image_pah7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_493_V' to 'conv_ref_image_pah8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_494_V' to 'conv_ref_image_pah9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_495_V' to 'conv_ref_image_paiab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_496_V' to 'conv_ref_image_paibb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_497_V' to 'conv_ref_image_paicb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_498_V' to 'conv_ref_image_paidb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_499_V' to 'conv_ref_image_paieb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_500_V' to 'conv_ref_image_paifb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_501_V' to 'conv_ref_image_paigb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_502_V' to 'conv_ref_image_paihb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_503_V' to 'conv_ref_image_paiib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_504_V' to 'conv_ref_image_paijb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_505_V' to 'conv_ref_image_paikb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_506_V' to 'conv_ref_image_pailb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_507_V' to 'conv_ref_image_paimb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_508_V' to 'conv_ref_image_painb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_509_V' to 'conv_ref_image_paiob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_510_V' to 'conv_ref_image_paipb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_511_V' to 'conv_ref_image_paiqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_512_V' to 'conv_ref_image_pairb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_513_V' to 'conv_ref_image_paisb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_514_V' to 'conv_ref_image_paitb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_515_V' to 'conv_ref_image_paiub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_516_V' to 'conv_ref_image_paivb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_517_V' to 'conv_ref_image_paiwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_518_V' to 'conv_ref_image_paixb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_519_V' to 'conv_ref_image_paiyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_520_V' to 'conv_ref_image_paizb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_521_V' to 'conv_ref_image_paiAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiAb' is changed to 'conv_ref_image_paiAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_522_V' to 'conv_ref_image_paiBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiBb' is changed to 'conv_ref_image_paiBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_523_V' to 'conv_ref_image_paiCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiCb' is changed to 'conv_ref_image_paiCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_524_V' to 'conv_ref_image_paiDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiDb' is changed to 'conv_ref_image_paiDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_525_V' to 'conv_ref_image_paiEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiEb' is changed to 'conv_ref_image_paiEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_526_V' to 'conv_ref_image_paiFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiFb' is changed to 'conv_ref_image_paiFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_527_V' to 'conv_ref_image_paiGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiGb' is changed to 'conv_ref_image_paiGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_528_V' to 'conv_ref_image_paiHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiHb' is changed to 'conv_ref_image_paiHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_529_V' to 'conv_ref_image_paiIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiIb' is changed to 'conv_ref_image_paiIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_530_V' to 'conv_ref_image_paiJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiJb' is changed to 'conv_ref_image_paiJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_531_V' to 'conv_ref_image_paiKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiKb' is changed to 'conv_ref_image_paiKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_532_V' to 'conv_ref_image_paiLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiLb' is changed to 'conv_ref_image_paiLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_533_V' to 'conv_ref_image_paiMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiMb' is changed to 'conv_ref_image_paiMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_534_V' to 'conv_ref_image_paiNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiNb' is changed to 'conv_ref_image_paiNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_535_V' to 'conv_ref_image_paiOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiOb' is changed to 'conv_ref_image_paiOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_536_V' to 'conv_ref_image_paiPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiPb' is changed to 'conv_ref_image_paiPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_537_V' to 'conv_ref_image_paiQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiQb' is changed to 'conv_ref_image_paiQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_538_V' to 'conv_ref_image_paiRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiRb' is changed to 'conv_ref_image_paiRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_539_V' to 'conv_ref_image_paiSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiSb' is changed to 'conv_ref_image_paiSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_540_V' to 'conv_ref_image_paiTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiTb' is changed to 'conv_ref_image_paiTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_541_V' to 'conv_ref_image_paiUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiUb' is changed to 'conv_ref_image_paiUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_542_V' to 'conv_ref_image_paiVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiVb' is changed to 'conv_ref_image_paiVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_543_V' to 'conv_ref_image_paiWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiWb' is changed to 'conv_ref_image_paiWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_544_V' to 'conv_ref_image_paiXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiXb' is changed to 'conv_ref_image_paiXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_545_V' to 'conv_ref_image_paiYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiYb' is changed to 'conv_ref_image_paiYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_546_V' to 'conv_ref_image_paiZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_paiZb' is changed to 'conv_ref_image_paiZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_547_V' to 'conv_ref_image_pai0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_548_V' to 'conv_ref_image_pai1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_549_V' to 'conv_ref_image_pai2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_550_V' to 'conv_ref_image_pai3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_551_V' to 'conv_ref_image_pai4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_552_V' to 'conv_ref_image_pai5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_553_V' to 'conv_ref_image_pai6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_554_V' to 'conv_ref_image_pai7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_555_V' to 'conv_ref_image_pai8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_556_V' to 'conv_ref_image_pai9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_557_V' to 'conv_ref_image_pajab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_558_V' to 'conv_ref_image_pajbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_559_V' to 'conv_ref_image_pajcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_560_V' to 'conv_ref_image_pajdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_561_V' to 'conv_ref_image_pajeb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_562_V' to 'conv_ref_image_pajfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_563_V' to 'conv_ref_image_pajgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_564_V' to 'conv_ref_image_pajhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_565_V' to 'conv_ref_image_pajib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_566_V' to 'conv_ref_image_pajjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_567_V' to 'conv_ref_image_pajkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_568_V' to 'conv_ref_image_pajlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_569_V' to 'conv_ref_image_pajmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_570_V' to 'conv_ref_image_pajnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_571_V' to 'conv_ref_image_pajob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_572_V' to 'conv_ref_image_pajpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_573_V' to 'conv_ref_image_pajqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_574_V' to 'conv_ref_image_pajrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_575_V' to 'conv_ref_image_pajsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_576_V' to 'conv_ref_image_pajtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_577_V' to 'conv_ref_image_pajub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_578_V' to 'conv_ref_image_pajvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_579_V' to 'conv_ref_image_pajwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_580_V' to 'conv_ref_image_pajxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_581_V' to 'conv_ref_image_pajyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_582_V' to 'conv_ref_image_pajzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_583_V' to 'conv_ref_image_pajAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajAb' is changed to 'conv_ref_image_pajAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_584_V' to 'conv_ref_image_pajBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajBb' is changed to 'conv_ref_image_pajBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_585_V' to 'conv_ref_image_pajCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajCb' is changed to 'conv_ref_image_pajCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_586_V' to 'conv_ref_image_pajDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajDb' is changed to 'conv_ref_image_pajDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_587_V' to 'conv_ref_image_pajEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajEb' is changed to 'conv_ref_image_pajEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_588_V' to 'conv_ref_image_pajFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajFb' is changed to 'conv_ref_image_pajFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_589_V' to 'conv_ref_image_pajGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajGb' is changed to 'conv_ref_image_pajGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_590_V' to 'conv_ref_image_pajHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajHb' is changed to 'conv_ref_image_pajHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_591_V' to 'conv_ref_image_pajIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajIb' is changed to 'conv_ref_image_pajIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_592_V' to 'conv_ref_image_pajJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajJb' is changed to 'conv_ref_image_pajJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_593_V' to 'conv_ref_image_pajKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajKb' is changed to 'conv_ref_image_pajKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_594_V' to 'conv_ref_image_pajLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajLb' is changed to 'conv_ref_image_pajLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_595_V' to 'conv_ref_image_pajMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajMb' is changed to 'conv_ref_image_pajMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_596_V' to 'conv_ref_image_pajNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajNb' is changed to 'conv_ref_image_pajNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_597_V' to 'conv_ref_image_pajOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajOb' is changed to 'conv_ref_image_pajOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_598_V' to 'conv_ref_image_pajPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajPb' is changed to 'conv_ref_image_pajPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_599_V' to 'conv_ref_image_pajQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajQb' is changed to 'conv_ref_image_pajQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_600_V' to 'conv_ref_image_pajRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajRb' is changed to 'conv_ref_image_pajRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_601_V' to 'conv_ref_image_pajSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajSb' is changed to 'conv_ref_image_pajSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_602_V' to 'conv_ref_image_pajTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajTb' is changed to 'conv_ref_image_pajTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_603_V' to 'conv_ref_image_pajUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajUb' is changed to 'conv_ref_image_pajUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_604_V' to 'conv_ref_image_pajVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajVb' is changed to 'conv_ref_image_pajVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_605_V' to 'conv_ref_image_pajWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajWb' is changed to 'conv_ref_image_pajWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_606_V' to 'conv_ref_image_pajXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajXb' is changed to 'conv_ref_image_pajXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_607_V' to 'conv_ref_image_pajYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajYb' is changed to 'conv_ref_image_pajYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_608_V' to 'conv_ref_image_pajZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'conv_ref_image_pajZb' is changed to 'conv_ref_image_pajZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_609_V' to 'conv_ref_image_paj0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_610_V' to 'conv_ref_image_paj1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_611_V' to 'conv_ref_image_paj2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_612_V' to 'conv_ref_image_paj3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_613_V' to 'conv_ref_image_paj4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_614_V' to 'conv_ref_image_paj5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_615_V' to 'conv_ref_image_paj6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_616_V' to 'conv_ref_image_paj7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_617_V' to 'conv_ref_image_paj8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_618_V' to 'conv_ref_image_paj9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_619_V' to 'conv_ref_image_pakab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_620_V' to 'conv_ref_image_pakbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_621_V' to 'conv_ref_image_pakcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_622_V' to 'conv_ref_image_pakdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_623_V' to 'conv_ref_image_pakeb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_624_V' to 'conv_ref_image_pakfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_625_V' to 'conv_ref_image_pakgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_626_V' to 'conv_ref_image_pakhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_627_V' to 'conv_ref_image_pakib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_628_V' to 'conv_ref_image_pakjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_629_V' to 'conv_ref_image_pakkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_630_V' to 'conv_ref_image_paklb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_631_V' to 'conv_ref_image_pakmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_632_V' to 'conv_ref_image_paknb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_633_V' to 'conv_ref_image_pakob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_634_V' to 'conv_ref_image_pakpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_635_V' to 'conv_ref_image_pakqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_636_V' to 'conv_ref_image_pakrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_637_V' to 'conv_ref_image_paksb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_638_V' to 'conv_ref_image_paktb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_639_V' to 'conv_ref_image_pakub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_640_V' to 'conv_ref_image_pakvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_641_V' to 'conv_ref_image_pakwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mux_64210_8_1_1' to 'conv_ref_mux_6421kxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_ref_mac_muladd_8s_8s_16ns_16_1_1' to 'conv_ref_mac_mulakyb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_ref' is 8369 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mac_mulakyb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_ref_mux_6421kxb': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 82.034 seconds; current allocated memory: 773.052 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:27:37 ; elapsed = 00:52:43 . Memory (MB): peak = 1187.867 ; gain = 1103.055
INFO: [SYSC 207-301] Generating SystemC RTL for conv_ref.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ref.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ref.
INFO: [HLS 200-112] Total elapsed time: 3163.72 seconds; peak allocated memory: 773.052 MB.
==============================================================
File generated on Thu Apr 04 01:53:25 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 01:57:50 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 01:58:48 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 01:59:22 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:01:25 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:02:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:03:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:03:47 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:05:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:07:41 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:09:57 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Apr 04 02:11:23 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:25:24 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:28:36 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:29:38 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:30:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:32:11 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:33:36 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:35:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:37:45 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:38:09 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:41:58 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:53:46 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 02:55:08 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 03:01:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 03:04:18 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sat Apr 06 03:11:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:48:07 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:48:38 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:49:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:49:38 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:52:42 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Apr 07 00:52:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:53:13 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:53:36 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:55:24 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:56:23 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 00:57:34 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:00:16 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:06:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:10:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:11:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:13:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:14:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:19:51 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:20:35 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:21:47 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:23:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Apr 07 01:23:45 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:24:51 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:26:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:27:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:29:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:31:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:36:46 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:41:27 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:43:09 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:43:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:46:06 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:48:04 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:48:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 01:52:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 104.652 ; gain = 19.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:20 . Memory (MB): peak = 104.652 ; gain = 19.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:24 . Memory (MB): peak = 225.734 ; gain = 140.887
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'convCBS2' (gp_project/convCBS2.cpp:21) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 310.098 ; gain = 225.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 425.406 ; gain = 340.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 457.426 ; gain = 372.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 87.929 seconds; current allocated memory: 380.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 380.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/weights_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/weights_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/output_conv_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/output_conv_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 380.826 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:01:31 . Memory (MB): peak = 457.426 ; gain = 372.578
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 90.859 seconds; peak allocated memory: 380.826 MB.
==============================================================
File generated on Sun Apr 07 02:01:01 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Apr 07 02:02:22 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 104.449 ; gain = 20.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 104.449 ; gain = 20.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 225.676 ; gain = 141.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 309.590 ; gain = 225.328
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 421.223 ; gain = 336.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 454.461 ; gain = 370.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.153 seconds; current allocated memory: 391.333 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 391.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 392.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 392.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_11ns_19_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 392.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_11ns_20_1_1' to 'convCBS2_mul_mul_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 393.792 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 458.742 ; gain = 374.480
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 70.629 seconds; peak allocated memory: 393.792 MB.
==============================================================
File generated on Sun Apr 07 02:15:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
==============================================================
File generated on Sun Apr 07 02:16:55 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
==============================================================
File generated on Sun Apr 07 02:18:50 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
==============================================================
File generated on Sun Apr 07 02:20:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 104.746 ; gain = 20.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 104.746 ; gain = 20.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 230.398 ; gain = 145.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:17 . Memory (MB): peak = 319.008 ; gain = 234.301
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:19 . Memory (MB): peak = 438.301 ; gain = 353.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 472.285 ; gain = 387.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxpooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.327 seconds; current allocated memory: 397.587 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 397.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpooling/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpooling/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxpooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 398.427 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 472.285 ; gain = 387.578
INFO: [SYSC 207-301] Generating SystemC RTL for maxpooling.
INFO: [VHDL 208-304] Generating VHDL RTL for maxpooling.
INFO: [VLOG 209-307] Generating Verilog RTL for maxpooling.
INFO: [HLS 200-112] Total elapsed time: 82.981 seconds; peak allocated memory: 398.427 MB.
==============================================================
File generated on Sun Apr 07 02:25:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 104.852 ; gain = 22.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 104.852 ; gain = 22.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:31 . Memory (MB): peak = 322.254 ; gain = 239.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 424.559 ; gain = 342.227
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 586.672 ; gain = 504.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 640.320 ; gain = 557.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LRNCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.535 seconds; current allocated memory: 552.314 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 552.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/output_LRN_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRNCBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRNCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 552.911 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:38 . Memory (MB): peak = 640.320 ; gain = 557.988
INFO: [SYSC 207-301] Generating SystemC RTL for LRNCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for LRNCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for LRNCBS2.
INFO: [HLS 200-112] Total elapsed time: 98.479 seconds; peak allocated memory: 552.911 MB.
==============================================================
File generated on Sun Apr 07 02:30:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 104.727 ; gain = 20.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:23 . Memory (MB): peak = 104.727 ; gain = 20.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:26 . Memory (MB): peak = 236.754 ; gain = 152.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 339.215 ; gain = 254.602
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:29 . Memory (MB): peak = 455.266 ; gain = 370.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:30 . Memory (MB): peak = 494.305 ; gain = 409.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reluCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.911 seconds; current allocated memory: 416.698 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 417.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS2/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS2/output_relu_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'reluCBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 417.317 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 494.305 ; gain = 409.691
INFO: [SYSC 207-301] Generating SystemC RTL for reluCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for reluCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for reluCBS2.
INFO: [HLS 200-112] Total elapsed time: 91.661 seconds; peak allocated memory: 417.317 MB.
==============================================================
File generated on Sun Apr 07 02:56:22 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/CBS2.cpp:1:
gp_project/CBS2.cpp:7:5: error: no matching function for call to 'convCBS2'
    convCBS2(image, weights, output_CBS);
    ^~~~~~~~
gp_project/arch.h:33:6: note: candidate function not viable: no known conversion from 'fptype (*)[320][24]' to 'fptype (*)[640][24]' for 3rd argument; 
void convCBS2(fptype input[640][640][24],fptype weights[3][3][24], fptype output_conv[640][640][24]);
     ^
In file included from gp_project/CBS2.cpp:1:
gp_project/CBS2.cpp:8:27: error: use of undeclared identifier 'output_MaxPooling'
    maxpooling(output_CBS,output_MaxPooling);
                          ^
gp_project/CBS2.cpp:9:9: error: use of undeclared identifier 'output_MaxPooling'
    LRN(output_MaxPooling, output_MaxPooling);
        ^
gp_project/CBS2.cpp:10:10: error: use of undeclared identifier 'output_MaxPooling'
    relu(output_MaxPooling, output_MaxPool);
         ^
4 errors generated.
==============================================================
File generated on Sun Apr 07 03:20:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 104.934 ; gain = 19.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 104.934 ; gain = 19.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:37 . Memory (MB): peak = 326.074 ; gain = 241.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:39 . Memory (MB): peak = 432.691 ; gain = 347.676
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r2' (gp_project/convCBS2.cpp:8:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:15:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:41 . Memory (MB): peak = 599.191 ; gain = 514.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:42 . Memory (MB): peak = 669.418 ; gain = 584.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 102.412 seconds; current allocated memory: 602.120 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 602.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 602.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 603.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 603.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 603.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 603.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 604.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 604.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 604.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 604.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS2_mul_mul_10ns_10ns_18_1_1' to 'CBS2_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS2_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r24'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 605.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS2_mac_muladd_8dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS2_mac_muladd_8dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 606.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 606.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/output_MaxPooling_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 606.812 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:50 . Memory (MB): peak = 683.531 ; gain = 598.516
INFO: [SYSC 207-301] Generating SystemC RTL for CBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS2.
INFO: [HLS 200-112] Total elapsed time: 110.368 seconds; peak allocated memory: 606.812 MB.
==============================================================
File generated on Sun Apr 07 03:34:29 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:29 . Memory (MB): peak = 104.777 ; gain = 20.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:29 . Memory (MB): peak = 104.777 ; gain = 20.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:31 . Memory (MB): peak = 240.801 ; gain = 156.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:33 . Memory (MB): peak = 345.363 ; gain = 260.598
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r2' (gp_project/convCBS2.cpp:8:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:15:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 465.742 ; gain = 380.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 504.535 ; gain = 419.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.629 seconds; current allocated memory: 436.745 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 437.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 437.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 437.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 438.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 439.183 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:40 . Memory (MB): peak = 505.727 ; gain = 420.961
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 99.693 seconds; peak allocated memory: 439.183 MB.
==============================================================
File generated on Sun Apr 07 04:23:59 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:35 . Memory (MB): peak = 105.184 ; gain = 20.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:35 . Memory (MB): peak = 105.184 ; gain = 20.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:39 . Memory (MB): peak = 258.938 ; gain = 174.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:02:40 . Memory (MB): peak = 380.234 ; gain = 295.488
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r3' (gp_project/convCBS3.cpp:7:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r3' (gp_project/convCBS3.cpp:14:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:43 . Memory (MB): peak = 515.555 ; gain = 430.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:44 . Memory (MB): peak = 580.594 ; gain = 495.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 164.959 seconds; current allocated memory: 508.440 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 508.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.824 seconds; current allocated memory: 509.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 509.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_10ns_10ns_18_1_1' to 'convCBS3_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 510.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 510.847 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:02:53 . Memory (MB): peak = 581.719 ; gain = 496.973
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 172.768 seconds; peak allocated memory: 510.847 MB.
==============================================================
File generated on Sun Apr 07 04:28:07 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:51 . Memory (MB): peak = 105.359 ; gain = 20.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:51 . Memory (MB): peak = 105.359 ; gain = 20.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:04 . Memory (MB): peak = 354.328 ; gain = 269.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:09 . Memory (MB): peak = 463.977 ; gain = 379.469
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:14 . Memory (MB): peak = 645.188 ; gain = 560.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:16 . Memory (MB): peak = 713.625 ; gain = 629.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LRNCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRNCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 197.65 seconds; current allocated memory: 620.576 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 620.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRNCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS3/output_LRN_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRNCBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRNCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.256 seconds; current allocated memory: 621.173 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:03:27 . Memory (MB): peak = 713.625 ; gain = 629.117
INFO: [SYSC 207-301] Generating SystemC RTL for LRNCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for LRNCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for LRNCBS3.
INFO: [HLS 200-112] Total elapsed time: 207.123 seconds; peak allocated memory: 621.173 MB.
==============================================================
File generated on Sun Apr 07 04:33:27 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:27 . Memory (MB): peak = 105.270 ; gain = 20.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:27 . Memory (MB): peak = 105.270 ; gain = 20.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:03:32 . Memory (MB): peak = 257.812 ; gain = 172.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:34 . Memory (MB): peak = 379.348 ; gain = 294.277
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:03:36 . Memory (MB): peak = 516.137 ; gain = 431.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:37 . Memory (MB): peak = 579.523 ; gain = 494.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reluCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.401 seconds; current allocated memory: 496.965 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 497.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS3/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS3/output_relu_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'reluCBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 497.584 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:03:41 . Memory (MB): peak = 579.523 ; gain = 494.453
INFO: [SYSC 207-301] Generating SystemC RTL for reluCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for reluCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for reluCBS3.
INFO: [HLS 200-112] Total elapsed time: 220.705 seconds; peak allocated memory: 497.584 MB.
==============================================================
File generated on Sun Apr 07 04:39:04 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:29 . Memory (MB): peak = 105.223 ; gain = 20.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:29 . Memory (MB): peak = 105.223 ; gain = 20.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:38 . Memory (MB): peak = 354.918 ; gain = 270.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:40 . Memory (MB): peak = 466.078 ; gain = 381.391
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r3' (gp_project/convCBS3.cpp:7:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r3' (gp_project/convCBS3.cpp:14:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:43 . Memory (MB): peak = 659.223 ; gain = 574.535
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:44 . Memory (MB): peak = 721.387 ; gain = 636.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 164.528 seconds; current allocated memory: 651.667 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 652.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 652.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 652.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 652.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 653.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 653.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 653.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS3_mul_mul_10ns_10ns_18_1_1' to 'CBS3_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS3_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r33'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 653.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS3_mac_muladd_8dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS3_mac_muladd_8dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 654.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 654.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 655.198 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:52 . Memory (MB): peak = 734.516 ; gain = 649.828
INFO: [SYSC 207-301] Generating SystemC RTL for CBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS3.
INFO: [HLS 200-112] Total elapsed time: 172.481 seconds; peak allocated memory: 655.198 MB.
==============================================================
File generated on Sun Apr 07 04:54:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:25 . Memory (MB): peak = 105.258 ; gain = 20.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:25 . Memory (MB): peak = 105.258 ; gain = 20.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:29 . Memory (MB): peak = 259.004 ; gain = 174.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:02:31 . Memory (MB): peak = 380.188 ; gain = 295.453
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r3' (gp_project/convCBS3.cpp:7:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r3' (gp_project/convCBS3.cpp:14:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:33 . Memory (MB): peak = 516.578 ; gain = 431.844
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:34 . Memory (MB): peak = 581.289 ; gain = 496.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 153.801 seconds; current allocated memory: 508.543 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 508.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 509.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 509.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_10ns_10ns_18_1_1' to 'convCBS3_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 510.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 510.954 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM_1P_URAM)' using ultra RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:02:38 . Memory (MB): peak = 581.289 ; gain = 496.555
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 158.473 seconds; peak allocated memory: 510.954 MB.
==============================================================
File generated on Sun Apr 07 05:03:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvf1517-2lv-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:35 . Memory (MB): peak = 105.316 ; gain = 20.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:35 . Memory (MB): peak = 105.316 ; gain = 20.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 258.566 ; gain = 173.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:02:43 . Memory (MB): peak = 380.129 ; gain = 295.207
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r3' (gp_project/convCBS3.cpp:7:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r3' (gp_project/convCBS3.cpp:14:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:45 . Memory (MB): peak = 516.625 ; gain = 431.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:47 . Memory (MB): peak = 581.590 ; gain = 496.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167.374 seconds; current allocated memory: 508.543 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 508.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 509.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 509.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_10ns_10ns_18_1_1' to 'convCBS3_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 510.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 510.989 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:02:53 . Memory (MB): peak = 581.590 ; gain = 496.668
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL==============================================================
File generated on Mon Apr 08 01:11:05 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:29 . Memory (MB): peak = 106.516 ; gain = 21.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:29 . Memory (MB): peak = 106.516 ; gain = 21.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:02:33 . Memory (MB): peak = 259.348 ; gain = 174.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 380.902 ; gain = 295.824
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r3' (gp_project/convCBS3.cpp:7:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r3' (gp_project/convCBS3.cpp:14:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:02:37 . Memory (MB): peak = 517.684 ; gain = 432.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:38 . Memory (MB): peak = 581.871 ; gain = 496.793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 158.732 seconds; current allocated memory: 508.508 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 508.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 509.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 509.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_10ns_10ns_18_1_1' to 'convCBS3_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 510.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 510.829 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:02:44 . Memory (MB): peak = 581.871 ; gain = 496.793
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 163.989 seconds; peak allocated memory: 510.829 MB.
==============================================================
File generated on Mon Apr 08 01:34:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:55 . Memory (MB): peak = 106.410 ; gain = 21.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:55 . Memory (MB): peak = 106.410 ; gain = 21.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:05 . Memory (MB): peak = 259.648 ; gain = 174.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:07 . Memory (MB): peak = 380.535 ; gain = 295.738
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/convCBS2.cpp:25) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[22].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[23].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:12 . Memory (MB): peak = 518.832 ; gain = 434.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 582.574 ; gain = 497.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 193.998 seconds; current allocated memory: 511.098 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 512.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 512.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 513.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 514.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_0_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_1_V' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_2_V' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_3_V' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_4_V' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_5_V' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_6_V' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_7_V' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_8_V' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_9_V' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_10_V' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_11_V' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_12_V' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_13_V' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_14_V' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_15_V' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_16_V' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_17_V' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_18_V' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_19_V' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_20_V' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_21_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_22_V' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_23_V' to 'convCBS2_image_pazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_245_8_1_1' to 'convCBS2_mux_245_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_245_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.893 seconds; current allocated memory: 516.476 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:03:23 . Memory (MB): peak = 591.586 ; gain = 506.789
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 202.758 seconds; peak allocated memory: 516.476 MB.
==============================================================
File generated on Mon Apr 08 17:55:06 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:16 . Memory (MB): peak = 106.418 ; gain = 21.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:16 . Memory (MB): peak = 106.418 ; gain = 21.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:21 . Memory (MB): peak = 262.332 ; gain = 177.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:23 . Memory (MB): peak = 387.684 ; gain = 303.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:25 . Memory (MB): peak = 527.148 ; gain = 442.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:26 . Memory (MB): peak = 593.469 ; gain = 508.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MaxPoolingMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 206.238 seconds; current allocated memory: 509.074 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 509.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MaxPoolingMP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 509.805 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:03:29 . Memory (MB): peak = 593.469 ; gain = 508.887
INFO: [SYSC 207-301] Generating SystemC RTL for MaxPoolingMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MaxPoolingMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MaxPoolingMP1.
INFO: [HLS 200-112] Total elapsed time: 209.54 seconds; peak allocated memory: 509.805 MB.
==============================================================
File generated on Mon Apr 08 18:02:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:02:56 . Memory (MB): peak = 106.246 ; gain = 21.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:02:56 . Memory (MB): peak = 106.246 ; gain = 21.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:03:00 . Memory (MB): peak = 261.918 ; gain = 177.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:03:02 . Memory (MB): peak = 387.137 ; gain = 302.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:04 . Memory (MB): peak = 525.910 ; gain = 441.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:04 . Memory (MB): peak = 591.992 ; gain = 507.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MaxPoolingMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 184.755 seconds; current allocated memory: 509.025 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 509.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MaxPoolingMP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 509.810 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:03:07 . Memory (MB): peak = 591.992 ; gain = 507.621
INFO: [SYSC 207-301] Generating SystemC RTL for MaxPoolingMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MaxPoolingMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MaxPoolingMP1.
INFO: [HLS 200-112] Total elapsed time: 187.356 seconds; peak allocated memory: 509.810 MB.
==============================================================
File generated on Mon Apr 08 20:45:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:47:43 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:48:55 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:49:33 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:52:00 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:52:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:54:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:56:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:58:27 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:59:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 20:59:34 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Apr 08 21:01:23 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:59 . Memory (MB): peak = 106.641 ; gain = 21.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:59 . Memory (MB): peak = 106.641 ; gain = 21.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:03:04 . Memory (MB): peak = 264.367 ; gain = 179.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:03:05 . Memory (MB): peak = 392.066 ; gain = 307.215
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:03:07 . Memory (MB): peak = 535.203 ; gain = 450.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:03:08 . Memory (MB): peak = 601.027 ; gain = 516.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
WARNING: [SYN 201-107] Renaming port name 'convMP1/input' to 'convMP1/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 189.03 seconds; current allocated memory: 516.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 516.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 517.060 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:03:12 . Memory (MB): peak = 601.027 ; gain = 516.176
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 191.988 seconds; peak allocated memory: 517.060 MB.
==============================================================
File generated on Mon Apr 08 21:08:09 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:48 . Memory (MB): peak = 106.824 ; gain = 21.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:48 . Memory (MB): peak = 106.824 ; gain = 21.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:52 . Memory (MB): peak = 270.574 ; gain = 185.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:54 . Memory (MB): peak = 402.953 ; gain = 317.594
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:56 . Memory (MB): peak = 565.145 ; gain = 479.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:56 . Memory (MB): peak = 619.008 ; gain = 533.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 176.644 seconds; current allocated memory: 533.249 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 533.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 533.945 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:02:59 . Memory (MB): peak = 619.008 ; gain = 533.648
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 179.06 seconds; peak allocated memory: 533.945 MB.
==============================================================
File generated on Mon Apr 08 21:12:14 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:44 . Memory (MB): peak = 106.797 ; gain = 22.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:44 . Memory (MB): peak = 106.797 ; gain = 22.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:48 . Memory (MB): peak = 269.965 ; gain = 185.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:02:49 . Memory (MB): peak = 402.906 ; gain = 318.473
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:51 . Memory (MB): peak = 564.992 ; gain = 480.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:02:52 . Memory (MB): peak = 618.867 ; gain = 534.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 171.959 seconds; current allocated memory: 553.112 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 553.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 553.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 553.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 553.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 553.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 554.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MP1_mac_muladd_8s_8s_16ns_16_1_1' to 'MP1_mac_muladd_8sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MP1_mac_muladd_8sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 554.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/output_MP1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MP1'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 555.280 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:02:56 . Memory (MB): peak = 626.555 ; gain = 542.121
INFO: [SYSC 207-301] Generating SystemC RTL for MP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MP1.
INFO: [HLS 200-112] Total elapsed time: 176.136 seconds; peak allocated memory: 555.280 MB.
==============================================================
File generated on Sun Apr 21 03:19:16 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:07 . Memory (MB): peak = 106.816 ; gain = 39.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:08 . Memory (MB): peak = 106.816 ; gain = 39.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:12 . Memory (MB): peak = 270.621 ; gain = 203.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:14 . Memory (MB): peak = 402.887 ; gain = 335.809
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/convCBS2.cpp:25) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[22].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[23].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:17 . Memory (MB): peak = 566.773 ; gain = 499.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:19 . Memory (MB): peak = 620.801 ; gain = 553.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
WARNING: [SYN 201-303] memory assignment of 'RAM_2P_LUTRAM' (gp_project/convCBS2.cpp:28): conflicting assignments between 'RAM_2P_LUTRAM' and 'RAM_1P_LUTRAM'.
==============================================================
File generated on Sun Apr 21 03:38:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:43 . Memory (MB): peak = 106.766 ; gain = 21.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:43 . Memory (MB): peak = 106.766 ; gain = 21.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:47 . Memory (MB): peak = 271.035 ; gain = 185.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:48 . Memory (MB): peak = 403.625 ; gain = 318.172
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/convCBS2.cpp:25) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[22].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[23].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:52 . Memory (MB): peak = 567.098 ; gain = 481.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:53 . Memory (MB): peak = 621.148 ; gain = 535.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.018 seconds; current allocated memory: 546.654 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 548.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 548.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_5_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_6_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_7_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_8_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_9_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_10_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_11_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_12_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_13_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_14_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_15_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_16_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_17_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_18_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_19_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_20_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_21_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_22_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_23_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.358 seconds; current allocated memory: 549.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 550.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_0_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_1_V' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_2_V' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_3_V' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_4_V' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_5_V' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_6_V' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_7_V' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_8_V' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_9_V' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_10_V' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_11_V' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_12_V' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_13_V' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_14_V' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_15_V' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_16_V' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_17_V' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_18_V' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_19_V' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_20_V' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_21_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_22_V' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_23_V' to 'convCBS2_image_pazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_245_8_1_1' to 'convCBS2_mux_245_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_245_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.487 seconds; current allocated memory: 552.165 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:03:02 . Memory (MB): peak = 628.664 ; gain = 543.211
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 182.199 seconds; peak allocated memory: 552.165 MB.
==============================================================
File generated on Sun Apr 21 03:44:37 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:33 . Memory (MB): peak = 106.902 ; gain = 22.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:33 . Memory (MB): peak = 106.902 ; gain = 22.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:37 . Memory (MB): peak = 271.070 ; gain = 186.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 403.180 ; gain = 318.340
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/convCBS2.cpp:25) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[22].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[23].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:42 . Memory (MB): peak = 567.266 ; gain = 482.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:43 . Memory (MB): peak = 620.770 ; gain = 535.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.074 seconds; current allocated memory: 546.654 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 548.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 548.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_5_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_6_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_7_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_8_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_9_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_10_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_11_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_12_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_13_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_14_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_15_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_16_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_17_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_18_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_19_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_20_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_21_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_22_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_23_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 549.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 550.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_0_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_1_V' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_2_V' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_3_V' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_4_V' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_5_V' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_6_V' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_7_V' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_8_V' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_9_V' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_10_V' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_11_V' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_12_V' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_13_V' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_14_V' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_15_V' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_16_V' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_17_V' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_18_V' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_19_V' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_20_V' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_21_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_22_V' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_23_V' to 'convCBS2_image_pazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_245_8_1_1' to 'convCBS2_mux_245_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_245_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.398 seconds; current allocated memory: 552.018 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:50 . Memory (MB): peak = 628.320 ; gain = 543.480
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 170.246 seconds; peak allocated memory: 552.018 MB.
==============================================================
File generated on Sun Apr 21 03:56:34 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:36 . Memory (MB): peak = 107.145 ; gain = 22.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:36 . Memory (MB): peak = 107.145 ; gain = 22.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:40 . Memory (MB): peak = 271.098 ; gain = 186.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:41 . Memory (MB): peak = 403.410 ; gain = 318.531
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/convCBS2.cpp:25) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[22].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded[23].V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:44 . Memory (MB): peak = 567.539 ; gain = 482.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:45 . Memory (MB): peak = 621.352 ; gain = 536.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 165.403 seconds; current allocated memory: 546.670 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 548.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 548.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_5_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_6_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_7_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_8_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_9_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_10_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_11_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_12_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_13_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_14_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_15_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_16_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_17_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_18_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_19_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_20_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_21_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_22_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_23_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 549.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 550.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_0_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_1_V' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_2_V' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_3_V' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_4_V' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_5_V' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_6_V' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_7_V' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_8_V' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_9_V' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_10_V' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_11_V' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_12_V' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_13_V' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_14_V' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_15_V' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_16_V' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_17_V' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_18_V' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_19_V' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_20_V' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_21_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_22_V' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_23_V' to 'convCBS2_image_pazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_245_8_1_1' to 'convCBS2_mux_245_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaBew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_245_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.408 seconds; current allocated memory: 552.003 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM_1P_URAM)' using ultra RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:52 . Memory (MB): peak = 628.395 ; gain = 543.516
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 172.53 seconds; peak allocated memory: 552.003 MB.
==============================================================
File generated on Sun Apr 21 04:05:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:33 . Memory (MB): peak = 106.895 ; gain = 22.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:33 . Memory (MB): peak = 106.895 ; gain = 22.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:39 . Memory (MB): peak = 270.703 ; gain = 186.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:41 . Memory (MB): peak = 402.516 ; gain = 318.004
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:43 . Memory (MB): peak = 565.957 ; gain = 481.445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:45 . Memory (MB): peak = 619.418 ; gain = 534.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 225.004 seconds; current allocated memory: 543.979 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 544.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 544.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 545.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 545.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 546.349 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:51 . Memory (MB): peak = 619.418 ; gain = 534.906
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 231.283 seconds; peak allocated memory: 546.349 MB.
==============================================================
File generated on Sun Apr 21 04:10:40 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:46 . Memory (MB): peak = 106.965 ; gain = 22.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:46 . Memory (MB): peak = 106.965 ; gain = 22.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:50 . Memory (MB): peak = 270.688 ; gain = 186.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:52 . Memory (MB): peak = 403.191 ; gain = 318.594
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:54 . Memory (MB): peak = 567.082 ; gain = 482.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:55 . Memory (MB): peak = 620.344 ; gain = 535.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.983 seconds; current allocated memory: 544.025 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 544.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 544.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 545.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 545.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 546.379 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:00 . Memory (MB): peak = 620.344 ; gain = 535.746
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 179.755 seconds; peak allocated memory: 546.379 MB.
==============================================================
File generated on Sun Apr 21 15:13:50 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
==============================================================
File generated on Sun Apr 21 15:18:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
==============================================================
File generated on Sun Apr 21 15:21:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
==============================================================
File generated on Sun Apr 21 15:26:45 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:57 . Memory (MB): peak = 106.961 ; gain = 22.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:57 . Memory (MB): peak = 106.961 ; gain = 22.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:02 . Memory (MB): peak = 271.312 ; gain = 186.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:04 . Memory (MB): peak = 402.410 ; gain = 317.695
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded.V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:11).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'im.V' in function 'padding_r2' (gp_project/convCBS2.cpp:16:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:06 . Memory (MB): peak = 566.680 ; gain = 481.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:07 . Memory (MB): peak = 619.070 ; gain = 534.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 188.095 seconds; current allocated memory: 543.946 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 544.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 544.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 545.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mul_mul_10ns_10ns_18_1_1' to 'convCBS2_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 545.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 546.347 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:14 . Memory (MB): peak = 619.070 ; gain = 534.355
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 194.291 seconds; peak allocated memory: 546.347 MB.
==============================================================
File generated on Sun Apr 21 16:09:14 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:45 . Memory (MB): peak = 107.359 ; gain = 22.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:45 . Memory (MB): peak = 107.359 ; gain = 22.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:49 . Memory (MB): peak = 271.715 ; gain = 187.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:51 . Memory (MB): peak = 403.156 ; gain = 318.535
INFO: [XFORM 203-101] Partitioning array 'image_padded_bram.V' (gp_project/convCBS2.cpp:48) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:54 . Memory (MB): peak = 566.770 ; gain = 482.148
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[0]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[0].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[1]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[1].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[2]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[2].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[3]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[3].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[4]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[4].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[5]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[5].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[6]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[6].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[7]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[7].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[8]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[8].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[9]' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[9].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[10' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[10].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[11' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[11].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[12' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[12].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[13' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[13].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[14' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[14].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_bram[15' (gp_project/convCBS2.cpp:48) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_bram[15].V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [XFORM 203-801] Interface mode 'ap_auto' on the actual argument 'image_padded_uram.V' (gp_project/convCBS2.cpp:49) is incompatible with the mode 'm_axi' on the formal argument 'image_padded_uram.V' (gp_project/convCBS2.cpp:34) for function 'padding_r2' (gp_project/convCBS2.cpp:34). Please consider to duplicate the function to avoid mode conflicts.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Sun Apr 21 16:16:17 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:04:07 . Memory (MB): peak = 106.832 ; gain = 21.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:04:07 . Memory (MB): peak = 106.832 ; gain = 21.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:04:12 . Memory (MB): peak = 271.504 ; gain = 186.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'padding_r2' into 'convCBS2' (gp_project/convCBS2.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:04:13 . Memory (MB): peak = 402.758 ; gain = 317.809
INFO: [XFORM 203-101] Partitioning array 'image_padded_bram.V' (gp_project/convCBS2.cpp:48) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'padding_r2' into 'convCBS2' (gp_project/convCBS2.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:04:16 . Memory (MB): peak = 566.789 ; gain = 481.840
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:04:18 . Memory (MB): peak = 620.203 ; gain = 535.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2_bram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 258.565 seconds; current allocated memory: 554.333 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 554.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2_uram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 554.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 554.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 555.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 556.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2_bram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2_bram'.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 556.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2_uram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2_uram'.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 556.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_V' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_164_8_1_1' to 'convCBS2_mux_164_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulatde' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_address0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_we0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_d0' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_address1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_we1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'convCBS2/input_V_d1' to 0.
WARNING: [RTGEN 206-101] Port 'convCBS2/input_V_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulatde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_164_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 558.475 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_parcU_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:04:27 . Memory (MB): peak = 632.832 ; gain = 547.883
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 267.016 seconds; peak allocated memory: 558.475 MB.
==============================================================
File generated on Sun Apr 21 16:38:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:42 . Memory (MB): peak = 106.570 ; gain = 36.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:42 . Memory (MB): peak = 106.570 ; gain = 36.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:47 . Memory (MB): peak = 270.484 ; gain = 200.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:48 . Memory (MB): peak = 402.965 ; gain = 332.621
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:51 . Memory (MB): peak = 565.391 ; gain = 495.047
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:52 . Memory (MB): peak = 619.605 ; gain = 549.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
WARNING: [SYN 201-303] memory assignment of 'XPM_MEMORY' (gp_project/convCBS2.cpp:57): conflicting assignments between 'XPM_MEMORY' and 'RAM_2P_URAM'.
==============================================================
File generated on Sun Apr 21 16:49:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:51 . Memory (MB): peak = 106.832 ; gain = 22.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:51 . Memory (MB): peak = 106.832 ; gain = 22.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:54 . Memory (MB): peak = 270.898 ; gain = 186.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:56 . Memory (MB): peak = 402.996 ; gain = 318.266
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:58 . Memory (MB): peak = 565.223 ; gain = 480.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:59 . Memory (MB): peak = 620.234 ; gain = 535.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.907 seconds; current allocated memory: 544.287 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 544.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 545.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 545.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 545.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_V' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_muladEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 546.818 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:03:05 . Memory (MB): peak = 620.234 ; gain = 535.504
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 185.445 seconds; peak allocated memory: 546.818 MB.
==============================================================
File generated on Sun Apr 21 16:55:48 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'image_padded': C:\Users\DELL\AppData\Roaming\Xilinx\Vivado\gp_project\convCBS2.cpp:5
==============================================================
File generated on Sun Apr 21 16:59:55 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:52 . Memory (MB): peak = 106.863 ; gain = 24.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:52 . Memory (MB): peak = 106.863 ; gain = 24.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:57 . Memory (MB): peak = 271.055 ; gain = 188.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:58 . Memory (MB): peak = 403.004 ; gain = 320.777
INFO: [XFORM 203-101] Partitioning array 'image_padded_bram.V' (gp_project/convCBS2.cpp:54) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:01 . Memory (MB): peak = 565.484 ; gain = 483.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:02 . Memory (MB): peak = 620.750 ; gain = 538.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.507 seconds; current allocated memory: 545.974 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 546.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 547.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 547.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 548.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_V' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_0' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_1' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_2' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_3' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_4' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_5' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_6' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_7' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_8' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_9' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_10' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_11' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_12' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_13' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_14' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_15' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_164_8_1_1' to 'convCBS2_mux_164_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulatde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulatde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_164_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 550.338 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:09 . Memory (MB): peak = 625.379 ; gain = 543.152
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 189.032 seconds; peak allocated memory: 550.338 MB.
==============================================================
File generated on Sun Apr 21 17:08:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:52 . Memory (MB): peak = 106.734 ; gain = 22.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:52 . Memory (MB): peak = 106.734 ; gain = 22.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:56 . Memory (MB): peak = 271.195 ; gain = 186.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:57 . Memory (MB): peak = 402.574 ; gain = 318.047
INFO: [XFORM 203-101] Partitioning array 'image_padded_bram.V' (gp_project/convCBS2.cpp:54) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:03:00 . Memory (MB): peak = 566.648 ; gain = 482.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:01 . Memory (MB): peak = 621.391 ; gain = 536.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
WARNING: [SYN 201-303] Incompatible memory assignment of 'ROM_2P_LUTRAM' (gp_project/convCBS2.cpp:54) on 'image_padded_uram_V', which is not a const array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
ERROR: [SCHED 204-42] Cannot implement 'store' operation (gp_project/convCBS2.cpp:32) of constant 0 on array 'image_padded_uram_V' with core 'ROM_2P_LUTRAM'.
INFO: [HLS 200-111]  Elapsed time: 181.232 seconds; current allocated memory: 545.309 MB.
INFO: [HLS 200-112] Total elapsed time: 181.363 seconds; peak allocated memory: 545.309 MB.
==============================================================
File generated on Sun Apr 21 17:12:29 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:49 . Memory (MB): peak = 106.879 ; gain = 21.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:49 . Memory (MB): peak = 106.879 ; gain = 21.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:53 . Memory (MB): peak = 270.785 ; gain = 185.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:55 . Memory (MB): peak = 402.305 ; gain = 317.422
INFO: [XFORM 203-101] Partitioning array 'image_padded_bram.V' (gp_project/convCBS2.cpp:54) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:57 . Memory (MB): peak = 565.840 ; gain = 480.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:58 . Memory (MB): peak = 620.824 ; gain = 535.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.008 seconds; current allocated memory: 545.945 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 546.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 547.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 547.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 548.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_V' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_0' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_1' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_2' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_3' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_4' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_5' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_6' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_7' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_8' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_9' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_10' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_11' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_12' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_13' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_14' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_15' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_164_8_1_1' to 'convCBS2_mux_164_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulatde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulatde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_164_sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 550.280 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:06 . Memory (MB): peak = 625.145 ; gain = 540.262
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 186.416 seconds; peak allocated memory: 550.280 MB.
==============================================================
File generated on Sun Apr 21 17:21:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:34 . Memory (MB): peak = 106.770 ; gain = 41.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:34 . Memory (MB): peak = 106.770 ; gain = 41.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:38 . Memory (MB): peak = 270.848 ; gain = 205.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:40 . Memory (MB): peak = 402.320 ; gain = 337.023
INFO: [XFORM 203-101] Partitioning array 'image_padded_bram.V' (gp_project/convCBS2.cpp:54) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:42 . Memory (MB): peak = 566.465 ; gain = 501.168
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:21:24) in function 'padding_r2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/convCBS2.cpp:20:16) in function 'padding_r2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/convCBS2.cpp:30:24) in function 'padding_r2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/convCBS2.cpp:29:20) in function 'padding_r2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:43 . Memory (MB): peak = 620.766 ; gain = 555.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_padding_r2_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'L_L_padding_r2_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.369 seconds; current allocated memory: 546.154 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 547.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 547.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 548.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_10ns_10ns_10ns_18_1_1' to 'convCBS2_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulabkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 549.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_V' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_0' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_1' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_2' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_3' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_4' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_5' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_6' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_7' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_8' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_9' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_10' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_11' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_12' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_13' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_14' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_15' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_164_8_1_1' to 'convCBS2_mux_164_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_164_tde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.324 seconds; current allocated memory: 550.855 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pacud_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_padEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:02:49 . Memory (MB): peak = 626.191 ; gain = 560.895
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 169.52 seconds; peak allocated memory: 550.855 MB.
==============================================================
File generated on Sun Apr 21 18:03:05 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 106.859 ; gain = 24.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 106.859 ; gain = 24.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:40 . Memory (MB): peak = 270.914 ; gain = 188.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:42 . Memory (MB): peak = 402.590 ; gain = 320.285
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:44 . Memory (MB): peak = 567.344 ; gain = 485.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:45 . Memory (MB): peak = 620.770 ; gain = 538.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 165.711 seconds; current allocated memory: 544.587 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 545.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 545.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 545.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 546.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulakbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulakbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 547.619 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pajbC_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:51 . Memory (MB): peak = 621.121 ; gain = 538.816
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 170.922 seconds; peak allocated memory: 547.619 MB.
==============================================================
File generated on Sun Apr 21 18:07:18 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 106.645 ; gain = 21.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 106.645 ; gain = 21.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:45 . Memory (MB): peak = 270.840 ; gain = 185.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:46 . Memory (MB): peak = 402.562 ; gain = 317.293
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:49 . Memory (MB): peak = 566.426 ; gain = 481.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:50 . Memory (MB): peak = 620.926 ; gain = 535.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.444 seconds; current allocated memory: 544.800 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 545.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 545.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 546.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 546.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.027 seconds; current allocated memory: 548.231 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pancg_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:02:56 . Memory (MB): peak = 621.961 ; gain = 536.691
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 175.94 seconds; peak allocated memory: 548.231 MB.
==============================================================
File generated on Sun Apr 21 18:12:57 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:44 . Memory (MB): peak = 106.922 ; gain = 22.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:44 . Memory (MB): peak = 106.922 ; gain = 22.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:48 . Memory (MB): peak = 270.945 ; gain = 186.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:49 . Memory (MB): peak = 403.242 ; gain = 318.746
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:52 . Memory (MB): peak = 566.430 ; gain = 481.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:53 . Memory (MB): peak = 620.613 ; gain = 536.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.848 seconds; current allocated memory: 544.885 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 545.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 545.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 546.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 547.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 548.466 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_papcA_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:02:58 . Memory (MB): peak = 622.672 ; gain = 538.176
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 178.2 seconds; peak allocated memory: 548.466 MB.
==============================================================
File generated on Sun Apr 21 18:23:35 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 106.758 ; gain = 21.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 106.758 ; gain = 21.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:43 . Memory (MB): peak = 270.156 ; gain = 185.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:45 . Memory (MB): peak = 402.707 ; gain = 317.582
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:48 . Memory (MB): peak = 565.855 ; gain = 480.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:49 . Memory (MB): peak = 620.645 ; gain = 535.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 169.102 seconds; current allocated memory: 545.534 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 546.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 546.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 547.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 547.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulawdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulawdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 549.559 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pavdy_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:02:55 . Memory (MB): peak = 623.852 ; gain = 538.727
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 174.811 seconds; peak allocated memory: 549.559 MB.
==============================================================
File generated on Sun Apr 21 18:34:41 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/convCBS2.cpp:1:
gp_project/convCBS2.cpp:49:101: error: expected ';' at end of declaration
void convCBS2(fptype input[320][320][24],fptype weights[3][3][24], fptype output_conv[320][320][24])
                                                                                                    ^
                                                                                                    ;
gp_project/convCBS2.cpp:89:2: error: expected '}'
}
 ^
gp_project/convCBS2.cpp:4:1: note: to match this '{'
{
^
2 errors generated.
==============================================================
File generated on Sun Apr 21 18:38:20 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/convCBS2.cpp:1:
gp_project/convCBS2.cpp:61:2: error: no matching function for call to 'padding_r2'
 padding_r2(input,image_padded_uram);
 ^~~~~~~~~~
gp_project/convCBS2.cpp:3:6: note: candidate function not viable: no known conversion from 'fptype [322][322][24]' to 'fptype (*)[322][20]' for 2nd argument; 
void padding_r2(fptype im[320][320][24],fptype image_padded_uram[322][322][20])
     ^
1 error generated.
==============================================================
File generated on Sun Apr 21 18:40:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:34 . Memory (MB): peak = 106.828 ; gain = 25.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:34 . Memory (MB): peak = 106.828 ; gain = 25.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:37 . Memory (MB): peak = 270.688 ; gain = 188.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:39 . Memory (MB): peak = 403.082 ; gain = 321.316
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:54) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[22].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[23].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:42 . Memory (MB): peak = 566.398 ; gain = 484.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:43 . Memory (MB): peak = 620.395 ; gain = 538.629
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 163.172 seconds; current allocated memory: 546.488 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 547.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 548.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 548.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 549.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_22' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_23' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_245_8_1_1' to 'convCBS2_mux_245_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_245_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.352 seconds; current allocated memory: 551.784 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:49 . Memory (MB): peak = 628.430 ; gain = 546.664
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 169.422 seconds; peak allocated memory: 551.784 MB.
==============================================================
File generated on Sun Apr 21 18:44:58 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:33 . Memory (MB): peak = 106.855 ; gain = 21.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:33 . Memory (MB): peak = 106.855 ; gain = 21.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:36 . Memory (MB): peak = 270.738 ; gain = 185.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:38 . Memory (MB): peak = 403.098 ; gain = 317.816
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:41 . Memory (MB): peak = 567.039 ; gain = 481.758
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:41 . Memory (MB): peak = 621.227 ; gain = 535.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.783 seconds; current allocated memory: 545.595 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 546.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 546.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 547.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 548.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulayd2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.214 seconds; current allocated memory: 549.757 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:47 . Memory (MB): peak = 624.176 ; gain = 538.895
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 167.183 seconds; peak allocated memory: 549.757 MB.
==============================================================
File generated on Sun Apr 21 19:53:30 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:02 . Memory (MB): peak = 106.633 ; gain = 24.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:02 . Memory (MB): peak = 106.633 ; gain = 24.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:08 . Memory (MB): peak = 270.426 ; gain = 188.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:10 . Memory (MB): peak = 403.184 ; gain = 320.953
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 565.664 ; gain = 483.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:15 . Memory (MB): peak = 620.941 ; gain = 538.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 195.666 seconds; current allocated memory: 545.541 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 546.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 546.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 547.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 548.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulayd2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.637 seconds; current allocated memory: 549.703 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:03:24 . Memory (MB): peak = 625.262 ; gain = 543.031
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 203.88 seconds; peak allocated memory: 549.703 MB.
==============================================================
File generated on Sun Apr 21 22:50:39 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:08 . Memory (MB): peak = 106.656 ; gain = 24.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:08 . Memory (MB): peak = 106.656 ; gain = 24.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:13 . Memory (MB): peak = 269.352 ; gain = 187.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:14 . Memory (MB): peak = 401.867 ; gain = 319.805
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:16 . Memory (MB): peak = 563.727 ; gain = 481.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:17 . Memory (MB): peak = 617.121 ; gain = 535.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxpooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 197.788 seconds; current allocated memory: 532.791 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 533.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpooling/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpooling/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxpooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 533.527 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:03:21 . Memory (MB): peak = 617.121 ; gain = 535.059
INFO: [SYSC 207-301] Generating SystemC RTL for maxpooling.
INFO: [VHDL 208-304] Generating VHDL RTL for maxpooling.
INFO: [VLOG 209-307] Generating Verilog RTL for maxpooling.
INFO: [HLS 200-112] Total elapsed time: 200.946 seconds; peak allocated memory: 533.527 MB.
==============================================================
File generated on Sun Apr 21 22:56:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:47 . Memory (MB): peak = 106.750 ; gain = 22.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:47 . Memory (MB): peak = 106.750 ; gain = 22.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:50 . Memory (MB): peak = 269.684 ; gain = 185.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:02:52 . Memory (MB): peak = 401.980 ; gain = 317.598
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:54 . Memory (MB): peak = 565.359 ; gain = 480.977
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (gp_project/maxpooling.cpp:17:16) in function 'maxpooling'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/maxpooling.cpp:14:15) in function 'maxpooling' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/maxpooling.cpp:12:14) in function 'maxpooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/maxpooling.cpp:8:13) in function 'maxpooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:55 . Memory (MB): peak = 618.422 ; gain = 534.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxpooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_maxpooling_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.891 seconds; current allocated memory: 532.909 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 533.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpooling/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpooling/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxpooling' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 533.974 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:57 . Memory (MB): peak = 618.422 ; gain = 534.039
INFO: [SYSC 207-301] Generating SystemC RTL for maxpooling.
INFO: [VHDL 208-304] Generating VHDL RTL for maxpooling.
INFO: [VLOG 209-307] Generating Verilog RTL for maxpooling.
INFO: [HLS 200-112] Total elapsed time: 177.359 seconds; peak allocated memory: 533.974 MB.
==============================================================
File generated on Mon Apr 22 01:01:08 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:48 . Memory (MB): peak = 106.719 ; gain = 22.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:48 . Memory (MB): peak = 106.719 ; gain = 22.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:02:56 . Memory (MB): peak = 362.887 ; gain = 278.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:02:59 . Memory (MB): peak = 486.059 ; gain = 401.523
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:01 . Memory (MB): peak = 679.363 ; gain = 594.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:02 . Memory (MB): peak = 753.789 ; gain = 669.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LRNCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.595 seconds; current allocated memory: 656.185 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 656.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/output_LRN_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRNCBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRNCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 656.642 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:03:05 . Memory (MB): peak = 753.789 ; gain = 669.254
INFO: [SYSC 207-301] Generating SystemC RTL for LRNCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for LRNCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for LRNCBS2.
INFO: [HLS 200-112] Total elapsed time: 185.063 seconds; peak allocated memory: 656.642 MB.
==============================================================
File generated on Mon Apr 22 01:07:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 106.781 ; gain = 21.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:41 . Memory (MB): peak = 106.781 ; gain = 21.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:49 . Memory (MB): peak = 362.371 ; gain = 277.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:02:51 . Memory (MB): peak = 485.375 ; gain = 400.367
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:53 . Memory (MB): peak = 678.086 ; gain = 593.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:54 . Memory (MB): peak = 751.422 ; gain = 666.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LRNCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.752 seconds; current allocated memory: 656.050 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 656.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/output_LRN_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRNCBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRNCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 656.575 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:02:57 . Memory (MB): peak = 751.422 ; gain = 666.414
INFO: [SYSC 207-301] Generating SystemC RTL for LRNCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for LRNCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for LRNCBS2.
INFO: [HLS 200-112] Total elapsed time: 176.958 seconds; peak allocated memory: 656.575 MB.
==============================================================
File generated on Mon Apr 22 01:10:42 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 106.754 ; gain = 21.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:35 . Memory (MB): peak = 106.754 ; gain = 21.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:43 . Memory (MB): peak = 363.004 ; gain = 277.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:02:45 . Memory (MB): peak = 486.098 ; gain = 400.676
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRNCBS2_label3' (gp_project/LRNCBS2.cpp:24) in function 'LRNCBS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (gp_project/LRNCBS2.cpp:25) in function 'LRNCBS2' completely with a factor of 320.
INFO: [HLS 200-489] Unrolling loop 'LRN_label1' (gp_project/LRNCBS2.cpp:28) in function 'LRNCBS2' completely with a factor of 24.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33==============================================================
File generated on Mon Apr 22 01:46:24 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:53 . Memory (MB): peak = 106.691 ; gain = 44.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:53 . Memory (MB): peak = 106.691 ; gain = 44.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:01 . Memory (MB): peak = 362.805 ; gain = 300.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:03 . Memory (MB): peak = 487.066 ; gain = 424.980
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS2.cpp:28) in function 'LRNCBS2' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:06 . Memory (MB): peak = 679.750 ; gain = 617.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/LRNCBS2.cpp:25:17) in function 'LRNCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'LRNCBS2_label3' (gp_project/LRNCBS2.cpp:24:3) in function 'LRNCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:07 . Memory (MB): peak = 753.641 ; gain = 691.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LRNCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LRNCBS2_label3_L_LRN_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 187.805 seconds; current allocated memory: 656.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 656.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRNCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS2/output_LRN_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRNCBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRNCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 657.123 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:03:10 . Memory (MB): peak = 753.641 ; gain = 691.555
INFO: [SYSC 207-301] Generating SystemC RTL for LRNCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for LRNCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for LRNCBS2.
INFO: [HLS 200-112] Total elapsed time: 190.555 seconds; peak allocated memory: 657.123 MB.
==============================================================
File generated on Mon Apr 22 01:53:46 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:02:42 . Memory (MB): peak = 106.809 ; gain = 24.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:02:42 . Memory (MB): peak = 106.809 ; gain = 24.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:02:46 . Memory (MB): peak = 269.512 ; gain = 187.395
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:02:48 . Memory (MB): peak = 401.750 ; gain = 319.633
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:50 . Memory (MB): peak = 564.484 ; gain = 482.367
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS2.cpp:9:46) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS2.cpp:7:13) in function 'reluCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:02:50 . Memory (MB): peak = 618.422 ; gain = 536.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reluCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 171.193 seconds; current allocated memory: 532.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 532.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS2/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS2/output_relu_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'reluCBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 533.318 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:02:54 . Memory (MB): peak = 618.422 ; gain = 536.305
INFO: [SYSC 207-301] Generating SystemC RTL for reluCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for reluCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for reluCBS2.
INFO: [HLS 200-112] Total elapsed time: 174.232 seconds; peak allocated memory: 533.318 MB.
==============================================================
File generated on Mon Apr 22 02:00:24 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:55 . Memory (MB): peak = 106.668 ; gain = 36.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:55 . Memory (MB): peak = 106.668 ; gain = 36.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:05 . Memory (MB): peak = 362.742 ; gain = 292.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:07 . Memory (MB): peak = 487.293 ; gain = 416.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS3.cpp:28) in function 'LRNCBS3' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS3.cpp:33) in function 'LRNCBS3' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:10 . Memory (MB): peak = 680.598 ; gain = 609.969
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/LRNCBS3.cpp:25:17) in function 'LRNCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/LRNCBS3.cpp:23:16) in function 'LRNCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:11 . Memory (MB): peak = 753.973 ; gain = 683.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LRNCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LRNCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_L_LRN_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 191.172 seconds; current allocated memory: 656.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 656.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LRNCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LRNCBS3/output_LRN_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LRNCBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LRNCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 657.198 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:03:14 . Memory (MB): peak = 753.973 ; gain = 683.344
INFO: [SYSC 207-301] Generating SystemC RTL for LRNCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for LRNCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for LRNCBS3.
INFO: [HLS 200-112] Total elapsed time: 193.865 seconds; peak allocated memory: 657.198 MB.
==============================================================
File generated on Mon Apr 22 02:07:37 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:00 . Memory (MB): peak = 106.887 ; gain = 24.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:00 . Memory (MB): peak = 106.887 ; gain = 24.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:03:05 . Memory (MB): peak = 269.762 ; gain = 187.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:06 . Memory (MB): peak = 401.938 ; gain = 319.242
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:08 . Memory (MB): peak = 564.598 ; gain = 481.902
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS3.cpp:9:46) in function 'reluCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS3.cpp:7:89) in function 'reluCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:10 . Memory (MB): peak = 618.750 ; gain = 536.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reluCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 190.353 seconds; current allocated memory: 532.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 532.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS3/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'reluCBS3/output_relu_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'reluCBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 533.388 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:03:13 . Memory (MB): peak = 618.750 ; gain = 536.055
INFO: [SYSC 207-301] Generating SystemC RTL for reluCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for reluCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for reluCBS3.
INFO: [HLS 200-112] Total elapsed time: 193.385 seconds; peak allocated memory: 533.388 MB.
==============================================================
File generated on Mon Apr 22 02:14:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:02:53 . Memory (MB): peak = 106.848 ; gain = 22.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:02:53 . Memory (MB): peak = 106.848 ; gain = 22.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:02:57 . Memory (MB): peak = 269.516 ; gain = 185.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:59 . Memory (MB): peak = 402.227 ; gain = 318.164
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MaxPoolingMP1_label4' (gp_project/MaxPoolingMP1.cpp:18) in function 'MaxPoolingMP1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (gp_project/MaxPoolingMP1.cpp:19) in function 'MaxPoolingMP1' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:01 . Memory (MB): peak = 564.094 ; gain = 480.031
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/MaxPoolingMP1.cpp:14:15) in function 'MaxPoolingMP1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/MaxPoolingMP1.cpp:12:14) in function 'MaxPoolingMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/MaxPoolingMP1.cpp:8:13) in function 'MaxPoolingMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:02 . Memory (MB): peak = 618.258 ; gain = 534.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MaxPoolingMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPoolingMP1_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.698 seconds; current allocated memory: 533.116 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 533.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MaxPoolingMP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 534.155 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:06 . Memory (MB): peak = 618.258 ; gain = 534.195
INFO: [SYSC 207-301] Generating SystemC RTL for MaxPoolingMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MaxPoolingMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MaxPoolingMP1.
INFO: [HLS 200-112] Total elapsed time: 186.318 seconds; peak allocated memory: 534.155 MB.
==============================================================
File generated on Mon Apr 22 02:35:47 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:23 . Memory (MB): peak = 106.750 ; gain = 21.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:23 . Memory (MB): peak = 106.750 ; gain = 21.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:03:28 . Memory (MB): peak = 270.852 ; gain = 185.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:30 . Memory (MB): peak = 403.148 ; gain = 318.000
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:32 . Memory (MB): peak = 566.613 ; gain = 481.465
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convMP1.cpp:10:15) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:03:33 . Memory (MB): peak = 619.969 ; gain = 534.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_convMP1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 213.262 seconds; current allocated memory: 533.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 534.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 534.745 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:03:37 . Memory (MB): peak = 619.969 ; gain = 534.820
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 217.325 seconds; peak allocated memory: 534.745 MB.
==============================================================
File generated on Sat May 04 04:37:47 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/arch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:59 . Memory (MB): peak = 107.215 ; gain = 21.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:59 . Memory (MB): peak = 107.215 ; gain = 21.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:10 . Memory (MB): peak = 368.242 ; gain = 282.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'CBS1' into 'arch' (gp_project/arch.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'CBS2' into 'arch' (gp_project/arch.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'CBS3' into 'arch' (gp_project/arch.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'MP1' into 'arch' (gp_project/arch.cpp:10) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:15 . Memory (MB): peak = 511.426 ; gain = 426.121
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MaxPoolingMP1_label4' (gp_project/MaxPoolingMP1.cpp:18) in function 'MaxPoolingMP1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:38) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label0' (gp_project/conv_ref.cpp:42) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS2.cpp:28) in function 'LRNCBS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS3.cpp:28) in function 'LRNCBS3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (gp_project/MaxPoolingMP1.cpp:19) in function 'MaxPoolingMP1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:42) in function 'conv_ref' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS2.cpp:33) in function 'LRNCBS2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS3.cpp:33) in function 'LRNCBS3' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) accessed through non-constant indices on dimension 1 (gp_project/conv_ref.cpp:44:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [XFORM 203-602] Inlining function 'CBS1' into 'arch' (gp_project/arch.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'CBS2' into 'arch' (gp_project/arch.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'CBS3' into 'arch' (gp_project/arch.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'MP1' into 'arch' (gp_project/arch.cpp:10) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:04:53 . Memory (MB): peak = 731.438 ; gain = 64==============================================================
File generated on Sat May 11 10:51:01 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sat May 11 10:51:59 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/conv1_test.cpp:2:
gp_project/archConv1.h:1:2: error: unterminated conditional directive
#ifndef ARCH_H
 ^
1 error generated.
==============================================================
File generated on Sat May 11 10:53:57 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:23 . Memory (MB): peak = 107.391 ; gain = 22.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:23 . Memory (MB): peak = 107.391 ; gain = 22.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:27 . Memory (MB): peak = 273.699 ; gain = 189.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:29 . Memory (MB): peak = 408.672 ; gain = 324.031
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_image_padded' in function 'conv1_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv_ref_label0' (gp_project/conv1_test.cpp:42) in function 'conv1_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv1_test.cpp:5) in function 'padding_r_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv1_test.cpp:12) in function 'padding_r_test' automatically.
INFO: [HLS 200-489] Unrolling loop 'memset_image_padded' in function 'conv1_test' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv1_test.cpp:42) in function 'conv1_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv1_test.cpp:5) in function 'padding_r_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv1_test.cpp:12) in function 'padding_r_test' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'image_padded' (gp_project/conv1_test.cpp:25) in dimension 3 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:31 . Memory (MB): peak = 572.336 ; gain = 487.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:32 . Memory (MB): peak = 627.426 ; gain = 542.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv1_test' ...
WARNING: [SYN 201-107] Renaming port name 'conv1_test/image' to 'conv1_test/image_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 213.221 seconds; current allocated memory: 550.551 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 550.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 551.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 551.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1_test_mul_mul_10ns_11ns_19_1_1' to 'conv1_test_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv1_test_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r_test'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 551.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_test/image_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_test/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_test/output_conv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv1_test_image_padded_0' to 'conv1_test_image_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_test_mul_mul_10ns_11ns_20_1_1' to 'conv1_test_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv1_test_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_test'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 552.575 MB.
INFO: [RTMG 210-278] Implementing memory 'conv1_test_image_cud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:03:38 . Memory (MB): peak = 627.426 ; gain = 542.785
INFO: [SYSC 207-301] Generating SystemC RTL for conv1_test.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_test.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_test.
INFO: [HLS 200-112] Total elapsed time: 218.087 seconds; peak allocated memory: 552.575 MB.
==============================================================
File generated on Sun May 12 06:35:16 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 06:39:59 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun May 12 06:41:50 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon May 13 00:38:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:04:30 . Memory (MB): peak = 107.688 ; gain = 37.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:04:31 . Memory (MB): peak = 107.688 ; gain = 37.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:04:55 . Memory (MB): peak = 274.207 ; gain = 203.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:04:59 . Memory (MB): peak = 409.148 ; gain = 338.582
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (gp_project/conv_ref.cpp:43) in function 'conv_ref'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:38) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' automatically.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:42) in function 'conv_ref' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' completely with a factor of 1.
WARNING: [XFORM 203-104] Completely partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) accessed through non-constant indices on dimension 1 (gp_project/conv_ref.cpp:44:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:18 . Memory (MB): peak = 594.523 ; gain = 523.957
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/conv_ref.cpp:33:15) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:30:3) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:07:38 . Memory (MB): peak = 851.094 ; gain = 780.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 509.851 seconds; current allocated memory: 767.164 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 30.304 seconds; c==============================================================
File generated on Thu May 16 09:23:57 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:29 . Memory (MB): peak = 107.633 ; gain = 24.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:29 . Memory (MB): peak = 107.633 ; gain = 24.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:35 . Memory (MB): peak = 274.566 ; gain = 191.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:37 . Memory (MB): peak = 409.555 ; gain = 326.820
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (gp_project/conv_ref.cpp:43) in function 'conv_ref'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:38) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' automatically.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:42) in function 'conv_ref' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' completely with a factor of 1.
WARNING: [XFORM 203-104] Completely partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) accessed through non-constant indices on dimension 1 (gp_project/conv_ref.cpp:44:14), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:04:55 . Memory (MB): peak = 593.535 ; gain = 510.801
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/conv_ref.cpp:33:15) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:30:3) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:49 ; elapsed = 00:08:34 . Memory (MB): peak = 850.883 ; gain = 768.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ref' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 562.794 seconds; current allocated memory: 767.099 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this==============================================================
File generated on Sat Jun 01 21:39:07 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:03:16 . Memory (MB): peak = 107.445 ; gain = 41.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:03:17 . Memory (MB): peak = 107.445 ; gain = 41.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:25 . Memory (MB): peak = 366.941 ; gain = 301.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:28 . Memory (MB): peak = 507.719 ; gain = 442.148
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS3.cpp:28) in function 'LRNCBS3' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS3.cpp:33) in function 'LRNCBS3' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:31 . Memory (MB): peak = 703.184 ; gain = 637.613
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS3.cpp:9:46) in function 'reluCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS3.cpp:7:89) in function 'reluCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:33 . Memory (MB): peak = 767.480 ; gain = 701.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 213.59 seconds; current allocated memory: 696.692 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 697.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 697.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 698.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 698.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 698.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 698.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 698.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r33'.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 699.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS3_mac_muladd_8yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS3_mac_muladd_8yd2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.499 seconds; current allocated memory: 701.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 701.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 702.274 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:03:44 . Memory (MB): peak = 786.566 ; gain = 720.996
INFO: [SYSC 207-301] Generating SystemC RTL for CBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS3.
INFO: [HLS 200-112] Total elapsed time: 224.078 seconds; peak allocated memory: 702.274 MB.
==============================================================
File generated on Sat Jun 01 21:45:42 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:03 . Memory (MB): peak = 107.230 ; gain = 22.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:03 . Memory (MB): peak = 107.230 ; gain = 22.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:15 . Memory (MB): peak = 368.719 ; gain = 283.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:19 . Memory (MB): peak = 509.949 ; gain = 425.023
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (gp_project/conv_ref.cpp:43) in function 'conv_ref'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:38) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' automatically.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:42) in function 'conv_ref' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:23 . Memory (MB): peak = 703.328 ; gain = 618.402
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/conv_ref.cpp:33:15) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:30:3) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:25 . Memory (MB): peak = 767.391 ; gain = 682.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 206.158 seconds; current allocated memory: 694.811 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 694.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', gp_project/conv_ref.cpp:44) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 695.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 695.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 696.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 696.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 696.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 696.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_19_1_1' to 'CBS1_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 696.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_0_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_11ns_10ns_20_1_1' to 'CBS1_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS1_mac_muladd_8eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mac_muladd_8eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_11nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 697.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 2.126 seconds; current allocated memory: 698.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS1'.
INFO: [HLS 200-111]  Elapsed time: 1.317 seconds; current allocated memory: 698.654 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:03:39 . Memory (MB): peak = 780.594 ; gain = 695.668
INFO: [SYSC 207-301] Generating SystemC RTL for CBS1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS1.
INFO: [HLS 200-112] Total elapsed time: 219.77 seconds; peak allocated memory: 698.654 MB.
==============================================================
File generated on Sat Jun 01 21:59:01 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:29 . Memory (MB): peak = 107.211 ; gain = 22.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:29 . Memory (MB): peak = 107.211 ; gain = 22.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:03:39 . Memory (MB): peak = 366.910 ; gain = 282.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:03:43 . Memory (MB): peak = 508.406 ; gain = 423.582
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (gp_project/conv_ref.cpp:43) in function 'conv_ref'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/conv_ref.cpp:38) in function 'conv_ref' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' automatically.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/conv_ref.cpp:40) in function 'conv_ref' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_ref.cpp:42) in function 'conv_ref' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv_ref.cpp:5) in function 'padding_r' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv_ref.cpp:12) in function 'padding_r' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'image_padded.V' (gp_project/conv_ref.cpp:25) in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min' into 'LRN' (gp_project/LRN.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'LRN' (gp_project/LRN.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRN' (gp_project/LRN.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:03:46 . Memory (MB): peak = 702.801 ; gain = 617.977
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/relu.cpp:9:46) in function 'relu'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/relu.cpp:7:13) in function 'relu'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/conv_ref.cpp:33:15) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/conv_ref.cpp:31:14) in function 'conv_ref'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/conv_ref.cpp:30:3) in function 'conv_ref'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:03:48 . Memory (MB): peak = 766.355 ; gain = 681.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 228.395 seconds; current allocated memory: 694.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 695.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', gp_project/conv_ref.cpp:44) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.322 seconds; current allocated memory: 695.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 696.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 696.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 696.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 696.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 696.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_10ns_11ns_19_1_1' to 'CBS1_mul_mul_10nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_10nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 697.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_ref_image_padded_0_V' to 'conv_ref_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mul_mul_11ns_10ns_20_1_1' to 'CBS1_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS1_mac_muladd_8eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS1_mac_muladd_8eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS1_mul_mul_11nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ref'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 698.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 698.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS1/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS1'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 699.094 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_ref_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:03:58 . Memory (MB): peak = 780.566 ; gain = 695.742
INFO: [SYSC 207-301] Generating SystemC RTL for CBS1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS1.
INFO: [HLS 200-112] Total elapsed time: 238.622 seconds; peak allocated memory: 699.094 MB.
==============================================================
File generated on Sat Jun 01 22:16:41 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:41 . Memory (MB): peak = 107.402 ; gain = 42.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:41 . Memory (MB): peak = 107.402 ; gain = 42.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:53 . Memory (MB): peak = 371.891 ; gain = 307.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:56 . Memory (MB): peak = 510.156 ; gain = 445.680
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:04:00 . Memory (MB): peak = 705.262 ; gain = 640.785
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS2.cpp:9:46) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS2.cpp:7:13) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (gp_project/maxpooling.cpp:17:16) in function 'maxpooling'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/maxpooling.cpp:14:15) in function 'maxpooling' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/maxpooling.cpp:12:14) in function 'maxpooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/maxpooling.cpp:8:13) in function 'maxpooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:02 . Memory (MB): peak = 779.895 ; gain = 715.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_maxpooling_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 243.263 seconds; current allocated memory: 706.586 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 706.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 707.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 708.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 708.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 709.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 709.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 709.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 709.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 709.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 710.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r24'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 711.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS2_mac_muladd_8yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS2_mac_muladd_8yd2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 713.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 713.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/output_MaxPooling_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 714.040 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:04:15 . Memory (MB): peak = 800.520 ; gain = 736.043
INFO: [SYSC 207-301] Generating SystemC RTL for CBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS2.
INFO: [HLS 200-112] Total elapsed time: 255.445 seconds; peak allocated memory: 714.040 MB.
==============================================================
File generated on Sat Jun 01 22:32:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 107.418 ; gain = 25.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 107.418 ; gain = 25.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:56 . Memory (MB): peak = 274.711 ; gain = 193.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:58 . Memory (MB): peak = 409.816 ; gain = 328.164
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:04:01 . Memory (MB): peak = 573.477 ; gain = 491.824
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/convCBS3.cpp:54:8) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS3.cpp:52:7) in function 'convCBS3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:48:16) in function 'convCBS3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:46:15) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:45:4) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:02 . Memory (MB): peak = 628.746 ; gain = 547.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 243.127 seconds; current allocated memory: 553.674 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 554.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 554.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 555.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.602 seconds; current allocated memory: 556.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_9ns_2ns_10ns_9ns_18_1_1' to 'convCBS3_ama_addmyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulazec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.753 seconds; current allocated memory: 558.324 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:04:13 . Memory (MB): peak = 634.586 ; gain = 552.934
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 253.213 seconds; peak allocated memory: 558.324 MB.
==============================================================
File generated on Sat Jun 01 22:45:53 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:25 . Memory (MB): peak = 107.504 ; gain = 22.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:25 . Memory (MB): peak = 107.504 ; gain = 22.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:30 . Memory (MB): peak = 274.859 ; gain = 190.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:32 . Memory (MB): peak = 409.562 ; gain = 324.883
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS3.cpp:54) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:55) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:55) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:35 . Memory (MB): peak = 574.352 ; gain = 489.672
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS3.cpp:52:7) in function 'convCBS3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:48:16) in function 'convCBS3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:46:15) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:45:4) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:37 . Memory (MB): peak = 630.227 ; gain = 545.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.783 seconds; current allocated memory: 554.648 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 555.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_27', gp_project/convCBS3.cpp:57) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.302 seconds; current allocated memory: 557.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 558.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 559.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_9ns_2ns_10ns_9ns_18_1_1' to 'convCBS3_ama_addmyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulazec': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.557 seconds; current allocated memory: 562.247 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:03:48 . Memory (MB): peak = 641.852 ; gain = 557.172
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 228.049 seconds; peak allocated memory: 562.247 MB.
==============================================================
File generated on Sat Jun 01 22:54:09 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:19 . Memory (MB): peak = 107.395 ; gain = 22.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:19 . Memory (MB): peak = 107.395 ; gain = 22.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:23 . Memory (MB): peak = 274.445 ; gain = 189.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:03:25 . Memory (MB): peak = 409.496 ; gain = 324.672
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:52) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:54) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:55) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:54) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:55) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:28 . Memory (MB): peak = 575.660 ; gain = 490.836
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:48:16) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:46:15) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:45:4) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:32 . Memory (MB): peak = 630.613 ; gain = 545.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 212.741 seconds; current allocated memory: 557.427 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 558.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_105', gp_project/convCBS3.cpp:57) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 36, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.916 seconds; current allocated memory: 561.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 564.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.844 seconds; current allocated memory: 565.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulayd2': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.822 seconds; current allocated memory: 571.398 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:03:54 . Memory (MB): peak = 659.559 ; gain = 574.734
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 234.053 seconds; peak allocated memory: 571.398 MB.
==============================================================
File generated on Sat Jun 01 23:26:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:38 . Memory (MB): peak = 107.387 ; gain = 25.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:38 . Memory (MB): peak = 107.387 ; gain = 25.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:44 . Memory (MB): peak = 274.953 ; gain = 192.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:47 . Memory (MB): peak = 409.590 ; gain = 327.379
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:51 . Memory (MB): peak = 574.059 ; gain = 491.848
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/convCBS2.cpp:72:7) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS2.cpp:70:6) in function 'convCBS2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS2.cpp:66:15) in function 'convCBS2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:64:14) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS2.cpp:63:3) in function 'convCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:53 . Memory (MB): peak = 629.395 ; gain = 547.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 233.915 seconds; current allocated memory: 553.765 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 554.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS2_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 554.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 555.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 556.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_ama_addmuladd_9ns_2ns_10ns_9ns_18_1_1' to 'convCBS2_ama_addmyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_ama_addmyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulazec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 558.429 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:04:02 . Memory (MB): peak = 634.742 ; gain = 552.531
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 242.534 seconds; peak allocated memory: 558.429 MB.
==============================================================
File generated on Sat Jun 01 23:41:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:05 . Memory (MB): peak = 107.328 ; gain = 22.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:05 . Memory (MB): peak = 107.328 ; gain = 22.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:03:09 . Memory (MB): peak = 274.559 ; gain = 189.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:03:11 . Memory (MB): peak = 409.898 ; gain = 325.148
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS2.cpp:72) in function 'convCBS2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS2_label1' (gp_project/convCBS2.cpp:73) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS2_label1' (gp_project/convCBS2.cpp:73) in function 'convCBS2' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:14 . Memory (MB): peak = 574.703 ; gain = 489.953
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS2.cpp:70:6) in function 'convCBS2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS2.cpp:66:15) in function 'convCBS2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:64:14) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS2.cpp:63:3) in function 'convCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:03:15 . Memory (MB): peak = 630.066 ; gain = 545.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 195.408 seconds; current allocated memory: 554.739 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 555.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_27', gp_project/convCBS2.cpp:75) on array 'image_padded_bram.V', gp_project/convCBS2.cpp:54 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.032 seconds; current allocated memory: 557.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 558.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 559.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_ama_addmuladd_9ns_2ns_10ns_9ns_18_1_1' to 'convCBS2_ama_addmyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_ama_addmyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulazec': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.471 seconds; current allocated memory: 562.321 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:03:24 . Memory (MB): peak = 641.781 ; gain = 557.031
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 204.294 seconds; peak allocated memory: 562.321 MB.
==============================================================
File generated on Sun Jun 02 00:06:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:03:25 . Memory (MB): peak = 107.453 ; gain = 22.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:03:25 . Memory (MB): peak = 107.453 ; gain = 22.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:30 . Memory (MB): peak = 275.012 ; gain = 189.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:32 . Memory (MB): peak = 410.078 ; gain = 324.953
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS2.cpp:70) in function 'convCBS2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS2.cpp:72) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS2_label1' (gp_project/convCBS2.cpp:73) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS2.cpp:72) in function 'convCBS2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS2_label1' (gp_project/convCBS2.cpp:73) in function 'convCBS2' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:35 . Memory (MB): peak = 574.238 ; gain = 489.113
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS2.cpp:66:15) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:64:14) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS2.cpp:63:3) in function 'convCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:37 . Memory (MB): peak = 630.270 ; gain = 545.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.303 seconds; current allocated memory: 557.510 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 558.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_105', gp_project/convCBS2.cpp:75) on array 'image_padded_bram.V', gp_project/convCBS2.cpp:54 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 36, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.843 seconds; current allocated memory: 561.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 564.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 565.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulayd2': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.997 seconds; current allocated memory: 571.496 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:03:53 . Memory (MB): peak = 660.531 ; gain = 575.406
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 233.26 seconds; peak allocated memory: 571.496 MB.
==============================================================
File generated on Sun Jun 02 00:43:40 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:16 . Memory (MB): peak = 107.469 ; gain = 22.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:16 . Memory (MB): peak = 107.469 ; gain = 22.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:03:28 . Memory (MB): peak = 366.672 ; gain = 281.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:03:31 . Memory (MB): peak = 508.379 ; gain = 423.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS2.cpp:72) in function 'convCBS2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS2_label1' (gp_project/convCBS2.cpp:73) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS2_label1' (gp_project/convCBS2.cpp:73) in function 'convCBS2' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:53) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:23:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:32:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:03:36 . Memory (MB): peak = 703.434 ; gain = 618.328
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS2.cpp:9:46) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS2.cpp:7:13) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (gp_project/maxpooling.cpp:17:16) in function 'maxpooling'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/maxpooling.cpp:14:15) in function 'maxpooling' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/maxpooling.cpp:12:14) in function 'maxpooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/maxpooling.cpp:8:13) in function 'maxpooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS2.cpp:70:6) in function 'convCBS2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS2.cpp:66:15) in function 'convCBS2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:64:14) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS2.cpp:63:3) in function 'convCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:03:38 . Memory (MB): peak = 779.836 ; gain = 694.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_maxpooling_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.65 seconds; current allocated memory: 707.863 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 708.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 708.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 709.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_27', gp_project/convCBS2.cpp:75) on array 'image_padded_bram.V', gp_project/convCBS2.cpp:54 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 711.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 712.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 712.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 712.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 712.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 712.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 713.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r24'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 714.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS2_ama_addmuladd_9ns_2ns_10ns_9ns_18_1_1' to 'CBS2_ama_addmuladyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS2_mac_muladd_8zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS2_ama_addmuladyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBS2_mac_muladd_8zec': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.961 seconds; current allocated memory: 717.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS2'.
INFO: [HLS 200-111]  Elapsed time: 2.517 seconds; current allocated memory: 718.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/output_MaxPooling_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 719.034 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:03:56 . Memory (MB): peak = 808.883 ; gain = 723.777
INFO: [SYSC 207-301] Generating SystemC RTL for CBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS2.
INFO: [HLS 200-112] Total elapsed time: 236.069 seconds; peak allocated memory: 719.034 MB.
==============================================================
File generated on Sun Jun 02 01:48:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:45 . Memory (MB): peak = 107.781 ; gain = 40.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:45 . Memory (MB): peak = 107.781 ; gain = 40.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:03:54 . Memory (MB): peak = 369.402 ; gain = 302.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:03:56 . Memory (MB): peak = 509.648 ; gain = 442.496
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:52) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:54) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:55) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS3.cpp:28) in function 'LRNCBS3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:54) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:55) in function 'convCBS3' completely with a factor of 24.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS3.cpp:33) in function 'LRNCBS3' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:36) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:00 . Memory (MB): peak = 705.242 ; gain = 638.090
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS3.cpp:9:46) in function 'reluCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS3.cpp:7:89) in function 'reluCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:48:16) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:46:15) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:45:4) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:02 . Memory (MB): peak = 772.340 ; gain = 705.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 243.236 seconds; current allocated memory: 700.663 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 701.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_105', gp_project/convCBS3.cpp:57) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:37 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 36, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.14 seconds; current allocated memory: 705.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.468 seconds; current allocated memory: 707.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.526 seconds; current allocated memory: 707.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 707.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 708.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 708.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r33'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 709.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS3_mac_muladd_8yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS3_mac_muladd_8yd2': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.523 seconds; current allocated memory: 715.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS3'.
INFO: [HLS 200-111]  Elapsed time: 5.313 seconds; current allocated memory: 716.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 716.936 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:04:28 . Memory (MB): peak = 813.199 ; gain = 746.047
INFO: [SYSC 207-301] Generating SystemC RTL for CBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS3.
INFO: [HLS 200-112] Total elapsed time: 268.232 seconds; peak allocated memory: 716.936 MB.
==============================================================
File generated on Sun Jun 02 02:25:19 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:32 . Memory (MB): peak = 107.676 ; gain = 25.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:32 . Memory (MB): peak = 107.676 ; gain = 25.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:37 . Memory (MB): peak = 274.887 ; gain = 192.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:39 . Memory (MB): peak = 409.805 ; gain = 327.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'convMP1_label2' (gp_project/convMP1.cpp:11) in function 'convMP1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convMP1_label5' (gp_project/convMP1.cpp:13) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convMP1_label5' (gp_project/convMP1.cpp:13) in function 'convMP1' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:41 . Memory (MB): peak = 573.535 ; gain = 491.199
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:42 . Memory (MB): peak = 628.430 ; gain = 546.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_convMP1_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convMP1.cpp:14) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.135 seconds; current allocated memory: 543.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 544.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 545.904 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:03:48 . Memory (MB): peak = 628.430 ; gain = 546.094
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 228.4 seconds; peak allocated memory: 545.904 MB.
==============================================================
File generated on Sun Jun 02 03:35:41 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS==============================================================
File generated on Sun Jun 02 14:52:53 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:21 . Memory (MB): peak = 107.676 ; gain = 23.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:21 . Memory (MB): peak = 107.676 ; gain = 23.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:03:26 . Memory (MB): peak = 274.648 ; gain = 190.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:03:27 . Memory (MB): peak = 409.992 ; gain = 325.941
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MaxPoolingMP1_label4' (gp_project/MaxPoolingMP1.cpp:18) in function 'MaxPoolingMP1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (gp_project/MaxPoolingMP1.cpp:19) in function 'MaxPoolingMP1' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:03:29 . Memory (MB): peak = 572.973 ; gain = 488.922
INFO: [XFORM 203-541] Flattening a loop nest 'convMP1_label2' (gp_project/convMP1.cpp:11:5) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/MaxPoolingMP1.cpp:14:15) in function 'MaxPoolingMP1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/MaxPoolingMP1.cpp:12:14) in function 'MaxPoolingMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/MaxPoolingMP1.cpp:8:13) in function 'MaxPoolingMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:03:31 . Memory (MB): peak = 628.438 ; gain = 544.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPoolingMP1_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 211.442 seconds; current allocated memory: 561.227 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 561.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_convMP1_label2_convMP1_label5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (gp_project/convMP1.cpp:16) of variable 'ret_V_2', gp_project/convMP1.cpp:16 on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 561.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 562.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 562.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 562.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 563.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MP1_mac_muladd_8s_8s_16ns_16_1_1' to 'MP1_mac_muladd_8sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MP1_mac_muladd_8sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 563.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/output_MP1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MP1'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 564.275 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:03:38 . Memory (MB): peak = 637.176 ; gain = 553.125
INFO: [SYSC 207-301] Generating SystemC RTL for MP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MP1.
INFO: [HLS 200-112] Total elapsed time: 217.851 seconds; peak allocated memory: 564.275 MB.
==============================================================
File generated on Sun Jun 02 18:54:50 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:51 . Memory (MB): peak = 107.934 ; gain = 23.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:51 . Memory (MB): peak = 107.934 ; gain = 23.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 279.754 ; gain = 195.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:04:08 . Memory (MB): peak = 419.250 ; gain = 334.539
WARNING: [XFORM 203-104] Completely partitioning array 'image_padded_uram.V' (gp_project/CBSELAN1.cpp:6) accessed through non-constant indices on dimension 3 (gp_project/CBSELAN1.cpp:26:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/CBSELAN1.cpp:6) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:13 . Memory (MB): peak = 589.090 ; gain = 504.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:04:16 . Memory (MB): peak = 646.617 ; gain = 561.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 260.143 seconds; current allocated memory: 558.005 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 558.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_image_padded_bram_V' to 'CBSELAN1_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulacud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulacud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 559.657 MB.
INFO: [RTMG 210-278] Implementing memory 'CBSELAN1_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:04:29 . Memory (MB): peak = 646.617 ; gain = 561.906
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 269.379 seconds; peak allocated memory: 559.657 MB.
==============================================================
File generated on Sun Jun 02 19:04:04 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:55 . Memory (MB): peak = 107.895 ; gain = 23.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:55 . Memory (MB): peak = 107.895 ; gain = 23.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:02 . Memory (MB): peak = 280.195 ; gain = 195.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 418.691 ; gain = 333.996
WARNING: [XFORM 203-104] Completely partitioning array 'image_padded_uram.V' (gp_project/CBSELAN1.cpp:6) accessed through non-constant indices on dimension 3 (gp_project/CBSELAN1.cpp:26:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/CBSELAN1.cpp:6) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:08 . Memory (MB): peak = 586.590 ; gain = 501.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:10 . Memory (MB): peak = 645.406 ; gain = 560.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 250.312 seconds; current allocated memory: 557.862 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 558.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_image_padded_bram_V' to 'CBSELAN1_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_ama_addmuladd_17ns_9ns_6ns_5ns_22_1_1' to 'CBSELAN1_ama_addmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_ama_addmuladd_9ns_17ns_6ns_7s_22_1_1' to 'CBSELAN1_ama_addmdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mul_mul_18ns_6ns_23_1_1' to 'CBSELAN1_mul_mul_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulafYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_ama_addmcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_ama_addmdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulafYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mul_mul_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 559.474 MB.
INFO: [RTMG 210-278] Implementing memory 'CBSELAN1_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:04:17 . Memory (MB): peak = 645.406 ; gain = 560.711
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 257.473 seconds; peak allocated memory: 559.474 MB.
==============================================================
File generated on Sun Jun 02 19:15:10 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:25 . Memory (MB): peak = 107.910 ; gain = 22.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:25 . Memory (MB): peak = 107.910 ; gain = 22.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:31 . Memory (MB): peak = 280.746 ; gain = 195.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:33 . Memory (MB): peak = 423.617 ; gain = 338.664
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:04:35 . Memory (MB): peak = 593.957 ; gain = 509.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:04:37 . Memory (MB): peak = 653.469 ; gain = 568.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'catELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 277.324 seconds; current allocated memory: 565.267 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 12 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 565.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'catELAN1/image1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'catELAN1/image2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'catELAN1/image3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'catELAN1/image4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'catELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'catELAN1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 566.806 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:04:43 . Memory (MB): peak = 653.469 ; gain = 568.516
INFO: [SYSC 207-301] Generating SystemC RTL for catELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for catELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for catELAN1.
INFO: [HLS 200-112] Total elapsed time: 283.142 seconds; peak allocated memory: 566.806 MB.
==============================================================
File generated on Sun Jun 02 19:27:46 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:44 . Memory (MB): peak = 107.816 ; gain = 23.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:44 . Memory (MB): peak = 107.816 ; gain = 23.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:03:49 . Memory (MB): peak = 282.426 ; gain = 197.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:03:52 . Memory (MB): peak = 424.496 ; gain = 339.730
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:59) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:60) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:60) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:45) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:55 . Memory (MB): peak = 597.328 ; gain = 512.562
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:57:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:56:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:55:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:03:57 . Memory (MB): peak = 656.453 ; gain = 571.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 238.353 seconds; current allocated memory: 581.956 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 583.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_8', gp_project/convCBS3.cpp:63) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ret_V_3_2_18') to 'add' operation of DSP[233] ('ret_V_0_1') (combination delay: 14.448 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (41.667ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'mul' operation of DSP[585] ('r_V_5_2_s', gp_project/convCBS3.cpp:66) [582]  (0.638 ns)
	'add' operation of DSP[585] ('ret_V_3_2_s', gp_project/convCBS3.cpp:66) [585]  (2.21 ns)
	'add' operation of DSP[591] ('ret_V_3_2_10', gp_project/convCBS3.cpp:66) [591]  (2.21 ns)
	'add' operation of DSP[597] ('ret_V_3_2_11', gp_project/convCBS3.cpp:66) [597]  (2.21 ns)
	'add' operation of DSP[603] ('ret_V_3_2_12', gp_project/convCBS3.cpp:66) [603]  (2.21 ns)
	'add' operation of DSP[609] ('ret_V_3_2_13', gp_project/convCBS3.cpp:66) [609]  (2.21 ns)
	'add' operation of DSP[615] ('ret_V_3_2_14', gp_project/convCBS3.cpp:66) [615]  (2.21 ns)
	'add' operation of DSP[621] ('ret_V_3_2_15', gp_project/convCBS3.cpp:66) [621]  (2.21 ns)
	'add' operation of DSP[627] ('ret_V_3_2_16', gp_project/convCBS3.cpp:66) [627]  (2.21 ns)
	'add' operation of DSP[633] ('ret_V_3_2_17', gp_project/convCBS3.cpp:66) [633]  (2.21 ns)
	'add' operation ('ret_V_3_2_18', gp_project/convCBS3.cpp:66) [639]  (1.02 ns)
	'add' operation ('ret_V_3_2_19', gp_project/convCBS3.cpp:66) [645]  (1.02 ns)
	'add' operation ('ret_V_3_2_20', gp_project/convCBS3.cpp:66) [651]  (1.02 ns)
	'phi' operation ('__Val2__', gp_project/convCBS3.cpp:66) with incoming values : ('sum_V_1_2_s', gp_project/convCBS3.cpp:66) [42]  (0 ns)
	'select' operation ('tmp_49', gp_project/convCBS3.cpp:59) [219]  (0.445 ns)
	'add' operation of DSP[221] ('ret_V', gp_project/convCBS3.cpp:63) [221]  (2.21 ns)
	'add' operation of DSP[227] ('ret_V_3', gp_project/convCBS3.cpp:66) [227]  (2.21 ns)
	'add' operation of DSP[233] ('ret_V_0_1', gp_project/convCBS3.cpp:63) [233]  (2.21 ns)
	'add' operation of DSP[239] ('ret_V_3_0_1', gp_project/convCBS3.cpp:66) [239]  (2.21 ns)
	'add' operation of DSP[245] ('ret_V_3_0_2', gp_project/convCBS3.cpp:66) [245]  (2.21 ns)
	'add' operation of DSP[251] ('ret_V_3_0_3', gp_project/convCBS3.cpp:66) [251]  (2.21 ns)
	'add' operation of DSP[257] ('ret_V_3_0_4', gp_project/convCBS3.cpp:66) [257]  (2.21 ns)
	'add' operation of DSP[263] ('ret_V_3_0_5', gp_project/convCBS3.cpp:66) [263]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.868 seconds; current allocated memory: 586.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_15' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_16' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_17' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_18' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_19' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_20' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_21' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.445 seconds; current allocated memory: 588.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 589.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulayd2': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.171 seconds; current allocated memory: 594.742 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM_1P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:16 . Memory (MB): peak = 683.781 ; gain = 599.016
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 256.262 seconds; peak allocated memory: 594.742 MB.
==============================================================
File generated on Sun Jun 02 20:27:27 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Jun 02 20:29:04 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:56 . Memory (MB): peak = 107.973 ; gain = 22.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:56 . Memory (MB): peak = 107.973 ; gain = 22.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:04:04 . Memory (MB): peak = 282.605 ; gain = 197.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:04:07 . Memory (MB): peak = 424.414 ; gain = 339.281
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS2.cpp:58) in function 'convCBS2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS2_label1' (gp_project/convCBS2.cpp:59) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS2_label1' (gp_project/convCBS2.cpp:59) in function 'convCBS2' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:39) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'padding_r2' (gp_project/convCBS2.cpp:9:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[0].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[1].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[2].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[3].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[4].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[5].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[6].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[7].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[8].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[9].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[10].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[11].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[12].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[13].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[14].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[15].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[16].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[17].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[18].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[19].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[20].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_uram[21].V' in function 'padding_r2' (gp_project/convCBS2.cpp:18:18).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:04:12 . Memory (MB): peak = 597.395 ; gain = 512.262
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS2.cpp:56:6) in function 'convCBS2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS2.cpp:52:15) in function 'convCBS2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:50:14) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS2.cpp:49:3) in function 'convCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:04:14 . Memory (MB): peak = 656.367 ; gain = 571.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 254.977 seconds; current allocated memory: 579.519 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 581.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ret_V_21') to 'add' operation of DSP[152] ('ret_V_2') (combination delay: 14.003 ns) to honor II or Latency constraint in region 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-21] Estimated clock period (50.054ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS2' consists of the following:
	'mul' operation of DSP[200] ('r_V_4_s', gp_project/convCBS2.cpp:61) [197]  (0.638 ns)
	'add' operation of DSP[200] ('ret_V_10', gp_project/convCBS2.cpp:61) [200]  (2.21 ns)
	'add' operation of DSP[206] ('ret_V_11', gp_project/convCBS2.cpp:61) [206]  (2.21 ns)
	'add' operation of DSP[212] ('ret_V_12', gp_project/convCBS2.cpp:61) [212]  (2.21 ns)
	'add' operation of DSP[218] ('ret_V_13', gp_project/convCBS2.cpp:61) [218]  (2.21 ns)
	'add' operation of DSP[224] ('ret_V_14', gp_project/convCBS2.cpp:61) [224]  (2.21 ns)
	'add' operation of DSP[230] ('ret_V_15', gp_project/convCBS2.cpp:61) [230]  (2.21 ns)
	'add' operation of DSP[236] ('ret_V_16', gp_project/convCBS2.cpp:61) [236]  (2.21 ns)
	'add' operation of DSP[242] ('ret_V_17', gp_project/convCBS2.cpp:61) [242]  (2.21 ns)
	'add' operation of DSP[248] ('ret_V_18', gp_project/convCBS2.cpp:61) [248]  (2.21 ns)
	'add' operation of DSP[254] ('ret_V_19', gp_project/convCBS2.cpp:61) [254]  (2.21 ns)
	'add' operation of DSP[260] ('ret_V_20', gp_project/convCBS2.cpp:61) [260]  (2.21 ns)
	'add' operation ('ret_V_21', gp_project/convCBS2.cpp:61) [266]  (1.02 ns)
	'add' operation ('ret_V_22', gp_project/convCBS2.cpp:61) [272]  (1.02 ns)
	'add' operation ('ret_V_23', gp_project/convCBS2.cpp:61) [278]  (1.02 ns)
	'phi' operation ('p_0113_1', gp_project/convCBS2.cpp:61) with incoming values : ('sum_V_s', gp_project/convCBS2.cpp:61) [68]  (0 ns)
	'add' operation of DSP[140] ('ret_V_3', gp_project/convCBS2.cpp:63) [140]  (2.21 ns)
	'add' operation of DSP[146] ('ret_V_3_1', gp_project/convCBS2.cpp:63) [146]  (2.21 ns)
	'add' operation of DSP[152] ('ret_V_2', gp_project/convCBS2.cpp:61) [152]  (2.21 ns)
	'add' operation of DSP[158] ('ret_V_s', gp_project/convCBS2.cpp:61) [158]  (2.21 ns)
	'add' operation of DSP[164] ('ret_V_1', gp_project/convCBS2.cpp:61) [164]  (2.21 ns)
	'add' operation of DSP[170] ('ret_V_5', gp_project/convCBS2.cpp:61) [170]  (2.21 ns)
	'add' operation of DSP[176] ('ret_V_6', gp_project/convCBS2.cpp:61) [176]  (2.21 ns)
	'add' operation of DSP[182] ('ret_V_7', gp_project/convCBS2.cpp:61) [182]  (2.21 ns)
	'add' operation of DSP[188] ('ret_V_8', gp_project/convCBS2.cpp:61) [188]  (2.21 ns)
	'add' operation of DSP[194] ('ret_V_9', gp_project/convCBS2.cpp:61) [194]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.013 seconds; current allocated memory: 582.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 583.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 584.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_ama_addmuladd_9ns_2ns_10ns_9ns_18_1_1' to 'convCBS2_ama_addmyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_ama_addmyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulazec': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 3.021 seconds; current allocated memory: 587.512 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:04:29 . Memory (MB): peak = 669.598 ; gain = 584.465
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 269.09 seconds; peak allocated memory: 587.512 MB.
==============================================================
File generated on Sun Jun 02 20:49:51 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/convCBS2.cpp:1:
gp_project/convCBS2.cpp:1:6: error: variable has incomplete type 'void'
void padding_r2(fptype im[outputWidth2][outputLength2][features_input2], fptype image_padded_uram[322][322][23], fptype image_padded_bram[322][322][1])
     ^
gp_project/convCBS2.cpp:1:17: error: use of undeclared identifier 'fptype'
void padding_r2(fptype im[outputWidth2][outputLength2][features_input2], fptype image_padded_uram[322][322][23], fptype image_padded_bram[322][322][1])
                ^
gp_project/convCBS2.cpp:1:152: error: expected ';' after top level declarator
void padding_r2(fptype im[outputWidth2][outputLength2][features_input2], fptype image_padded_uram[322][322][23], fptype image_padded_bram[322][322][1])
                                                                                                                                                       ^
                                                                                                                                                       ;
3 errors generated.
==============================================================
File generated on Sun Jun 02 20:53:53 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:38 . Memory (MB): peak = 108.180 ; gain = 22.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:38 . Memory (MB): peak = 108.180 ; gain = 22.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:04:52 . Memory (MB): peak = 282.352 ; gain = 196.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:04:56 . Memory (MB): peak = 424.590 ; gain = 339.203
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (gp_project/convCBS2.cpp:7) in function 'padding_r2' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (gp_project/convCBS2.cpp:7) in function 'padding_r2' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:39) in dimension 3 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'image_padded_bram.V' in function 'convCBS2' (gp_project/convCBS2.cpp:58:40).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:01 . Memory (MB): peak = 596.383 ; gain = 510.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:07 . Memory (MB): peak = 655.996 ; gain = 570.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 312.16 seconds; current allocated memory: 579.213 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.485 seconds; current allocated memory: 580.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 581.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 582.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 1.657 seconds; current allocated memory: 583.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_22' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_bram_V' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulazec': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 2.552 seconds; current allocated memory: 585.321 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_paxdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_payd2_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:05:25 . Memory (MB): peak = 666.020 ; gain = 580.633
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 325.291 seconds; peak allocated memory: 585.321 MB.
==============================================================
File generated on Sun Jun 02 21:02:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:05:12 . Memory (MB): peak = 107.852 ; gain = 22.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:05:12 . Memory (MB): peak = 107.852 ; gain = 22.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:05:24 . Memory (MB): peak = 281.848 ; gain = 196.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:05:26 . Memory (MB): peak = 424.031 ; gain = 338.582
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS2.cpp:39) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:31 . Memory (MB): peak = 596.625 ; gain = 511.176
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:05:34 . Memory (MB): peak = 655.941 ; gain = 570.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 338.806 seconds; current allocated memory: 578.153 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 579.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 579.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_15' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_16' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_17' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_18' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_19' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_20' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_21' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_22' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_23' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 580.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r2'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 581.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS2/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_0' to 'convCBS2_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_1' to 'convCBS2_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_2' to 'convCBS2_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_3' to 'convCBS2_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_4' to 'convCBS2_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_5' to 'convCBS2_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_6' to 'convCBS2_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_7' to 'convCBS2_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_8' to 'convCBS2_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_9' to 'convCBS2_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_10' to 'convCBS2_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_11' to 'convCBS2_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_12' to 'convCBS2_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_13' to 'convCBS2_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_14' to 'convCBS2_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_15' to 'convCBS2_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_16' to 'convCBS2_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_17' to 'convCBS2_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_18' to 'convCBS2_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_19' to 'convCBS2_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_20' to 'convCBS2_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_21' to 'convCBS2_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_22' to 'convCBS2_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_image_padded_uram_23' to 'convCBS2_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mux_245_8_1_1' to 'convCBS2_mux_245_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS2_mac_mulaAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mac_mulaAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS2_mux_245_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.742 seconds; current allocated memory: 583.386 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS2_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:05:47 . Memory (MB): peak = 662.969 ; gain = 577.520
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS2.
INFO: [HLS 200-112] Total elapsed time: 347.212 seconds; peak allocated memory: 583.386 MB.
==============================================================
File generated on Sun Jun 02 21:12:18 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/convCBS2.cpp:1:
gp_project/convCBS2.cpp:4:84: error: a space is required between consecutive right angle brackets (use '> >')
void padding_r2(fptype im[320][320][24], std::vector<std::vector<std::vector<fptype>>>& image_padded_uram, std::vector<std::vector<std::vector<fptype>>>& image_padded_bram)
                                                                                   ^~
                                                                                   > > 
gp_project/convCBS2.cpp:4:150: error: a space is required between consecutive right angle brackets (use '> >')
void padding_r2(fptype im[320][320][24], std::vector<std::vector<std::vector<fptype>>>& image_padded_uram, std::vector<std::vector<std::vector<fptype>>>& image_padded_bram)
                                                                                                                                                     ^~
                                                                                                                                                     > > 
gp_project/convCBS2.cpp:39:47: error: a space is required between consecutive right angle brackets (use '> >')
    std::vector<std::vector<std::vector<fptype>>> image_padded_uram(23, std::vector<std::vector<fptype>>(320 + 2, std::vector<fptype>(320 + 2, (fptype)0)));
                                              ^~
                                              > > 
gp_project/convCBS2.cpp:39:103: error: a space is required between consecutive right angle brackets (use '> >')
    std::vector<std::vector<std::vector<fptype>>> image_padded_uram(23, std::vector<std::vector<fptype>>(320 + 2, std::vector<fptype>(320 + 2, (fptype)0)));
                                                                                                      ^~
                                                                                                      > >
gp_project/convCBS2.cpp:40:47: error: a space is required between consecutive right angle brackets (use '> >')
    std::vector<std::vector<std::vector<fptype>>> image_padded_bram(1, std::vector<std::vector<fptype>>(320 + 2, std::vector<fptype>(320 + 2, (fptype)0)));
                                              ^~
                                              > > 
gp_project/convCBS2.cpp:40:102: error: a space is required between consecutive right angle brackets (use '> >')
    std::vector<std::vector<std::vector<fptype>>> image_padded_bram(1, std::vector<std::vector<fptype>>(320 + 2, std::vector<fptype>(320 + 2, (fptype)0)));
                                                                                                     ^~
                                                                                                     > >
6 errors generated.
==============================================================
File generated on Sun Jun 02 21:16:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:20 . Memory (MB): peak = 107.957 ; gain = 46.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:20 . Memory (MB): peak = 107.957 ; gain = 46.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::new_allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::allocate' into 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_allocate' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140).
INFO: [XFORM 203-603] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_allocate' into 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_Vector_base' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::new_allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::allocate' into 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_allocate' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140).
INFO: [XFORM 203-603] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_allocate' into 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_Vector_base' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::base' into '__gnu_cxx::operator!=<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_iterator.h:814).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::base' into '__gnu_cxx::operator!=<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_iterator.h:814).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::operator*' into 'std::__uninitialized_copy<false>::uninitialized_copy<__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:74).
INFO: [XFORM 203-603] Inlining function 'std::__uninitialized_copy<false>::uninitialized_copy<__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' into 'std::uninitialized_copy<__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114).
INFO: [XFORM 203-603] Inlining function 'std::uninitialized_copy<__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' into 'std::__uninitialized_copy_a<__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318).
INFO: [XFORM 203-603] Inlining function 'std::__uninitialized_copy_a<__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::vector.2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::new_allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::allocate' into 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_allocate' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140).
INFO: [XFORM 203-603] Inlining function 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_allocate' into 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_Vector_base' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::base' into '__gnu_cxx::operator!=<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_iterator.h:814).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::base' into '__gnu_cxx::operator!=<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_iterator.h:814).
INFO: [XFORM 203-603] Inlining function '__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::operator*' into 'std::__uninitialized_copy<false>::uninitialized_copy<__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:74).
INFO: [XFORM 203-603] Inlining function 'std::__uninitialized_copy<false>::uninitialized_copy<__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' into 'std::uninitialized_copy<__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114).
INFO: [XFORM 203-603] Inlining function 'std::uninitialized_copy<__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' into 'std::__uninitialized_copy_a<__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318).
INFO: [XFORM 203-603] Inlining function 'std::__uninitialized_copy_a<__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::vector.2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::operator[]' into 'convCBS2' (gp_project/convCBS2.cpp:56).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::operator[]' into 'convCBS2' (gp_project/convCBS2.cpp:54).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:30).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:28).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:18).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:10).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::operator[]' into 'convCBS2' (gp_project/convCBS2.cpp:56).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::operator[]' into 'convCBS2' (gp_project/convCBS2.cpp:54).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:30).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:28).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:18).
INFO: [XFORM 203-603] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:10).
INFO: [XFORM 203-603] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator[]' into 'convCBS2' (gp_project/convCBS2.cpp:56).
INFO: [XFORM 203-603] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator[]' into 'convCBS2' (gp_project/convCBS2.cpp:54).
INFO: [XFORM 203-603] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:30).
INFO: [XFORM 203-603] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:28).
INFO: [XFORM 203-603] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:18).
INFO: [XFORM 203-603] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::operator[]' into 'padding_r2' (gp_project/convCBS2.cpp:10).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:26 . Memory (MB): peak = 285.531 ; gain = 223.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::_Construct<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::__uninitialized_fill_n<false>::uninitialized_fill_n<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long long, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:248) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__uninitialized_fill_n<false>::uninitialized_fill_n<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long long, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::uninitialized_fill_n<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long long, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:284) automatically.
INFO: [XFORM 203-602] Inlining function 'std::uninitialized_fill_n<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long long, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::__uninitialized_fill_n_a<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long long, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:379) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_get_Tp_allocator.1' into 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_fill_initialize' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:1040) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__uninitialized_fill_n_a<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, unsigned long long, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_fill_initialize' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:1040) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::size' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:242->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_get_Tp_allocator' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:242->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::max_size' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:86->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:242->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::begin' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:244->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::end' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:244->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_get_Tp_allocator.1' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::operator!=<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:73->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Construct<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:74->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::__normal_iterator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> const*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::operator++' into 'std::_Construct<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:73->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__uninitialized_fill_n<false>::uninitialized_fill_n<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, unsigned long long, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::uninitialized_fill_n<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, unsigned long long, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:284) automatically.
INFO: [XFORM 203-602] Inlining function 'std::uninitialized_fill_n<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, unsigned long long, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::__uninitialized_fill_n_a<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, unsigned long long, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:379) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_get_Tp_allocator.1' into 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_fill_initialize' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:1040) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__uninitialized_fill_n_a<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, unsigned long long, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_fill_initialize' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:1040) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::size' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:242->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_get_Tp_allocator' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:242->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::max_size' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:86->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:242->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::begin' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:244->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::end' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:244->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_get_Tp_allocator.1' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::operator!=<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:73->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::__normal_iterator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > const*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::operator++' into 'std::_Construct<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:73->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:114->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:318->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:246->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:247->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__uninitialized_fill_n<false>::uninitialized_fill_n<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, unsigned long long, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' into 'std::uninitialized_fill_n<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, unsigned long long, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:284) automatically.
INFO: [XFORM 203-602] Inlining function 'std::uninitialized_fill_n<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, unsigned long long, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' into 'std::__uninitialized_fill_n_a<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, unsigned long long, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_uninitialized.h:379) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_get_Tp_allocator' into 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_fill_initialize' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:1040) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__uninitialized_fill_n_a<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, unsigned long long, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' into 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_fill_initialize' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:1040) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy_aux<true>::__destroy<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' into 'std::_Destroy<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:122) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*>' into 'std::_Destroy<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:148) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::deallocate' into 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_deallocate' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:146) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_get_Tp_allocator.1' into 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_deallocate' into 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:132->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::_Destroy_aux<false>::__destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy_aux<false>::__destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' into 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:122) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*>' into 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:148) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::deallocate' into 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_deallocate' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:146) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_get_Tp_allocator.1' into 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >*, std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >' into 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_deallocate' into 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:132->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' into 'std::_Destroy_aux<false>::__destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*>' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:99) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*>' into 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:148) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::deallocate' into 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_deallocate' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:146) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::max_size' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:86->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > >::max_size' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:86->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_fill_initialize' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function '__gnu_cxx::new_allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >::max_size' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:86->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:140->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:113->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::vector<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_fill_initialize' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:230->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_get_Tp_allocator.1' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >::_M_deallocate' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:132->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_get_Tp_allocator.1' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >::_M_deallocate' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:132->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:39) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_get_Tp_allocator' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Destroy<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >*, std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > >' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'std::_Vector_base<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > >, std::allocator<std::vector<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > >, std::allocator<std::vector<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, std::allocator<ap_fixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0> > > > > > >::_M_deallocate' into 'convCBS2' (F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:132->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:314->F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:313->gp_project/convCBS2.cpp:64) automatically.
ERROR: [SYNCHK 200-71] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:89: function 'operator new(unsigned long long)' has no function body.
ERROR: [SYNCHK 200-41] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:89: unsupported pointer reinterpretation from type 'i8*' to type 'pointer'.
ERROR: [SYNCHK 200-11] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:115: Variable '' has an unsynthesizable type 'i8*' (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_construct.h:80: pointer comparison is not supported.
ERROR: [SYNCHK 200-43] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_iterator.h:737: use or assignment of a non-static pointer '__value' (this pointer may refer to different memory locations).
ERROR: [SYNCHK 200-11] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_vector.h:534: Variable '__value.assign' has an unsynthesizable type 'pointer' (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-71] F:/xilinx-/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ext/new_allocator.h:95: function 'operator delete(void*)' has no function body.
INFO: [SYNCHK 200-10] 7 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Sun Jun 02 21:51:31 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:52 . Memory (MB): peak = 107.879 ; gain = 25.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:52 . Memory (MB): peak = 107.879 ; gain = 25.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:04:58 . Memory (MB): peak = 282.402 ; gain = 200.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:05:01 . Memory (MB): peak = 423.727 ; gain = 341.445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:59) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:60) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:60) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:45) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:05:05 . Memory (MB): peak = 597.566 ; gain = 515.285
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:57:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:56:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:55:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:05:07 . Memory (MB): peak = 657.188 ; gain = 574.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 307.229 seconds; current allocated memory: 581.885 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 583.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_9', gp_project/convCBS3.cpp:65) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ret_V_2_21') to 'add' operation of DSP[232] ('ret_V_0_2') (combination delay: 10.032 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (63.285ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'add' operation ('ret_V_2_21', gp_project/convCBS3.cpp:63) [650]  (1.02 ns)
	'phi' operation ('__Val2__', gp_project/convCBS3.cpp:63) with incoming values : ('sum_V_2_s', gp_project/convCBS3.cpp:63) [41]  (0 ns)
	'select' operation ('tmp_49', gp_project/convCBS3.cpp:59) [218]  (0.445 ns)
	'add' operation of DSP[220] ('ret_V_3', gp_project/convCBS3.cpp:65) [220]  (2.21 ns)
	'add' operation of DSP[226] ('ret_V_3_0_1', gp_project/convCBS3.cpp:65) [226]  (2.21 ns)
	'add' operation of DSP[232] ('ret_V_0_2', gp_project/convCBS3.cpp:63) [232]  (2.21 ns)
	'add' operation of DSP[238] ('ret_V_0_3', gp_project/convCBS3.cpp:63) [238]  (2.21 ns)
	'add' operation of DSP[244] ('ret_V_0_4', gp_project/convCBS3.cpp:63) [244]  (2.21 ns)
	'add' operation of DSP[250] ('ret_V_0_5', gp_project/convCBS3.cpp:63) [250]  (2.21 ns)
	'add' operation of DSP[256] ('ret_V_0_6', gp_project/convCBS3.cpp:63) [256]  (2.21 ns)
	'add' operation of DSP[262] ('ret_V_0_7', gp_project/convCBS3.cpp:63) [262]  (2.21 ns)
	'add' operation of DSP[268] ('ret_V_0_8', gp_project/convCBS3.cpp:63) [268]  (2.21 ns)
	'add' operation of DSP[274] ('ret_V_0_9', gp_project/convCBS3.cpp:63) [274]  (2.21 ns)
	'add' operation of DSP[280] ('ret_V_0_s', gp_project/convCBS3.cpp:63) [280]  (2.21 ns)
	'add' operation of DSP[286] ('ret_V_0_1', gp_project/convCBS3.cpp:63) [286]  (2.21 ns)
	'add' operation of DSP[292] ('ret_V_0_10', gp_project/convCBS3.cpp:63) [292]  (2.21 ns)
	'add' operation of DSP[298] ('ret_V_0_11', gp_project/convCBS3.cpp:63) [298]  (2.21 ns)
	'add' operation of DSP[304] ('ret_V_0_12', gp_project/convCBS3.cpp:63) [304]  (2.21 ns)
	'add' operation of DSP[310] ('ret_V_0_13', gp_project/convCBS3.cpp:63) [310]  (2.21 ns)
	'add' operation of DSP[316] ('ret_V_0_14', gp_project/convCBS3.cpp:63) [316]  (2.21 ns)
	'add' operation of DSP[322] ('ret_V_0_15', gp_project/convCBS3.cpp:63) [322]  (2.21 ns)
	'add' operation of DSP[328] ('ret_V_0_16', gp_project/convCBS3.cpp:63) [328]  (2.21 ns)
	'add' operation of DSP[334] ('ret_V_0_17', gp_project/convCBS3.cpp:63) [334]  (2.21 ns)
	'add' operation of DSP[340] ('ret_V_0_18', gp_project/convCBS3.cpp:63) [340]  (2.21 ns)
	'add' operation of DSP[346] ('ret_V_0_19', gp_project/convCBS3.cpp:63) [346]  (2.21 ns)
	'add' operation of DSP[352] ('ret_V_0_20', gp_project/convCBS3.cpp:63) [352]  (2.21 ns)
	'add' operation of DSP[358] ('ret_V_0_21', gp_project/convCBS3.cpp:63) [358]  (2.21 ns)
	'add' operation of DSP[366] ('ret_V_3_1', gp_project/convCBS3.cpp:65) [366]  (2.21 ns)
	'add' operation of DSP[372] ('ret_V_3_1_1', gp_project/convCBS3.cpp:65) [372]  (2.21 ns)
	'add' operation of DSP[378] ('ret_V_1_2', gp_project/convCBS3.cpp:63) [378]  (2.21 ns)
	'add' operation of DSP[384] ('ret_V_1_3', gp_project/convCBS3.cpp:63) [384]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.805 seconds; current allocated memory: 586.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 588.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.445 seconds; current allocated memory: 589.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulayd2': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.044 seconds; current allocated memory: 594.744 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:05:22 . Memory (MB): peak = 684.043 ; gain = 601.762
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 322.055 seconds; peak allocated memory: 594.744 MB.
==============================================================
File generated on Mon Jun 03 00:24:52 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:34 . Memory (MB): peak = 107.863 ; gain = 45.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:34 . Memory (MB): peak = 107.863 ; gain = 45.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:39 . Memory (MB): peak = 281.797 ; gain = 219.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:41 . Memory (MB): peak = 424.695 ; gain = 362.590
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:60) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:45) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:44 . Memory (MB): peak = 598.086 ; gain = 535.980
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:58:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:57:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:56:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:46 . Memory (MB): peak = 657.445 ; gain = 595.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 287.057 seconds; current allocated memory: 581.942 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 583.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_9', gp_project/convCBS3.cpp:66) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 8.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ret_V_2_21') to 'add' operation of DSP[233] ('ret_V_0_2') (combination delay: 10.032 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (63.285ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'add' operation ('ret_V_2_21', gp_project/convCBS3.cpp:64) [651]  (1.02 ns)
	'phi' operation ('__Val2__', gp_project/convCBS3.cpp:64) with incoming values : ('sum_V_2_s', gp_project/convCBS3.cpp:64) [42]  (0 ns)
	'select' operation ('tmp_49', gp_project/convCBS3.cpp:60) [219]  (0.445 ns)
	'add' operation of DSP[221] ('ret_V_3', gp_project/convCBS3.cpp:66) [221]  (2.21 ns)
	'add' operation of DSP[227] ('ret_V_3_0_1', gp_project/convCBS3.cpp:66) [227]  (2.21 ns)
	'add' operation of DSP[233] ('ret_V_0_2', gp_project/convCBS3.cpp:64) [233]  (2.21 ns)
	'add' operation of DSP[239] ('ret_V_0_3', gp_project/convCBS3.cpp:64) [239]  (2.21 ns)
	'add' operation of DSP[245] ('ret_V_0_4', gp_project/convCBS3.cpp:64) [245]  (2.21 ns)
	'add' operation of DSP[251] ('ret_V_0_5', gp_project/convCBS3.cpp:64) [251]  (2.21 ns)
	'add' operation of DSP[257] ('ret_V_0_6', gp_project/convCBS3.cpp:64) [257]  (2.21 ns)
	'add' operation of DSP[263] ('ret_V_0_7', gp_project/convCBS3.cpp:64) [263]  (2.21 ns)
	'add' operation of DSP[269] ('ret_V_0_8', gp_project/convCBS3.cpp:64) [269]  (2.21 ns)
	'add' operation of DSP[275] ('ret_V_0_9', gp_project/convCBS3.cpp:64) [275]  (2.21 ns)
	'add' operation of DSP[281] ('ret_V_0_s', gp_project/convCBS3.cpp:64) [281]  (2.21 ns)
	'add' operation of DSP[287] ('ret_V_0_1', gp_project/convCBS3.cpp:64) [287]  (2.21 ns)
	'add' operation of DSP[293] ('ret_V_0_10', gp_project/convCBS3.cpp:64) [293]  (2.21 ns)
	'add' operation of DSP[299] ('ret_V_0_11', gp_project/convCBS3.cpp:64) [299]  (2.21 ns)
	'add' operation of DSP[305] ('ret_V_0_12', gp_project/convCBS3.cpp:64) [305]  (2.21 ns)
	'add' operation of DSP[311] ('ret_V_0_13', gp_project/convCBS3.cpp:64) [311]  (2.21 ns)
	'add' operation of DSP[317] ('ret_V_0_14', gp_project/convCBS3.cpp:64) [317]  (2.21 ns)
	'add' operation of DSP[323] ('ret_V_0_15', gp_project/convCBS3.cpp:64) [323]  (2.21 ns)
	'add' operation of DSP[329] ('ret_V_0_16', gp_project/convCBS3.cpp:64) [329]  (2.21 ns)
	'add' operation of DSP[335] ('ret_V_0_17', gp_project/convCBS3.cpp:64) [335]  (2.21 ns)
	'add' operation of DSP[341] ('ret_V_0_18', gp_project/convCBS3.cpp:64) [341]  (2.21 ns)
	'add' operation of DSP[347] ('ret_V_0_19', gp_project/convCBS3.cpp:64) [347]  (2.21 ns)
	'add' operation of DSP[353] ('ret_V_0_20', gp_project/convCBS3.cpp:64) [353]  (2.21 ns)
	'add' operation of DSP[359] ('ret_V_0_21', gp_project/convCBS3.cpp:64) [359]  (2.21 ns)
	'add' operation of DSP[367] ('ret_V_3_1', gp_project/convCBS3.cpp:66) [367]  (2.21 ns)
	'add' operation of DSP[373] ('ret_V_3_1_1', gp_project/convCBS3.cpp:66) [373]  (2.21 ns)
	'add' operation of DSP[379] ('ret_V_1_2', gp_project/convCBS3.cpp:64) [379]  (2.21 ns)
	'add' operation of DSP[385] ('ret_V_1_3', gp_project/convCBS3.cpp:64) [385]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.705 seconds; current allocated memory: 586.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_15' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_16' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_17' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_18' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_19' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_20' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_21' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.628 seconds; current allocated memory: 588.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.538 seconds; current allocated memory: 589.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulayd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulayd2': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.907 seconds; current allocated memory: 594.882 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paxdS_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:05:07 . Memory (MB): peak = 684.246 ; gain = 622.141
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 307.732 seconds; peak allocated memory: 594.882 MB.
==============================================================
File generated on Mon Jun 03 00:46:52 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:28 . Memory (MB): peak = 107.742 ; gain = 23.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:28 . Memory (MB): peak = 107.742 ; gain = 23.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:32 . Memory (MB): peak = 282.098 ; gain = 197.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:34 . Memory (MB): peak = 424.668 ; gain = 340.379
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:60) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:36 . Memory (MB): peak = 597.617 ; gain = 513.328
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:58:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:57:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:56:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:38 . Memory (MB): peak = 656.445 ; gain = 572.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 278.35 seconds; current allocated memory: 580.487 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 580.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_9', gp_project/convCBS3.cpp:66) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_V_71', gp_project/convCBS3.cpp:64) on array 'image_padded_uram.V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.294 seconds; current allocated memory: 584.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 586.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_17ns_9ns_6ns_5ns_22_1_1' to 'convCBS3_ama_addmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_9ns_17ns_6ns_5ns_22_1_1' to 'convCBS3_ama_addmcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.304 seconds; current allocated memory: 587.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_V' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_6ns_18ns_23_1_1' to 'convCBS3_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulag8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulag8j': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_fYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.205 seconds; current allocated memory: 592.882 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_padEe_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paeOg_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:04:57 . Memory (MB): peak = 681.676 ; gain = 597.387
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 297.433 seconds; peak allocated memory: 592.882 MB.
==============================================================
File generated on Mon Jun 03 00:54:33 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:07 . Memory (MB): peak = 107.730 ; gain = 22.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:07 . Memory (MB): peak = 107.730 ; gain = 22.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:12 . Memory (MB): peak = 282.203 ; gain = 196.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:15 . Memory (MB): peak = 424.316 ; gain = 339.062
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:60) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:18 . Memory (MB): peak = 597.414 ; gain = 512.160
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:58:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:57:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:56:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:20 . Memory (MB): peak = 656.223 ; gain = 570.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 261.104 seconds; current allocated memory: 580.379 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 580.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_9', gp_project/convCBS3.cpp:66) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_V_71', gp_project/convCBS3.cpp:64) on array 'image_padded_uram.V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.984 seconds; current allocated memory: 584.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 586.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_17ns_9ns_6ns_5ns_22_1_1' to 'convCBS3_ama_addmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_17ns_6ns_5ns_22_1_1' to 'convCBS3_mac_mulacud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulacud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 2.233 seconds; current allocated memory: 587.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_V' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_6ns_18ns_23_1_1' to 'convCBS3_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulag8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulag8j': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_fYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.528 seconds; current allocated memory: 592.650 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_padEe_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paeOg_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:04:45 . Memory (MB): peak = 680.102 ; gain = 594.848
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 285.323 seconds; peak allocated memory: 592.650 MB.
==============================================================
File generated on Mon Jun 03 01:04:43 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:04:09 . Memory (MB): peak = 107.852 ; gain = 25.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:04:09 . Memory (MB): peak = 107.852 ; gain = 25.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:17 . Memory (MB): peak = 282.250 ; gain = 200.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:19 . Memory (MB): peak = 424.641 ; gain = 342.539
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:59) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:60) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:60) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:23 . Memory (MB): peak = 597.758 ; gain = 515.656
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:57:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:56:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:55:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:27 . Memory (MB): peak = 656.695 ; gain = 574.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 267.816 seconds; current allocated memory: 580.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 580.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_V_69', gp_project/convCBS3.cpp:64) on array 'image_padded_uram.V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.935 seconds; current allocated memory: 584.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_bram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.623 seconds; current allocated memory: 586.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_17ns_9ns_6ns_5ns_22_1_1' to 'convCBS3_ama_addmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_17ns_6ns_5ns_22_1_1' to 'convCBS3_mac_mulacud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulacud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 587.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_V' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_6ns_18ns_23_1_1' to 'convCBS3_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulag8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulag8j': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_fYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 592.610 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_padEe_ram (RAM_2P_URAM)' using ultra RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paeOg_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:51 . Memory (MB): peak = 680.895 ; gain = 598.793
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 291.999 seconds; peak allocated memory: 592.610 MB.
==============================================================
File generated on Mon Jun 03 01:14:13 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 200-70] pragma 'RESOURCE variable=&image_padded_bram core=XPM_MEMORY bram' has unknown option 'bram'
ERROR: [HLS 200-70] '#pragma HLS RESOURCE variable=&image_padded_bram core=XPM_MEMORY bram' is not a valid pragma.
==============================================================
File generated on Mon Jun 03 01:19:35 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
ERROR: [HLS 200-70] pragma 'RESOURCE variable=&image_padded_bram core=XPM_MEMORY bram' has unknown option 'bram'
ERROR: [HLS 200-70] '#pragma HLS RESOURCE variable=&image_padded_bram core=XPM_MEMORY bram' is not a valid pragma.
==============================================================
File generated on Mon Jun 03 01:32:59 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:04:08 . Memory (MB): peak = 107.941 ; gain = 22.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:04:08 . Memory (MB): peak = 107.941 ; gain = 22.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:14 . Memory (MB): peak = 282.199 ; gain = 196.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:15 . Memory (MB): peak = 424.695 ; gain = 339.453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:61) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) in function 'convCBS3' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:18 . Memory (MB): peak = 596.406 ; gain = 511.164
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:59:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:58:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:57:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:21 . Memory (MB): peak = 656.008 ; gain = 570.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 261.462 seconds; current allocated memory: 580.376 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 580.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_V_69', gp_project/convCBS3.cpp:66) on array 'image_padded_uram.V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 33, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.462 seconds; current allocated memory: 584.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 586.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'convCBS3_ama_addmuladd_17ns_9ns_6ns_5ns_22_1_1' to 'convCBS3_ama_addmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_17ns_6ns_5ns_22_1_1' to 'convCBS3_mac_mulacud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_ama_addmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulacud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.789 seconds; current allocated memory: 587.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_V' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mul_mul_6ns_18ns_23_1_1' to 'convCBS3_mul_mul_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulag8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulag8j': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mul_mul_fYi': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.419 seconds; current allocated memory: 592.705 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_padEe_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_paeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:04:44 . Memory (MB): peak = 680.945 ; gain = 595.703
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 284.298 seconds; peak allocated memory: 592.705 MB.
==============================================================
File generated on Mon Jun 03 01:40:43 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:07 . Memory (MB): peak = 107.941 ; gain = 23.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:07 . Memory (MB): peak = 107.941 ; gain = 23.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:12 . Memory (MB): peak = 282.332 ; gain = 197.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:15 . Memory (MB): peak = 424.523 ; gain = 339.977
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:60) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:18 . Memory (MB): peak = 595.531 ; gain = 510.984
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:58:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:57:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:56:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:21 . Memory (MB): peak = 656.277 ; gain = 571.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 260.999 seconds; current allocated memory: 580.426 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 580.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_V_63', gp_project/convCBS3.cpp:65) on array 'image_padded_uram.V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 30, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 584.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.112 seconds; current allocated memory: 586.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.372 seconds; current allocated memory: 587.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_V' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_muladEe': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.743 seconds; current allocated memory: 592.650 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:04:39 . Memory (MB): peak = 680.910 ; gain = 596.363
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 279.422 seconds; peak allocated memory: 592.650 MB.
==============================================================
File generated on Mon Jun 03 01:48:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:08 . Memory (MB): peak = 107.930 ; gain = 26.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:08 . Memory (MB): peak = 107.930 ; gain = 26.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:13 . Memory (MB): peak = 282.668 ; gain = 201.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:16 . Memory (MB): peak = 424.648 ; gain = 343.027
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:60) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 24.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:19 . Memory (MB): peak = 597.426 ; gain = 515.805
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:58:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:57:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:56:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:20 . Memory (MB): peak = 657.070 ; gain = 575.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 261.011 seconds; current allocated memory: 580.042 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 580.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_V_39', gp_project/convCBS3.cpp:65) on array 'image_padded_uram.V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 26.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[483] ('ret_V_3_1_s') to 'add' operation of DSP[501] ('ret_V_3_1_3') (combination delay: 9.2736 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (9.47ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'mul' operation of DSP[265] ('r_V_4', gp_project/convCBS3.cpp:65) [262]  (0.638 ns)
	'add' operation of DSP[265] ('ret_V', gp_project/convCBS3.cpp:65) [265]  (2.21 ns)
	'add' operation of DSP[271] ('ret_V_0_1', gp_project/convCBS3.cpp:65) [271]  (2.21 ns)
	'add' operation of DSP[277] ('ret_V_0_2', gp_project/convCBS3.cpp:65) [277]  (2.21 ns)
	'add' operation of DSP[283] ('ret_V_0_3', gp_project/convCBS3.cpp:65) [283]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.02 seconds; current allocated memory: 583.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 585.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.475 seconds; current allocated memory: 586.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_V' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_muladEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_muladEe': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 591.155 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pacud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:39 . Memory (MB): peak = 678.879 ; gain = 597.258
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 279.148 seconds; peak allocated memory: 591.155 MB.
==============================================================
File generated on Mon Jun 03 01:54:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:59 . Memory (MB): peak = 107.855 ; gain = 25.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:59 . Memory (MB): peak = 107.855 ; gain = 25.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:04 . Memory (MB): peak = 282.508 ; gain = 200.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 424.570 ; gain = 342.227
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:61) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:46) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:08 . Memory (MB): peak = 597.527 ; gain = 515.184
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:59:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:58:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:57:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:10 . Memory (MB): peak = 657.086 ; gain = 574.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 250.66 seconds; current allocated memory: 581.173 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 581.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_0_7', gp_project/convCBS3.cpp:66) on array 'image_padded_uram[0].V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_41', gp_project/convCBS3.cpp:68) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:47 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 23.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[497] ('ret_V_3_1_s') to 'add' operation of DSP[515] ('ret_V_3_1_3') (combination delay: 9.2736 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (9.47ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'mul' operation of DSP[279] ('r_V_4', gp_project/convCBS3.cpp:66) [276]  (0.638 ns)
	'add' operation of DSP[279] ('ret_V', gp_project/convCBS3.cpp:66) [279]  (2.21 ns)
	'add' operation of DSP[285] ('ret_V_0_1', gp_project/convCBS3.cpp:66) [285]  (2.21 ns)
	'add' operation of DSP[291] ('ret_V_0_2', gp_project/convCBS3.cpp:66) [291]  (2.21 ns)
	'add' operation of DSP[297] ('ret_V_0_3', gp_project/convCBS3.cpp:66) [297]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.802 seconds; current allocated memory: 585.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_11' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.531 seconds; current allocated memory: 587.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 588.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulaocq': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.968 seconds; current allocated memory: 593.703 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pancg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:30 . Memory (MB): peak = 682.055 ; gain = 599.711
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 270.306 seconds; peak allocated memory: 593.703 MB.
==============================================================
File generated on Mon Jun 03 02:14:48 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:05:22 . Memory (MB): peak = 107.832 ; gain = 23.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:05:22 . Memory (MB): peak = 107.832 ; gain = 23.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:05:27 . Memory (MB): peak = 282.859 ; gain = 198.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:05:29 . Memory (MB): peak = 424.645 ; gain = 339.867
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:61) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:46) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:05:32 . Memory (MB): peak = 597.688 ; gain = 512.910
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:59:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:58:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:57:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:05:35 . Memory (MB): peak = 657.016 ; gain = 572.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 335.417 seconds; current allocated memory: 581.150 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 581.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_0_7', gp_project/convCBS3.cpp:66) on array 'image_padded_uram[0].V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_41', gp_project/convCBS3.cpp:68) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:47 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 23.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[497] ('ret_V_3_1_s') to 'add' operation of DSP[515] ('ret_V_3_1_3') (combination delay: 9.2736 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (9.47ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'mul' operation of DSP[279] ('r_V_4', gp_project/convCBS3.cpp:66) [276]  (0.638 ns)
	'add' operation of DSP[279] ('ret_V', gp_project/convCBS3.cpp:66) [279]  (2.21 ns)
	'add' operation of DSP[285] ('ret_V_0_1', gp_project/convCBS3.cpp:66) [285]  (2.21 ns)
	'add' operation of DSP[291] ('ret_V_0_2', gp_project/convCBS3.cpp:66) [291]  (2.21 ns)
	'add' operation of DSP[297] ('ret_V_0_3', gp_project/convCBS3.cpp:66) [297]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.993 seconds; current allocated memory: 585.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_11' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.364 seconds; current allocated memory: 587.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.945 seconds; current allocated memory: 588.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulaocq': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.033 seconds; current allocated memory: 593.675 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pancg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:05:58 . Memory (MB): peak = 681.613 ; gain = 596.836
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 358.027 seconds; peak allocated memory: 593.675 MB.
==============================================================
File generated on Mon Jun 03 19:17:43 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:06:26 . Memory (MB): peak = 107.812 ; gain = 23.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:06:26 . Memory (MB): peak = 107.812 ; gain = 23.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:06:34 . Memory (MB): peak = 281.984 ; gain = 197.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:06:37 . Memory (MB): peak = 424.090 ; gain = 339.469
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:61) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:63) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:46) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:06:43 . Memory (MB): peak = 596.836 ; gain = 512.215
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:59:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:58:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:57:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:06:47 . Memory (MB): peak = 656.668 ; gain = 572.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 408.716 seconds; current allocated memory: 579.881 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.692 seconds; current allocated memory: 580.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_0_7', gp_project/convCBS3.cpp:66) on array 'image_padded_uram[0].V', gp_project/convCBS3.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_bram_V_41', gp_project/convCBS3.cpp:68) on array 'image_padded_bram.V', gp_project/convCBS3.cpp:47 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_bram_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 23.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[501] ('ret_V_3_1_s') to 'add' operation of DSP[519] ('ret_V_3_1_3') (combination delay: 9.2736 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (9.47ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'mul' operation of DSP[283] ('r_V_4', gp_project/convCBS3.cpp:66) [280]  (0.638 ns)
	'add' operation of DSP[283] ('ret_V', gp_project/convCBS3.cpp:66) [283]  (2.21 ns)
	'add' operation of DSP[289] ('ret_V_0_1', gp_project/convCBS3.cpp:66) [289]  (2.21 ns)
	'add' operation of DSP[295] ('ret_V_0_2', gp_project/convCBS3.cpp:66) [295]  (2.21 ns)
	'add' operation of DSP[301] ('ret_V_0_3', gp_project/convCBS3.cpp:66) [301]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.491 seconds; current allocated memory: 583.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'image_padded_uram_11' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.885 seconds; current allocated memory: 585.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 2.657 seconds; current allocated memory: 586.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_bram_V' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulaocq': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.372 seconds; current allocated memory: 591.505 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pancg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:07:27 . Memory (MB): peak = 678.902 ; gain = 594.281
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 447.351 seconds; peak allocated memory: 591.505 MB.
==============================================================
File generated on Mon Jun 03 19:29:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:05 . Memory (MB): peak = 107.836 ; gain = 22.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:05 . Memory (MB): peak = 107.836 ; gain = 22.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:09 . Memory (MB): peak = 281.941 ; gain = 196.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:11 . Memory (MB): peak = 424.359 ; gain = 338.875
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:60) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:61) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:62) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-101] Partitioning array 'image_padded_uram.V' (gp_project/convCBS3.cpp:45) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:13 . Memory (MB): peak = 597.965 ; gain = 512.480
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:58:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:57:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:56:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:15 . Memory (MB): peak = 655.121 ; gain = 569.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 255.403 seconds; current allocated memory: 579.665 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 580.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('image_padded_uram_0_7', gp_project/convCBS3.cpp:65) on array 'image_padded_uram[0].V', gp_project/convCBS3.cpp:45 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'image_padded_uram_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ret_V_29_22') to 'add' operation of DSP[222] ('ret_V_0_2') (combination delay: 10.032 ns) to honor II or Latency constraint in region 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-21] Estimated clock period (97.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convCBS3' consists of the following:
	'mul' operation of DSP[368] ('r_V_2_1_2', gp_project/convCBS3.cpp:65) [365]  (0.638 ns)
	'add' operation of DSP[368] ('ret_V_1_2', gp_project/convCBS3.cpp:65) [368]  (2.21 ns)
	'add' operation of DSP[374] ('ret_V_1_3', gp_project/convCBS3.cpp:65) [374]  (2.21 ns)
	'add' operation of DSP[380] ('ret_V_1_4', gp_project/convCBS3.cpp:65) [380]  (2.21 ns)
	'add' operation of DSP[386] ('ret_V_1_5', gp_project/convCBS3.cpp:65) [386]  (2.21 ns)
	'add' operation of DSP[392] ('ret_V_1_6', gp_project/convCBS3.cpp:65) [392]  (2.21 ns)
	'add' operation of DSP[398] ('ret_V_1_7', gp_project/convCBS3.cpp:65) [398]  (2.21 ns)
	'add' operation of DSP[404] ('ret_V_1_8', gp_project/convCBS3.cpp:65) [404]  (2.21 ns)
	'add' operation of DSP[410] ('ret_V_1_9', gp_project/convCBS3.cpp:65) [410]  (2.21 ns)
	'add' operation of DSP[416] ('ret_V_1_s', gp_project/convCBS3.cpp:65) [416]  (2.21 ns)
	'add' operation of DSP[422] ('ret_V_1_10', gp_project/convCBS3.cpp:65) [422]  (2.21 ns)
	'add' operation of DSP[428] ('ret_V_1_11', gp_project/convCBS3.cpp:65) [428]  (2.21 ns)
	'add' operation of DSP[434] ('ret_V_1_12', gp_project/convCBS3.cpp:65) [434]  (2.21 ns)
	'add' operation of DSP[440] ('ret_V_1_13', gp_project/convCBS3.cpp:65) [440]  (2.21 ns)
	'add' operation of DSP[446] ('ret_V_1_14', gp_project/convCBS3.cpp:65) [446]  (2.21 ns)
	'add' operation of DSP[452] ('ret_V_1_15', gp_project/convCBS3.cpp:65) [452]  (2.21 ns)
	'add' operation of DSP[458] ('ret_V_1_16', gp_project/convCBS3.cpp:65) [458]  (2.21 ns)
	'add' operation of DSP[464] ('ret_V_1_17', gp_project/convCBS3.cpp:65) [464]  (2.21 ns)
	'add' operation of DSP[470] ('ret_V_1_18', gp_project/convCBS3.cpp:65) [470]  (2.21 ns)
	'add' operation of DSP[476] ('ret_V_1_19', gp_project/convCBS3.cpp:65) [476]  (2.21 ns)
	'add' operation of DSP[482] ('ret_V_1_20', gp_project/convCBS3.cpp:65) [482]  (2.21 ns)
	'add' operation of DSP[488] ('ret_V_1_21', gp_project/convCBS3.cpp:65) [488]  (2.21 ns)
	'add' operation of DSP[494] ('ret_V_1_22', gp_project/convCBS3.cpp:65) [494]  (2.21 ns)
	'add' operation of DSP[502] ('ret_V_s', gp_project/convCBS3.cpp:65) [502]  (2.21 ns)
	'add' operation of DSP[508] ('ret_V_29_1', gp_project/convCBS3.cpp:65) [508]  (2.21 ns)
	'add' operation of DSP[514] ('ret_V_29_2', gp_project/convCBS3.cpp:65) [514]  (2.21 ns)
	'add' operation of DSP[520] ('ret_V_29_3', gp_project/convCBS3.cpp:65) [520]  (2.21 ns)
	'add' operation of DSP[526] ('ret_V_29_4', gp_project/convCBS3.cpp:65) [526]  (2.21 ns)
	'add' operation of DSP[532] ('ret_V_29_5', gp_project/convCBS3.cpp:65) [532]  (2.21 ns)
	'add' operation of DSP[538] ('ret_V_29_6', gp_project/convCBS3.cpp:65) [538]  (2.21 ns)
	'add' operation of DSP[544] ('ret_V_29_7', gp_project/convCBS3.cpp:65) [544]  (2.21 ns)
	'add' operation of DSP[550] ('ret_V_29_8', gp_project/convCBS3.cpp:65) [550]  (2.21 ns)
	'add' operation of DSP[556] ('ret_V_29_9', gp_project/convCBS3.cpp:65) [556]  (2.21 ns)
	'add' operation of DSP[562] ('ret_V_29_s', gp_project/convCBS3.cpp:65) [562]  (2.21 ns)
	'add' operation of DSP[568] ('ret_V_29_10', gp_project/convCBS3.cpp:65) [568]  (2.21 ns)
	'add' operation of DSP[574] ('ret_V_29_11', gp_project/convCBS3.cpp:65) [574]  (2.21 ns)
	'add' operation of DSP[580] ('ret_V_29_12', gp_project/convCBS3.cpp:65) [580]  (2.21 ns)
	'add' operation of DSP[586] ('ret_V_29_13', gp_project/convCBS3.cpp:65) [586]  (2.21 ns)
	'add' operation of DSP[592] ('ret_V_29_14', gp_project/convCBS3.cpp:65) [592]  (2.21 ns)
	'add' operation of DSP[598] ('ret_V_29_15', gp_project/convCBS3.cpp:65) [598]  (2.21 ns)
	'add' operation of DSP[604] ('ret_V_29_16', gp_project/convCBS3.cpp:65) [604]  (2.21 ns)
	'add' operation of DSP[610] ('ret_V_29_17', gp_project/convCBS3.cpp:65) [610]  (2.21 ns)
	'add' operation of DSP[616] ('ret_V_29_18', gp_project/convCBS3.cpp:65) [616]  (2.21 ns)
	'add' operation of DSP[622] ('ret_V_29_19', gp_project/convCBS3.cpp:65) [622]  (2.21 ns)
	'add' operation ('ret_V_29_20', gp_project/convCBS3.cpp:65) [628]  (1.02 ns)
	'add' operation ('ret_V_29_21', gp_project/convCBS3.cpp:65) [634]  (1.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.467 seconds; current allocated memory: 583.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 585.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r3'.
INFO: [HLS 200-111]  Elapsed time: 1.173 seconds; current allocated memory: 586.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_0' to 'convCBS3_image_pabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_1' to 'convCBS3_image_pacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_2' to 'convCBS3_image_padEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_3' to 'convCBS3_image_paeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_4' to 'convCBS3_image_pafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_5' to 'convCBS3_image_pag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_6' to 'convCBS3_image_pahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_7' to 'convCBS3_image_paibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_8' to 'convCBS3_image_pajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_9' to 'convCBS3_image_pakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_10' to 'convCBS3_image_palbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_11' to 'convCBS3_image_pamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_12' to 'convCBS3_image_pancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_13' to 'convCBS3_image_paocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_14' to 'convCBS3_image_papcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_15' to 'convCBS3_image_paqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_16' to 'convCBS3_image_parcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_17' to 'convCBS3_image_pasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_18' to 'convCBS3_image_patde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_19' to 'convCBS3_image_paudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_20' to 'convCBS3_image_pavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_21' to 'convCBS3_image_pawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_22' to 'convCBS3_image_paxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_image_padded_uram_23' to 'convCBS3_image_payd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulazec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulazec': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 590.610 MB.
INFO: [RTMG 210-278] Implementing memory 'convCBS3_image_pabkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:04:29 . Memory (MB): peak = 676.844 ; gain = 591.359
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 268.961 seconds; peak allocated memory: 590.610 MB.
==============================================================
File generated on Mon Jun 03 20:44:37 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:04:06 . Memory (MB): peak = 107.895 ; gain = 22.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:04:06 . Memory (MB): peak = 107.895 ; gain = 22.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:04:11 . Memory (MB): peak = 281.535 ; gain = 196.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:04:13 . Memory (MB): peak = 424.438 ; gain = 339.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:13) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:15) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:15) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS3.cpp:13:62) to (gp_project/convCBS3.cpp:13:56) in function 'convCBS3'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:04:16 . Memory (MB): peak = 601.203 ; gain = 515.895
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:11:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:10:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:9:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:17 . Memory (MB): peak = 657.668 ; gain = 572.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convCBS3.cpp:22) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 36, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 262.602 seconds; current allocated memory: 574.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.569 seconds; current allocated memory: 577.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulabkb': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 2.185 seconds; current allocated memory: 583.010 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:04:37 . Memory (MB): peak = 671.039 ; gain = 585.730
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 277.097 seconds; peak allocated memory: 583.010 MB.
==============================================================
File generated on Mon Jun 03 21:00:44 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:02 . Memory (MB): peak = 108.102 ; gain = 26.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:02 . Memory (MB): peak = 108.102 ; gain = 26.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:07 . Memory (MB): peak = 281.902 ; gain = 199.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:09 . Memory (MB): peak = 424.141 ; gain = 342.074
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS3.cpp:17:71) to (gp_project/convCBS3.cpp:17:65) in function 'convCBS3'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'convCBS3' (gp_project/convCBS3.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:11 . Memory (MB): peak = 595.844 ; gain = 513.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:12 . Memory (MB): peak = 654.605 ; gain = 572.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 252.719 seconds; current allocated memory: 565.457 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 565.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 566.644 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:04:16 . Memory (MB): peak = 654.605 ; gain = 572.539
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 256.619 seconds; peak allocated memory: 566.644 MB.
==============================================================
File generated on Mon Jun 03 21:08:00 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:48 . Memory (MB): peak = 107.930 ; gain = 23.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:48 . Memory (MB): peak = 107.930 ; gain = 23.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:03:53 . Memory (MB): peak = 281.715 ; gain = 197.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:03:55 . Memory (MB): peak = 423.723 ; gain = 339.137
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS3.cpp:17:71) to (gp_project/convCBS3.cpp:17:65) in function 'convCBS3'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'convCBS3' (gp_project/convCBS3.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:58 . Memory (MB): peak = 595.703 ; gain = 511.117
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/convCBS3.cpp:15:66) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS3.cpp:13:62) in function 'convCBS3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:11:27) in function 'convCBS3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:10:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:9:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:03:59 . Memory (MB): peak = 654.961 ; gain = 570.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 239.724 seconds; current allocated memory: 565.937 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 566.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 567.729 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 654.961 ; gain = 570.375
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 244.956 seconds; peak allocated memory: 567.729 MB.
==============================================================
File generated on Mon Jun 03 21:14:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:36 . Memory (MB): peak = 107.754 ; gain = 22.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:37 . Memory (MB): peak = 107.754 ; gain = 22.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:03:41 . Memory (MB): peak = 281.488 ; gain = 196.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:03:43 . Memory (MB): peak = 423.785 ; gain = 338.594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS3.cpp:15) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS3.cpp:15:66) to (gp_project/convCBS3.cpp:15:60) in function 'convCBS3'... converting 49 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'convCBS3' (gp_project/convCBS3.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:46 . Memory (MB): peak = 598.000 ; gain = 512.809
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS3.cpp:13:62) in function 'convCBS3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:11:27) in function 'convCBS3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:10:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:9:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:03:48 . Memory (MB): peak = 656.004 ; gain = 570.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convCBS3.cpp:22) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 230.131 seconds; current allocated memory: 568.549 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 569.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulabkb': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.227 seconds; current allocated memory: 571.995 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:03:57 . Memory (MB): peak = 656.004 ; gain = 570.812
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 237.613 seconds; peak allocated memory: 571.995 MB.
==============================================================
File generated on Mon Jun 03 21:43:58 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:41 . Memory (MB): peak = 107.887 ; gain = 22.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:41 . Memory (MB): peak = 107.887 ; gain = 22.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:47 . Memory (MB): peak = 282.336 ; gain = 197.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:49 . Memory (MB): peak = 424.531 ; gain = 339.199
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/convCBS3.cpp:13) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/convCBS3.cpp:15) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/convCBS3.cpp:15) in function 'convCBS3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) in function 'convCBS3' completely with a factor of 24.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS3.cpp:13:62) to (gp_project/convCBS3.cpp:13:56) in function 'convCBS3'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:52 . Memory (MB): peak = 601.348 ; gain = 516.016
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:11:27) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:10:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:9:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:04:53 . Memory (MB): peak = 658.625 ; gain = 573.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convCBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convCBS3.cpp:22) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 36, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 298.783 seconds; current allocated memory: 574.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.427 seconds; current allocated memory: 577.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convCBS3/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convCBS3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convCBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'convCBS3_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convCBS3_mac_mulabkb': 69 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 1.985 seconds; current allocated memory: 583.010 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:05:10 . Memory (MB): peak = 670.762 ; gain = 585.430
INFO: [SYSC 207-301] Generating SystemC RTL for convCBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for convCBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for convCBS3.
INFO: [HLS 200-112] Total elapsed time: 310.288 seconds; peak allocated memory: 583.010 MB.
==============================================================
File generated on Mon Jun 03 22:16:22 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:48 . Memory (MB): peak = 108.051 ; gain = 22.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:48 . Memory (MB): peak = 108.051 ; gain = 22.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:03:57 . Memory (MB): peak = 376.188 ; gain = 290.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:03:59 . Memory (MB): peak = 523.711 ; gain = 438.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS3.cpp:15) in function 'convCBS3' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LRN_label1' (gp_project/LRNCBS3.cpp:28) in function 'LRNCBS3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/convCBS3.cpp:17) in function 'convCBS3' completely with a factor of 24.
WARNING: [XFORM 203-503] Cannot unroll loop 'LRN_label0' (gp_project/LRNCBS3.cpp:33) in function 'LRNCBS3' completely: variable loop bound.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max3' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS3' (gp_project/LRNCBS3.cpp:37) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS3.cpp:15:66) to (gp_project/convCBS3.cpp:15:60) in function 'convCBS3'... converting 49 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'convCBS3' (gp_project/convCBS3.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:03 . Memory (MB): peak = 731.230 ; gain = 645.691
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS3.cpp:9:46) in function 'reluCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS3.cpp:7:89) in function 'reluCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS3.cpp:13:62) in function 'convCBS3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS3.cpp:11:27) in function 'convCBS3' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS3.cpp:10:23) in function 'convCBS3'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS3.cpp:9:51) in function 'convCBS3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:04 . Memory (MB): peak = 789.652 ; gain = 704.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convCBS3.cpp:22) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 245.513 seconds; current allocated memory: 711.705 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 712.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 713.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 713.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 713.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 713.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS3_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS3_mac_muladd_8bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS3_mac_muladd_8bkb': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 715.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS3'.
INFO: [HLS 200-111]  Elapsed time: 3.091 seconds; current allocated memory: 716.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS3/output_CBS_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS3'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 717.003 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:04:15 . Memory (MB): peak = 803.102 ; gain = 717.562
INFO: [SYSC 207-301] Generating SystemC RTL for CBS3.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS3.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS3.
INFO: [HLS 200-112] Total elapsed time: 255.352 seconds; peak allocated memory: 717.003 MB.
==============================================================
File generated on Mon Jun 03 23:15:40 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:00 . Memory (MB): peak = 108.039 ; gain = 37.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:00 . Memory (MB): peak = 108.039 ; gain = 37.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:04:10 . Memory (MB): peak = 375.215 ; gain = 304.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:04:12 . Memory (MB): peak = 522.660 ; gain = 452.125
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/convCBS2.cpp:14) in function 'convCBS2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS2_label0' (gp_project/convCBS2.cpp:16) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS2_label0' (gp_project/convCBS2.cpp:16) in function 'convCBS2' completely with a factor of 24.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'min2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'max2' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'LRNCBS2' (gp_project/LRNCBS2.cpp:37) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/convCBS2.cpp:14:66) to (gp_project/convCBS2.cpp:14:60) in function 'convCBS2'... converting 49 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'convCBS2' (gp_project/convCBS2.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:15 . Memory (MB): peak = 731.734 ; gain = 661.199
INFO: [XFORM 203-541] Flattening a loop nest 'relu_label0' (gp_project/reluCBS2.cpp:9:46) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/reluCBS2.cpp:7:13) in function 'reluCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1' (gp_project/maxpooling.cpp:17:16) in function 'maxpooling'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/maxpooling.cpp:14:15) in function 'maxpooling' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/maxpooling.cpp:12:14) in function 'maxpooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/maxpooling.cpp:8:13) in function 'maxpooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/convCBS2.cpp:12:62) in function 'convCBS2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/convCBS2.cpp:10:27) in function 'convCBS2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convCBS2.cpp:9:23) in function 'convCBS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convCBS2.cpp:8:51) in function 'convCBS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:17 . Memory (MB): peak = 794.426 ; gain = 723.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_maxpooling_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 257.629 seconds; current allocated memory: 720.263 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 720.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('output_conv_V_load_2', gp_project/convCBS2.cpp:21) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.243 seconds; current allocated memory: 722.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 723.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_relu_label0_relu_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 723.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 724.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 724.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 724.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpooling'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 724.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CBS2_mac_muladd_8s_8s_16ns_16_1_1' to 'CBS2_mac_muladd_8bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBS2_mac_muladd_8bkb': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convCBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 727.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reluCBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reluCBS2'.
INFO: [HLS 200-111]  Elapsed time: 1.954 seconds; current allocated memory: 728.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBS2/output_MaxPooling_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBS2'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 728.525 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:04:28 . Memory (MB): peak = 815.500 ; gain = 744.965
INFO: [SYSC 207-301] Generating SystemC RTL for CBS2.
INFO: [VHDL 208-304] Generating VHDL RTL for CBS2.
INFO: [VLOG 209-307] Generating Verilog RTL for CBS2.
INFO: [HLS 200-112] Total elapsed time: 268.727 seconds; peak allocated memory: 728.525 MB.
==============================================================
File generated on Mon Jun 03 23:30:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:50 . Memory (MB): peak = 107.988 ; gain = 25.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:50 . Memory (MB): peak = 107.988 ; gain = 25.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:03:55 . Memory (MB): peak = 282.105 ; gain = 199.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:03:57 . Memory (MB): peak = 424.312 ; gain = 341.516
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:17:72) to (gp_project/CBSELAN1.cpp:17:66) in function 'CBSELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:03:59 . Memory (MB): peak = 594.695 ; gain = 511.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:00 . Memory (MB): peak = 653.691 ; gain = 570.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 240.758 seconds; current allocated memory: 565.415 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 565.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 566.514 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:04:05 . Memory (MB): peak = 653.691 ; gain = 570.895
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 244.706 seconds; peak allocated memory: 566.514 MB.
==============================================================
File generated on Mon Jun 03 23:36:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:56 . Memory (MB): peak = 107.961 ; gain = 25.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:56 . Memory (MB): peak = 107.961 ; gain = 25.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:01 . Memory (MB): peak = 282.008 ; gain = 199.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:03 . Memory (MB): peak = 424.371 ; gain = 341.934
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:17:72) to (gp_project/CBSELAN1.cpp:17:66) in function 'CBSELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:05 . Memory (MB): peak = 595.465 ; gain = 513.027
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSELAN1.cpp:15:67) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:13:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:11:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:10:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:9:53) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:07 . Memory (MB): peak = 654.941 ; gain = 572.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 247.473 seconds; current allocated memory: 565.811 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 566.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 567.528 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:04:12 . Memory (MB): peak = 654.941 ; gain = 572.504
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 252.675 seconds; peak allocated memory: 567.528 MB.
==============================================================
File generated on Mon Jun 03 23:44:46 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:03:49 . Memory (MB): peak = 108.105 ; gain = 23.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:03:49 . Memory (MB): peak = 108.105 ; gain = 23.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:03:54 . Memory (MB): peak = 282.203 ; gain = 197.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:03:56 . Memory (MB): peak = 424.238 ; gain = 339.371
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:15) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/CBSELAN1.cpp:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/CBSELAN1.cpp:17) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:15:67) to (gp_project/CBSELAN1.cpp:15:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:03:59 . Memory (MB): peak = 604.238 ; gain = 519.371
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:13:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:11:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:10:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:9:53) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:01 . Memory (MB): peak = 658.910 ; gain = 574.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:23) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.429 seconds; current allocated memory: 576.720 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.982 seconds; current allocated memory: 579.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.237 seconds; current allocated memory: 586.610 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:04:21 . Memory (MB): peak = 676.895 ; gain = 592.027
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 261.46 seconds; peak allocated memory: 586.610 MB.
==============================================================
File generated on Mon Jun 03 23:55:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:21 . Memory (MB): peak = 107.992 ; gain = 22.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:21 . Memory (MB): peak = 107.992 ; gain = 22.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:25 . Memory (MB): peak = 281.930 ; gain = 196.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:27 . Memory (MB): peak = 424.312 ; gain = 338.844
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label2' (gp_project/CBSELAN1.cpp:13) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:15) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convCBS3_label0' (gp_project/CBSELAN1.cpp:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:15) in function 'CBSELAN1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'convCBS3_label0' (gp_project/CBSELAN1.cpp:17) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:13:63) to (gp_project/CBSELAN1.cpp:13:57) in function 'CBSELAN1'... converting 577 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:34 . Memory (MB): peak = 617.809 ; gain = 532.340
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:11:27) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:10:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:9:53) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:04:39 . Memory (MB): peak = 665.117 ; gain = 579.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_conv_ref_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:23) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 144, Depth = 149.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 406.433 seconds; current allocated memory: 597.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.145 seconds; current allocated memory: 607.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 285 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 6.411 seconds; current allocated memory: 626.777 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:54 ; elapsed = 00:07:18 . Memory (MB): peak = 755.156 ; gain = 669.688
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 438.626 seconds; peak allocated memory: 626.777 MB.
==============================================================
File generated on Tue Jun 04 00:28:12 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:34:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:35:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
gp_project/CBSInput_ELAN1.cpp:47:12: error: use of undeclared identifier 'fmin'
    int x= fmin(24 - 1, m + n/ 2);
           ^
gp_project/CBSInput_ELAN1.cpp:48:11: error: use of undeclared identifier 'fmax'
    int y=fmax(0, m - n / 2);
          ^
gp_project/CBSInput_ELAN1.cpp:53:68: error: use of undeclared identifier 'pow'
    output_conv[i][j][m] = output_conv[i][j][m] / static_cast<int>(pow(static_cast<double>(k + alpha * sum), static_cast<double>(beta)));
                                                                   ^
2 warnings and 3 errors generated.
==============================================================
File generated on Tue Jun 04 00:34:43 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:41:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:42:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
gp_project/CBSInput_ELAN1.cpp:60:68: error: use of undeclared identifier 'pow'
    output_conv[i][j][m] = output_conv[i][j][m] / static_cast<int>(pow(static_cast<double>(k + alpha * sum), static_cast<double>(beta)));
                                                                   ^
2 warnings and 1 error generated.
==============================================================
File generated on Tue Jun 04 01:04:29 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:39 . Memory (MB): peak = 108.238 ; gain = 26.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:39 . Memory (MB): peak = 108.238 ; gain = 26.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:03:50 . Memory (MB): peak = 386.523 ; gain = 304.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:03:52 . Memory (MB): peak = 541.305 ; gain = 459.160
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:03:55 . Memory (MB): peak = 755.484 ; gain = 673.340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:03:57 . Memory (MB): peak = 818.203 ; gain = 736.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSInput_ELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 237.388 seconds; current allocated memory: 717.829 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 718.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSInput_ELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSInput_ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSInput_ELAN1_mabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSInput_ELAN1_mabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 719.211 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:04:02 . Memory (MB): peak = 818.203 ; gain = 736.059
INFO: [SYSC 207-301] Generating SystemC RTL for CBSInput_ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSInput_ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSInput_ELAN1.
INFO: [HLS 200-112] Total elapsed time: 241.991 seconds; peak allocated memory: 719.211 MB.
==============================================================
File generated on Tue Jun 04 01:21:04 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:43 . Memory (MB): peak = 108.641 ; gain = 23.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:43 . Memory (MB): peak = 108.641 ; gain = 23.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:03:52 . Memory (MB): peak = 388.051 ; gain = 302.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:03:54 . Memory (MB): peak = 542.145 ; gain = 456.781
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:03:57 . Memory (MB): peak = 756.469 ; gain = 671.105
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:03:59 . Memory (MB): peak = 819.176 ; gain = 733.812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSInput_ELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 239.21 seconds; current allocated memory: 718.511 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 719.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSInput_ELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSInput_ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSInput_ELAN1_mabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSInput_ELAN1_mabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 720.732 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:04 . Memory (MB): peak = 819.176 ; gain = 733.812
INFO: [SYSC 207-301] Generating SystemC RTL for CBSInput_ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSInput_ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSInput_ELAN1.
INFO: [HLS 200-112] Total elapsed time: 244.025 seconds; peak allocated memory: 720.732 MB.
==============================================================
File generated on Tue Jun 04 01:34:21 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Jun 04 01:38:11 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:12 . Memory (MB): peak = 108.629 ; gain = 26.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:12 . Memory (MB): peak = 108.629 ; gain = 26.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:04:22 . Memory (MB): peak = 387.887 ; gain = 305.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:04:24 . Memory (MB): peak = 546.227 ; gain = 463.926
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:04:27 . Memory (MB): peak = 761.750 ; gain = 679.449
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:04:29 . Memory (MB): peak = 824.797 ; gain = 742.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSInput_ELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 269.598 seconds; current allocated memory: 722.901 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 723.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSInput_ELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSInput_ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSInput_ELAN1_mabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSInput_ELAN1_mabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 725.130 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:04:35 . Memory (MB): peak = 824.797 ; gain = 742.496
INFO: [SYSC 207-301] Generating SystemC RTL for CBSInput_ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSInput_ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSInput_ELAN1.
INFO: [HLS 200-112] Total elapsed time: 275.024 seconds; peak allocated memory: 725.130 MB.
==============================================================
File generated on Tue Jun 04 01:47:02 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:30 . Memory (MB): peak = 108.328 ; gain = 23.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:30 . Memory (MB): peak = 108.328 ; gain = 23.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:04:39 . Memory (MB): peak = 387.172 ; gain = 301.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:04:42 . Memory (MB): peak = 544.586 ; gain = 459.277
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:45 . Memory (MB): peak = 760.156 ; gain = 674.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:46 . Memory (MB): peak = 823.199 ; gain = 737.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSInput_ELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 286.902 seconds; current allocated memory: 722.204 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 722.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSInput_ELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSInput_ELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSInput_ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSInput_ELAN1_mabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSInput_ELAN1_mabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 723.649 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:51 . Memory (MB): peak = 823.199 ; gain = 737.891
INFO: [SYSC 207-301] Generating SystemC RTL for CBSInput_ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSInput_ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSInput_ELAN1.
INFO: [HLS 200-112] Total elapsed time: 291.302 seconds; peak allocated memory: 723.649 MB.
==============================================================
File generated on Tue Jun 04 01:59:56 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:47 . Memory (MB): peak = 108.477 ; gain = 23.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:47 . Memory (MB): peak = 108.477 ; gain = 23.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:03:57 . Memory (MB): peak = 385.734 ; gain = 301.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:03:59 . Memory (MB): peak = 546.219 ; gain = 461.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:03 . Memory (MB): peak = 767.809 ; gain = 683.324
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:04:06 . Memory (MB): peak = 826.266 ; gain = 741.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 252.129 seconds; current allocated memory: 733.917 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.803 seconds; current allocated memory: 737.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 744.069 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:04:24 . Memory (MB): peak = 844.781 ; gain = 760.297
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 264.541 seconds; peak allocated memory: 744.069 MB.
==============================================================
File generated on Tue Jun 04 02:09:48 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:23 . Memory (MB): peak = 108.461 ; gain = 23.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:23 . Memory (MB): peak = 108.461 ; gain = 23.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:04:34 . Memory (MB): peak = 386.488 ; gain = 301.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:04:38 . Memory (MB): peak = 543.770 ; gain = 458.750
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:27:29) to (gp_project/CBSELAN1.cpp:25:49) in function 'CBSELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:04:41 . Memory (MB): peak = 759.684 ; gain = 674.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:04:43 . Memory (MB): peak = 822.234 ; gain = 737.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 283.494 seconds; current allocated memory: 722.198 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 722.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 723.617 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:04:49 . Memory (MB): peak = 822.234 ; gain = 737.215
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 289.071 seconds; peak allocated memory: 723.617 MB.
==============================================================
File generated on Tue Jun 04 02:25:34 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:03:51 . Memory (MB): peak = 108.824 ; gain = 23.797
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:03:51 . Memory (MB): peak = 108.824 ; gain = 23.797
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:04:00 . Memory (MB): peak = 386.641 ; gain = 301.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:04:03 . Memory (MB): peak = 542.535 ; gain = 457.508
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:25:71) to (gp_project/CBSELAN1.cpp:25:65) in function 'CBSELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:06 . Memory (MB): peak = 758.535 ; gain = 673.508
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23:67) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:07 . Memory (MB): peak = 821.867 ; gain = 736.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_CBSELAN1_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.255 seconds; current allocated memory: 722.863 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 723.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 725.010 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:04:14 . Memory (MB): peak = 821.867 ; gain = 736.840
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 253.89 seconds; peak allocated memory: 725.010 MB.
==============================================================
File generated on Tue Jun 04 02:52:01 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:06 . Memory (MB): peak = 108.801 ; gain = 46.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:06 . Memory (MB): peak = 108.801 ; gain = 46.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:04:14 . Memory (MB): peak = 387.152 ; gain = 325.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:04:18 . Memory (MB): peak = 545.312 ; gain = 483.176
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:23 . Memory (MB): peak = 767.594 ; gain = 705.457
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:26 . Memory (MB): peak = 826.578 ; gain = 764.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CBSELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 273.541 seconds; current allocated memory: 733.952 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.155 seconds; current allocated memory: 737.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CBSELAN1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CBSELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CBSELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'CBSELAN1_mac_mulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CBSELAN1_mac_mulabkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.733 seconds; current allocated memory: 744.297 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:04:49 . Memory (MB): peak = 845.176 ; gain = 783.039
INFO: [SYSC 207-301] Generating SystemC RTL for CBSELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for CBSELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for CBSELAN1.
INFO: [HLS 200-112] Total elapsed time: 288.964 seconds; peak allocated memory: 744.297 MB.
==============================================================
File generated on Tue Jun 04 03:18:10 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:03:49 . Memory (MB): peak = 108.461 ; gain = 46.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:03:49 . Memory (MB): peak = 108.461 ; gain = 46.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:03:59 . Memory (MB): peak = 391.965 ; gain = 330.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:04:01 . Memory (MB): peak = 547.527 ; gain = 485.676
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:17:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:04:07 . Memory (MB): peak = 771.684 ; gain = 709.832
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:04:10 . Memory (MB): peak = 850.207 ; gain = 788.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ELAN1' ...
WARNING: [SYN 201-103] Legalizing function name 'CBSInput_ELAN1.1' to 'CBSInput_ELAN1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 250.884 seconds; current allocated memory: 774.703 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 775.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 776.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 776.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 777.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 777.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.41 seconds; current allocated memory: 783.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.634 seconds; current allocated memory: 786.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.626 seconds; current allocated memory: 786.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.017 seconds; current allocated memory: 787.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'ELAN1_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 788.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.806 seconds; current allocated memory: 790.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.632 seconds; current allocated memory: 791.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.026 seconds; current allocated memory: 798.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ELAN1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 6.253 seconds; current allocated memory: 800.745 MB.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output5_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:04:44 . Memory (MB): peak = 913.039 ; gain = 851.188
INFO: [SYSC 207-301] Generating SystemC RTL for ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for ELAN1.
INFO: [HLS 200-112] Total elapsed time: 283.902 seconds; peak allocated memory: 800.745 MB.
==============================================================
File generated on Tue Jun 04 22:37:35 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:43 . Memory (MB): peak = 108.504 ; gain = 23.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:43 . Memory (MB): peak = 108.504 ; gain = 23.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:04:55 . Memory (MB): peak = 388.777 ; gain = 303.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:04:58 . Memory (MB): peak = 547.395 ; gain = 462.445
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:05:04 . Memory (MB): peak = 770.254 ; gain = 685.305
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:05:07 . Memory (MB): peak = 838.781 ; gain = 753.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ELAN1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 308.803 seconds; current allocated memory: 763.321 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 764.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 764.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 765.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.604 seconds; current allocated memory: 770.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.313 seconds; current allocated memory: 773.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.196 seconds; current allocated memory: 773.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 774.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'ELAN1_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 775.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.897 seconds; current allocated memory: 777.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 784.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ELAN1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'ELAN1_concat_buffer_V' to 'ELAN1_concat_buffcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 7.654 seconds; current allocated memory: 785.835 MB.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_buffer1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_concat_buffcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:05:42 . Memory (MB): peak = 893.270 ; gain = 808.320
INFO: [SYSC 207-301] Generating SystemC RTL for ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for ELAN1.
INFO: [HLS 200-112] Total elapsed time: 342.825 seconds; peak allocated memory: 785.835 MB.
==============================================================
File generated on Tue Jun 04 22:49:13 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:05:04 . Memory (MB): peak = 108.512 ; gain = 23.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:05:04 . Memory (MB): peak = 108.512 ; gain = 23.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:05:15 . Memory (MB): peak = 390.879 ; gain = 305.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:05:18 . Memory (MB): peak = 547.164 ; gain = 461.848
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:17:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:05:24 . Memory (MB): peak = 770.988 ; gain = 685.672
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:05:28 . Memory (MB): peak = 850.477 ; gain = 765.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ELAN1' ...
WARNING: [SYN 201-103] Legalizing function name 'CBSInput_ELAN1.1' to 'CBSInput_ELAN1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 329.774 seconds; current allocated memory: 774.727 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 775.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 776.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 776.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 777.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 777.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.658 seconds; current allocated memory: 783.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.823 seconds; current allocated memory: 786.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.126 seconds; current allocated memory: 786.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.564 seconds; current allocated memory: 787.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'ELAN1_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.921 seconds; current allocated memory: 788.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.838 seconds; current allocated memory: 790.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 792.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.015 seconds; current allocated memory: 798.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ELAN1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 7.798 seconds; current allocated memory: 800.742 MB.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output_temp_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output_cat_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:06:08 . Memory (MB): peak = 911.633 ; gain = 826.316
INFO: [SYSC 207-301] Generating SystemC RTL for ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for ELAN1.
INFO: [HLS 200-112] Total elapsed time: 368.23 seconds; peak allocated memory: 800.742 MB.
==============================================================
File generated on Tue Jun 04 22:56:45 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-40] Skipped source file 'filteConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filter.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'filterConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'image.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConv2.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'imageConvMp1.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:50 . Memory (MB): peak = 108.457 ; gain = 23.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:50 . Memory (MB): peak = 108.457 ; gain = 23.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:05:00 . Memory (MB): peak = 387.641 ; gain = 303.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:05:03 . Memory (MB): peak = 546.148 ; gain = 461.574
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:17:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:05:09 . Memory (MB): peak = 771.016 ; gain = 686.441
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:05:14 . Memory (MB): peak = 850.379 ; gain = 765.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ELAN1' ...
WARNING: [SYN 201-103] Legalizing function name 'CBSInput_ELAN1.1' to 'CBSInput_ELAN1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 315.784 seconds; current allocated memory: 774.728 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 775.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 776.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 776.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 777.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 777.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.792 seconds; current allocated memory: 783.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.946 seconds; current allocated memory: 786.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.072 seconds; current allocated memory: 786.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.186 seconds; current allocated memory: 787.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'ELAN1_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.803 seconds; current allocated memory: 788.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1_1'.
INFO: [HLS 200-111]  Elapsed time: 1.972 seconds; current allocated memory: 790.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.036 seconds; current allocated memory: 792.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 2.382 seconds; current allocated memory: 799.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ELAN1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 6.943 seconds; current allocated memory: 800.751 MB.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output_temp_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output_cat_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:05:52 . Memory (MB): peak = 911.969 ; gain = 827.395
INFO: [SYSC 207-301] Generating SystemC RTL for ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for ELAN1.
INFO: [HLS 200-112] Total elapsed time: 352.598 seconds; peak allocated memory: 800.751 MB.
==============================================================
File generated on Wed Jun 05 05:16:51 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/reluCBS3.cpp:2:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
gp_project/arch.h:1:10: error: #include nested too deeply
#include "arch.h"
         ^
1 error generated.
==============================================================
File generated on Wed Jun 05 05:18:41 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/reluCBS3.cpp:2:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
In file included from gp_project/arch.h:1:
gp_project/arch.h:1:10: error: #include nested too deeply
#include "arch.h"
         ^
1 error generated.
==============================================================
File generated on Wed Jun 05 20:52:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from gp_project/ELAN1.cpp:1:
gp_project/ELAN1.cpp:41:5: error: no matching function for call to 'catELAN1'
    catELAN1(slice1, slice2, slice3, slice4, concat_buffer);
    ^~~~~~~~
gp_project/arch.h:81:6: note: candidate function not viable: no known conversion from 'fptype [320][320]' to 'fptype (*)[320][24]' for 1st argument; 
void catELAN1(fptype image1[320][320][24],fptype image2[320][320][24],fptype image3[320][320][24],fptype image4[320][320][24],fptype output[320][320][96]);
     ^
1 error generated.
==============================================================
File generated on Wed Jun 05 21:15:11 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:04:02 . Memory (MB): peak = 107.906 ; gain = 23.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:04:02 . Memory (MB): peak = 107.906 ; gain = 23.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:04:10 . Memory (MB): peak = 289.219 ; gain = 204.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:04:12 . Memory (MB): peak = 438.367 ; gain = 353.492
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:14 . Memory (MB): peak = 616.699 ; gain = 531.824
INFO: [XFORM 203-541] Flattening a loop nest 'convMP1_label2' (gp_project/convMP1.cpp:11:5) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:04:15 . Memory (MB): peak = 674.500 ; gain = 589.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_convMP1_label2_convMP1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 255.336 seconds; current allocated memory: 589.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 589.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 590.144 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:04:19 . Memory (MB): peak = 674.500 ; gain = 589.625
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 259.625 seconds; peak allocated memory: 590.144 MB.
==============================================================
File generated on Wed Jun 05 22:15:19 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:04:41 . Memory (MB): peak = 107.812 ; gain = 37.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:04:41 . Memory (MB): peak = 107.812 ; gain = 37.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:47 . Memory (MB): peak = 289.145 ; gain = 218.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:04:50 . Memory (MB): peak = 438.410 ; gain = 367.902
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:53 . Memory (MB): peak = 615.668 ; gain = 545.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:54 . Memory (MB): peak = 674.562 ; gain = 604.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 295.032 seconds; current allocated memory: 588.910 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 589.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 589.625 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:05:00 . Memory (MB): peak = 674.562 ; gain = 604.055
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 299.85 seconds; peak allocated memory: 589.625 MB.
==============================================================
File generated on Wed Jun 05 22:24:28 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:04:45 . Memory (MB): peak = 107.945 ; gain = 22.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:04:45 . Memory (MB): peak = 107.945 ; gain = 22.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:04:50 . Memory (MB): peak = 289.266 ; gain = 203.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:04:52 . Memory (MB): peak = 438.160 ; gain = 352.871
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'convMP1_label2' (gp_project/convMP1.cpp:11) in function 'convMP1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'convMP1_label5' (gp_project/convMP1.cpp:13) in function 'convMP1' completely with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:04:57 . Memory (MB): peak = 619.465 ; gain = 534.176
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:05:02 . Memory (MB): peak = 676.648 ; gain = 591.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_convMP1_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convMP1.cpp:14) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 306.863 seconds; current allocated memory: 602.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 606.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 127 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 2.736 seconds; current allocated memory: 614.425 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:05:22 . Memory (MB): peak = 706.699 ; gain = 621.410
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 321.972 seconds; peak allocated memory: 614.425 MB.
==============================================================
File generated on Wed Jun 05 22:35:06 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:05:01 . Memory (MB): peak = 108.109 ; gain = 23.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:05:01 . Memory (MB): peak = 108.109 ; gain = 23.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:05:07 . Memory (MB): peak = 289.613 ; gain = 204.891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:05:09 . Memory (MB): peak = 438.051 ; gain = 353.328
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label3' (gp_project/convMP1.cpp:7) in function 'convMP1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convMP1_label2' (gp_project/convMP1.cpp:11) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (gp_project/convMP1.cpp:8) in function 'convMP1' completely with a factor of 320.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1.1' (gp_project/convMP1.cpp:8) in function 'convMP1' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Wed Jun 05 22:42:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:05:09 . Memory (MB): peak = 107.898 ; gain = 23.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:05:10 . Memory (MB): peak = 107.898 ; gain = 23.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:05:15 . Memory (MB): peak = 289.066 ; gain = 204.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:05:18 . Memory (MB): peak = 438.715 ; gain = 354.102
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'convMP1_label2' (gp_project/convMP1.cpp:11) in function 'convMP1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convMP1_label5' (gp_project/convMP1.cpp:13) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'convMP1_label5' (gp_project/convMP1.cpp:13) in function 'convMP1' completely with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:21 . Memory (MB): peak = 619.520 ; gain = 534.906
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:24 . Memory (MB): peak = 677.102 ; gain = 592.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_convMP1_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/convMP1.cpp:14) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 68.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 328.742 seconds; current allocated memory: 599.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.388 seconds; current allocated memory: 603.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convMP1/output_conv_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convMP1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'convMP1_mac_muladd_8s_8s_16ns_16_1_1' to 'convMP1_mac_muladbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convMP1_mac_muladbkb': 127 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 2.282 seconds; current allocated memory: 611.459 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:05:43 . Memory (MB): peak = 702.645 ; gain = 618.031
INFO: [SYSC 207-301] Generating SystemC RTL for convMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for convMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for convMP1.
INFO: [HLS 200-112] Total elapsed time: 343.224 seconds; peak allocated memory: 611.459 MB.
==============================================================
File generated on Wed Jun 05 22:56:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:05:33 . Memory (MB): peak = 107.895 ; gain = 25.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:05:33 . Memory (MB): peak = 107.895 ; gain = 25.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:05:40 . Memory (MB): peak = 288.340 ; gain = 206.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:05:42 . Memory (MB): peak = 438.027 ; gain = 355.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MaxPoolingMP1_label4' (gp_project/MaxPoolingMP1.cpp:18) in function 'MaxPoolingMP1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (gp_project/MaxPoolingMP1.cpp:19) in function 'MaxPoolingMP1' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:05:45 . Memory (MB): peak = 615.273 ; gain = 533.219
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/MaxPoolingMP1.cpp:14:15) in function 'MaxPoolingMP1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/MaxPoolingMP1.cpp:12:14) in function 'MaxPoolingMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/MaxPoolingMP1.cpp:8:13) in function 'MaxPoolingMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:05:46 . Memory (MB): peak = 673.625 ; gain = 591.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MaxPoolingMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPoolingMP1_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 346.729 seconds; current allocated memory: 588.572 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 588.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MaxPoolingMP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 589.520 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:05:51 . Memory (MB): peak = 673.625 ; gain = 591.570
INFO: [SYSC 207-301] Generating SystemC RTL for MaxPoolingMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MaxPoolingMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MaxPoolingMP1.
INFO: [HLS 200-112] Total elapsed time: 351.441 seconds; peak allocated memory: 589.520 MB.
==============================================================
File generated on Wed Jun 05 23:04:15 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:05:02 . Memory (MB): peak = 108.020 ; gain = 22.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:05:02 . Memory (MB): peak = 108.020 ; gain = 22.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:05:08 . Memory (MB): peak = 288.332 ; gain = 202.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:05:09 . Memory (MB): peak = 437.480 ; gain = 351.965
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:05:12 . Memory (MB): peak = 616.168 ; gain = 530.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:05:13 . Memory (MB): peak = 674.535 ; gain = 589.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MaxPoolingMP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 313.439 seconds; current allocated memory: 588.343 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 588.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxPoolingMP1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MaxPoolingMP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 589.121 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:05:18 . Memory (MB): peak = 674.535 ; gain = 589.020
INFO: [SYSC 207-301] Generating SystemC RTL for MaxPoolingMP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MaxPoolingMP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MaxPoolingMP1.
INFO: [HLS 200-112] Total elapsed time: 317.977 seconds; peak allocated memory: 589.121 MB.
==============================================================
File generated on Wed Jun 05 23:13:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:05:16 . Memory (MB): peak = 107.805 ; gain = 22.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:05:16 . Memory (MB): peak = 107.805 ; gain = 22.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:05:25 . Memory (MB): peak = 289.605 ; gain = 204.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:05:27 . Memory (MB): peak = 438.883 ; gain = 353.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:05:30 . Memory (MB): peak = 615.879 ; gain = 530.414
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:05:31 . Memory (MB): peak = 674.492 ; gain = 589.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 333.686 seconds; current allocated memory: 608.596 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 608.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 609.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 609.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 609.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 609.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 609.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MP1_mac_muladd_8s_8s_16ns_16_1_1' to 'MP1_mac_muladd_8sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MP1_mac_muladd_8sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 610.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/output_MP1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MP1'.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 610.755 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:05:44 . Memory (MB): peak = 684.926 ; gain = 599.461
INFO: [SYSC 207-301] Generating SystemC RTL for MP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MP1.
INFO: [HLS 200-112] Total elapsed time: 343.883 seconds; peak allocated memory: 610.755 MB.
==============================================================
File generated on Wed Jun 05 23:27:53 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:05:33 . Memory (MB): peak = 108.008 ; gain = 22.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:05:33 . Memory (MB): peak = 108.012 ; gain = 22.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:05:50 . Memory (MB): peak = 288.539 ; gain = 203.312
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:05:53 . Memory (MB): peak = 439.059 ; gain = 353.832
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MaxPoolingMP1_label4' (gp_project/MaxPoolingMP1.cpp:18) in function 'MaxPoolingMP1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'convMP1_label2' (gp_project/convMP1.cpp:11) in function 'convMP1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'convMP1_label5' (gp_project/convMP1.cpp:13) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (gp_project/MaxPoolingMP1.cpp:19) in function 'MaxPoolingMP1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'convMP1_label5' (gp_project/convMP1.cpp:13) in function 'convMP1' completely with a factor of 128.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:05:59 . Memory (MB): peak = 617.219 ; gain = 531.992
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/convMP1.cpp:8:14) in function 'convMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/convMP1.cpp:7:3) in function 'convMP1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/MaxPoolingMP1.cpp:14:15) in function 'MaxPoolingMP1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/MaxPoolingMP1.cpp:12:14) in function 'MaxPoolingMP1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (gp_project/MaxPoolingMP1.cpp:8:13) in function 'MaxPoolingMP1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:06:03 . Memory (MB): peak = 680.480 ; gain = 595.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MP1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPoolingMP1_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 370.523 seconds; current allocated memory: 615.045 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 615.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label3_L_convMP1_label2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('output_conv_V_load_2', gp_project/convMP1.cpp:14) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 65, Depth = 131.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.128 seconds; current allocated memory: 618.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.702 seconds; current allocated memory: 622.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.142 seconds; current allocated memory: 622.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 622.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxPoolingMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxPoolingMP1'.
INFO: [HLS 200-111]  Elapsed time: 3.714 seconds; current allocated memory: 623.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convMP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MP1_mac_muladd_8s_8s_16ns_16_1_1' to 'MP1_mac_muladd_8sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MP1_mac_muladd_8sbkb': 127 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convMP1'.
INFO: [HLS 200-111]  Elapsed time: 3.005 seconds; current allocated memory: 631.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/output_MP1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MP1/weights_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MP1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MP1'.
INFO: [HLS 200-111]  Elapsed time: 8.328 seconds; current allocated memory: 632.595 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:06:42 . Memory (MB): peak = 723.625 ; gain = 638.398
INFO: [SYSC 207-301] Generating SystemC RTL for MP1.
INFO: [VHDL 208-304] Generating VHDL RTL for MP1.
INFO: [VLOG 209-307] Generating Verilog RTL for MP1.
INFO: [HLS 200-112] Total elapsed time: 402.123 seconds; peak allocated memory: 632.595 MB.
==============================================================
File generated on Thu Jun 06 00:15:54 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:14 . Memory (MB): peak = 108.012 ; gain = 45.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:14 . Memory (MB): peak = 108.012 ; gain = 45.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:04:31 . Memory (MB): peak = 389.047 ; gain = 326.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:04:34 . Memory (MB): peak = 544.793 ; gain = 482.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:17:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:04:40 . Memory (MB): peak = 769.805 ; gain = 707.711
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:04:43 . Memory (MB): peak = 850.270 ; gain = 788.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ELAN1' ...
WARNING: [SYN 201-103] Legalizing function name 'CBSInput_ELAN1.1' to 'CBSInput_ELAN1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 284.119 seconds; current allocated memory: 775.044 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.391 seconds; current allocated memory: 775.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 776.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 777.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 777.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 778.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 783.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.738 seconds; current allocated memory: 786.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.766 seconds; current allocated memory: 786.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'output1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'output4_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.189 seconds; current allocated memory: 787.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'ELAN1_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 789.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1_1'.
INFO: [HLS 200-111]  Elapsed time: 2.741 seconds; current allocated memory: 790.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 792.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.846 seconds; current allocated memory: 799.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ELAN1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 6.554 seconds; current allocated memory: 800.996 MB.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output1_V_ram (XPM_MEMORY)' using uram RAMs.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output5_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:05:19 . Memory (MB): peak = 911.133 ; gain = 849.039
INFO: [SYSC 207-301] Generating SystemC RTL for ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for ELAN1.
INFO: [HLS 200-112] Total elapsed time: 319.73 seconds; peak allocated memory: 800.996 MB.
==============================================================
File generated on Thu Jun 06 00:42:00 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:04:47 . Memory (MB): peak = 108.004 ; gain = 26.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:04:47 . Memory (MB): peak = 108.004 ; gain = 26.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:05:02 . Memory (MB): peak = 387.602 ; gain = 306.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:05:06 . Memory (MB): peak = 545.766 ; gain = 464.211
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'conv_ref_label1' (gp_project/CBSELAN1.cpp:23) in function 'CBSELAN1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'CBSELAN1_label3' (gp_project/CBSELAN1.cpp:25) in function 'CBSELAN1' completely with a factor of 96.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN1' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:56) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'minELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:59) automatically.
INFO: [XFORM 203-602] Inlining function 'maxELAN12' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'CBSELAN1' (gp_project/CBSELAN1.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSInput_ELAN1.cpp:25:71) to (gp_project/CBSInput_ELAN1.cpp:25:65) in function 'CBSInput_ELAN1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp_project/CBSELAN1.cpp:23:67) to (gp_project/CBSELAN1.cpp:23:61) in function 'CBSELAN1'... converting 193 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1.1' (gp_project/CBSInput_ELAN1.cpp:17:65)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSInput_ELAN1' (gp_project/CBSInput_ELAN1.cpp:11)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'CBSELAN1' (gp_project/CBSELAN1.cpp:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:05:17 . Memory (MB): peak = 770.008 ; gain = 688.453
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1.1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1.1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label1' (gp_project/CBSInput_ELAN1.cpp:23:66) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSInput_ELAN1.cpp:21:62) in function 'CBSInput_ELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSInput_ELAN1.cpp:19:27) in function 'CBSInput_ELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSInput_ELAN1.cpp:18:23) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSInput_ELAN1.cpp:17:51) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSInput_ELAN1.cpp:68:17) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSInput_ELAN1.cpp:66:13) in function 'CBSInput_ELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label2' (gp_project/CBSELAN1.cpp:21:63) in function 'CBSELAN1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (gp_project/CBSELAN1.cpp:19:27) in function 'CBSELAN1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (gp_project/CBSELAN1.cpp:18:23) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_ref_label3' (gp_project/CBSELAN1.cpp:17:53) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (gp_project/CBSELAN1.cpp:72:17) in function 'CBSELAN1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (gp_project/CBSELAN1.cpp:70:13) in function 'CBSELAN1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:05:22 . Memory (MB): peak = 849.496 ; gain = 767.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ELAN1' ...
WARNING: [SYN 201-103] Legalizing function name 'CBSInput_ELAN1.1' to 'CBSInput_ELAN1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 323.096 seconds; current allocated memory: 774.749 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.124 seconds; current allocated memory: 775.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1_convCBS3_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSInput_ELAN1_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.013 seconds; current allocated memory: 776.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 776.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 777.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 778.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
INFO: [SCHED 204-61] Pipelining loop 'conv_ref_label2_conv_ref_label1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', gp_project/CBSELAN1.cpp:31) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 51.
INFO: [SCHED 204-61] Pipelining loop 'L_L_CBSELAN1_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.557 seconds; current allocated memory: 783.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.035 seconds; current allocated memory: 786.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.238 seconds; current allocated memory: 786.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.449 seconds; current allocated memory: 787.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ELAN1_mac_muladd_8s_8s_16ns_16_1_1' to 'ELAN1_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 3.053 seconds; current allocated memory: 788.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSInput_ELAN1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSInput_ELAN1_1'.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 790.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'catELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'catELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.947 seconds; current allocated memory: 791.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CBSELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ELAN1_mac_muladd_bkb': 93 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CBSELAN1'.
INFO: [HLS 200-111]  Elapsed time: 1.999 seconds; current allocated memory: 798.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ELAN1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/weights6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ELAN1/output_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ELAN1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ELAN1'.
INFO: [HLS 200-111]  Elapsed time: 9.803 seconds; current allocated memory: 800.598 MB.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_temp_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ELAN1_output5_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:06:11 . Memory (MB): peak = 910.973 ; gain = 829.418
INFO: [SYSC 207-301] Generating SystemC RTL for ELAN1.
INFO: [VHDL 208-304] Generating VHDL RTL for ELAN1.
INFO: [VLOG 209-307] Generating Verilog RTL for ELAN1.
INFO: [HLS 200-112] Total elapsed time: 372.004 seconds; peak allocated memory: 800.598 MB.
==============================================================
File generated on Thu Jun 06 01:07:01 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 01:15:18 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 01:24:46 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 01:32:22 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 01:36:51 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 01:39:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 01:43:26 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Jun 06 01:46:09 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 02:07:48 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 02:10:45 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/reluCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/relu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/maxpooling.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv_ref.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/convCBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/conv1_test.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/catELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MaxPoolingMP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/MP1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS3.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS3.cpp:1:
gp_project/LRNCBS3.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS3.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRNCBS2.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRNCBS2.cpp:1:
gp_project/LRNCBS2.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRNCBS2.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/LRN.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/LRN.cpp:1:
gp_project/LRN.cpp:18:16: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int beta = 0.75;
        ~~~~   ^~~~
gp_project/LRN.cpp:19:17: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
    int alpha = 0.0001;
        ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/ELAN1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSInput_ELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSInput_ELAN1.cpp:1:
gp_project/CBSInput_ELAN1.cpp:42:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSInput_ELAN1.cpp:43:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBSELAN1.cpp' ... 
WARNING: [HLS 200-40] In file included from gp_project/CBSELAN1.cpp:1:
gp_project/CBSELAN1.cpp:46:13: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int beta = 0.75;
     ~~~~   ^~~~
gp_project/CBSELAN1.cpp:47:14: warning: implicit conversion turns literal floating-point number into integer: 'double' to 'int' [-Wliteral-conversion]
 int alpha = 0.0001;
     ~~~~~   ^~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'gp_project/CBS1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:04:09 . Memory (MB): peak = 108.445 ; gain = 22.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:04:09 . Memory (MB): peak = 108.445 ; gain = 22.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:04:18 . Memory (MB): peak = 294.004 ; gain = 208.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:04:24 . Memory (MB): peak = 449.988 ; gain = 364.488
INFO: [XFORM 203-502] Unrolling small iteration loop 'memset_image_padded' in function 'conv_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv_ref_label3' (gp_project/conv_test.cpp:30) in function 'conv_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv_ref_label0' (gp_project/conv_test.cpp:42) in function 'conv_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label3' (gp_project/conv_test.cpp:5) in function 'padding_r_test' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'padding_r_label2' (gp_project/conv_test.cpp:12) in function 'padding_r_test' automatically.
INFO: [HLS 200-489] Unrolling loop 'memset_image_padded' in function 'conv_test' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label3' (gp_project/conv_test.cpp:30) in function 'conv_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv_ref_label0' (gp_project/conv_test.cpp:42) in function 'conv_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label3' (gp_project/conv_test.cpp:5) in function 'padding_r_test' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'padding_r_label2' (gp_project/conv_test.cpp:12) in function 'padding_r_test' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'image_padded' (gp_project/conv_test.cpp:25) in dimension 3 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:04:33 . Memory (MB): peak = 633.070 ; gain = 547.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:04:34 . Memory (MB): peak = 699.074 ; gain = 613.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_test' ...
WARNING: [SYN 201-107] Renaming port name 'conv_test/image' to 'conv_test/image_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_r_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 275.096 seconds; current allocated memory: 621.803 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 621.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 622.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 622.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_r_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_r_test'.
INFO: [HLS 200-111]  Elapsed time: 1.288 seconds; current allocated memory: 622.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_test/image_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_test/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_test/output_conv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_test' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_test_image_padded_0' to 'conv_test_image_pbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_test'.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 623.524 MB.
INFO: [RTMG 210-278] Implementing memory 'conv_test_image_pbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:04:41 . Memory (MB): peak = 699.074 ; gain = 613.574
INFO: [SYSC 207-301] Generating SystemC RTL for conv_test.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_test.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_test.
INFO: [HLS 200-112] Total elapsed time: 281.735 seconds; peak allocated memory: 623.524 MB.
==============================================================
File generated on Thu Jun 06 02:16:05 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Jun 06 02:52:25 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 02:56:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 03:00:03 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 03:02:32 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jun 06 03:12:10 +0200 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-1lv-i'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
